Classic Timing Analyzer report for shift_register_74194
Tue May 11 21:33:16 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.972 ns                                       ; rst        ; qr[0]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.470 ns                                       ; qr[0]~reg0 ; ql[3]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.156 ns                                      ; rst        ; qr[2]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; qr[2]~reg0 ; qr[1]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; qr[2]~reg0 ; qr[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; qr[1]~reg0 ; qr[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ql[0]~reg0 ; qr[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 4.972 ns   ; rst  ; ql[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.972 ns   ; rst  ; qr[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.972 ns   ; rst  ; qr[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.972 ns   ; rst  ; qr[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.599 ns   ; en   ; ql[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.599 ns   ; en   ; qr[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.599 ns   ; en   ; qr[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.599 ns   ; en   ; qr[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.432 ns   ; d    ; ql[0]~reg0 ; clk      ;
+-------+--------------+------------+------+------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 7.470 ns   ; qr[0]~reg0 ; ql[3] ; clk        ;
; N/A   ; None         ; 7.218 ns   ; ql[0]~reg0 ; qr[3] ; clk        ;
; N/A   ; None         ; 7.213 ns   ; qr[0]~reg0 ; qr[0] ; clk        ;
; N/A   ; None         ; 7.188 ns   ; qr[2]~reg0 ; ql[1] ; clk        ;
; N/A   ; None         ; 7.178 ns   ; ql[0]~reg0 ; ql[0] ; clk        ;
; N/A   ; None         ; 7.168 ns   ; qr[2]~reg0 ; qr[2] ; clk        ;
; N/A   ; None         ; 7.154 ns   ; qr[1]~reg0 ; ql[2] ; clk        ;
; N/A   ; None         ; 7.144 ns   ; qr[1]~reg0 ; qr[1] ; clk        ;
+-------+--------------+------------+------------+-------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -4.156 ns ; rst  ; qr[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.157 ns ; rst  ; ql[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.160 ns ; rst  ; qr[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.161 ns ; rst  ; qr[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.184 ns ; d    ; ql[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.351 ns ; en   ; ql[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.351 ns ; en   ; qr[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.351 ns ; en   ; qr[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.351 ns ; en   ; qr[0]~reg0 ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 11 21:33:16 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_register_74194 -c shift_register_74194 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "qr[2]~reg0" and destination register "qr[1]~reg0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.632 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y24_N3; Fanout = 3; REG Node = 'qr[2]~reg0'
            Info: 2: + IC(0.358 ns) + CELL(0.178 ns) = 0.536 ns; Loc. = LCCOMB_X4_Y24_N28; Fanout = 1; COMB Node = 'ql~9'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.632 ns; Loc. = LCFF_X4_Y24_N29; Fanout = 3; REG Node = 'qr[1]~reg0'
            Info: Total cell delay = 0.274 ns ( 43.35 % )
            Info: Total interconnect delay = 0.358 ns ( 56.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y24_N29; Fanout = 3; REG Node = 'qr[1]~reg0'
                Info: Total cell delay = 1.628 ns ( 56.90 % )
                Info: Total interconnect delay = 1.233 ns ( 43.10 % )
            Info: - Longest clock path from clock "clk" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y24_N3; Fanout = 3; REG Node = 'qr[2]~reg0'
                Info: Total cell delay = 1.628 ns ( 56.90 % )
                Info: Total interconnect delay = 1.233 ns ( 43.10 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "ql[0]~reg0" (data pin = "rst", clock pin = "clk") is 4.972 ns
    Info: + Longest pin to register delay is 7.871 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B7; Fanout = 5; PIN Node = 'rst'
        Info: 2: + IC(5.842 ns) + CELL(0.178 ns) = 6.853 ns; Loc. = LCCOMB_X4_Y24_N8; Fanout = 4; COMB Node = 'ql[0]~8'
        Info: 3: + IC(0.260 ns) + CELL(0.758 ns) = 7.871 ns; Loc. = LCFF_X4_Y24_N1; Fanout = 3; REG Node = 'ql[0]~reg0'
        Info: Total cell delay = 1.769 ns ( 22.47 % )
        Info: Total interconnect delay = 6.102 ns ( 77.53 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y24_N1; Fanout = 3; REG Node = 'ql[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
Info: tco from clock "clk" to destination pin "ql[3]" through register "qr[0]~reg0" is 7.470 ns
    Info: + Longest clock path from clock "clk" to source register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y24_N23; Fanout = 2; REG Node = 'qr[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.332 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y24_N23; Fanout = 2; REG Node = 'qr[0]~reg0'
        Info: 2: + IC(1.346 ns) + CELL(2.986 ns) = 4.332 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'ql[3]'
        Info: Total cell delay = 2.986 ns ( 68.93 % )
        Info: Total interconnect delay = 1.346 ns ( 31.07 % )
Info: th for register "qr[2]~reg0" (data pin = "rst", clock pin = "clk") is -4.156 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X4_Y24_N3; Fanout = 3; REG Node = 'qr[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B7; Fanout = 5; PIN Node = 'rst'
        Info: 2: + IC(5.861 ns) + CELL(0.513 ns) = 7.207 ns; Loc. = LCCOMB_X4_Y24_N2; Fanout = 1; COMB Node = 'qr~9'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.303 ns; Loc. = LCFF_X4_Y24_N3; Fanout = 3; REG Node = 'qr[2]~reg0'
        Info: Total cell delay = 1.442 ns ( 19.75 % )
        Info: Total interconnect delay = 5.861 ns ( 80.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Tue May 11 21:33:16 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


