#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 19 17:52:32 2024
# Process ID: 4288
# Current directory: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.runs/synth_1/main.vds
# Journal file: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/02_SDK2/Vivado/Vivado/2018.3/scripts/Vivado_init.tcl'
source main.tcl -notrace
Command: synth_design -top main -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 430.742 ; gain = 97.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:1]
	Parameter ADDR_MINUTE bound to: 8'b00000000 
	Parameter ADDR_SECOND bound to: 8'b00000001 
	Parameter ADDR_MINUTE_SECOND bound to: 8'b00000010 
	Parameter IDLE bound to: 3'b000 
	Parameter WRITE_MINUTE bound to: 3'b001 
	Parameter WRITE_SECOND bound to: 3'b010 
	Parameter WRITE_MS bound to: 3'b011 
	Parameter READ_MINUTE bound to: 3'b100 
	Parameter READ_SECOND bound to: 3'b101 
	Parameter READ_MS bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:147]
INFO: [Synth 8-6157] synthesizing module 'key_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/key_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'tim_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/tim_proc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'tim_proc' (1#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/tim_proc.v:2]
INFO: [Synth 8-6157] synthesizing module 'key_ctrl' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/key_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_ctrl' (2#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/key_ctrl.v:1]
WARNING: [Synth 8-5788] Register begin_ready_reg in module key_proc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/key_proc.v:83]
INFO: [Synth 8-6155] done synthesizing module 'key_proc' (3#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/key_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'smg_proc' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/smg_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'smg_ctrl' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/smg_ctrl.v:1]
	Parameter SEG_0 bound to: 8'b11000000 
	Parameter SEG_1 bound to: 8'b11111001 
	Parameter SEG_2 bound to: 8'b10100100 
	Parameter SEG_3 bound to: 8'b10110000 
	Parameter SEG_4 bound to: 8'b10011001 
	Parameter SEG_5 bound to: 8'b10010010 
	Parameter SEG_6 bound to: 8'b10000010 
	Parameter SEG_7 bound to: 8'b11111000 
	Parameter SEG_8 bound to: 8'b10000000 
	Parameter SEG_9 bound to: 8'b10010000 
	Parameter SEG_P bound to: 8'b10001100 
	Parameter SEG_gang bound to: 8'b10111111 
	Parameter SEG_NULL bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'smg_ctrl' (4#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/smg_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'smg_proc' (5#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/smg_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'e2prom' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/e2prom.v:1]
	Parameter IDLE bound to: 6'b000001 
	Parameter WR_REQ bound to: 6'b000010 
	Parameter WR_WAIT bound to: 6'b000100 
	Parameter RD_REQ bound to: 6'b001000 
	Parameter RD_WAIT bound to: 6'b010000 
	Parameter DONE bound to: 6'b100000 
	Parameter WR_CTRL_BYTE bound to: 8'b10100000 
	Parameter RD_CTRL_BYTE bound to: 8'b10100001 
INFO: [Synth 8-6157] synthesizing module 'i2c' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/i2c.v:1]
	Parameter IDLE bound to: 7'b0000001 
	Parameter START bound to: 7'b0000010 
	Parameter WR_DATA bound to: 7'b0000100 
	Parameter RD_DATA bound to: 7'b0001000 
	Parameter R_ACK bound to: 7'b0010000 
	Parameter T_ACK bound to: 7'b0100000 
	Parameter STOP bound to: 7'b1000000 
	Parameter T bound to: 100000 - type: integer 
	Parameter SCL_MAX bound to: 500 - type: integer 
	Parameter SCL_LOW_HALF bound to: 124 - type: integer 
	Parameter SCL_HIGH_HALF bound to: 374 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2c' (6#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/i2c.v:1]
WARNING: [Synth 8-350] instance 'inst_i2c' of module 'i2c' requires 11 connections, but only 10 given [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/e2prom.v:247]
INFO: [Synth 8-6155] done synthesizing module 'e2prom' (7#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/e2prom.v:1]
WARNING: [Synth 8-5788] Register reg_addr_reg in module main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:86]
WARNING: [Synth 8-3848] Net sys_clk in module/entity main does not have driver. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:181]
WARNING: [Synth 8-3848] Net e2prom_key_start_r in module/entity main does not have driver. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:28]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:1]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[6]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[5]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[4]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[3]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[2]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[1]
WARNING: [Synth 8-3331] design e2prom has unconnected port device_id[0]
WARNING: [Synth 8-3331] design e2prom has unconnected port wr_data_vld
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 487.570 ; gain = 154.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_eeprom:clk to constant 0 [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/main.v:180]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 487.570 ; gain = 154.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 487.570 ; gain = 154.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_clk'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_clk'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_csn'. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/constrs_1/new/sim2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.957 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.957 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 784.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'i2c'
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'e2prom'
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
INFO: [Synth 8-5544] ROM "old_minute_second" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "old_second" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "old_minute" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'wei_reg' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/smg_ctrl.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'duan_reg' [D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.srcs/sources_1/new/smg_ctrl.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
                   START |                          0000010 |                          0000010
                 WR_DATA |                          0000100 |                          0000100
                   R_ACK |                          0010000 |                          0010000
                 RD_DATA |                          0001000 |                          0001000
                   T_ACK |                          0100000 |                          0100000
                    STOP |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                  WR_REQ |                           000010 |                           000010
                 WR_WAIT |                           000100 |                           000100
                  RD_REQ |                           001000 |                           001000
                 RD_WAIT |                           010000 |                           010000
                    DONE |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'e2prom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             READ_MINUTE |                              000 |                              100
             READ_SECOND |                              001 |                              101
                 READ_MS |                              010 |                              110
                    IDLE |                              011 |                              000
            WRITE_MINUTE |                              100 |                              001
            WRITE_SECOND |                              101 |                              010
                WRITE_MS |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 14    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module tim_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module key_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 4     
Module key_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module smg_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module i2c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module e2prom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst_eeprom/inst_i2c/num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_eeprom/inst_i2c/sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_eeprom/inst_i2c/sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_eeprom/inst_i2c/sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'wr_data_reg[7]' (FDCE) to 'wr_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_addr_reg[7]' (FDE) to 'reg_addr_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wr_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'reg_addr_reg[6]' (FDE) to 'reg_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_addr_reg[5]' (FDE) to 'reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_addr_reg[4]' (FDE) to 'reg_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_addr_reg[3]' (FDE) to 'reg_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_eeprom/num_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst_eeprom/wr_data_r_reg[7]' (FDCE) to 'inst_eeprom/wr_data_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[7]' (FDCE) to 'inst_eeprom/addr_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[15]' (FDCE) to 'inst_eeprom/addr_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[14]' (FDCE) to 'inst_eeprom/addr_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[6]' (FDCE) to 'inst_eeprom/addr_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[5]' (FDCE) to 'inst_eeprom/addr_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[13]' (FDCE) to 'inst_eeprom/addr_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[12]' (FDCE) to 'inst_eeprom/addr_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[4]' (FDCE) to 'inst_eeprom/addr_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[11]' (FDCE) to 'inst_eeprom/addr_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[3]' (FDCE) to 'inst_eeprom/addr_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[10]' (FDCE) to 'inst_eeprom/addr_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[2]' (FDCE) to 'inst_eeprom/addr_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_eeprom/addr_r_reg[9]' (FDCE) to 'inst_eeprom/addr_r_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_eeprom/addr_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_eeprom/cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_init/smg_display/duan_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg_init/smg_display/duan_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 784.957 ; gain = 451.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    24|
|3     |LUT1   |     4|
|4     |LUT2   |   131|
|5     |LUT3   |    17|
|6     |LUT4   |    15|
|7     |LUT5   |     9|
|8     |LUT6   |    23|
|9     |FDCE   |    92|
|10    |FDPE   |     5|
|11    |FDRE   |     1|
|12    |LDP    |    15|
|13    |IBUF   |     4|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |   360|
|2     |  key_init      |key_proc   |   196|
|3     |    key_get     |key_ctrl   |    13|
|4     |    tim_key     |tim_proc_0 |   106|
|5     |  seg_init      |smg_proc   |   140|
|6     |    smg_display |smg_ctrl   |    25|
|7     |    tim_smg     |tim_proc   |   108|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 807.168 ; gain = 176.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 807.168 ; gain = 474.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LDP => LDPE (inverted pins: G): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 29 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 807.168 ; gain = 487.125
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/100_sim2WithE2prom_error/100_sim2.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 17:52:54 2024...
