// Seed: 684416323
module module_0 (
    output tri1 id_0,
    output tri1 id_1
);
  logic [1 : 1] id_3 = !"";
  wire id_4;
  ;
  logic id_5;
  assign id_3 = id_5;
  integer id_6;
  logic id_7, id_8;
  assign id_7 = id_4;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    inout supply0 id_3,
    input wand id_4,
    output wire id_5,
    input wand id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
