Source Block: hdl/library/common/ad_gt_channel_1.v@287:299@HdlStmProcess

  always @(posedge rx_clk) begin
    rx_rst_done <= rx_rst_done_s;
  end

  always @(posedge tx_clk) begin
    tx_rst_done <= tx_rst_done_s;
  end

  // drp control

  always @(posedge up_clk) begin
    if (up_drp_lanesel == DRP_ID) begin

Diff Content:
- 292   always @(posedge tx_clk) begin
- 293     tx_rst_done <= tx_rst_done_s;
- 294   end

Clone Blocks:
