
RTOS-LCD-maxTouch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ae44  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ae44  0040ae44  0001ae44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20400000  0040ae4c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000beec  204009c8  0040b814  000209c8  2**2
                  ALLOC
  4 .stack        00002004  2040c8b4  00417700  000209c8  2**0
                  ALLOC
  5 .heap         00000200  2040e8b8  00419704  000209c8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002a039  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005707  00000000  00000000  0004aa88  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000dccf  00000000  00000000  0005018f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012b0  00000000  00000000  0005de5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001528  00000000  00000000  0005f10e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00026027  00000000  00000000  00060636  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015fdf  00000000  00000000  0008665d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009e3ea  00000000  00000000  0009c63c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003be4  00000000  00000000  0013aa28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 e8 40 20 65 1c 40 00 63 1c 40 00 63 1c 40 00     ..@ e.@.c.@.c.@.
  400010:	63 1c 40 00 63 1c 40 00 63 1c 40 00 00 00 00 00     c.@.c.@.c.@.....
	...
  40002c:	3d 20 40 00 63 1c 40 00 00 00 00 00 dd 20 40 00     = @.c.@...... @.
  40003c:	45 21 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     E!@.c.@.c.@.c.@.
  40004c:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  40005c:	63 1c 40 00 63 1c 40 00 00 00 00 00 dd 15 40 00     c.@.c.@.......@.
  40006c:	f1 15 40 00 05 16 40 00 63 1c 40 00 63 1c 40 00     ..@...@.c.@.c.@.
  40007c:	63 1c 40 00 19 16 40 00 2d 16 40 00 63 1c 40 00     c.@...@.-.@.c.@.
  40008c:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  40009c:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  4000ac:	63 1c 40 00 63 1c 40 00 c9 11 40 00 63 1c 40 00     c.@.c.@...@.c.@.
  4000bc:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  4000cc:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  4000dc:	63 1c 40 00 dd 11 40 00 63 1c 40 00 63 1c 40 00     c.@...@.c.@.c.@.
  4000ec:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  4000fc:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  40010c:	63 1c 40 00 63 1c 40 00 00 00 00 00 00 00 00 00     c.@.c.@.........
  40011c:	00 00 00 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     ....c.@.c.@.c.@.
  40012c:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  40013c:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  40014c:	63 1c 40 00 63 1c 40 00 63 1c 40 00 63 1c 40 00     c.@.c.@.c.@.c.@.
  40015c:	63 1c 40 00 63 1c 40 00 63 1c 40 00                 c.@.c.@.c.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c8 	.word	0x204009c8
  400184:	00000000 	.word	0x00000000
  400188:	0040ae4c 	.word	0x0040ae4c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	0040ae4c 	.word	0x0040ae4c
  4001c8:	204009cc 	.word	0x204009cc
  4001cc:	0040ae4c 	.word	0x0040ae4c
  4001d0:	00000000 	.word	0x00000000

004001d4 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  4001d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001d6:	b087      	sub	sp, #28
  4001d8:	4604      	mov	r4, r0
  4001da:	460e      	mov	r6, r1
  4001dc:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4001de:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  4001e0:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  4001e2:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  4001e4:	2500      	movs	r5, #0
  4001e6:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  4001e8:	2007      	movs	r0, #7
  4001ea:	4b9d      	ldr	r3, [pc, #628]	; (400460 <mxt_init_device+0x28c>)
  4001ec:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  4001ee:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  4001f0:	9501      	str	r5, [sp, #4]
  4001f2:	9505      	str	r5, [sp, #20]
  4001f4:	2302      	movs	r3, #2
  4001f6:	9302      	str	r3, [sp, #8]
  4001f8:	9003      	str	r0, [sp, #12]
  4001fa:	2307      	movs	r3, #7
  4001fc:	9304      	str	r3, [sp, #16]
  4001fe:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400202:	a901      	add	r1, sp, #4
  400204:	4630      	mov	r0, r6
  400206:	4b97      	ldr	r3, [pc, #604]	; (400464 <mxt_init_device+0x290>)
  400208:	4798      	blx	r3
  40020a:	1b40      	subs	r0, r0, r5
  40020c:	bf18      	it	ne
  40020e:	2001      	movne	r0, #1
  400210:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  400212:	b108      	cbz	r0, 400218 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  400214:	b007      	add	sp, #28
  400216:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  400218:	6825      	ldr	r5, [r4, #0]
  40021a:	79a8      	ldrb	r0, [r5, #6]
  40021c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  400220:	0040      	lsls	r0, r0, #1
  400222:	4b8f      	ldr	r3, [pc, #572]	; (400460 <mxt_init_device+0x28c>)
  400224:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  400226:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  400228:	2300      	movs	r3, #0
  40022a:	9301      	str	r3, [sp, #4]
  40022c:	9304      	str	r3, [sp, #16]
  40022e:	9305      	str	r3, [sp, #20]
  400230:	2307      	movs	r3, #7
  400232:	f88d 3004 	strb.w	r3, [sp, #4]
  400236:	2302      	movs	r3, #2
  400238:	9302      	str	r3, [sp, #8]
  40023a:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  40023c:	79ab      	ldrb	r3, [r5, #6]
  40023e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400242:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  400244:	9304      	str	r3, [sp, #16]
  400246:	7b23      	ldrb	r3, [r4, #12]
  400248:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40024c:	a901      	add	r1, sp, #4
  40024e:	68a0      	ldr	r0, [r4, #8]
  400250:	4b84      	ldr	r3, [pc, #528]	; (400464 <mxt_init_device+0x290>)
  400252:	4798      	blx	r3
  400254:	3000      	adds	r0, #0
  400256:	bf18      	it	ne
  400258:	2001      	movne	r0, #1
  40025a:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  40025c:	2800      	cmp	r0, #0
  40025e:	d1d9      	bne.n	400214 <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  400260:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  400262:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  400264:	79bb      	ldrb	r3, [r7, #6]
  400266:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  40026a:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  40026c:	3607      	adds	r6, #7
  40026e:	b2b6      	uxth	r6, r6
  400270:	463a      	mov	r2, r7
  400272:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  400274:	2100      	movs	r1, #0
		result ^= crcpoly;
  400276:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 400468 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  40027a:	f892 e001 	ldrb.w	lr, [r2, #1]
  40027e:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400280:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  400284:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  400288:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  40028c:	bf18      	it	ne
  40028e:	ea81 010c 	eorne.w	r1, r1, ip
  400292:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400294:	42ba      	cmp	r2, r7
  400296:	d1f0      	bne.n	40027a <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400298:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  40029a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40029e:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  4002a2:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002a6:	d003      	beq.n	4002b0 <mxt_init_device+0xdc>
		result ^= crcpoly;
  4002a8:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002ac:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002b0:	f1a6 0708 	sub.w	r7, r6, #8
  4002b4:	2f01      	cmp	r7, #1
  4002b6:	dd12      	ble.n	4002de <mxt_init_device+0x10a>
  4002b8:	2301      	movs	r3, #1
		result ^= crcpoly;
  4002ba:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 400468 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  4002be:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4002c0:	784d      	ldrb	r5, [r1, #1]
  4002c2:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002c4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  4002c8:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  4002cc:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  4002d0:	bf18      	it	ne
  4002d2:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002d6:	3302      	adds	r3, #2
  4002d8:	b29b      	uxth	r3, r3
  4002da:	42bb      	cmp	r3, r7
  4002dc:	dbef      	blt.n	4002be <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  4002de:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002e0:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  4002e4:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  4002e8:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002ec:	d003      	beq.n	4002f6 <mxt_init_device+0x122>
		result ^= crcpoly;
  4002ee:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002f2:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  4002f6:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  4002fa:	2300      	movs	r3, #0
  4002fc:	9301      	str	r3, [sp, #4]
  4002fe:	9305      	str	r3, [sp, #20]
  400300:	f88d 6004 	strb.w	r6, [sp, #4]
  400304:	0a36      	lsrs	r6, r6, #8
  400306:	f88d 6005 	strb.w	r6, [sp, #5]
  40030a:	2302      	movs	r3, #2
  40030c:	9302      	str	r3, [sp, #8]
  40030e:	f8cd d00c 	str.w	sp, [sp, #12]
  400312:	2303      	movs	r3, #3
  400314:	9304      	str	r3, [sp, #16]
  400316:	7b23      	ldrb	r3, [r4, #12]
  400318:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40031c:	a901      	add	r1, sp, #4
  40031e:	68a0      	ldr	r0, [r4, #8]
  400320:	4b50      	ldr	r3, [pc, #320]	; (400464 <mxt_init_device+0x290>)
  400322:	4798      	blx	r3
  400324:	b328      	cbz	r0, 400372 <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  400326:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  40032a:	42ab      	cmp	r3, r5
  40032c:	f040 808b 	bne.w	400446 <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400330:	6825      	ldr	r5, [r4, #0]
  400332:	79a8      	ldrb	r0, [r5, #6]
  400334:	b198      	cbz	r0, 40035e <mxt_init_device+0x18a>
  400336:	2300      	movs	r3, #0
  400338:	3301      	adds	r3, #1
  40033a:	b2da      	uxtb	r2, r3
  40033c:	4290      	cmp	r0, r2
  40033e:	d8fb      	bhi.n	400338 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400340:	6862      	ldr	r2, [r4, #4]
  400342:	1e43      	subs	r3, r0, #1
  400344:	b2db      	uxtb	r3, r3
  400346:	3301      	adds	r3, #1
  400348:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40034c:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  400350:	2000      	movs	r0, #0
  400352:	7953      	ldrb	r3, [r2, #5]
  400354:	4418      	add	r0, r3
  400356:	b2c0      	uxtb	r0, r0
  400358:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40035a:	4291      	cmp	r1, r2
  40035c:	d1f9      	bne.n	400352 <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  40035e:	0040      	lsls	r0, r0, #1
  400360:	4b3f      	ldr	r3, [pc, #252]	; (400460 <mxt_init_device+0x28c>)
  400362:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  400364:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400366:	79ab      	ldrb	r3, [r5, #6]
  400368:	b173      	cbz	r3, 400388 <mxt_init_device+0x1b4>
  40036a:	2700      	movs	r7, #0
  40036c:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40036e:	46be      	mov	lr, r7
  400370:	e037      	b.n	4003e2 <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  400372:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400376:	f89d 3000 	ldrb.w	r3, [sp]
  40037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40037e:	f89d 2001 	ldrb.w	r2, [sp, #1]
  400382:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400386:	e7d0      	b.n	40032a <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  400388:	f06f 0003 	mvn.w	r0, #3
  40038c:	e742      	b.n	400214 <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40038e:	3001      	adds	r0, #1
  400390:	b2c0      	uxtb	r0, r0
  400392:	6862      	ldr	r2, [r4, #4]
  400394:	1953      	adds	r3, r2, r5
  400396:	7919      	ldrb	r1, [r3, #4]
  400398:	4281      	cmp	r1, r0
  40039a:	d31c      	bcc.n	4003d6 <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  40039c:	795b      	ldrb	r3, [r3, #5]
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d0f5      	beq.n	40038e <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003a2:	6862      	ldr	r2, [r4, #4]
  4003a4:	442a      	add	r2, r5
  4003a6:	7953      	ldrb	r3, [r2, #5]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d0f0      	beq.n	40038e <mxt_init_device+0x1ba>
  4003ac:	4633      	mov	r3, r6
							device->object_list[i].type;
  4003ae:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  4003b0:	6962      	ldr	r2, [r4, #20]
  4003b2:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  4003b6:	6962      	ldr	r2, [r4, #20]
  4003b8:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  4003bc:	7050      	strb	r0, [r2, #1]
					id_index++;
  4003be:	3301      	adds	r3, #1
  4003c0:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003c2:	6862      	ldr	r2, [r4, #4]
  4003c4:	442a      	add	r2, r5
  4003c6:	1b99      	subs	r1, r3, r6
  4003c8:	f892 c005 	ldrb.w	ip, [r2, #5]
  4003cc:	b2c9      	uxtb	r1, r1
  4003ce:	458c      	cmp	ip, r1
  4003d0:	d8ed      	bhi.n	4003ae <mxt_init_device+0x1da>
					id_index++;
  4003d2:	461e      	mov	r6, r3
  4003d4:	e7db      	b.n	40038e <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003d6:	3701      	adds	r7, #1
  4003d8:	b2ff      	uxtb	r7, r7
  4003da:	6823      	ldr	r3, [r4, #0]
  4003dc:	799b      	ldrb	r3, [r3, #6]
  4003de:	429f      	cmp	r7, r3
  4003e0:	d207      	bcs.n	4003f2 <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4003e2:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  4003e6:	005a      	lsls	r2, r3, #1
  4003e8:	4615      	mov	r5, r2
  4003ea:	6863      	ldr	r3, [r4, #4]
  4003ec:	4413      	add	r3, r2
  4003ee:	4670      	mov	r0, lr
  4003f0:	e7d4      	b.n	40039c <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003f2:	b35b      	cbz	r3, 40044c <mxt_init_device+0x278>
  4003f4:	4610      	mov	r0, r2
  4003f6:	3b01      	subs	r3, #1
  4003f8:	b2db      	uxtb	r3, r3
  4003fa:	3301      	adds	r3, #1
  4003fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400400:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  400404:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  400406:	7943      	ldrb	r3, [r0, #5]
  400408:	4419      	add	r1, r3
  40040a:	b2c9      	uxtb	r1, r1
  40040c:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40040e:	4282      	cmp	r2, r0
  400410:	d1f9      	bne.n	400406 <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  400412:	b1f1      	cbz	r1, 400452 <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  400414:	6962      	ldr	r2, [r4, #20]
  400416:	7813      	ldrb	r3, [r2, #0]
  400418:	2b09      	cmp	r3, #9
  40041a:	d00f      	beq.n	40043c <mxt_init_device+0x268>
  40041c:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  40041e:	3301      	adds	r3, #1
  400420:	b2db      	uxtb	r3, r3
  400422:	428b      	cmp	r3, r1
  400424:	d00c      	beq.n	400440 <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  400426:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  40042a:	2809      	cmp	r0, #9
  40042c:	d1f7      	bne.n	40041e <mxt_init_device+0x24a>
			return i;
  40042e:	b25b      	sxtb	r3, r3
	if (status == -1) {
  400430:	f1b3 3fff 	cmp.w	r3, #4294967295
  400434:	d010      	beq.n	400458 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  400436:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400438:	2000      	movs	r0, #0
  40043a:	e6eb      	b.n	400214 <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  40043c:	2300      	movs	r3, #0
  40043e:	e7f6      	b.n	40042e <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  400440:	f06f 0003 	mvn.w	r0, #3
  400444:	e6e6      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  400446:	f06f 0003 	mvn.w	r0, #3
  40044a:	e6e3      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  40044c:	f06f 0003 	mvn.w	r0, #3
  400450:	e6e0      	b.n	400214 <mxt_init_device+0x40>
  400452:	f06f 0003 	mvn.w	r0, #3
  400456:	e6dd      	b.n	400214 <mxt_init_device+0x40>
  400458:	f06f 0003 	mvn.w	r0, #3
  40045c:	e6da      	b.n	400214 <mxt_init_device+0x40>
  40045e:	bf00      	nop
  400460:	00404515 	.word	0x00404515
  400464:	004019e1 	.word	0x004019e1
  400468:	0080001b 	.word	0x0080001b

0040046c <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  40046c:	6803      	ldr	r3, [r0, #0]
  40046e:	799a      	ldrb	r2, [r3, #6]
  400470:	b1d2      	cbz	r2, 4004a8 <mxt_get_object_address+0x3c>
{
  400472:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  400474:	6844      	ldr	r4, [r0, #4]
  400476:	7823      	ldrb	r3, [r4, #0]
  400478:	428b      	cmp	r3, r1
  40047a:	d00e      	beq.n	40049a <mxt_get_object_address+0x2e>
  40047c:	1da3      	adds	r3, r4, #6
  40047e:	3a01      	subs	r2, #1
  400480:	b2d2      	uxtb	r2, r2
  400482:	3201      	adds	r2, #1
  400484:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400488:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d009      	beq.n	4004a4 <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  400490:	461c      	mov	r4, r3
  400492:	f813 0b06 	ldrb.w	r0, [r3], #6
  400496:	4288      	cmp	r0, r1
  400498:	d1f8      	bne.n	40048c <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  40049a:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  40049e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004a2:	4770      	bx	lr
	return 0;
  4004a4:	2000      	movs	r0, #0
  4004a6:	e7fa      	b.n	40049e <mxt_get_object_address+0x32>
  4004a8:	2000      	movs	r0, #0
  4004aa:	4770      	bx	lr

004004ac <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  4004ac:	b530      	push	{r4, r5, lr}
  4004ae:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4004b0:	2300      	movs	r3, #0
  4004b2:	9301      	str	r3, [sp, #4]
  4004b4:	9304      	str	r3, [sp, #16]
  4004b6:	9305      	str	r3, [sp, #20]
  4004b8:	f88d 1004 	strb.w	r1, [sp, #4]
  4004bc:	0a0b      	lsrs	r3, r1, #8
  4004be:	f88d 3005 	strb.w	r3, [sp, #5]
  4004c2:	2302      	movs	r3, #2
  4004c4:	9302      	str	r3, [sp, #8]
  4004c6:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004c8:	6803      	ldr	r3, [r0, #0]
  4004ca:	799a      	ldrb	r2, [r3, #6]
  4004cc:	b1ba      	cbz	r2, 4004fe <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  4004ce:	6844      	ldr	r4, [r0, #4]
  4004d0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  4004d4:	428b      	cmp	r3, r1
  4004d6:	d00f      	beq.n	4004f8 <mxt_write_config_object+0x4c>
  4004d8:	1da3      	adds	r3, r4, #6
  4004da:	3a01      	subs	r2, #1
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	3201      	adds	r2, #1
  4004e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4004e4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004e8:	4293      	cmp	r3, r2
  4004ea:	d016      	beq.n	40051a <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  4004ec:	461c      	mov	r4, r3
  4004ee:	3306      	adds	r3, #6
  4004f0:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  4004f4:	428d      	cmp	r5, r1
  4004f6:	d1f7      	bne.n	4004e8 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  4004f8:	78e2      	ldrb	r2, [r4, #3]
  4004fa:	3201      	adds	r2, #1
  4004fc:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  4004fe:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  400500:	7b03      	ldrb	r3, [r0, #12]
  400502:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400506:	a901      	add	r1, sp, #4
  400508:	6880      	ldr	r0, [r0, #8]
  40050a:	4b05      	ldr	r3, [pc, #20]	; (400520 <mxt_write_config_object+0x74>)
  40050c:	4798      	blx	r3
  40050e:	3000      	adds	r0, #0
  400510:	bf18      	it	ne
  400512:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  400514:	4240      	negs	r0, r0
  400516:	b007      	add	sp, #28
  400518:	bd30      	pop	{r4, r5, pc}
	return 0;
  40051a:	2200      	movs	r2, #0
  40051c:	e7ef      	b.n	4004fe <mxt_write_config_object+0x52>
  40051e:	bf00      	nop
  400520:	00401a8d 	.word	0x00401a8d

00400524 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400524:	b500      	push	{lr}
  400526:	b089      	sub	sp, #36	; 0x24
  400528:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  40052c:	2300      	movs	r3, #0
  40052e:	9303      	str	r3, [sp, #12]
  400530:	9307      	str	r3, [sp, #28]
  400532:	f88d 100c 	strb.w	r1, [sp, #12]
  400536:	0a09      	lsrs	r1, r1, #8
  400538:	f88d 100d 	strb.w	r1, [sp, #13]
  40053c:	2302      	movs	r3, #2
  40053e:	9304      	str	r3, [sp, #16]
  400540:	f10d 0307 	add.w	r3, sp, #7
  400544:	9305      	str	r3, [sp, #20]
  400546:	2301      	movs	r3, #1
  400548:	9306      	str	r3, [sp, #24]
  40054a:	7b03      	ldrb	r3, [r0, #12]
  40054c:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400550:	a903      	add	r1, sp, #12
  400552:	6880      	ldr	r0, [r0, #8]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <mxt_write_config_reg+0x44>)
  400556:	4798      	blx	r3
  400558:	3000      	adds	r0, #0
  40055a:	bf18      	it	ne
  40055c:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  40055e:	4240      	negs	r0, r0
  400560:	b009      	add	sp, #36	; 0x24
  400562:	f85d fb04 	ldr.w	pc, [sp], #4
  400566:	bf00      	nop
  400568:	00401a8d 	.word	0x00401a8d

0040056c <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  40056c:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40056e:	4b07      	ldr	r3, [pc, #28]	; (40058c <mxt_is_message_pending+0x20>)
  400570:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400574:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400576:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400578:	f002 021f 	and.w	r2, r2, #31
  40057c:	2301      	movs	r3, #1
  40057e:	fa03 f202 	lsl.w	r2, r3, r2
  400582:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  400584:	bf0c      	ite	eq
  400586:	4618      	moveq	r0, r3
  400588:	2000      	movne	r0, #0
  40058a:	4770      	bx	lr
  40058c:	00200707 	.word	0x00200707

00400590 <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400590:	b530      	push	{r4, r5, lr}
  400592:	b087      	sub	sp, #28
  400594:	4604      	mov	r4, r0
  400596:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  400598:	2200      	movs	r2, #0
  40059a:	2105      	movs	r1, #5
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <mxt_read_message+0x44>)
  40059e:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4005a0:	2300      	movs	r3, #0
  4005a2:	9301      	str	r3, [sp, #4]
  4005a4:	9305      	str	r3, [sp, #20]
  4005a6:	f88d 0004 	strb.w	r0, [sp, #4]
  4005aa:	0a00      	lsrs	r0, r0, #8
  4005ac:	f88d 0005 	strb.w	r0, [sp, #5]
  4005b0:	2302      	movs	r3, #2
  4005b2:	9302      	str	r3, [sp, #8]
  4005b4:	9503      	str	r5, [sp, #12]
  4005b6:	2309      	movs	r3, #9
  4005b8:	9304      	str	r3, [sp, #16]
  4005ba:	7b23      	ldrb	r3, [r4, #12]
  4005bc:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4005c0:	a901      	add	r1, sp, #4
  4005c2:	68a0      	ldr	r0, [r4, #8]
  4005c4:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <mxt_read_message+0x48>)
  4005c6:	4798      	blx	r3
  4005c8:	3000      	adds	r0, #0
  4005ca:	bf18      	it	ne
  4005cc:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  4005ce:	4240      	negs	r0, r0
  4005d0:	b007      	add	sp, #28
  4005d2:	bd30      	pop	{r4, r5, pc}
  4005d4:	0040046d 	.word	0x0040046d
  4005d8:	004019e1 	.word	0x004019e1

004005dc <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  4005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4005de:	b085      	sub	sp, #20
  4005e0:	4604      	mov	r4, r0
  4005e2:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  4005e4:	4d17      	ldr	r5, [pc, #92]	; (400644 <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005e6:	4f18      	ldr	r7, [pc, #96]	; (400648 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  4005e8:	4620      	mov	r0, r4
  4005ea:	47a8      	blx	r5
  4005ec:	b328      	cbz	r0, 40063a <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005ee:	a901      	add	r1, sp, #4
  4005f0:	4620      	mov	r0, r4
  4005f2:	47b8      	blx	r7
  4005f4:	4603      	mov	r3, r0
  4005f6:	bb10      	cbnz	r0, 40063e <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  4005f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4005fc:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  4005fe:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  400602:	2a09      	cmp	r2, #9
  400604:	d1f0      	bne.n	4005e8 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  400606:	7f22      	ldrb	r2, [r4, #28]
  400608:	1a9b      	subs	r3, r3, r2
  40060a:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  40060c:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400610:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  400612:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  400616:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  40061a:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  40061c:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  400620:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  400622:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  400626:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  40062a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  40062e:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400630:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400634:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400636:	2300      	movs	r3, #0
  400638:	e001      	b.n	40063e <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  40063a:	f06f 0303 	mvn.w	r3, #3
}
  40063e:	4618      	mov	r0, r3
  400640:	b005      	add	sp, #20
  400642:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400644:	0040056d 	.word	0x0040056d
  400648:	00400591 	.word	0x00400591

0040064c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40064c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40064e:	4810      	ldr	r0, [pc, #64]	; (400690 <sysclk_init+0x44>)
  400650:	4b10      	ldr	r3, [pc, #64]	; (400694 <sysclk_init+0x48>)
  400652:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400654:	213e      	movs	r1, #62	; 0x3e
  400656:	2000      	movs	r0, #0
  400658:	4b0f      	ldr	r3, [pc, #60]	; (400698 <sysclk_init+0x4c>)
  40065a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40065c:	4c0f      	ldr	r4, [pc, #60]	; (40069c <sysclk_init+0x50>)
  40065e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400660:	2800      	cmp	r0, #0
  400662:	d0fc      	beq.n	40065e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400664:	4b0e      	ldr	r3, [pc, #56]	; (4006a0 <sysclk_init+0x54>)
  400666:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400668:	4a0e      	ldr	r2, [pc, #56]	; (4006a4 <sysclk_init+0x58>)
  40066a:	4b0f      	ldr	r3, [pc, #60]	; (4006a8 <sysclk_init+0x5c>)
  40066c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40066e:	4c0f      	ldr	r4, [pc, #60]	; (4006ac <sysclk_init+0x60>)
  400670:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400672:	2800      	cmp	r0, #0
  400674:	d0fc      	beq.n	400670 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400676:	2002      	movs	r0, #2
  400678:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <sysclk_init+0x64>)
  40067a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40067c:	2000      	movs	r0, #0
  40067e:	4b0d      	ldr	r3, [pc, #52]	; (4006b4 <sysclk_init+0x68>)
  400680:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400682:	4b0d      	ldr	r3, [pc, #52]	; (4006b8 <sysclk_init+0x6c>)
  400684:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400686:	480d      	ldr	r0, [pc, #52]	; (4006bc <sysclk_init+0x70>)
  400688:	4b02      	ldr	r3, [pc, #8]	; (400694 <sysclk_init+0x48>)
  40068a:	4798      	blx	r3
  40068c:	bd10      	pop	{r4, pc}
  40068e:	bf00      	nop
  400690:	07270e00 	.word	0x07270e00
  400694:	00401e39 	.word	0x00401e39
  400698:	004016dd 	.word	0x004016dd
  40069c:	00401731 	.word	0x00401731
  4006a0:	00401741 	.word	0x00401741
  4006a4:	20183f01 	.word	0x20183f01
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	00401751 	.word	0x00401751
  4006b0:	00401641 	.word	0x00401641
  4006b4:	00401679 	.word	0x00401679
  4006b8:	00401d2d 	.word	0x00401d2d
  4006bc:	11e1a300 	.word	0x11e1a300

004006c0 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4006c0:	b510      	push	{r4, lr}
  4006c2:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4006c4:	4b10      	ldr	r3, [pc, #64]	; (400708 <spi_master_init+0x48>)
  4006c6:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4006c8:	2380      	movs	r3, #128	; 0x80
  4006ca:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4006cc:	6863      	ldr	r3, [r4, #4]
  4006ce:	f043 0301 	orr.w	r3, r3, #1
  4006d2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4006d4:	6863      	ldr	r3, [r4, #4]
  4006d6:	f043 0310 	orr.w	r3, r3, #16
  4006da:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4006dc:	6863      	ldr	r3, [r4, #4]
  4006de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4006e2:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4006e4:	2100      	movs	r1, #0
  4006e6:	4620      	mov	r0, r4
  4006e8:	4b08      	ldr	r3, [pc, #32]	; (40070c <spi_master_init+0x4c>)
  4006ea:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4006ec:	6863      	ldr	r3, [r4, #4]
  4006ee:	f023 0302 	bic.w	r3, r3, #2
  4006f2:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4006f4:	6863      	ldr	r3, [r4, #4]
  4006f6:	f023 0304 	bic.w	r3, r3, #4
  4006fa:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4006fc:	2100      	movs	r1, #0
  4006fe:	4620      	mov	r0, r4
  400700:	4b03      	ldr	r3, [pc, #12]	; (400710 <spi_master_init+0x50>)
  400702:	4798      	blx	r3
  400704:	bd10      	pop	{r4, pc}
  400706:	bf00      	nop
  400708:	00401781 	.word	0x00401781
  40070c:	004017ad 	.word	0x004017ad
  400710:	004017c3 	.word	0x004017c3

00400714 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400718:	4604      	mov	r4, r0
  40071a:	460d      	mov	r5, r1
  40071c:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  40071e:	4915      	ldr	r1, [pc, #84]	; (400774 <spi_master_setup_device+0x60>)
  400720:	4618      	mov	r0, r3
  400722:	4b15      	ldr	r3, [pc, #84]	; (400778 <spi_master_setup_device+0x64>)
  400724:	4798      	blx	r3
  400726:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400728:	2300      	movs	r3, #0
  40072a:	461a      	mov	r2, r3
  40072c:	6829      	ldr	r1, [r5, #0]
  40072e:	4620      	mov	r0, r4
  400730:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400790 <spi_master_setup_device+0x7c>
  400734:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400736:	2208      	movs	r2, #8
  400738:	6829      	ldr	r1, [r5, #0]
  40073a:	4620      	mov	r0, r4
  40073c:	4b0f      	ldr	r3, [pc, #60]	; (40077c <spi_master_setup_device+0x68>)
  40073e:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400740:	b2fa      	uxtb	r2, r7
  400742:	6829      	ldr	r1, [r5, #0]
  400744:	4620      	mov	r0, r4
  400746:	4b0e      	ldr	r3, [pc, #56]	; (400780 <spi_master_setup_device+0x6c>)
  400748:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  40074a:	2208      	movs	r2, #8
  40074c:	6829      	ldr	r1, [r5, #0]
  40074e:	4620      	mov	r0, r4
  400750:	4b0c      	ldr	r3, [pc, #48]	; (400784 <spi_master_setup_device+0x70>)
  400752:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400754:	0872      	lsrs	r2, r6, #1
  400756:	6829      	ldr	r1, [r5, #0]
  400758:	4620      	mov	r0, r4
  40075a:	4b0b      	ldr	r3, [pc, #44]	; (400788 <spi_master_setup_device+0x74>)
  40075c:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  40075e:	f086 0201 	eor.w	r2, r6, #1
  400762:	f002 0201 	and.w	r2, r2, #1
  400766:	6829      	ldr	r1, [r5, #0]
  400768:	4620      	mov	r0, r4
  40076a:	4b08      	ldr	r3, [pc, #32]	; (40078c <spi_master_setup_device+0x78>)
  40076c:	4798      	blx	r3
  40076e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400772:	bf00      	nop
  400774:	08f0d180 	.word	0x08f0d180
  400778:	0040189f 	.word	0x0040189f
  40077c:	0040188b 	.word	0x0040188b
  400780:	004018b5 	.word	0x004018b5
  400784:	00401845 	.word	0x00401845
  400788:	00401809 	.word	0x00401809
  40078c:	00401827 	.word	0x00401827
  400790:	004018dd 	.word	0x004018dd

00400794 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400794:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400796:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400798:	f013 0f04 	tst.w	r3, #4
  40079c:	d006      	beq.n	4007ac <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40079e:	6809      	ldr	r1, [r1, #0]
  4007a0:	290f      	cmp	r1, #15
  4007a2:	d900      	bls.n	4007a6 <spi_select_device+0x12>
  4007a4:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4007a6:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <spi_select_device+0x2c>)
  4007a8:	4798      	blx	r3
  4007aa:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4007ac:	6809      	ldr	r1, [r1, #0]
  4007ae:	2903      	cmp	r1, #3
  4007b0:	d8f8      	bhi.n	4007a4 <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4007b2:	2301      	movs	r3, #1
  4007b4:	fa03 f101 	lsl.w	r1, r3, r1
  4007b8:	43c9      	mvns	r1, r1
  4007ba:	4b01      	ldr	r3, [pc, #4]	; (4007c0 <spi_select_device+0x2c>)
  4007bc:	4798      	blx	r3
		}
	}
}
  4007be:	e7f1      	b.n	4007a4 <spi_select_device+0x10>
  4007c0:	004017ad 	.word	0x004017ad

004007c4 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4007c4:	b11a      	cbz	r2, 4007ce <spi_write_packet+0xa>
{
  4007c6:	b410      	push	{r4}
  4007c8:	460c      	mov	r4, r1
  4007ca:	4411      	add	r1, r2
  4007cc:	e006      	b.n	4007dc <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4007ce:	2000      	movs	r0, #0
  4007d0:	4770      	bx	lr
		val = data[i];
  4007d2:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4007d6:	60c3      	str	r3, [r0, #12]
	while (len) {
  4007d8:	42a1      	cmp	r1, r4
  4007da:	d00c      	beq.n	4007f6 <spi_write_packet+0x32>
{
  4007dc:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4007e0:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  4007e2:	f012 0f02 	tst.w	r2, #2
  4007e6:	d1f4      	bne.n	4007d2 <spi_write_packet+0xe>
			if (!timeout--) {
  4007e8:	3b01      	subs	r3, #1
  4007ea:	d1f9      	bne.n	4007e0 <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  4007ec:	f06f 0002 	mvn.w	r0, #2
}
  4007f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007f4:	4770      	bx	lr
	return STATUS_OK;
  4007f6:	2000      	movs	r0, #0
  4007f8:	e7fa      	b.n	4007f0 <spi_write_packet+0x2c>

004007fa <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4007fa:	b13a      	cbz	r2, 40080c <spi_read_packet+0x12>
{
  4007fc:	b470      	push	{r4, r5, r6}
  4007fe:	4615      	mov	r5, r2
  400800:	460c      	mov	r4, r1
  400802:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400804:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400806:	f240 2101 	movw	r1, #513	; 0x201
  40080a:	e012      	b.n	400832 <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  40080c:	2000      	movs	r0, #0
  40080e:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400810:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  400812:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400816:	6902      	ldr	r2, [r0, #16]
  400818:	ea31 0202 	bics.w	r2, r1, r2
  40081c:	d004      	beq.n	400828 <spi_read_packet+0x2e>
			if (!timeout--) {
  40081e:	3b01      	subs	r3, #1
  400820:	d1f9      	bne.n	400816 <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  400822:	f06f 0002 	mvn.w	r0, #2
  400826:	e00e      	b.n	400846 <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400828:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  40082a:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  40082e:	42a5      	cmp	r5, r4
  400830:	d00b      	beq.n	40084a <spi_read_packet+0x50>
{
  400832:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400836:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400838:	f012 0f02 	tst.w	r2, #2
  40083c:	d1e8      	bne.n	400810 <spi_read_packet+0x16>
			if (!timeout--) {
  40083e:	3b01      	subs	r3, #1
  400840:	d1f9      	bne.n	400836 <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  400842:	f06f 0002 	mvn.w	r0, #2
}
  400846:	bc70      	pop	{r4, r5, r6}
  400848:	4770      	bx	lr
	return STATUS_OK;
  40084a:	2000      	movs	r0, #0
  40084c:	e7fb      	b.n	400846 <spi_read_packet+0x4c>
	...

00400850 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400854:	b980      	cbnz	r0, 400878 <_read+0x28>
  400856:	460c      	mov	r4, r1
  400858:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40085a:	2a00      	cmp	r2, #0
  40085c:	dd0f      	ble.n	40087e <_read+0x2e>
  40085e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400860:	4e08      	ldr	r6, [pc, #32]	; (400884 <_read+0x34>)
  400862:	4d09      	ldr	r5, [pc, #36]	; (400888 <_read+0x38>)
  400864:	6830      	ldr	r0, [r6, #0]
  400866:	4621      	mov	r1, r4
  400868:	682b      	ldr	r3, [r5, #0]
  40086a:	4798      	blx	r3
		ptr++;
  40086c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40086e:	42bc      	cmp	r4, r7
  400870:	d1f8      	bne.n	400864 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400872:	4640      	mov	r0, r8
  400874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400878:	f04f 38ff 	mov.w	r8, #4294967295
  40087c:	e7f9      	b.n	400872 <_read+0x22>
	for (; len > 0; --len) {
  40087e:	4680      	mov	r8, r0
  400880:	e7f7      	b.n	400872 <_read+0x22>
  400882:	bf00      	nop
  400884:	2040c7a8 	.word	0x2040c7a8
  400888:	2040c7a0 	.word	0x2040c7a0

0040088c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40088c:	3801      	subs	r0, #1
  40088e:	2802      	cmp	r0, #2
  400890:	d815      	bhi.n	4008be <_write+0x32>
{
  400892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400896:	460e      	mov	r6, r1
  400898:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40089a:	b19a      	cbz	r2, 4008c4 <_write+0x38>
  40089c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40089e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4008d8 <_write+0x4c>
  4008a2:	4f0c      	ldr	r7, [pc, #48]	; (4008d4 <_write+0x48>)
  4008a4:	f8d8 0000 	ldr.w	r0, [r8]
  4008a8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4008ac:	683b      	ldr	r3, [r7, #0]
  4008ae:	4798      	blx	r3
  4008b0:	2800      	cmp	r0, #0
  4008b2:	db0a      	blt.n	4008ca <_write+0x3e>
  4008b4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4008b6:	3c01      	subs	r4, #1
  4008b8:	d1f4      	bne.n	4008a4 <_write+0x18>
  4008ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4008be:	f04f 30ff 	mov.w	r0, #4294967295
  4008c2:	4770      	bx	lr
	for (; len != 0; --len) {
  4008c4:	4610      	mov	r0, r2
  4008c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4008ca:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4008ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008d2:	bf00      	nop
  4008d4:	2040c7a4 	.word	0x2040c7a4
  4008d8:	2040c7a8 	.word	0x2040c7a8

004008dc <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008e4:	4b9e      	ldr	r3, [pc, #632]	; (400b60 <board_init+0x284>)
  4008e6:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4008e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008ec:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4008f0:	4b9c      	ldr	r3, [pc, #624]	; (400b64 <board_init+0x288>)
  4008f2:	2200      	movs	r2, #0
  4008f4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4008f8:	695a      	ldr	r2, [r3, #20]
  4008fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4008fe:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400900:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400904:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400908:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40090c:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400910:	f007 0007 	and.w	r0, r7, #7
  400914:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400916:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40091a:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40091e:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400922:	f3bf 8f4f 	dsb	sy
  400926:	f04f 34ff 	mov.w	r4, #4294967295
  40092a:	fa04 fc00 	lsl.w	ip, r4, r0
  40092e:	fa06 f000 	lsl.w	r0, r6, r0
  400932:	fa04 f40e 	lsl.w	r4, r4, lr
  400936:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40093a:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40093c:	463a      	mov	r2, r7
  40093e:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400940:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400944:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400948:	3a01      	subs	r2, #1
  40094a:	4423      	add	r3, r4
  40094c:	f1b2 3fff 	cmp.w	r2, #4294967295
  400950:	d1f6      	bne.n	400940 <board_init+0x64>
        } while(sets--);
  400952:	3e01      	subs	r6, #1
  400954:	4460      	add	r0, ip
  400956:	f1b6 3fff 	cmp.w	r6, #4294967295
  40095a:	d1ef      	bne.n	40093c <board_init+0x60>
  40095c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400960:	4b80      	ldr	r3, [pc, #512]	; (400b64 <board_init+0x288>)
  400962:	695a      	ldr	r2, [r3, #20]
  400964:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400968:	615a      	str	r2, [r3, #20]
  40096a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40096e:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400972:	4a7d      	ldr	r2, [pc, #500]	; (400b68 <board_init+0x28c>)
  400974:	497d      	ldr	r1, [pc, #500]	; (400b6c <board_init+0x290>)
  400976:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400978:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40097c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  40097e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400982:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400986:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40098a:	f022 0201 	bic.w	r2, r2, #1
  40098e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400992:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400996:	f022 0201 	bic.w	r2, r2, #1
  40099a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40099e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a2:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4009a6:	200a      	movs	r0, #10
  4009a8:	4c71      	ldr	r4, [pc, #452]	; (400b70 <board_init+0x294>)
  4009aa:	47a0      	blx	r4
  4009ac:	200b      	movs	r0, #11
  4009ae:	47a0      	blx	r4
  4009b0:	200c      	movs	r0, #12
  4009b2:	47a0      	blx	r4
  4009b4:	2010      	movs	r0, #16
  4009b6:	47a0      	blx	r4
  4009b8:	2011      	movs	r0, #17
  4009ba:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009bc:	4e6d      	ldr	r6, [pc, #436]	; (400b74 <board_init+0x298>)
  4009be:	f44f 7880 	mov.w	r8, #256	; 0x100
  4009c2:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009c6:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009ca:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4009ce:	4c6a      	ldr	r4, [pc, #424]	; (400b78 <board_init+0x29c>)
  4009d0:	f44f 6500 	mov.w	r5, #2048	; 0x800
  4009d4:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009d6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009da:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009dc:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009e0:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  4009e2:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  4009e4:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4009e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4009ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4009ee:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009f0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4009f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4009f6:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009f8:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009fc:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a00:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400a04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400a08:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a0a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a0e:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a10:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a12:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a16:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400a18:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400a1c:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a1e:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400a20:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400a24:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a26:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a28:	4a54      	ldr	r2, [pc, #336]	; (400b7c <board_init+0x2a0>)
  400a2a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a2e:	f043 0310 	orr.w	r3, r3, #16
  400a32:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400a36:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400a3a:	2310      	movs	r3, #16
  400a3c:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a42:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a44:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a46:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400a4a:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400a4c:	4319      	orrs	r1, r3
  400a4e:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400a50:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400a52:	4319      	orrs	r1, r3
  400a54:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a56:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400a58:	2208      	movs	r2, #8
  400a5a:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a5c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a60:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a62:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a64:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a68:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400a6a:	f021 0108 	bic.w	r1, r1, #8
  400a6e:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a70:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400a72:	f021 0108 	bic.w	r1, r1, #8
  400a76:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a78:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400a7a:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a7c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a80:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a82:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a84:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a88:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400a8a:	f022 0210 	bic.w	r2, r2, #16
  400a8e:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a90:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400a92:	f022 0210 	bic.w	r2, r2, #16
  400a96:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a98:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400a9a:	2300      	movs	r3, #0
  400a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400aa0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400aa4:	4630      	mov	r0, r6
  400aa6:	4f36      	ldr	r7, [pc, #216]	; (400b80 <board_init+0x2a4>)
  400aa8:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400aaa:	2300      	movs	r3, #0
  400aac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400ab0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ab4:	4630      	mov	r0, r6
  400ab6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400ab8:	2301      	movs	r3, #1
  400aba:	22ff      	movs	r2, #255	; 0xff
  400abc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ac0:	4630      	mov	r0, r6
  400ac2:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400ac4:	2301      	movs	r3, #1
  400ac6:	223f      	movs	r2, #63	; 0x3f
  400ac8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400acc:	482d      	ldr	r0, [pc, #180]	; (400b84 <board_init+0x2a8>)
  400ace:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400ad0:	2301      	movs	r3, #1
  400ad2:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400ad6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ada:	4620      	mov	r0, r4
  400adc:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400ade:	2301      	movs	r3, #1
  400ae0:	4642      	mov	r2, r8
  400ae2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ae6:	4630      	mov	r0, r6
  400ae8:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400aea:	2301      	movs	r3, #1
  400aec:	462a      	mov	r2, r5
  400aee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400af2:	4630      	mov	r0, r6
  400af4:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400af6:	2301      	movs	r3, #1
  400af8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400afc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b00:	4821      	ldr	r0, [pc, #132]	; (400b88 <board_init+0x2ac>)
  400b02:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400b04:	2300      	movs	r3, #0
  400b06:	f44f 7200 	mov.w	r2, #512	; 0x200
  400b0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b0e:	4630      	mov	r0, r6
  400b10:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400b12:	f44f 7100 	mov.w	r1, #512	; 0x200
  400b16:	4630      	mov	r0, r6
  400b18:	4b1c      	ldr	r3, [pc, #112]	; (400b8c <board_init+0x2b0>)
  400b1a:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400b1c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b20:	2074      	movs	r0, #116	; 0x74
  400b22:	4c1b      	ldr	r4, [pc, #108]	; (400b90 <board_init+0x2b4>)
  400b24:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400b26:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b2a:	2075      	movs	r0, #117	; 0x75
  400b2c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400b2e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b32:	2076      	movs	r0, #118	; 0x76
  400b34:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400b36:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b3a:	207b      	movs	r0, #123	; 0x7b
  400b3c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400b3e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b42:	2018      	movs	r0, #24
  400b44:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400b46:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b4a:	2006      	movs	r0, #6
  400b4c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400b4e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b52:	2053      	movs	r0, #83	; 0x53
  400b54:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400b56:	2053      	movs	r0, #83	; 0x53
  400b58:	4b0e      	ldr	r3, [pc, #56]	; (400b94 <board_init+0x2b8>)
  400b5a:	4798      	blx	r3
  400b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b60:	400e1850 	.word	0x400e1850
  400b64:	e000ed00 	.word	0xe000ed00
  400b68:	400e0c00 	.word	0x400e0c00
  400b6c:	5a00080c 	.word	0x5a00080c
  400b70:	00401761 	.word	0x00401761
  400b74:	400e1200 	.word	0x400e1200
  400b78:	400e0e00 	.word	0x400e0e00
  400b7c:	40088000 	.word	0x40088000
  400b80:	004012e5 	.word	0x004012e5
  400b84:	400e1600 	.word	0x400e1600
  400b88:	400e1400 	.word	0x400e1400
  400b8c:	004011f1 	.word	0x004011f1
  400b90:	004013ed 	.word	0x004013ed
  400b94:	004013b5 	.word	0x004013b5

00400b98 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400b98:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400b9a:	6804      	ldr	r4, [r0, #0]
  400b9c:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400ba0:	d302      	bcc.n	400ba8 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400ba2:	f240 143f 	movw	r4, #319	; 0x13f
  400ba6:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400ba8:	6814      	ldr	r4, [r2, #0]
  400baa:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400bae:	d302      	bcc.n	400bb6 <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  400bb0:	f240 143f 	movw	r4, #319	; 0x13f
  400bb4:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400bb6:	680c      	ldr	r4, [r1, #0]
  400bb8:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400bbc:	d302      	bcc.n	400bc4 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  400bbe:	f240 14df 	movw	r4, #479	; 0x1df
  400bc2:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400bc4:	681c      	ldr	r4, [r3, #0]
  400bc6:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400bca:	d302      	bcc.n	400bd2 <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400bcc:	f240 14df 	movw	r4, #479	; 0x1df
  400bd0:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400bd2:	6804      	ldr	r4, [r0, #0]
  400bd4:	6815      	ldr	r5, [r2, #0]
  400bd6:	42ac      	cmp	r4, r5
  400bd8:	d901      	bls.n	400bde <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400bda:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400bdc:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400bde:	680a      	ldr	r2, [r1, #0]
  400be0:	6818      	ldr	r0, [r3, #0]
  400be2:	4282      	cmp	r2, r0
  400be4:	d901      	bls.n	400bea <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400be6:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  400be8:	601a      	str	r2, [r3, #0]
	}
}
  400bea:	bc30      	pop	{r4, r5}
  400bec:	4770      	bx	lr
	...

00400bf0 <ili9488_write_ram_prepare>:
{
  400bf0:	b510      	push	{r4, lr}
  400bf2:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400bf4:	2006      	movs	r0, #6
  400bf6:	4b0a      	ldr	r3, [pc, #40]	; (400c20 <ili9488_write_ram_prepare+0x30>)
  400bf8:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400bfa:	2300      	movs	r3, #0
  400bfc:	2203      	movs	r2, #3
  400bfe:	212c      	movs	r1, #44	; 0x2c
  400c00:	4808      	ldr	r0, [pc, #32]	; (400c24 <ili9488_write_ram_prepare+0x34>)
  400c02:	4c09      	ldr	r4, [pc, #36]	; (400c28 <ili9488_write_ram_prepare+0x38>)
  400c04:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400c06:	2300      	movs	r3, #0
  400c08:	9301      	str	r3, [sp, #4]
  400c0a:	9b01      	ldr	r3, [sp, #4]
  400c0c:	2bfe      	cmp	r3, #254	; 0xfe
  400c0e:	d805      	bhi.n	400c1c <ili9488_write_ram_prepare+0x2c>
  400c10:	9b01      	ldr	r3, [sp, #4]
  400c12:	3301      	adds	r3, #1
  400c14:	9301      	str	r3, [sp, #4]
  400c16:	9b01      	ldr	r3, [sp, #4]
  400c18:	2bfe      	cmp	r3, #254	; 0xfe
  400c1a:	d9f9      	bls.n	400c10 <ili9488_write_ram_prepare+0x20>
}
  400c1c:	b002      	add	sp, #8
  400c1e:	bd10      	pop	{r4, pc}
  400c20:	004013d1 	.word	0x004013d1
  400c24:	40008000 	.word	0x40008000
  400c28:	004017d5 	.word	0x004017d5

00400c2c <ili9488_write_register>:
{
  400c2c:	b570      	push	{r4, r5, r6, lr}
  400c2e:	b082      	sub	sp, #8
  400c30:	4605      	mov	r5, r0
  400c32:	460e      	mov	r6, r1
  400c34:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400c36:	2006      	movs	r0, #6
  400c38:	4b14      	ldr	r3, [pc, #80]	; (400c8c <ili9488_write_register+0x60>)
  400c3a:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400c3c:	2300      	movs	r3, #0
  400c3e:	2203      	movs	r2, #3
  400c40:	4629      	mov	r1, r5
  400c42:	4813      	ldr	r0, [pc, #76]	; (400c90 <ili9488_write_register+0x64>)
  400c44:	4d13      	ldr	r5, [pc, #76]	; (400c94 <ili9488_write_register+0x68>)
  400c46:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  400c48:	2300      	movs	r3, #0
  400c4a:	9301      	str	r3, [sp, #4]
  400c4c:	9b01      	ldr	r3, [sp, #4]
  400c4e:	2bfe      	cmp	r3, #254	; 0xfe
  400c50:	d805      	bhi.n	400c5e <ili9488_write_register+0x32>
  400c52:	9b01      	ldr	r3, [sp, #4]
  400c54:	3301      	adds	r3, #1
  400c56:	9301      	str	r3, [sp, #4]
  400c58:	9b01      	ldr	r3, [sp, #4]
  400c5a:	2bfe      	cmp	r3, #254	; 0xfe
  400c5c:	d9f9      	bls.n	400c52 <ili9488_write_register+0x26>
	if(size > 0) {
  400c5e:	b90c      	cbnz	r4, 400c64 <ili9488_write_register+0x38>
}
  400c60:	b002      	add	sp, #8
  400c62:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400c64:	2006      	movs	r0, #6
  400c66:	4b0c      	ldr	r3, [pc, #48]	; (400c98 <ili9488_write_register+0x6c>)
  400c68:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  400c6a:	4622      	mov	r2, r4
  400c6c:	4631      	mov	r1, r6
  400c6e:	4808      	ldr	r0, [pc, #32]	; (400c90 <ili9488_write_register+0x64>)
  400c70:	4b0a      	ldr	r3, [pc, #40]	; (400c9c <ili9488_write_register+0x70>)
  400c72:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  400c74:	2300      	movs	r3, #0
  400c76:	9301      	str	r3, [sp, #4]
  400c78:	9b01      	ldr	r3, [sp, #4]
  400c7a:	2b5e      	cmp	r3, #94	; 0x5e
  400c7c:	d8f0      	bhi.n	400c60 <ili9488_write_register+0x34>
  400c7e:	9b01      	ldr	r3, [sp, #4]
  400c80:	3301      	adds	r3, #1
  400c82:	9301      	str	r3, [sp, #4]
  400c84:	9b01      	ldr	r3, [sp, #4]
  400c86:	2b5e      	cmp	r3, #94	; 0x5e
  400c88:	d9f9      	bls.n	400c7e <ili9488_write_register+0x52>
  400c8a:	e7e9      	b.n	400c60 <ili9488_write_register+0x34>
  400c8c:	004013d1 	.word	0x004013d1
  400c90:	40008000 	.word	0x40008000
  400c94:	004017d5 	.word	0x004017d5
  400c98:	004013b5 	.word	0x004013b5
  400c9c:	004007c5 	.word	0x004007c5

00400ca0 <ili9488_write_ram_buffer>:
{
  400ca0:	b530      	push	{r4, r5, lr}
  400ca2:	b083      	sub	sp, #12
  400ca4:	4604      	mov	r4, r0
  400ca6:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400ca8:	2006      	movs	r0, #6
  400caa:	4b0a      	ldr	r3, [pc, #40]	; (400cd4 <ili9488_write_ram_buffer+0x34>)
  400cac:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  400cae:	462a      	mov	r2, r5
  400cb0:	4621      	mov	r1, r4
  400cb2:	4809      	ldr	r0, [pc, #36]	; (400cd8 <ili9488_write_ram_buffer+0x38>)
  400cb4:	4b09      	ldr	r3, [pc, #36]	; (400cdc <ili9488_write_ram_buffer+0x3c>)
  400cb6:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400cb8:	2300      	movs	r3, #0
  400cba:	9301      	str	r3, [sp, #4]
  400cbc:	9b01      	ldr	r3, [sp, #4]
  400cbe:	2bfe      	cmp	r3, #254	; 0xfe
  400cc0:	d805      	bhi.n	400cce <ili9488_write_ram_buffer+0x2e>
  400cc2:	9b01      	ldr	r3, [sp, #4]
  400cc4:	3301      	adds	r3, #1
  400cc6:	9301      	str	r3, [sp, #4]
  400cc8:	9b01      	ldr	r3, [sp, #4]
  400cca:	2bfe      	cmp	r3, #254	; 0xfe
  400ccc:	d9f9      	bls.n	400cc2 <ili9488_write_ram_buffer+0x22>
}
  400cce:	b003      	add	sp, #12
  400cd0:	bd30      	pop	{r4, r5, pc}
  400cd2:	bf00      	nop
  400cd4:	004013b5 	.word	0x004013b5
  400cd8:	40008000 	.word	0x40008000
  400cdc:	004007c5 	.word	0x004007c5

00400ce0 <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  400ce0:	4601      	mov	r1, r0
  400ce2:	b130      	cbz	r0, 400cf2 <ili9488_delay+0x12>
  400ce4:	4a03      	ldr	r2, [pc, #12]	; (400cf4 <ili9488_delay+0x14>)
{
  400ce6:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  400ce8:	3b01      	subs	r3, #1
  400cea:	d1fd      	bne.n	400ce8 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  400cec:	4291      	cmp	r1, r2
  400cee:	d8fa      	bhi.n	400ce6 <ili9488_delay+0x6>
  400cf0:	4770      	bx	lr
  400cf2:	4770      	bx	lr
  400cf4:	000186a1 	.word	0x000186a1
  400cf8:	000186a0 	.word	0x000186a0

00400cfc <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400cfc:	b500      	push	{lr}
  400cfe:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400d00:	b958      	cbnz	r0, 400d1a <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  400d02:	2348      	movs	r3, #72	; 0x48
  400d04:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400d08:	2201      	movs	r2, #1
  400d0a:	f10d 0107 	add.w	r1, sp, #7
  400d0e:	2036      	movs	r0, #54	; 0x36
  400d10:	4b04      	ldr	r3, [pc, #16]	; (400d24 <ili9488_set_display_direction+0x28>)
  400d12:	4798      	blx	r3
}
  400d14:	b003      	add	sp, #12
  400d16:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  400d1a:	23e8      	movs	r3, #232	; 0xe8
  400d1c:	f88d 3007 	strb.w	r3, [sp, #7]
  400d20:	e7f2      	b.n	400d08 <ili9488_set_display_direction+0xc>
  400d22:	bf00      	nop
  400d24:	00400c2d 	.word	0x00400c2d

00400d28 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400d28:	b510      	push	{r4, lr}
  400d2a:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400d2c:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400d30:	3a01      	subs	r2, #1
  400d32:	4402      	add	r2, r0
  400d34:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400d38:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400d3c:	3b01      	subs	r3, #1
  400d3e:	4419      	add	r1, r3
  400d40:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  400d44:	0a03      	lsrs	r3, r0, #8
  400d46:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400d4a:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400d4e:	f3c2 2307 	ubfx	r3, r2, #8, #8
  400d52:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  400d56:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400d5a:	2204      	movs	r2, #4
  400d5c:	eb0d 0102 	add.w	r1, sp, r2
  400d60:	202a      	movs	r0, #42	; 0x2a
  400d62:	4c10      	ldr	r4, [pc, #64]	; (400da4 <ili9488_set_window+0x7c>)
  400d64:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400d66:	2200      	movs	r2, #0
  400d68:	4611      	mov	r1, r2
  400d6a:	4610      	mov	r0, r2
  400d6c:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  400d6e:	f89d 300b 	ldrb.w	r3, [sp, #11]
  400d72:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  400d76:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400d7a:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  400d7e:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400d82:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  400d86:	f89d 3008 	ldrb.w	r3, [sp, #8]
  400d8a:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400d8e:	2204      	movs	r2, #4
  400d90:	eb0d 0102 	add.w	r1, sp, r2
  400d94:	202b      	movs	r0, #43	; 0x2b
  400d96:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400d98:	2200      	movs	r2, #0
  400d9a:	4611      	mov	r1, r2
  400d9c:	4610      	mov	r0, r2
  400d9e:	47a0      	blx	r4
}
  400da0:	b004      	add	sp, #16
  400da2:	bd10      	pop	{r4, pc}
  400da4:	00400c2d 	.word	0x00400c2d

00400da8 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  400da8:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  400daa:	2200      	movs	r2, #0
  400dac:	4611      	mov	r1, r2
  400dae:	2029      	movs	r0, #41	; 0x29
  400db0:	4b01      	ldr	r3, [pc, #4]	; (400db8 <ili9488_display_on+0x10>)
  400db2:	4798      	blx	r3
  400db4:	bd08      	pop	{r3, pc}
  400db6:	bf00      	nop
  400db8:	00400c2d 	.word	0x00400c2d

00400dbc <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  400dbc:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400dbe:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  400dc2:	f3c0 2107 	ubfx	r1, r0, #8, #8
  400dc6:	4b06      	ldr	r3, [pc, #24]	; (400de0 <ili9488_set_foreground_color+0x24>)
  400dc8:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  400dcc:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400dce:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400dd0:	7098      	strb	r0, [r3, #2]
  400dd2:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  400dd4:	4293      	cmp	r3, r2
  400dd6:	d1f9      	bne.n	400dcc <ili9488_set_foreground_color+0x10>
	}
#endif
}
  400dd8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ddc:	4770      	bx	lr
  400dde:	bf00      	nop
  400de0:	204009e4 	.word	0x204009e4

00400de4 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  400de4:	b510      	push	{r4, lr}
  400de6:	b084      	sub	sp, #16
  400de8:	f8ad 0006 	strh.w	r0, [sp, #6]
  400dec:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400df0:	0a03      	lsrs	r3, r0, #8
  400df2:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  400df6:	b2c0      	uxtb	r0, r0
  400df8:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400dfc:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400e00:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400e04:	2204      	movs	r2, #4
  400e06:	a903      	add	r1, sp, #12
  400e08:	202a      	movs	r0, #42	; 0x2a
  400e0a:	4c0e      	ldr	r4, [pc, #56]	; (400e44 <ili9488_set_cursor_position+0x60>)
  400e0c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e0e:	2200      	movs	r2, #0
  400e10:	4611      	mov	r1, r2
  400e12:	4610      	mov	r0, r2
  400e14:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  400e16:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400e1a:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400e1e:	f89d 3004 	ldrb.w	r3, [sp, #4]
  400e22:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  400e26:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400e2a:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400e2e:	2204      	movs	r2, #4
  400e30:	a903      	add	r1, sp, #12
  400e32:	202b      	movs	r0, #43	; 0x2b
  400e34:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e36:	2200      	movs	r2, #0
  400e38:	4611      	mov	r1, r2
  400e3a:	4610      	mov	r0, r2
  400e3c:	47a0      	blx	r4
}
  400e3e:	b004      	add	sp, #16
  400e40:	bd10      	pop	{r4, pc}
  400e42:	bf00      	nop
  400e44:	00400c2d 	.word	0x00400c2d

00400e48 <ili9488_init>:
{
  400e48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400e4c:	b087      	sub	sp, #28
  400e4e:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  400e50:	2703      	movs	r7, #3
  400e52:	ae06      	add	r6, sp, #24
  400e54:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  400e58:	4d5d      	ldr	r5, [pc, #372]	; (400fd0 <ili9488_init+0x188>)
  400e5a:	4628      	mov	r0, r5
  400e5c:	4b5d      	ldr	r3, [pc, #372]	; (400fd4 <ili9488_init+0x18c>)
  400e5e:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400e60:	2400      	movs	r4, #0
  400e62:	9400      	str	r4, [sp, #0]
  400e64:	4b5c      	ldr	r3, [pc, #368]	; (400fd8 <ili9488_init+0x190>)
  400e66:	463a      	mov	r2, r7
  400e68:	4631      	mov	r1, r6
  400e6a:	4628      	mov	r0, r5
  400e6c:	f8df 8198 	ldr.w	r8, [pc, #408]	; 401008 <ili9488_init+0x1c0>
  400e70:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  400e72:	4622      	mov	r2, r4
  400e74:	4639      	mov	r1, r7
  400e76:	4628      	mov	r0, r5
  400e78:	4b58      	ldr	r3, [pc, #352]	; (400fdc <ili9488_init+0x194>)
  400e7a:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  400e7c:	4631      	mov	r1, r6
  400e7e:	4628      	mov	r0, r5
  400e80:	4b57      	ldr	r3, [pc, #348]	; (400fe0 <ili9488_init+0x198>)
  400e82:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400e84:	2001      	movs	r0, #1
  400e86:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400e88:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  400e8a:	4622      	mov	r2, r4
  400e8c:	4621      	mov	r1, r4
  400e8e:	4e55      	ldr	r6, [pc, #340]	; (400fe4 <ili9488_init+0x19c>)
  400e90:	47b0      	blx	r6
	ili9488_delay(200);
  400e92:	20c8      	movs	r0, #200	; 0xc8
  400e94:	4d54      	ldr	r5, [pc, #336]	; (400fe8 <ili9488_init+0x1a0>)
  400e96:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  400e98:	4622      	mov	r2, r4
  400e9a:	4621      	mov	r1, r4
  400e9c:	2011      	movs	r0, #17
  400e9e:	47b0      	blx	r6
	ili9488_delay(200);
  400ea0:	20c8      	movs	r0, #200	; 0xc8
  400ea2:	47a8      	blx	r5
	reg = 0x81;
  400ea4:	2381      	movs	r3, #129	; 0x81
  400ea6:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  400eaa:	f88d 400b 	strb.w	r4, [sp, #11]
  400eae:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400eb0:	f04f 0801 	mov.w	r8, #1
  400eb4:	4f4b      	ldr	r7, [pc, #300]	; (400fe4 <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  400eb6:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400eb8:	4642      	mov	r2, r8
  400eba:	f10d 010a 	add.w	r1, sp, #10
  400ebe:	20fb      	movs	r0, #251	; 0xfb
  400ec0:	47b8      	blx	r7
		reg++;
  400ec2:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400ec6:	3301      	adds	r3, #1
  400ec8:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400ecc:	9503      	str	r5, [sp, #12]
  400ece:	9b03      	ldr	r3, [sp, #12]
  400ed0:	2bfe      	cmp	r3, #254	; 0xfe
  400ed2:	d805      	bhi.n	400ee0 <ili9488_init+0x98>
  400ed4:	9b03      	ldr	r3, [sp, #12]
  400ed6:	3301      	adds	r3, #1
  400ed8:	9303      	str	r3, [sp, #12]
  400eda:	9b03      	ldr	r3, [sp, #12]
  400edc:	2bfe      	cmp	r3, #254	; 0xfe
  400ede:	d9f9      	bls.n	400ed4 <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400ee0:	462a      	mov	r2, r5
  400ee2:	4629      	mov	r1, r5
  400ee4:	20d3      	movs	r0, #211	; 0xd3
  400ee6:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400ee8:	2006      	movs	r0, #6
  400eea:	4b40      	ldr	r3, [pc, #256]	; (400fec <ili9488_init+0x1a4>)
  400eec:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400eee:	4642      	mov	r2, r8
  400ef0:	f10d 0109 	add.w	r1, sp, #9
  400ef4:	4836      	ldr	r0, [pc, #216]	; (400fd0 <ili9488_init+0x188>)
  400ef6:	4b3e      	ldr	r3, [pc, #248]	; (400ff0 <ili9488_init+0x1a8>)
  400ef8:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400efa:	9503      	str	r5, [sp, #12]
  400efc:	9b03      	ldr	r3, [sp, #12]
  400efe:	2bfe      	cmp	r3, #254	; 0xfe
  400f00:	d805      	bhi.n	400f0e <ili9488_init+0xc6>
  400f02:	9b03      	ldr	r3, [sp, #12]
  400f04:	3301      	adds	r3, #1
  400f06:	9303      	str	r3, [sp, #12]
  400f08:	9b03      	ldr	r3, [sp, #12]
  400f0a:	2bfe      	cmp	r3, #254	; 0xfe
  400f0c:	d9f9      	bls.n	400f02 <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400f0e:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400f12:	40b3      	lsls	r3, r6
  400f14:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400f16:	4642      	mov	r2, r8
  400f18:	f10d 010b 	add.w	r1, sp, #11
  400f1c:	20fb      	movs	r0, #251	; 0xfb
  400f1e:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400f20:	9503      	str	r5, [sp, #12]
  400f22:	9a03      	ldr	r2, [sp, #12]
  400f24:	f640 73fe 	movw	r3, #4094	; 0xffe
  400f28:	429a      	cmp	r2, r3
  400f2a:	d806      	bhi.n	400f3a <ili9488_init+0xf2>
  400f2c:	461a      	mov	r2, r3
  400f2e:	9b03      	ldr	r3, [sp, #12]
  400f30:	3301      	adds	r3, #1
  400f32:	9303      	str	r3, [sp, #12]
  400f34:	9b03      	ldr	r3, [sp, #12]
  400f36:	4293      	cmp	r3, r2
  400f38:	d9f9      	bls.n	400f2e <ili9488_init+0xe6>
  400f3a:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  400f3c:	f116 0f08 	cmn.w	r6, #8
  400f40:	d1ba      	bne.n	400eb8 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  400f42:	f249 4388 	movw	r3, #38024	; 0x9488
  400f46:	429c      	cmp	r4, r3
  400f48:	d003      	beq.n	400f52 <ili9488_init+0x10a>
		return 1;
  400f4a:	2001      	movs	r0, #1
}
  400f4c:	b007      	add	sp, #28
  400f4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  400f52:	ad06      	add	r5, sp, #24
  400f54:	2348      	movs	r3, #72	; 0x48
  400f56:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400f5a:	2201      	movs	r2, #1
  400f5c:	4629      	mov	r1, r5
  400f5e:	2036      	movs	r0, #54	; 0x36
  400f60:	4e20      	ldr	r6, [pc, #128]	; (400fe4 <ili9488_init+0x19c>)
  400f62:	47b0      	blx	r6
	ili9488_delay(100);
  400f64:	2064      	movs	r0, #100	; 0x64
  400f66:	4c20      	ldr	r4, [pc, #128]	; (400fe8 <ili9488_init+0x1a0>)
  400f68:	47a0      	blx	r4
	param = 0x04;
  400f6a:	2304      	movs	r3, #4
  400f6c:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400f70:	2201      	movs	r2, #1
  400f72:	4629      	mov	r1, r5
  400f74:	20cf      	movs	r0, #207	; 0xcf
  400f76:	47b0      	blx	r6
	ili9488_delay(100);
  400f78:	2064      	movs	r0, #100	; 0x64
  400f7a:	47a0      	blx	r4
	param = 0x06;
  400f7c:	2306      	movs	r3, #6
  400f7e:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400f82:	2201      	movs	r2, #1
  400f84:	4629      	mov	r1, r5
  400f86:	203a      	movs	r0, #58	; 0x3a
  400f88:	47b0      	blx	r6
	ili9488_delay(100);
  400f8a:	2064      	movs	r0, #100	; 0x64
  400f8c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  400f8e:	2200      	movs	r2, #0
  400f90:	4611      	mov	r1, r2
  400f92:	2013      	movs	r0, #19
  400f94:	47b0      	blx	r6
	ili9488_delay(100);
  400f96:	2064      	movs	r0, #100	; 0x64
  400f98:	47a0      	blx	r4
	ili9488_display_on();
  400f9a:	4b16      	ldr	r3, [pc, #88]	; (400ff4 <ili9488_init+0x1ac>)
  400f9c:	4798      	blx	r3
	ili9488_delay(100);
  400f9e:	2064      	movs	r0, #100	; 0x64
  400fa0:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  400fa2:	2000      	movs	r0, #0
  400fa4:	4b14      	ldr	r3, [pc, #80]	; (400ff8 <ili9488_init+0x1b0>)
  400fa6:	4798      	blx	r3
	ili9488_delay(100);
  400fa8:	2064      	movs	r0, #100	; 0x64
  400faa:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400fac:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  400fb0:	f8b9 2000 	ldrh.w	r2, [r9]
  400fb4:	2100      	movs	r1, #0
  400fb6:	4608      	mov	r0, r1
  400fb8:	4c10      	ldr	r4, [pc, #64]	; (400ffc <ili9488_init+0x1b4>)
  400fba:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  400fbc:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400fc0:	4b0f      	ldr	r3, [pc, #60]	; (401000 <ili9488_init+0x1b8>)
  400fc2:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  400fc4:	2100      	movs	r1, #0
  400fc6:	4608      	mov	r0, r1
  400fc8:	4b0e      	ldr	r3, [pc, #56]	; (401004 <ili9488_init+0x1bc>)
  400fca:	4798      	blx	r3
	return 0;
  400fcc:	2000      	movs	r0, #0
  400fce:	e7bd      	b.n	400f4c <ili9488_init+0x104>
  400fd0:	40008000 	.word	0x40008000
  400fd4:	004006c1 	.word	0x004006c1
  400fd8:	01312d00 	.word	0x01312d00
  400fdc:	00401845 	.word	0x00401845
  400fe0:	00400795 	.word	0x00400795
  400fe4:	00400c2d 	.word	0x00400c2d
  400fe8:	00400ce1 	.word	0x00400ce1
  400fec:	004013b5 	.word	0x004013b5
  400ff0:	004007fb 	.word	0x004007fb
  400ff4:	00400da9 	.word	0x00400da9
  400ff8:	00400cfd 	.word	0x00400cfd
  400ffc:	00400d29 	.word	0x00400d29
  401000:	00400dbd 	.word	0x00400dbd
  401004:	00400de5 	.word	0x00400de5
  401008:	00400715 	.word	0x00400715

0040100c <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40100c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401010:	b084      	sub	sp, #16
  401012:	9003      	str	r0, [sp, #12]
  401014:	9102      	str	r1, [sp, #8]
  401016:	9201      	str	r2, [sp, #4]
  401018:	aa04      	add	r2, sp, #16
  40101a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40101e:	4613      	mov	r3, r2
  401020:	aa01      	add	r2, sp, #4
  401022:	a902      	add	r1, sp, #8
  401024:	a803      	add	r0, sp, #12
  401026:	4c22      	ldr	r4, [pc, #136]	; (4010b0 <ili9488_draw_filled_rectangle+0xa4>)
  401028:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40102a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40102e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  401032:	9b00      	ldr	r3, [sp, #0]
  401034:	3301      	adds	r3, #1
  401036:	1a5b      	subs	r3, r3, r1
  401038:	9a01      	ldr	r2, [sp, #4]
  40103a:	3201      	adds	r2, #1
  40103c:	1a12      	subs	r2, r2, r0
  40103e:	b29b      	uxth	r3, r3
  401040:	b292      	uxth	r2, r2
  401042:	4c1c      	ldr	r4, [pc, #112]	; (4010b4 <ili9488_draw_filled_rectangle+0xa8>)
  401044:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  401046:	4b1c      	ldr	r3, [pc, #112]	; (4010b8 <ili9488_draw_filled_rectangle+0xac>)
  401048:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40104a:	9903      	ldr	r1, [sp, #12]
  40104c:	9d01      	ldr	r5, [sp, #4]
  40104e:	1a69      	subs	r1, r5, r1
  401050:	9d00      	ldr	r5, [sp, #0]
  401052:	3501      	adds	r5, #1
  401054:	9b02      	ldr	r3, [sp, #8]
  401056:	1aed      	subs	r5, r5, r3
  401058:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40105c:	4b17      	ldr	r3, [pc, #92]	; (4010bc <ili9488_draw_filled_rectangle+0xb0>)
  40105e:	fba3 2305 	umull	r2, r3, r3, r5
  401062:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  401064:	b163      	cbz	r3, 401080 <ili9488_draw_filled_rectangle+0x74>
  401066:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  401068:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4010c4 <ili9488_draw_filled_rectangle+0xb8>
  40106c:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  401070:	4e13      	ldr	r6, [pc, #76]	; (4010c0 <ili9488_draw_filled_rectangle+0xb4>)
  401072:	4639      	mov	r1, r7
  401074:	4640      	mov	r0, r8
  401076:	47b0      	blx	r6
	while (blocks--) {
  401078:	3c01      	subs	r4, #1
  40107a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40107e:	d1f8      	bne.n	401072 <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401080:	490e      	ldr	r1, [pc, #56]	; (4010bc <ili9488_draw_filled_rectangle+0xb0>)
  401082:	fba1 3105 	umull	r3, r1, r1, r5
  401086:	0a09      	lsrs	r1, r1, #8
  401088:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40108c:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  401090:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  401094:	480b      	ldr	r0, [pc, #44]	; (4010c4 <ili9488_draw_filled_rectangle+0xb8>)
  401096:	4b0a      	ldr	r3, [pc, #40]	; (4010c0 <ili9488_draw_filled_rectangle+0xb4>)
  401098:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  40109a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  40109e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4010a2:	2100      	movs	r1, #0
  4010a4:	4608      	mov	r0, r1
  4010a6:	4c03      	ldr	r4, [pc, #12]	; (4010b4 <ili9488_draw_filled_rectangle+0xa8>)
  4010a8:	47a0      	blx	r4

}
  4010aa:	b004      	add	sp, #16
  4010ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010b0:	00400b99 	.word	0x00400b99
  4010b4:	00400d29 	.word	0x00400d29
  4010b8:	00400bf1 	.word	0x00400bf1
  4010bc:	cccccccd 	.word	0xcccccccd
  4010c0:	00400ca1 	.word	0x00400ca1
  4010c4:	204009e4 	.word	0x204009e4

004010c8 <ili9488_draw_pixmap>:
 * \param ul_height height of the picture.
 * \param p_ul_pixmap pixmap of the image.
 */
void ili9488_draw_pixmap(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height, const ili9488_color_t *p_ul_pixmap)
{
  4010c8:	b510      	push	{r4, lr}
  4010ca:	b084      	sub	sp, #16
	uint32_t size;
	uint32_t dwX1, dwY1, dwX2, dwY2;
	dwX1 = ul_x;
  4010cc:	9003      	str	r0, [sp, #12]
	dwY1 = ul_y;
  4010ce:	9102      	str	r1, [sp, #8]
	dwX2 = ul_x + ul_width - 1;
  4010d0:	3a01      	subs	r2, #1
  4010d2:	4410      	add	r0, r2
  4010d4:	9001      	str	r0, [sp, #4]
	dwY2 = ul_y + ul_height - 1;
  4010d6:	3b01      	subs	r3, #1
  4010d8:	4419      	add	r1, r3
  4010da:	ab04      	add	r3, sp, #16
  4010dc:	f843 1d10 	str.w	r1, [r3, #-16]!

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&dwX1, &dwY1, &dwX2, &dwY2);
  4010e0:	aa01      	add	r2, sp, #4
  4010e2:	a902      	add	r1, sp, #8
  4010e4:	a803      	add	r0, sp, #12
  4010e6:	4c13      	ldr	r4, [pc, #76]	; (401134 <ili9488_draw_pixmap+0x6c>)
  4010e8:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(dwX1, dwY1, (dwX2 - dwX1 + 1), (dwY2 - dwY1 + 1));
  4010ea:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4010ee:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4010f2:	9b00      	ldr	r3, [sp, #0]
  4010f4:	3301      	adds	r3, #1
  4010f6:	1a5b      	subs	r3, r3, r1
  4010f8:	9a01      	ldr	r2, [sp, #4]
  4010fa:	3201      	adds	r2, #1
  4010fc:	1a12      	subs	r2, r2, r0
  4010fe:	b29b      	uxth	r3, r3
  401100:	b292      	uxth	r2, r2
  401102:	4c0d      	ldr	r4, [pc, #52]	; (401138 <ili9488_draw_pixmap+0x70>)
  401104:	47a0      	blx	r4

	size = (dwX2 - dwX1) * (dwY2 - dwY1);
  401106:	9903      	ldr	r1, [sp, #12]
  401108:	9a01      	ldr	r2, [sp, #4]
  40110a:	1a51      	subs	r1, r2, r1
  40110c:	9a02      	ldr	r2, [sp, #8]
  40110e:	9b00      	ldr	r3, [sp, #0]
  401110:	1a9a      	subs	r2, r3, r2
  401112:	fb02 f201 	mul.w	r2, r2, r1

	ili9488_write_register(ILI9488_CMD_MEMORY_WRITE, p_ul_pixmap, size * LCD_DATA_COLOR_UNIT);
  401116:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  40111a:	9906      	ldr	r1, [sp, #24]
  40111c:	202c      	movs	r0, #44	; 0x2c
  40111e:	4b07      	ldr	r3, [pc, #28]	; (40113c <ili9488_draw_pixmap+0x74>)
  401120:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  401122:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  401126:	f44f 72a0 	mov.w	r2, #320	; 0x140
  40112a:	2100      	movs	r1, #0
  40112c:	4608      	mov	r0, r1
  40112e:	47a0      	blx	r4
}
  401130:	b004      	add	sp, #16
  401132:	bd10      	pop	{r4, pc}
  401134:	00400b99 	.word	0x00400b99
  401138:	00400d29 	.word	0x00400d29
  40113c:	00400c2d 	.word	0x00400c2d

00401140 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  401140:	b570      	push	{r4, r5, r6, lr}
  401142:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  401144:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  401146:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  401148:	4013      	ands	r3, r2
  40114a:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40114c:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  40114e:	4e1c      	ldr	r6, [pc, #112]	; (4011c0 <afec_process_callback+0x80>)
  401150:	4d1c      	ldr	r5, [pc, #112]	; (4011c4 <afec_process_callback+0x84>)
  401152:	42a8      	cmp	r0, r5
  401154:	bf14      	ite	ne
  401156:	2000      	movne	r0, #0
  401158:	2001      	moveq	r0, #1
  40115a:	0105      	lsls	r5, r0, #4
  40115c:	e00b      	b.n	401176 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40115e:	2c0e      	cmp	r4, #14
  401160:	d81e      	bhi.n	4011a0 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401162:	9a01      	ldr	r2, [sp, #4]
  401164:	f104 010c 	add.w	r1, r4, #12
  401168:	2301      	movs	r3, #1
  40116a:	408b      	lsls	r3, r1
  40116c:	4213      	tst	r3, r2
  40116e:	d110      	bne.n	401192 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401170:	3401      	adds	r4, #1
  401172:	2c10      	cmp	r4, #16
  401174:	d022      	beq.n	4011bc <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401176:	2c0b      	cmp	r4, #11
  401178:	d8f1      	bhi.n	40115e <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40117a:	9a01      	ldr	r2, [sp, #4]
  40117c:	2301      	movs	r3, #1
  40117e:	40a3      	lsls	r3, r4
  401180:	4213      	tst	r3, r2
  401182:	d0f5      	beq.n	401170 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  401184:	192b      	adds	r3, r5, r4
  401186:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40118a:	2b00      	cmp	r3, #0
  40118c:	d0f0      	beq.n	401170 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40118e:	4798      	blx	r3
  401190:	e7ee      	b.n	401170 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  401192:	192b      	adds	r3, r5, r4
  401194:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  401198:	2b00      	cmp	r3, #0
  40119a:	d0e9      	beq.n	401170 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40119c:	4798      	blx	r3
  40119e:	e7e7      	b.n	401170 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4011a0:	9a01      	ldr	r2, [sp, #4]
  4011a2:	f104 010f 	add.w	r1, r4, #15
  4011a6:	2301      	movs	r3, #1
  4011a8:	408b      	lsls	r3, r1
  4011aa:	4213      	tst	r3, r2
  4011ac:	d0e0      	beq.n	401170 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4011ae:	192b      	adds	r3, r5, r4
  4011b0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d0db      	beq.n	401170 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4011b8:	4798      	blx	r3
  4011ba:	e7d9      	b.n	401170 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  4011bc:	b002      	add	sp, #8
  4011be:	bd70      	pop	{r4, r5, r6, pc}
  4011c0:	2040c7ac 	.word	0x2040c7ac
  4011c4:	40064000 	.word	0x40064000

004011c8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4011c8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  4011ca:	4802      	ldr	r0, [pc, #8]	; (4011d4 <AFEC0_Handler+0xc>)
  4011cc:	4b02      	ldr	r3, [pc, #8]	; (4011d8 <AFEC0_Handler+0x10>)
  4011ce:	4798      	blx	r3
  4011d0:	bd08      	pop	{r3, pc}
  4011d2:	bf00      	nop
  4011d4:	4003c000 	.word	0x4003c000
  4011d8:	00401141 	.word	0x00401141

004011dc <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4011dc:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4011de:	4802      	ldr	r0, [pc, #8]	; (4011e8 <AFEC1_Handler+0xc>)
  4011e0:	4b02      	ldr	r3, [pc, #8]	; (4011ec <AFEC1_Handler+0x10>)
  4011e2:	4798      	blx	r3
  4011e4:	bd08      	pop	{r3, pc}
  4011e6:	bf00      	nop
  4011e8:	40064000 	.word	0x40064000
  4011ec:	00401141 	.word	0x00401141

004011f0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4011f0:	6301      	str	r1, [r0, #48]	; 0x30
  4011f2:	4770      	bx	lr

004011f4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011f4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011f6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4011fa:	d03a      	beq.n	401272 <pio_set_peripheral+0x7e>
  4011fc:	d813      	bhi.n	401226 <pio_set_peripheral+0x32>
  4011fe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401202:	d025      	beq.n	401250 <pio_set_peripheral+0x5c>
  401204:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401208:	d10a      	bne.n	401220 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40120a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40120c:	4313      	orrs	r3, r2
  40120e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401210:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401212:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401214:	400b      	ands	r3, r1
  401216:	ea23 0302 	bic.w	r3, r3, r2
  40121a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40121c:	6042      	str	r2, [r0, #4]
  40121e:	4770      	bx	lr
	switch (ul_type) {
  401220:	2900      	cmp	r1, #0
  401222:	d1fb      	bne.n	40121c <pio_set_peripheral+0x28>
  401224:	4770      	bx	lr
  401226:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40122a:	d021      	beq.n	401270 <pio_set_peripheral+0x7c>
  40122c:	d809      	bhi.n	401242 <pio_set_peripheral+0x4e>
  40122e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401232:	d1f3      	bne.n	40121c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401234:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401236:	4313      	orrs	r3, r2
  401238:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40123a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40123c:	4313      	orrs	r3, r2
  40123e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401240:	e7ec      	b.n	40121c <pio_set_peripheral+0x28>
	switch (ul_type) {
  401242:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401246:	d013      	beq.n	401270 <pio_set_peripheral+0x7c>
  401248:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40124c:	d010      	beq.n	401270 <pio_set_peripheral+0x7c>
  40124e:	e7e5      	b.n	40121c <pio_set_peripheral+0x28>
{
  401250:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401252:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401254:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401256:	43d3      	mvns	r3, r2
  401258:	4021      	ands	r1, r4
  40125a:	461c      	mov	r4, r3
  40125c:	4019      	ands	r1, r3
  40125e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401260:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401262:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401264:	400b      	ands	r3, r1
  401266:	4023      	ands	r3, r4
  401268:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40126a:	6042      	str	r2, [r0, #4]
}
  40126c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401270:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401272:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401274:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401276:	400b      	ands	r3, r1
  401278:	ea23 0302 	bic.w	r3, r3, r2
  40127c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40127e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401280:	4313      	orrs	r3, r2
  401282:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401284:	e7ca      	b.n	40121c <pio_set_peripheral+0x28>

00401286 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401286:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401288:	f012 0f01 	tst.w	r2, #1
  40128c:	d10d      	bne.n	4012aa <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40128e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401290:	f012 0f0a 	tst.w	r2, #10
  401294:	d00b      	beq.n	4012ae <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401296:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401298:	f012 0f02 	tst.w	r2, #2
  40129c:	d109      	bne.n	4012b2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40129e:	f012 0f08 	tst.w	r2, #8
  4012a2:	d008      	beq.n	4012b6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4012a4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4012a8:	e005      	b.n	4012b6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4012aa:	6641      	str	r1, [r0, #100]	; 0x64
  4012ac:	e7f0      	b.n	401290 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4012ae:	6241      	str	r1, [r0, #36]	; 0x24
  4012b0:	e7f2      	b.n	401298 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4012b2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4012b6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4012b8:	6001      	str	r1, [r0, #0]
  4012ba:	4770      	bx	lr

004012bc <pio_set_output>:
{
  4012bc:	b410      	push	{r4}
  4012be:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4012c0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4012c2:	b94c      	cbnz	r4, 4012d8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4012c4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4012c6:	b14b      	cbz	r3, 4012dc <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4012c8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4012ca:	b94a      	cbnz	r2, 4012e0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4012cc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4012ce:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4012d0:	6001      	str	r1, [r0, #0]
}
  4012d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012d6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4012d8:	6641      	str	r1, [r0, #100]	; 0x64
  4012da:	e7f4      	b.n	4012c6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4012dc:	6541      	str	r1, [r0, #84]	; 0x54
  4012de:	e7f4      	b.n	4012ca <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4012e0:	6301      	str	r1, [r0, #48]	; 0x30
  4012e2:	e7f4      	b.n	4012ce <pio_set_output+0x12>

004012e4 <pio_configure>:
{
  4012e4:	b570      	push	{r4, r5, r6, lr}
  4012e6:	b082      	sub	sp, #8
  4012e8:	4605      	mov	r5, r0
  4012ea:	4616      	mov	r6, r2
  4012ec:	461c      	mov	r4, r3
	switch (ul_type) {
  4012ee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4012f2:	d014      	beq.n	40131e <pio_configure+0x3a>
  4012f4:	d90a      	bls.n	40130c <pio_configure+0x28>
  4012f6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4012fa:	d024      	beq.n	401346 <pio_configure+0x62>
  4012fc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401300:	d021      	beq.n	401346 <pio_configure+0x62>
  401302:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401306:	d017      	beq.n	401338 <pio_configure+0x54>
		return 0;
  401308:	2000      	movs	r0, #0
  40130a:	e01a      	b.n	401342 <pio_configure+0x5e>
	switch (ul_type) {
  40130c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401310:	d005      	beq.n	40131e <pio_configure+0x3a>
  401312:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401316:	d002      	beq.n	40131e <pio_configure+0x3a>
  401318:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40131c:	d1f4      	bne.n	401308 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40131e:	4632      	mov	r2, r6
  401320:	4628      	mov	r0, r5
  401322:	4b11      	ldr	r3, [pc, #68]	; (401368 <pio_configure+0x84>)
  401324:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401326:	f014 0f01 	tst.w	r4, #1
  40132a:	d102      	bne.n	401332 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  40132c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40132e:	2001      	movs	r0, #1
  401330:	e007      	b.n	401342 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  401332:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401334:	2001      	movs	r0, #1
  401336:	e004      	b.n	401342 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401338:	461a      	mov	r2, r3
  40133a:	4631      	mov	r1, r6
  40133c:	4b0b      	ldr	r3, [pc, #44]	; (40136c <pio_configure+0x88>)
  40133e:	4798      	blx	r3
	return 1;
  401340:	2001      	movs	r0, #1
}
  401342:	b002      	add	sp, #8
  401344:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401346:	f004 0301 	and.w	r3, r4, #1
  40134a:	9300      	str	r3, [sp, #0]
  40134c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401350:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401354:	bf14      	ite	ne
  401356:	2200      	movne	r2, #0
  401358:	2201      	moveq	r2, #1
  40135a:	4631      	mov	r1, r6
  40135c:	4628      	mov	r0, r5
  40135e:	4c04      	ldr	r4, [pc, #16]	; (401370 <pio_configure+0x8c>)
  401360:	47a0      	blx	r4
	return 1;
  401362:	2001      	movs	r0, #1
		break;
  401364:	e7ed      	b.n	401342 <pio_configure+0x5e>
  401366:	bf00      	nop
  401368:	004011f5 	.word	0x004011f5
  40136c:	00401287 	.word	0x00401287
  401370:	004012bd 	.word	0x004012bd

00401374 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401374:	f012 0f10 	tst.w	r2, #16
  401378:	d012      	beq.n	4013a0 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  40137a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40137e:	f012 0f20 	tst.w	r2, #32
  401382:	d007      	beq.n	401394 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401384:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401388:	f012 0f40 	tst.w	r2, #64	; 0x40
  40138c:	d005      	beq.n	40139a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  40138e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401392:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401394:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401398:	e7f6      	b.n	401388 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  40139a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40139e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4013a0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4013a4:	4770      	bx	lr

004013a6 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4013a6:	6401      	str	r1, [r0, #64]	; 0x40
  4013a8:	4770      	bx	lr

004013aa <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4013aa:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4013ac:	4770      	bx	lr

004013ae <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4013ae:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4013b0:	4770      	bx	lr
	...

004013b4 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4013b4:	4b05      	ldr	r3, [pc, #20]	; (4013cc <pio_set_pin_high+0x18>)
  4013b6:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  4013ba:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4013bc:	f000 001f 	and.w	r0, r0, #31
  4013c0:	2201      	movs	r2, #1
  4013c2:	fa02 f000 	lsl.w	r0, r2, r0
  4013c6:	6318      	str	r0, [r3, #48]	; 0x30
  4013c8:	4770      	bx	lr
  4013ca:	bf00      	nop
  4013cc:	00200707 	.word	0x00200707

004013d0 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4013d0:	4b05      	ldr	r3, [pc, #20]	; (4013e8 <pio_set_pin_low+0x18>)
  4013d2:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  4013d6:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4013d8:	f000 001f 	and.w	r0, r0, #31
  4013dc:	2201      	movs	r2, #1
  4013de:	fa02 f000 	lsl.w	r0, r2, r0
  4013e2:	6358      	str	r0, [r3, #52]	; 0x34
  4013e4:	4770      	bx	lr
  4013e6:	bf00      	nop
  4013e8:	00200707 	.word	0x00200707

004013ec <pio_configure_pin>:
{
  4013ec:	b570      	push	{r4, r5, r6, lr}
  4013ee:	b082      	sub	sp, #8
  4013f0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4013f2:	4c46      	ldr	r4, [pc, #280]	; (40150c <pio_configure_pin+0x120>)
  4013f4:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  4013f8:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4013fa:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4013fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401402:	d059      	beq.n	4014b8 <pio_configure_pin+0xcc>
  401404:	d80a      	bhi.n	40141c <pio_configure_pin+0x30>
  401406:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40140a:	d02f      	beq.n	40146c <pio_configure_pin+0x80>
  40140c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401410:	d03f      	beq.n	401492 <pio_configure_pin+0xa6>
  401412:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401416:	d016      	beq.n	401446 <pio_configure_pin+0x5a>
		return 0;
  401418:	2000      	movs	r0, #0
  40141a:	e012      	b.n	401442 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  40141c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401420:	d05d      	beq.n	4014de <pio_configure_pin+0xf2>
  401422:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401426:	d05a      	beq.n	4014de <pio_configure_pin+0xf2>
  401428:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40142c:	d1f4      	bne.n	401418 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40142e:	f000 011f 	and.w	r1, r0, #31
  401432:	2601      	movs	r6, #1
  401434:	462a      	mov	r2, r5
  401436:	fa06 f101 	lsl.w	r1, r6, r1
  40143a:	4620      	mov	r0, r4
  40143c:	4b34      	ldr	r3, [pc, #208]	; (401510 <pio_configure_pin+0x124>)
  40143e:	4798      	blx	r3
	return 1;
  401440:	4630      	mov	r0, r6
}
  401442:	b002      	add	sp, #8
  401444:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401446:	f000 001f 	and.w	r0, r0, #31
  40144a:	2601      	movs	r6, #1
  40144c:	4086      	lsls	r6, r0
  40144e:	4632      	mov	r2, r6
  401450:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401454:	4620      	mov	r0, r4
  401456:	4b2f      	ldr	r3, [pc, #188]	; (401514 <pio_configure_pin+0x128>)
  401458:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40145a:	f015 0f01 	tst.w	r5, #1
  40145e:	d102      	bne.n	401466 <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  401460:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401462:	2001      	movs	r0, #1
  401464:	e7ed      	b.n	401442 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401466:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401468:	2001      	movs	r0, #1
  40146a:	e7ea      	b.n	401442 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40146c:	f000 001f 	and.w	r0, r0, #31
  401470:	2601      	movs	r6, #1
  401472:	4086      	lsls	r6, r0
  401474:	4632      	mov	r2, r6
  401476:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40147a:	4620      	mov	r0, r4
  40147c:	4b25      	ldr	r3, [pc, #148]	; (401514 <pio_configure_pin+0x128>)
  40147e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401480:	f015 0f01 	tst.w	r5, #1
  401484:	d102      	bne.n	40148c <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  401486:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401488:	2001      	movs	r0, #1
  40148a:	e7da      	b.n	401442 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40148c:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40148e:	2001      	movs	r0, #1
  401490:	e7d7      	b.n	401442 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401492:	f000 001f 	and.w	r0, r0, #31
  401496:	2601      	movs	r6, #1
  401498:	4086      	lsls	r6, r0
  40149a:	4632      	mov	r2, r6
  40149c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4014a0:	4620      	mov	r0, r4
  4014a2:	4b1c      	ldr	r3, [pc, #112]	; (401514 <pio_configure_pin+0x128>)
  4014a4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4014a6:	f015 0f01 	tst.w	r5, #1
  4014aa:	d102      	bne.n	4014b2 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  4014ac:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4014ae:	2001      	movs	r0, #1
  4014b0:	e7c7      	b.n	401442 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4014b2:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4014b4:	2001      	movs	r0, #1
  4014b6:	e7c4      	b.n	401442 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4014b8:	f000 001f 	and.w	r0, r0, #31
  4014bc:	2601      	movs	r6, #1
  4014be:	4086      	lsls	r6, r0
  4014c0:	4632      	mov	r2, r6
  4014c2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4014c6:	4620      	mov	r0, r4
  4014c8:	4b12      	ldr	r3, [pc, #72]	; (401514 <pio_configure_pin+0x128>)
  4014ca:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4014cc:	f015 0f01 	tst.w	r5, #1
  4014d0:	d102      	bne.n	4014d8 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  4014d2:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4014d4:	2001      	movs	r0, #1
  4014d6:	e7b4      	b.n	401442 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4014d8:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4014da:	2001      	movs	r0, #1
  4014dc:	e7b1      	b.n	401442 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4014de:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4014e2:	f000 011f 	and.w	r1, r0, #31
  4014e6:	2601      	movs	r6, #1
  4014e8:	ea05 0306 	and.w	r3, r5, r6
  4014ec:	9300      	str	r3, [sp, #0]
  4014ee:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4014f2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4014f6:	bf14      	ite	ne
  4014f8:	2200      	movne	r2, #0
  4014fa:	2201      	moveq	r2, #1
  4014fc:	fa06 f101 	lsl.w	r1, r6, r1
  401500:	4620      	mov	r0, r4
  401502:	4c05      	ldr	r4, [pc, #20]	; (401518 <pio_configure_pin+0x12c>)
  401504:	47a0      	blx	r4
	return 1;
  401506:	4630      	mov	r0, r6
		break;
  401508:	e79b      	b.n	401442 <pio_configure_pin+0x56>
  40150a:	bf00      	nop
  40150c:	00200707 	.word	0x00200707
  401510:	00401287 	.word	0x00401287
  401514:	004011f5 	.word	0x004011f5
  401518:	004012bd 	.word	0x004012bd

0040151c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40151c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401520:	4604      	mov	r4, r0
  401522:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401524:	4b0e      	ldr	r3, [pc, #56]	; (401560 <pio_handler_process+0x44>)
  401526:	4798      	blx	r3
  401528:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40152a:	4620      	mov	r0, r4
  40152c:	4b0d      	ldr	r3, [pc, #52]	; (401564 <pio_handler_process+0x48>)
  40152e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401530:	4005      	ands	r5, r0
  401532:	d013      	beq.n	40155c <pio_handler_process+0x40>
  401534:	4c0c      	ldr	r4, [pc, #48]	; (401568 <pio_handler_process+0x4c>)
  401536:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40153a:	e003      	b.n	401544 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40153c:	42b4      	cmp	r4, r6
  40153e:	d00d      	beq.n	40155c <pio_handler_process+0x40>
  401540:	3410      	adds	r4, #16
		while (status != 0) {
  401542:	b15d      	cbz	r5, 40155c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401544:	6820      	ldr	r0, [r4, #0]
  401546:	4540      	cmp	r0, r8
  401548:	d1f8      	bne.n	40153c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40154a:	6861      	ldr	r1, [r4, #4]
  40154c:	4229      	tst	r1, r5
  40154e:	d0f5      	beq.n	40153c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401550:	68e3      	ldr	r3, [r4, #12]
  401552:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401554:	6863      	ldr	r3, [r4, #4]
  401556:	ea25 0503 	bic.w	r5, r5, r3
  40155a:	e7ef      	b.n	40153c <pio_handler_process+0x20>
  40155c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401560:	004013ab 	.word	0x004013ab
  401564:	004013af 	.word	0x004013af
  401568:	20400da4 	.word	0x20400da4

0040156c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40156c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40156e:	4c18      	ldr	r4, [pc, #96]	; (4015d0 <pio_handler_set+0x64>)
  401570:	6826      	ldr	r6, [r4, #0]
  401572:	2e06      	cmp	r6, #6
  401574:	d82a      	bhi.n	4015cc <pio_handler_set+0x60>
  401576:	f04f 0c00 	mov.w	ip, #0
  40157a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40157c:	4f15      	ldr	r7, [pc, #84]	; (4015d4 <pio_handler_set+0x68>)
  40157e:	e004      	b.n	40158a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401580:	3401      	adds	r4, #1
  401582:	b2e4      	uxtb	r4, r4
  401584:	46a4      	mov	ip, r4
  401586:	42a6      	cmp	r6, r4
  401588:	d309      	bcc.n	40159e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40158a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40158c:	0125      	lsls	r5, r4, #4
  40158e:	597d      	ldr	r5, [r7, r5]
  401590:	428d      	cmp	r5, r1
  401592:	d1f5      	bne.n	401580 <pio_handler_set+0x14>
  401594:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401598:	686d      	ldr	r5, [r5, #4]
  40159a:	4295      	cmp	r5, r2
  40159c:	d1f0      	bne.n	401580 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40159e:	4d0d      	ldr	r5, [pc, #52]	; (4015d4 <pio_handler_set+0x68>)
  4015a0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4015a4:	eb05 040e 	add.w	r4, r5, lr
  4015a8:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4015ac:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4015ae:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4015b0:	9906      	ldr	r1, [sp, #24]
  4015b2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4015b4:	3601      	adds	r6, #1
  4015b6:	4566      	cmp	r6, ip
  4015b8:	d005      	beq.n	4015c6 <pio_handler_set+0x5a>
  4015ba:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4015bc:	461a      	mov	r2, r3
  4015be:	4b06      	ldr	r3, [pc, #24]	; (4015d8 <pio_handler_set+0x6c>)
  4015c0:	4798      	blx	r3

	return 0;
  4015c2:	2000      	movs	r0, #0
  4015c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4015c6:	4902      	ldr	r1, [pc, #8]	; (4015d0 <pio_handler_set+0x64>)
  4015c8:	600e      	str	r6, [r1, #0]
  4015ca:	e7f6      	b.n	4015ba <pio_handler_set+0x4e>
		return 1;
  4015cc:	2001      	movs	r0, #1
}
  4015ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015d0:	20400e14 	.word	0x20400e14
  4015d4:	20400da4 	.word	0x20400da4
  4015d8:	00401375 	.word	0x00401375

004015dc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4015dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4015de:	210a      	movs	r1, #10
  4015e0:	4801      	ldr	r0, [pc, #4]	; (4015e8 <PIOA_Handler+0xc>)
  4015e2:	4b02      	ldr	r3, [pc, #8]	; (4015ec <PIOA_Handler+0x10>)
  4015e4:	4798      	blx	r3
  4015e6:	bd08      	pop	{r3, pc}
  4015e8:	400e0e00 	.word	0x400e0e00
  4015ec:	0040151d 	.word	0x0040151d

004015f0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015f0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4015f2:	210b      	movs	r1, #11
  4015f4:	4801      	ldr	r0, [pc, #4]	; (4015fc <PIOB_Handler+0xc>)
  4015f6:	4b02      	ldr	r3, [pc, #8]	; (401600 <PIOB_Handler+0x10>)
  4015f8:	4798      	blx	r3
  4015fa:	bd08      	pop	{r3, pc}
  4015fc:	400e1000 	.word	0x400e1000
  401600:	0040151d 	.word	0x0040151d

00401604 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401604:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401606:	210c      	movs	r1, #12
  401608:	4801      	ldr	r0, [pc, #4]	; (401610 <PIOC_Handler+0xc>)
  40160a:	4b02      	ldr	r3, [pc, #8]	; (401614 <PIOC_Handler+0x10>)
  40160c:	4798      	blx	r3
  40160e:	bd08      	pop	{r3, pc}
  401610:	400e1200 	.word	0x400e1200
  401614:	0040151d 	.word	0x0040151d

00401618 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401618:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40161a:	2110      	movs	r1, #16
  40161c:	4801      	ldr	r0, [pc, #4]	; (401624 <PIOD_Handler+0xc>)
  40161e:	4b02      	ldr	r3, [pc, #8]	; (401628 <PIOD_Handler+0x10>)
  401620:	4798      	blx	r3
  401622:	bd08      	pop	{r3, pc}
  401624:	400e1400 	.word	0x400e1400
  401628:	0040151d 	.word	0x0040151d

0040162c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40162c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40162e:	2111      	movs	r1, #17
  401630:	4801      	ldr	r0, [pc, #4]	; (401638 <PIOE_Handler+0xc>)
  401632:	4b02      	ldr	r3, [pc, #8]	; (40163c <PIOE_Handler+0x10>)
  401634:	4798      	blx	r3
  401636:	bd08      	pop	{r3, pc}
  401638:	400e1600 	.word	0x400e1600
  40163c:	0040151d 	.word	0x0040151d

00401640 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401640:	2803      	cmp	r0, #3
  401642:	d011      	beq.n	401668 <pmc_mck_set_division+0x28>
  401644:	2804      	cmp	r0, #4
  401646:	d012      	beq.n	40166e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401648:	2802      	cmp	r0, #2
  40164a:	bf0c      	ite	eq
  40164c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401650:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401652:	4a08      	ldr	r2, [pc, #32]	; (401674 <pmc_mck_set_division+0x34>)
  401654:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401656:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40165a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40165c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40165e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401660:	f013 0f08 	tst.w	r3, #8
  401664:	d0fb      	beq.n	40165e <pmc_mck_set_division+0x1e>
}
  401666:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401668:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40166c:	e7f1      	b.n	401652 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40166e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401672:	e7ee      	b.n	401652 <pmc_mck_set_division+0x12>
  401674:	400e0600 	.word	0x400e0600

00401678 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401678:	4a17      	ldr	r2, [pc, #92]	; (4016d8 <pmc_switch_mck_to_pllack+0x60>)
  40167a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40167c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401680:	4318      	orrs	r0, r3
  401682:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401684:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401686:	f013 0f08 	tst.w	r3, #8
  40168a:	d10a      	bne.n	4016a2 <pmc_switch_mck_to_pllack+0x2a>
  40168c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401690:	4911      	ldr	r1, [pc, #68]	; (4016d8 <pmc_switch_mck_to_pllack+0x60>)
  401692:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401694:	f012 0f08 	tst.w	r2, #8
  401698:	d103      	bne.n	4016a2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40169a:	3b01      	subs	r3, #1
  40169c:	d1f9      	bne.n	401692 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40169e:	2001      	movs	r0, #1
  4016a0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4016a2:	4a0d      	ldr	r2, [pc, #52]	; (4016d8 <pmc_switch_mck_to_pllack+0x60>)
  4016a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4016a6:	f023 0303 	bic.w	r3, r3, #3
  4016aa:	f043 0302 	orr.w	r3, r3, #2
  4016ae:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4016b2:	f013 0f08 	tst.w	r3, #8
  4016b6:	d10a      	bne.n	4016ce <pmc_switch_mck_to_pllack+0x56>
  4016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016bc:	4906      	ldr	r1, [pc, #24]	; (4016d8 <pmc_switch_mck_to_pllack+0x60>)
  4016be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4016c0:	f012 0f08 	tst.w	r2, #8
  4016c4:	d105      	bne.n	4016d2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016c6:	3b01      	subs	r3, #1
  4016c8:	d1f9      	bne.n	4016be <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4016ca:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4016cc:	4770      	bx	lr
	return 0;
  4016ce:	2000      	movs	r0, #0
  4016d0:	4770      	bx	lr
  4016d2:	2000      	movs	r0, #0
  4016d4:	4770      	bx	lr
  4016d6:	bf00      	nop
  4016d8:	400e0600 	.word	0x400e0600

004016dc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4016dc:	b9a0      	cbnz	r0, 401708 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4016de:	480e      	ldr	r0, [pc, #56]	; (401718 <pmc_switch_mainck_to_xtal+0x3c>)
  4016e0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4016e2:	0209      	lsls	r1, r1, #8
  4016e4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4016e6:	4a0d      	ldr	r2, [pc, #52]	; (40171c <pmc_switch_mainck_to_xtal+0x40>)
  4016e8:	401a      	ands	r2, r3
  4016ea:	4b0d      	ldr	r3, [pc, #52]	; (401720 <pmc_switch_mainck_to_xtal+0x44>)
  4016ec:	4313      	orrs	r3, r2
  4016ee:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4016f0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4016f2:	4602      	mov	r2, r0
  4016f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4016f6:	f013 0f01 	tst.w	r3, #1
  4016fa:	d0fb      	beq.n	4016f4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4016fc:	4a06      	ldr	r2, [pc, #24]	; (401718 <pmc_switch_mainck_to_xtal+0x3c>)
  4016fe:	6a11      	ldr	r1, [r2, #32]
  401700:	4b08      	ldr	r3, [pc, #32]	; (401724 <pmc_switch_mainck_to_xtal+0x48>)
  401702:	430b      	orrs	r3, r1
  401704:	6213      	str	r3, [r2, #32]
  401706:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401708:	4903      	ldr	r1, [pc, #12]	; (401718 <pmc_switch_mainck_to_xtal+0x3c>)
  40170a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40170c:	4a06      	ldr	r2, [pc, #24]	; (401728 <pmc_switch_mainck_to_xtal+0x4c>)
  40170e:	401a      	ands	r2, r3
  401710:	4b06      	ldr	r3, [pc, #24]	; (40172c <pmc_switch_mainck_to_xtal+0x50>)
  401712:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401714:	620b      	str	r3, [r1, #32]
  401716:	4770      	bx	lr
  401718:	400e0600 	.word	0x400e0600
  40171c:	ffc8fffc 	.word	0xffc8fffc
  401720:	00370001 	.word	0x00370001
  401724:	01370000 	.word	0x01370000
  401728:	fec8fffc 	.word	0xfec8fffc
  40172c:	01370002 	.word	0x01370002

00401730 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401730:	4b02      	ldr	r3, [pc, #8]	; (40173c <pmc_osc_is_ready_mainck+0xc>)
  401732:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401734:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401738:	4770      	bx	lr
  40173a:	bf00      	nop
  40173c:	400e0600 	.word	0x400e0600

00401740 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401740:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401744:	4b01      	ldr	r3, [pc, #4]	; (40174c <pmc_disable_pllack+0xc>)
  401746:	629a      	str	r2, [r3, #40]	; 0x28
  401748:	4770      	bx	lr
  40174a:	bf00      	nop
  40174c:	400e0600 	.word	0x400e0600

00401750 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401750:	4b02      	ldr	r3, [pc, #8]	; (40175c <pmc_is_locked_pllack+0xc>)
  401752:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401754:	f000 0002 	and.w	r0, r0, #2
  401758:	4770      	bx	lr
  40175a:	bf00      	nop
  40175c:	400e0600 	.word	0x400e0600

00401760 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  401760:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  401764:	4b05      	ldr	r3, [pc, #20]	; (40177c <pmc_enable_periph_clk+0x1c>)
  401766:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  40176a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  40176e:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  401772:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401776:	2000      	movs	r0, #0
  401778:	4770      	bx	lr
  40177a:	bf00      	nop
  40177c:	400e0600 	.word	0x400e0600

00401780 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401780:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  401782:	4b07      	ldr	r3, [pc, #28]	; (4017a0 <spi_enable_clock+0x20>)
  401784:	4298      	cmp	r0, r3
  401786:	d003      	beq.n	401790 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401788:	4b06      	ldr	r3, [pc, #24]	; (4017a4 <spi_enable_clock+0x24>)
  40178a:	4298      	cmp	r0, r3
  40178c:	d004      	beq.n	401798 <spi_enable_clock+0x18>
  40178e:	bd08      	pop	{r3, pc}
  401790:	2015      	movs	r0, #21
  401792:	4b05      	ldr	r3, [pc, #20]	; (4017a8 <spi_enable_clock+0x28>)
  401794:	4798      	blx	r3
  401796:	bd08      	pop	{r3, pc}
  401798:	202a      	movs	r0, #42	; 0x2a
  40179a:	4b03      	ldr	r3, [pc, #12]	; (4017a8 <spi_enable_clock+0x28>)
  40179c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40179e:	e7f6      	b.n	40178e <spi_enable_clock+0xe>
  4017a0:	40008000 	.word	0x40008000
  4017a4:	40058000 	.word	0x40058000
  4017a8:	00401761 	.word	0x00401761

004017ac <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4017ac:	6843      	ldr	r3, [r0, #4]
  4017ae:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4017b2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4017b4:	6843      	ldr	r3, [r0, #4]
  4017b6:	0409      	lsls	r1, r1, #16
  4017b8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4017bc:	4319      	orrs	r1, r3
  4017be:	6041      	str	r1, [r0, #4]
  4017c0:	4770      	bx	lr

004017c2 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4017c2:	6843      	ldr	r3, [r0, #4]
  4017c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4017c8:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4017ca:	6843      	ldr	r3, [r0, #4]
  4017cc:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4017d0:	6041      	str	r1, [r0, #4]
  4017d2:	4770      	bx	lr

004017d4 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4017d4:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4017d6:	f643 2499 	movw	r4, #15001	; 0x3a99
  4017da:	6905      	ldr	r5, [r0, #16]
  4017dc:	f015 0f02 	tst.w	r5, #2
  4017e0:	d103      	bne.n	4017ea <spi_write+0x16>
		if (!timeout--) {
  4017e2:	3c01      	subs	r4, #1
  4017e4:	d1f9      	bne.n	4017da <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4017e6:	2001      	movs	r0, #1
  4017e8:	e00c      	b.n	401804 <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4017ea:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4017ec:	f014 0f02 	tst.w	r4, #2
  4017f0:	d006      	beq.n	401800 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4017f2:	0412      	lsls	r2, r2, #16
  4017f4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4017f8:	4311      	orrs	r1, r2
		if (uc_last) {
  4017fa:	b10b      	cbz	r3, 401800 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4017fc:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401800:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401802:	2000      	movs	r0, #0
}
  401804:	bc30      	pop	{r4, r5}
  401806:	4770      	bx	lr

00401808 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401808:	b932      	cbnz	r2, 401818 <spi_set_clock_polarity+0x10>
  40180a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40180e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401810:	f023 0301 	bic.w	r3, r3, #1
  401814:	6303      	str	r3, [r0, #48]	; 0x30
  401816:	4770      	bx	lr
  401818:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40181c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40181e:	f043 0301 	orr.w	r3, r3, #1
  401822:	6303      	str	r3, [r0, #48]	; 0x30
  401824:	4770      	bx	lr

00401826 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401826:	b932      	cbnz	r2, 401836 <spi_set_clock_phase+0x10>
  401828:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40182c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40182e:	f023 0302 	bic.w	r3, r3, #2
  401832:	6303      	str	r3, [r0, #48]	; 0x30
  401834:	4770      	bx	lr
  401836:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40183a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40183c:	f043 0302 	orr.w	r3, r3, #2
  401840:	6303      	str	r3, [r0, #48]	; 0x30
  401842:	4770      	bx	lr

00401844 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401844:	2a04      	cmp	r2, #4
  401846:	d003      	beq.n	401850 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401848:	b16a      	cbz	r2, 401866 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40184a:	2a08      	cmp	r2, #8
  40184c:	d016      	beq.n	40187c <spi_configure_cs_behavior+0x38>
  40184e:	4770      	bx	lr
  401850:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401854:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401856:	f023 0308 	bic.w	r3, r3, #8
  40185a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40185c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40185e:	f043 0304 	orr.w	r3, r3, #4
  401862:	6303      	str	r3, [r0, #48]	; 0x30
  401864:	4770      	bx	lr
  401866:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40186a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40186c:	f023 0308 	bic.w	r3, r3, #8
  401870:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401872:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401874:	f023 0304 	bic.w	r3, r3, #4
  401878:	6303      	str	r3, [r0, #48]	; 0x30
  40187a:	4770      	bx	lr
  40187c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401880:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401882:	f043 0308 	orr.w	r3, r3, #8
  401886:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401888:	e7e1      	b.n	40184e <spi_configure_cs_behavior+0xa>

0040188a <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40188a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40188e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401894:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401896:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401898:	431a      	orrs	r2, r3
  40189a:	630a      	str	r2, [r1, #48]	; 0x30
  40189c:	4770      	bx	lr

0040189e <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40189e:	1e43      	subs	r3, r0, #1
  4018a0:	4419      	add	r1, r3
  4018a2:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4018a6:	1e43      	subs	r3, r0, #1
  4018a8:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4018aa:	bf94      	ite	ls
  4018ac:	b200      	sxthls	r0, r0
		return -1;
  4018ae:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4018b2:	4770      	bx	lr

004018b4 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4018b4:	b17a      	cbz	r2, 4018d6 <spi_set_baudrate_div+0x22>
{
  4018b6:	b410      	push	{r4}
  4018b8:	4614      	mov	r4, r2
  4018ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4018be:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4018c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4018c4:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4018c6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4018c8:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4018cc:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4018ce:	2000      	movs	r0, #0
}
  4018d0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018d4:	4770      	bx	lr
        return -1;
  4018d6:	f04f 30ff 	mov.w	r0, #4294967295
  4018da:	4770      	bx	lr

004018dc <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4018dc:	b410      	push	{r4}
  4018de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4018e2:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4018e4:	b280      	uxth	r0, r0
  4018e6:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4018e8:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4018ea:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4018ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4018f2:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4018f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018f8:	4770      	bx	lr
	...

004018fc <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4018fc:	4b28      	ldr	r3, [pc, #160]	; (4019a0 <twihs_set_speed+0xa4>)
  4018fe:	4299      	cmp	r1, r3
  401900:	d84b      	bhi.n	40199a <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401902:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401906:	4299      	cmp	r1, r3
  401908:	d92d      	bls.n	401966 <twihs_set_speed+0x6a>
{
  40190a:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40190c:	4c25      	ldr	r4, [pc, #148]	; (4019a4 <twihs_set_speed+0xa8>)
  40190e:	fba4 3402 	umull	r3, r4, r4, r2
  401912:	0ba4      	lsrs	r4, r4, #14
  401914:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401916:	4b24      	ldr	r3, [pc, #144]	; (4019a8 <twihs_set_speed+0xac>)
  401918:	440b      	add	r3, r1
  40191a:	009b      	lsls	r3, r3, #2
  40191c:	fbb2 f2f3 	udiv	r2, r2, r3
  401920:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401922:	2cff      	cmp	r4, #255	; 0xff
  401924:	d91d      	bls.n	401962 <twihs_set_speed+0x66>
  401926:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401928:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  40192a:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40192c:	2cff      	cmp	r4, #255	; 0xff
  40192e:	d901      	bls.n	401934 <twihs_set_speed+0x38>
  401930:	2906      	cmp	r1, #6
  401932:	d9f9      	bls.n	401928 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401934:	2aff      	cmp	r2, #255	; 0xff
  401936:	d907      	bls.n	401948 <twihs_set_speed+0x4c>
  401938:	2906      	cmp	r1, #6
  40193a:	d805      	bhi.n	401948 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  40193c:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  40193e:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401940:	2aff      	cmp	r2, #255	; 0xff
  401942:	d901      	bls.n	401948 <twihs_set_speed+0x4c>
  401944:	2906      	cmp	r1, #6
  401946:	d9f9      	bls.n	40193c <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401948:	0213      	lsls	r3, r2, #8
  40194a:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  40194c:	0409      	lsls	r1, r1, #16
  40194e:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401952:	430b      	orrs	r3, r1
  401954:	b2e4      	uxtb	r4, r4
  401956:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401958:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  40195a:	2000      	movs	r0, #0
}
  40195c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401960:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401962:	2100      	movs	r1, #0
  401964:	e7e6      	b.n	401934 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401966:	0049      	lsls	r1, r1, #1
  401968:	fbb2 f2f1 	udiv	r2, r2, r1
  40196c:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40196e:	2aff      	cmp	r2, #255	; 0xff
  401970:	d911      	bls.n	401996 <twihs_set_speed+0x9a>
  401972:	2300      	movs	r3, #0
			ckdiv++;
  401974:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401976:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401978:	2aff      	cmp	r2, #255	; 0xff
  40197a:	d901      	bls.n	401980 <twihs_set_speed+0x84>
  40197c:	2b06      	cmp	r3, #6
  40197e:	d9f9      	bls.n	401974 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401980:	0211      	lsls	r1, r2, #8
  401982:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  401984:	041b      	lsls	r3, r3, #16
  401986:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40198a:	430b      	orrs	r3, r1
  40198c:	b2d2      	uxtb	r2, r2
  40198e:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401990:	6102      	str	r2, [r0, #16]
	return PASS;
  401992:	2000      	movs	r0, #0
  401994:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401996:	2300      	movs	r3, #0
  401998:	e7f2      	b.n	401980 <twihs_set_speed+0x84>
		return FAIL;
  40199a:	2001      	movs	r0, #1
  40199c:	4770      	bx	lr
  40199e:	bf00      	nop
  4019a0:	00061a80 	.word	0x00061a80
  4019a4:	057619f1 	.word	0x057619f1
  4019a8:	3ffd1200 	.word	0x3ffd1200

004019ac <twihs_master_init>:
{
  4019ac:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  4019ae:	f04f 32ff 	mov.w	r2, #4294967295
  4019b2:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  4019b4:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4019b6:	2280      	movs	r2, #128	; 0x80
  4019b8:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  4019ba:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4019bc:	2208      	movs	r2, #8
  4019be:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4019c0:	2220      	movs	r2, #32
  4019c2:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4019c4:	2204      	movs	r2, #4
  4019c6:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4019c8:	680a      	ldr	r2, [r1, #0]
  4019ca:	6849      	ldr	r1, [r1, #4]
  4019cc:	4b03      	ldr	r3, [pc, #12]	; (4019dc <twihs_master_init+0x30>)
  4019ce:	4798      	blx	r3
}
  4019d0:	2801      	cmp	r0, #1
  4019d2:	bf14      	ite	ne
  4019d4:	2000      	movne	r0, #0
  4019d6:	2001      	moveq	r0, #1
  4019d8:	bd08      	pop	{r3, pc}
  4019da:	bf00      	nop
  4019dc:	004018fd 	.word	0x004018fd

004019e0 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  4019e0:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  4019e2:	2a00      	cmp	r2, #0
  4019e4:	d04c      	beq.n	401a80 <twihs_master_read+0xa0>
{
  4019e6:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4019e8:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4019ea:	2600      	movs	r6, #0
  4019ec:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4019ee:	684b      	ldr	r3, [r1, #4]
  4019f0:	021b      	lsls	r3, r3, #8
  4019f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4019f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4019fa:	7c0d      	ldrb	r5, [r1, #16]
  4019fc:	042d      	lsls	r5, r5, #16
  4019fe:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401a02:	432b      	orrs	r3, r5
  401a04:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401a06:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a08:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401a0a:	b15d      	cbz	r5, 401a24 <twihs_master_read+0x44>
	val = addr[0];
  401a0c:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  401a0e:	2d01      	cmp	r5, #1
  401a10:	dd02      	ble.n	401a18 <twihs_master_read+0x38>
		val |= addr[1];
  401a12:	784e      	ldrb	r6, [r1, #1]
  401a14:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  401a18:	2d02      	cmp	r5, #2
  401a1a:	dd04      	ble.n	401a26 <twihs_master_read+0x46>
		val |= addr[2];
  401a1c:	7889      	ldrb	r1, [r1, #2]
  401a1e:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  401a22:	e000      	b.n	401a26 <twihs_master_read+0x46>
		return 0;
  401a24:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401a26:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401a28:	2301      	movs	r3, #1
  401a2a:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401a2c:	2502      	movs	r5, #2
  401a2e:	e012      	b.n	401a56 <twihs_master_read+0x76>
  401a30:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401a32:	f013 0f02 	tst.w	r3, #2
  401a36:	d01b      	beq.n	401a70 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  401a38:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a3a:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401a3c:	6a03      	ldr	r3, [r0, #32]
  401a3e:	f013 0f01 	tst.w	r3, #1
  401a42:	d0fb      	beq.n	401a3c <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  401a44:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401a46:	2000      	movs	r0, #0
}
  401a48:	bc70      	pop	{r4, r5, r6}
  401a4a:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401a4c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a4e:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  401a52:	3a01      	subs	r2, #1
  401a54:	d0f2      	beq.n	401a3c <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401a56:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401a58:	f413 7f80 	tst.w	r3, #256	; 0x100
  401a5c:	d114      	bne.n	401a88 <twihs_master_read+0xa8>
  401a5e:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401a62:	2a01      	cmp	r2, #1
  401a64:	d0e4      	beq.n	401a30 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401a66:	f013 0f02 	tst.w	r3, #2
  401a6a:	d1ef      	bne.n	401a4c <twihs_master_read+0x6c>
	while (cnt > 0) {
  401a6c:	2a00      	cmp	r2, #0
  401a6e:	d0e5      	beq.n	401a3c <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401a70:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401a72:	f413 7f80 	tst.w	r3, #256	; 0x100
  401a76:	d105      	bne.n	401a84 <twihs_master_read+0xa4>
		if (!timeout--) {
  401a78:	3901      	subs	r1, #1
  401a7a:	d1f2      	bne.n	401a62 <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401a7c:	2009      	movs	r0, #9
  401a7e:	e7e3      	b.n	401a48 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401a80:	2001      	movs	r0, #1
  401a82:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401a84:	2005      	movs	r0, #5
  401a86:	e7df      	b.n	401a48 <twihs_master_read+0x68>
  401a88:	2005      	movs	r0, #5
  401a8a:	e7dd      	b.n	401a48 <twihs_master_read+0x68>

00401a8c <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401a8c:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401a8e:	2b00      	cmp	r3, #0
  401a90:	d043      	beq.n	401b1a <twihs_master_write+0x8e>
{
  401a92:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401a94:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401a96:	2600      	movs	r6, #0
  401a98:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401a9a:	7c0a      	ldrb	r2, [r1, #16]
  401a9c:	0412      	lsls	r2, r2, #16
  401a9e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401aa2:	684d      	ldr	r5, [r1, #4]
  401aa4:	022d      	lsls	r5, r5, #8
  401aa6:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401aaa:	432a      	orrs	r2, r5
  401aac:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401aae:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401ab0:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401ab2:	b15d      	cbz	r5, 401acc <twihs_master_write+0x40>
	val = addr[0];
  401ab4:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401ab6:	2d01      	cmp	r5, #1
  401ab8:	dd02      	ble.n	401ac0 <twihs_master_write+0x34>
		val |= addr[1];
  401aba:	784e      	ldrb	r6, [r1, #1]
  401abc:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401ac0:	2d02      	cmp	r5, #2
  401ac2:	dd04      	ble.n	401ace <twihs_master_write+0x42>
		val |= addr[2];
  401ac4:	7889      	ldrb	r1, [r1, #2]
  401ac6:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401aca:	e000      	b.n	401ace <twihs_master_write+0x42>
		return 0;
  401acc:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401ace:	60c2      	str	r2, [r0, #12]
  401ad0:	e004      	b.n	401adc <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401ad2:	f814 2b01 	ldrb.w	r2, [r4], #1
  401ad6:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401ad8:	3b01      	subs	r3, #1
  401ada:	d00f      	beq.n	401afc <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401adc:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401ade:	f412 7f80 	tst.w	r2, #256	; 0x100
  401ae2:	d11e      	bne.n	401b22 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401ae4:	f012 0f04 	tst.w	r2, #4
  401ae8:	d1f3      	bne.n	401ad2 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401aea:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401aec:	f412 7f80 	tst.w	r2, #256	; 0x100
  401af0:	d115      	bne.n	401b1e <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401af2:	f012 0f04 	tst.w	r2, #4
  401af6:	d1ec      	bne.n	401ad2 <twihs_master_write+0x46>
	while (cnt > 0) {
  401af8:	2b00      	cmp	r3, #0
  401afa:	d1f6      	bne.n	401aea <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401afc:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401afe:	f413 7f80 	tst.w	r3, #256	; 0x100
  401b02:	d111      	bne.n	401b28 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401b04:	f013 0f04 	tst.w	r3, #4
  401b08:	d0f8      	beq.n	401afc <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401b0a:	2302      	movs	r3, #2
  401b0c:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401b0e:	6a03      	ldr	r3, [r0, #32]
  401b10:	f013 0f01 	tst.w	r3, #1
  401b14:	d0fb      	beq.n	401b0e <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401b16:	2000      	movs	r0, #0
  401b18:	e004      	b.n	401b24 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401b1a:	2001      	movs	r0, #1
  401b1c:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401b1e:	2005      	movs	r0, #5
  401b20:	e000      	b.n	401b24 <twihs_master_write+0x98>
  401b22:	2005      	movs	r0, #5
}
  401b24:	bc70      	pop	{r4, r5, r6}
  401b26:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401b28:	2005      	movs	r0, #5
  401b2a:	e7fb      	b.n	401b24 <twihs_master_write+0x98>

00401b2c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401b2c:	6943      	ldr	r3, [r0, #20]
  401b2e:	f013 0f02 	tst.w	r3, #2
  401b32:	d002      	beq.n	401b3a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401b34:	61c1      	str	r1, [r0, #28]
	return 0;
  401b36:	2000      	movs	r0, #0
  401b38:	4770      	bx	lr
		return 1;
  401b3a:	2001      	movs	r0, #1
}
  401b3c:	4770      	bx	lr

00401b3e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401b3e:	6943      	ldr	r3, [r0, #20]
  401b40:	f013 0f01 	tst.w	r3, #1
  401b44:	d003      	beq.n	401b4e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401b46:	6983      	ldr	r3, [r0, #24]
  401b48:	700b      	strb	r3, [r1, #0]
	return 0;
  401b4a:	2000      	movs	r0, #0
  401b4c:	4770      	bx	lr
		return 1;
  401b4e:	2001      	movs	r0, #1
}
  401b50:	4770      	bx	lr

00401b52 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401b52:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401b54:	010b      	lsls	r3, r1, #4
  401b56:	4293      	cmp	r3, r2
  401b58:	d914      	bls.n	401b84 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401b5a:	00c9      	lsls	r1, r1, #3
  401b5c:	084b      	lsrs	r3, r1, #1
  401b5e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401b62:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401b66:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401b68:	1e5c      	subs	r4, r3, #1
  401b6a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401b6e:	428c      	cmp	r4, r1
  401b70:	d901      	bls.n	401b76 <usart_set_async_baudrate+0x24>
		return 1;
  401b72:	2001      	movs	r0, #1
  401b74:	e017      	b.n	401ba6 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401b76:	6841      	ldr	r1, [r0, #4]
  401b78:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401b7c:	6041      	str	r1, [r0, #4]
  401b7e:	e00c      	b.n	401b9a <usart_set_async_baudrate+0x48>
		return 1;
  401b80:	2001      	movs	r0, #1
  401b82:	e010      	b.n	401ba6 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401b84:	0859      	lsrs	r1, r3, #1
  401b86:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401b8a:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401b8e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401b90:	1e5c      	subs	r4, r3, #1
  401b92:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401b96:	428c      	cmp	r4, r1
  401b98:	d8f2      	bhi.n	401b80 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401b9a:	0412      	lsls	r2, r2, #16
  401b9c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401ba0:	431a      	orrs	r2, r3
  401ba2:	6202      	str	r2, [r0, #32]

	return 0;
  401ba4:	2000      	movs	r0, #0
}
  401ba6:	f85d 4b04 	ldr.w	r4, [sp], #4
  401baa:	4770      	bx	lr

00401bac <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401bac:	4b08      	ldr	r3, [pc, #32]	; (401bd0 <usart_reset+0x24>)
  401bae:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401bb2:	2300      	movs	r3, #0
  401bb4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401bb6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401bb8:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401bba:	2388      	movs	r3, #136	; 0x88
  401bbc:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401bbe:	2324      	movs	r3, #36	; 0x24
  401bc0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401bc2:	f44f 7380 	mov.w	r3, #256	; 0x100
  401bc6:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401bc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401bcc:	6003      	str	r3, [r0, #0]
  401bce:	4770      	bx	lr
  401bd0:	55534100 	.word	0x55534100

00401bd4 <usart_init_rs232>:
{
  401bd4:	b570      	push	{r4, r5, r6, lr}
  401bd6:	4605      	mov	r5, r0
  401bd8:	460c      	mov	r4, r1
  401bda:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401bdc:	4b0f      	ldr	r3, [pc, #60]	; (401c1c <usart_init_rs232+0x48>)
  401bde:	4798      	blx	r3
	ul_reg_val = 0;
  401be0:	2200      	movs	r2, #0
  401be2:	4b0f      	ldr	r3, [pc, #60]	; (401c20 <usart_init_rs232+0x4c>)
  401be4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401be6:	b1a4      	cbz	r4, 401c12 <usart_init_rs232+0x3e>
  401be8:	4632      	mov	r2, r6
  401bea:	6821      	ldr	r1, [r4, #0]
  401bec:	4628      	mov	r0, r5
  401bee:	4b0d      	ldr	r3, [pc, #52]	; (401c24 <usart_init_rs232+0x50>)
  401bf0:	4798      	blx	r3
  401bf2:	4602      	mov	r2, r0
  401bf4:	b978      	cbnz	r0, 401c16 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401bf6:	6863      	ldr	r3, [r4, #4]
  401bf8:	68a1      	ldr	r1, [r4, #8]
  401bfa:	430b      	orrs	r3, r1
  401bfc:	6921      	ldr	r1, [r4, #16]
  401bfe:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401c00:	68e1      	ldr	r1, [r4, #12]
  401c02:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401c04:	4906      	ldr	r1, [pc, #24]	; (401c20 <usart_init_rs232+0x4c>)
  401c06:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401c08:	6869      	ldr	r1, [r5, #4]
  401c0a:	430b      	orrs	r3, r1
  401c0c:	606b      	str	r3, [r5, #4]
}
  401c0e:	4610      	mov	r0, r2
  401c10:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401c12:	2201      	movs	r2, #1
  401c14:	e7fb      	b.n	401c0e <usart_init_rs232+0x3a>
  401c16:	2201      	movs	r2, #1
  401c18:	e7f9      	b.n	401c0e <usart_init_rs232+0x3a>
  401c1a:	bf00      	nop
  401c1c:	00401bad 	.word	0x00401bad
  401c20:	20400e18 	.word	0x20400e18
  401c24:	00401b53 	.word	0x00401b53

00401c28 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401c28:	2340      	movs	r3, #64	; 0x40
  401c2a:	6003      	str	r3, [r0, #0]
  401c2c:	4770      	bx	lr

00401c2e <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401c2e:	2310      	movs	r3, #16
  401c30:	6003      	str	r3, [r0, #0]
  401c32:	4770      	bx	lr

00401c34 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401c34:	6943      	ldr	r3, [r0, #20]
  401c36:	f013 0f02 	tst.w	r3, #2
  401c3a:	d004      	beq.n	401c46 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401c3c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401c40:	61c1      	str	r1, [r0, #28]
	return 0;
  401c42:	2000      	movs	r0, #0
  401c44:	4770      	bx	lr
		return 1;
  401c46:	2001      	movs	r0, #1
}
  401c48:	4770      	bx	lr

00401c4a <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401c4a:	6943      	ldr	r3, [r0, #20]
  401c4c:	f013 0f01 	tst.w	r3, #1
  401c50:	d005      	beq.n	401c5e <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401c52:	6983      	ldr	r3, [r0, #24]
  401c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401c58:	600b      	str	r3, [r1, #0]
	return 0;
  401c5a:	2000      	movs	r0, #0
  401c5c:	4770      	bx	lr
		return 1;
  401c5e:	2001      	movs	r0, #1
}
  401c60:	4770      	bx	lr

00401c62 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401c62:	e7fe      	b.n	401c62 <Dummy_Handler>

00401c64 <Reset_Handler>:
{
  401c64:	b500      	push	{lr}
  401c66:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401c68:	4b25      	ldr	r3, [pc, #148]	; (401d00 <Reset_Handler+0x9c>)
  401c6a:	4a26      	ldr	r2, [pc, #152]	; (401d04 <Reset_Handler+0xa0>)
  401c6c:	429a      	cmp	r2, r3
  401c6e:	d010      	beq.n	401c92 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401c70:	4b25      	ldr	r3, [pc, #148]	; (401d08 <Reset_Handler+0xa4>)
  401c72:	4a23      	ldr	r2, [pc, #140]	; (401d00 <Reset_Handler+0x9c>)
  401c74:	429a      	cmp	r2, r3
  401c76:	d20c      	bcs.n	401c92 <Reset_Handler+0x2e>
  401c78:	3b01      	subs	r3, #1
  401c7a:	1a9b      	subs	r3, r3, r2
  401c7c:	f023 0303 	bic.w	r3, r3, #3
  401c80:	3304      	adds	r3, #4
  401c82:	4413      	add	r3, r2
  401c84:	491f      	ldr	r1, [pc, #124]	; (401d04 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401c86:	f851 0b04 	ldr.w	r0, [r1], #4
  401c8a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401c8e:	429a      	cmp	r2, r3
  401c90:	d1f9      	bne.n	401c86 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401c92:	4b1e      	ldr	r3, [pc, #120]	; (401d0c <Reset_Handler+0xa8>)
  401c94:	4a1e      	ldr	r2, [pc, #120]	; (401d10 <Reset_Handler+0xac>)
  401c96:	429a      	cmp	r2, r3
  401c98:	d20a      	bcs.n	401cb0 <Reset_Handler+0x4c>
  401c9a:	3b01      	subs	r3, #1
  401c9c:	1a9b      	subs	r3, r3, r2
  401c9e:	f023 0303 	bic.w	r3, r3, #3
  401ca2:	3304      	adds	r3, #4
  401ca4:	4413      	add	r3, r2
                *pDest++ = 0;
  401ca6:	2100      	movs	r1, #0
  401ca8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401cac:	4293      	cmp	r3, r2
  401cae:	d1fb      	bne.n	401ca8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401cb0:	4a18      	ldr	r2, [pc, #96]	; (401d14 <Reset_Handler+0xb0>)
  401cb2:	4b19      	ldr	r3, [pc, #100]	; (401d18 <Reset_Handler+0xb4>)
  401cb4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401cb8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401cba:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401cbe:	fab3 f383 	clz	r3, r3
  401cc2:	095b      	lsrs	r3, r3, #5
  401cc4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401cc6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401cc8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401ccc:	2200      	movs	r2, #0
  401cce:	4b13      	ldr	r3, [pc, #76]	; (401d1c <Reset_Handler+0xb8>)
  401cd0:	701a      	strb	r2, [r3, #0]
	return flags;
  401cd2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401cd4:	4a12      	ldr	r2, [pc, #72]	; (401d20 <Reset_Handler+0xbc>)
  401cd6:	6813      	ldr	r3, [r2, #0]
  401cd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401cdc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401cde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ce2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401ce6:	b129      	cbz	r1, 401cf4 <Reset_Handler+0x90>
		cpu_irq_enable();
  401ce8:	2201      	movs	r2, #1
  401cea:	4b0c      	ldr	r3, [pc, #48]	; (401d1c <Reset_Handler+0xb8>)
  401cec:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401cee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401cf2:	b662      	cpsie	i
        __libc_init_array();
  401cf4:	4b0b      	ldr	r3, [pc, #44]	; (401d24 <Reset_Handler+0xc0>)
  401cf6:	4798      	blx	r3
        main();
  401cf8:	4b0b      	ldr	r3, [pc, #44]	; (401d28 <Reset_Handler+0xc4>)
  401cfa:	4798      	blx	r3
  401cfc:	e7fe      	b.n	401cfc <Reset_Handler+0x98>
  401cfe:	bf00      	nop
  401d00:	20400000 	.word	0x20400000
  401d04:	0040ae4c 	.word	0x0040ae4c
  401d08:	204009c8 	.word	0x204009c8
  401d0c:	2040c8b4 	.word	0x2040c8b4
  401d10:	204009c8 	.word	0x204009c8
  401d14:	e000ed00 	.word	0xe000ed00
  401d18:	00400000 	.word	0x00400000
  401d1c:	2040000a 	.word	0x2040000a
  401d20:	e000ed88 	.word	0xe000ed88
  401d24:	0040449d 	.word	0x0040449d
  401d28:	00404369 	.word	0x00404369

00401d2c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401d2c:	4b3b      	ldr	r3, [pc, #236]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d30:	f003 0303 	and.w	r3, r3, #3
  401d34:	2b01      	cmp	r3, #1
  401d36:	d01d      	beq.n	401d74 <SystemCoreClockUpdate+0x48>
  401d38:	b183      	cbz	r3, 401d5c <SystemCoreClockUpdate+0x30>
  401d3a:	2b02      	cmp	r3, #2
  401d3c:	d036      	beq.n	401dac <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401d3e:	4b37      	ldr	r3, [pc, #220]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d42:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d46:	2b70      	cmp	r3, #112	; 0x70
  401d48:	d05f      	beq.n	401e0a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401d4a:	4b34      	ldr	r3, [pc, #208]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401d4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401d4e:	4934      	ldr	r1, [pc, #208]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401d50:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401d54:	680b      	ldr	r3, [r1, #0]
  401d56:	40d3      	lsrs	r3, r2
  401d58:	600b      	str	r3, [r1, #0]
  401d5a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401d5c:	4b31      	ldr	r3, [pc, #196]	; (401e24 <SystemCoreClockUpdate+0xf8>)
  401d5e:	695b      	ldr	r3, [r3, #20]
  401d60:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401d64:	bf14      	ite	ne
  401d66:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401d6a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401d6e:	4b2c      	ldr	r3, [pc, #176]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401d70:	601a      	str	r2, [r3, #0]
  401d72:	e7e4      	b.n	401d3e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401d74:	4b29      	ldr	r3, [pc, #164]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401d76:	6a1b      	ldr	r3, [r3, #32]
  401d78:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401d7c:	d003      	beq.n	401d86 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401d7e:	4a2a      	ldr	r2, [pc, #168]	; (401e28 <SystemCoreClockUpdate+0xfc>)
  401d80:	4b27      	ldr	r3, [pc, #156]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401d82:	601a      	str	r2, [r3, #0]
  401d84:	e7db      	b.n	401d3e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401d86:	4a29      	ldr	r2, [pc, #164]	; (401e2c <SystemCoreClockUpdate+0x100>)
  401d88:	4b25      	ldr	r3, [pc, #148]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401d8a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401d8c:	4b23      	ldr	r3, [pc, #140]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401d8e:	6a1b      	ldr	r3, [r3, #32]
  401d90:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d94:	2b10      	cmp	r3, #16
  401d96:	d005      	beq.n	401da4 <SystemCoreClockUpdate+0x78>
  401d98:	2b20      	cmp	r3, #32
  401d9a:	d1d0      	bne.n	401d3e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401d9c:	4a22      	ldr	r2, [pc, #136]	; (401e28 <SystemCoreClockUpdate+0xfc>)
  401d9e:	4b20      	ldr	r3, [pc, #128]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401da0:	601a      	str	r2, [r3, #0]
          break;
  401da2:	e7cc      	b.n	401d3e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401da4:	4a22      	ldr	r2, [pc, #136]	; (401e30 <SystemCoreClockUpdate+0x104>)
  401da6:	4b1e      	ldr	r3, [pc, #120]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401da8:	601a      	str	r2, [r3, #0]
          break;
  401daa:	e7c8      	b.n	401d3e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401dac:	4b1b      	ldr	r3, [pc, #108]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401dae:	6a1b      	ldr	r3, [r3, #32]
  401db0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401db4:	d016      	beq.n	401de4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401db6:	4a1c      	ldr	r2, [pc, #112]	; (401e28 <SystemCoreClockUpdate+0xfc>)
  401db8:	4b19      	ldr	r3, [pc, #100]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401dba:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401dbc:	4b17      	ldr	r3, [pc, #92]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401dc0:	f003 0303 	and.w	r3, r3, #3
  401dc4:	2b02      	cmp	r3, #2
  401dc6:	d1ba      	bne.n	401d3e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401dc8:	4a14      	ldr	r2, [pc, #80]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401dca:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401dcc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401dce:	4814      	ldr	r0, [pc, #80]	; (401e20 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401dd0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401dd4:	6803      	ldr	r3, [r0, #0]
  401dd6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401dda:	b2d2      	uxtb	r2, r2
  401ddc:	fbb3 f3f2 	udiv	r3, r3, r2
  401de0:	6003      	str	r3, [r0, #0]
  401de2:	e7ac      	b.n	401d3e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401de4:	4a11      	ldr	r2, [pc, #68]	; (401e2c <SystemCoreClockUpdate+0x100>)
  401de6:	4b0e      	ldr	r3, [pc, #56]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401de8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401dea:	4b0c      	ldr	r3, [pc, #48]	; (401e1c <SystemCoreClockUpdate+0xf0>)
  401dec:	6a1b      	ldr	r3, [r3, #32]
  401dee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401df2:	2b10      	cmp	r3, #16
  401df4:	d005      	beq.n	401e02 <SystemCoreClockUpdate+0xd6>
  401df6:	2b20      	cmp	r3, #32
  401df8:	d1e0      	bne.n	401dbc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401dfa:	4a0b      	ldr	r2, [pc, #44]	; (401e28 <SystemCoreClockUpdate+0xfc>)
  401dfc:	4b08      	ldr	r3, [pc, #32]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401dfe:	601a      	str	r2, [r3, #0]
          break;
  401e00:	e7dc      	b.n	401dbc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401e02:	4a0b      	ldr	r2, [pc, #44]	; (401e30 <SystemCoreClockUpdate+0x104>)
  401e04:	4b06      	ldr	r3, [pc, #24]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401e06:	601a      	str	r2, [r3, #0]
          break;
  401e08:	e7d8      	b.n	401dbc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401e0a:	4a05      	ldr	r2, [pc, #20]	; (401e20 <SystemCoreClockUpdate+0xf4>)
  401e0c:	6813      	ldr	r3, [r2, #0]
  401e0e:	4909      	ldr	r1, [pc, #36]	; (401e34 <SystemCoreClockUpdate+0x108>)
  401e10:	fba1 1303 	umull	r1, r3, r1, r3
  401e14:	085b      	lsrs	r3, r3, #1
  401e16:	6013      	str	r3, [r2, #0]
  401e18:	4770      	bx	lr
  401e1a:	bf00      	nop
  401e1c:	400e0600 	.word	0x400e0600
  401e20:	2040000c 	.word	0x2040000c
  401e24:	400e1810 	.word	0x400e1810
  401e28:	00b71b00 	.word	0x00b71b00
  401e2c:	003d0900 	.word	0x003d0900
  401e30:	007a1200 	.word	0x007a1200
  401e34:	aaaaaaab 	.word	0xaaaaaaab

00401e38 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401e38:	4b16      	ldr	r3, [pc, #88]	; (401e94 <system_init_flash+0x5c>)
  401e3a:	4298      	cmp	r0, r3
  401e3c:	d913      	bls.n	401e66 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401e3e:	4b16      	ldr	r3, [pc, #88]	; (401e98 <system_init_flash+0x60>)
  401e40:	4298      	cmp	r0, r3
  401e42:	d915      	bls.n	401e70 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401e44:	4b15      	ldr	r3, [pc, #84]	; (401e9c <system_init_flash+0x64>)
  401e46:	4298      	cmp	r0, r3
  401e48:	d916      	bls.n	401e78 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401e4a:	4b15      	ldr	r3, [pc, #84]	; (401ea0 <system_init_flash+0x68>)
  401e4c:	4298      	cmp	r0, r3
  401e4e:	d917      	bls.n	401e80 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401e50:	4b14      	ldr	r3, [pc, #80]	; (401ea4 <system_init_flash+0x6c>)
  401e52:	4298      	cmp	r0, r3
  401e54:	d918      	bls.n	401e88 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401e56:	4b14      	ldr	r3, [pc, #80]	; (401ea8 <system_init_flash+0x70>)
  401e58:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401e5a:	bf94      	ite	ls
  401e5c:	4a13      	ldrls	r2, [pc, #76]	; (401eac <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401e5e:	4a14      	ldrhi	r2, [pc, #80]	; (401eb0 <system_init_flash+0x78>)
  401e60:	4b14      	ldr	r3, [pc, #80]	; (401eb4 <system_init_flash+0x7c>)
  401e62:	601a      	str	r2, [r3, #0]
  401e64:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401e66:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401e6a:	4b12      	ldr	r3, [pc, #72]	; (401eb4 <system_init_flash+0x7c>)
  401e6c:	601a      	str	r2, [r3, #0]
  401e6e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401e70:	4a11      	ldr	r2, [pc, #68]	; (401eb8 <system_init_flash+0x80>)
  401e72:	4b10      	ldr	r3, [pc, #64]	; (401eb4 <system_init_flash+0x7c>)
  401e74:	601a      	str	r2, [r3, #0]
  401e76:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401e78:	4a10      	ldr	r2, [pc, #64]	; (401ebc <system_init_flash+0x84>)
  401e7a:	4b0e      	ldr	r3, [pc, #56]	; (401eb4 <system_init_flash+0x7c>)
  401e7c:	601a      	str	r2, [r3, #0]
  401e7e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401e80:	4a0f      	ldr	r2, [pc, #60]	; (401ec0 <system_init_flash+0x88>)
  401e82:	4b0c      	ldr	r3, [pc, #48]	; (401eb4 <system_init_flash+0x7c>)
  401e84:	601a      	str	r2, [r3, #0]
  401e86:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401e88:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401e8c:	4b09      	ldr	r3, [pc, #36]	; (401eb4 <system_init_flash+0x7c>)
  401e8e:	601a      	str	r2, [r3, #0]
  401e90:	4770      	bx	lr
  401e92:	bf00      	nop
  401e94:	015ef3bf 	.word	0x015ef3bf
  401e98:	02bde77f 	.word	0x02bde77f
  401e9c:	041cdb3f 	.word	0x041cdb3f
  401ea0:	057bceff 	.word	0x057bceff
  401ea4:	06dac2bf 	.word	0x06dac2bf
  401ea8:	0839b67f 	.word	0x0839b67f
  401eac:	04000500 	.word	0x04000500
  401eb0:	04000600 	.word	0x04000600
  401eb4:	400e0c00 	.word	0x400e0c00
  401eb8:	04000100 	.word	0x04000100
  401ebc:	04000200 	.word	0x04000200
  401ec0:	04000300 	.word	0x04000300

00401ec4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401ec4:	4b0a      	ldr	r3, [pc, #40]	; (401ef0 <_sbrk+0x2c>)
  401ec6:	681b      	ldr	r3, [r3, #0]
  401ec8:	b153      	cbz	r3, 401ee0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401eca:	4b09      	ldr	r3, [pc, #36]	; (401ef0 <_sbrk+0x2c>)
  401ecc:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401ece:	181a      	adds	r2, r3, r0
  401ed0:	4908      	ldr	r1, [pc, #32]	; (401ef4 <_sbrk+0x30>)
  401ed2:	4291      	cmp	r1, r2
  401ed4:	db08      	blt.n	401ee8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401ed6:	4610      	mov	r0, r2
  401ed8:	4a05      	ldr	r2, [pc, #20]	; (401ef0 <_sbrk+0x2c>)
  401eda:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401edc:	4618      	mov	r0, r3
  401ede:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401ee0:	4a05      	ldr	r2, [pc, #20]	; (401ef8 <_sbrk+0x34>)
  401ee2:	4b03      	ldr	r3, [pc, #12]	; (401ef0 <_sbrk+0x2c>)
  401ee4:	601a      	str	r2, [r3, #0]
  401ee6:	e7f0      	b.n	401eca <_sbrk+0x6>
		return (caddr_t) -1;	
  401ee8:	f04f 30ff 	mov.w	r0, #4294967295
}
  401eec:	4770      	bx	lr
  401eee:	bf00      	nop
  401ef0:	20400e1c 	.word	0x20400e1c
  401ef4:	2045fffc 	.word	0x2045fffc
  401ef8:	2040eab8 	.word	0x2040eab8

00401efc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401efc:	f04f 30ff 	mov.w	r0, #4294967295
  401f00:	4770      	bx	lr

00401f02 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401f02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401f06:	604b      	str	r3, [r1, #4]

	return 0;
}
  401f08:	2000      	movs	r0, #0
  401f0a:	4770      	bx	lr

00401f0c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401f0c:	2001      	movs	r0, #1
  401f0e:	4770      	bx	lr

00401f10 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401f10:	2000      	movs	r0, #0
  401f12:	4770      	bx	lr

00401f14 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f14:	f100 0308 	add.w	r3, r0, #8
  401f18:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401f1a:	f04f 32ff 	mov.w	r2, #4294967295
  401f1e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f20:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f22:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401f24:	2300      	movs	r3, #0
  401f26:	6003      	str	r3, [r0, #0]
  401f28:	4770      	bx	lr

00401f2a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401f2a:	2300      	movs	r3, #0
  401f2c:	6103      	str	r3, [r0, #16]
  401f2e:	4770      	bx	lr

00401f30 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401f30:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401f32:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401f34:	689a      	ldr	r2, [r3, #8]
  401f36:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401f38:	689a      	ldr	r2, [r3, #8]
  401f3a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401f3c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401f3e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401f40:	6803      	ldr	r3, [r0, #0]
  401f42:	3301      	adds	r3, #1
  401f44:	6003      	str	r3, [r0, #0]
  401f46:	4770      	bx	lr

00401f48 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401f48:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401f4a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401f4c:	f1b5 3fff 	cmp.w	r5, #4294967295
  401f50:	d002      	beq.n	401f58 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f52:	f100 0208 	add.w	r2, r0, #8
  401f56:	e002      	b.n	401f5e <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401f58:	6902      	ldr	r2, [r0, #16]
  401f5a:	e004      	b.n	401f66 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401f5c:	461a      	mov	r2, r3
  401f5e:	6853      	ldr	r3, [r2, #4]
  401f60:	681c      	ldr	r4, [r3, #0]
  401f62:	42a5      	cmp	r5, r4
  401f64:	d2fa      	bcs.n	401f5c <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401f66:	6853      	ldr	r3, [r2, #4]
  401f68:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401f6a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401f6c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401f6e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401f70:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401f72:	6803      	ldr	r3, [r0, #0]
  401f74:	3301      	adds	r3, #1
  401f76:	6003      	str	r3, [r0, #0]
}
  401f78:	bc30      	pop	{r4, r5}
  401f7a:	4770      	bx	lr

00401f7c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401f7c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401f7e:	6842      	ldr	r2, [r0, #4]
  401f80:	6881      	ldr	r1, [r0, #8]
  401f82:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401f84:	6882      	ldr	r2, [r0, #8]
  401f86:	6841      	ldr	r1, [r0, #4]
  401f88:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401f8a:	685a      	ldr	r2, [r3, #4]
  401f8c:	4290      	cmp	r0, r2
  401f8e:	d005      	beq.n	401f9c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401f90:	2200      	movs	r2, #0
  401f92:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401f94:	6818      	ldr	r0, [r3, #0]
  401f96:	3801      	subs	r0, #1
  401f98:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  401f9a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401f9c:	6882      	ldr	r2, [r0, #8]
  401f9e:	605a      	str	r2, [r3, #4]
  401fa0:	e7f6      	b.n	401f90 <uxListRemove+0x14>
	...

00401fa4 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401fa4:	4b0d      	ldr	r3, [pc, #52]	; (401fdc <prvTaskExitError+0x38>)
  401fa6:	681b      	ldr	r3, [r3, #0]
  401fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fac:	d00a      	beq.n	401fc4 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401fae:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fb2:	b672      	cpsid	i
  401fb4:	f383 8811 	msr	BASEPRI, r3
  401fb8:	f3bf 8f6f 	isb	sy
  401fbc:	f3bf 8f4f 	dsb	sy
  401fc0:	b662      	cpsie	i
  401fc2:	e7fe      	b.n	401fc2 <prvTaskExitError+0x1e>
  401fc4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fc8:	b672      	cpsid	i
  401fca:	f383 8811 	msr	BASEPRI, r3
  401fce:	f3bf 8f6f 	isb	sy
  401fd2:	f3bf 8f4f 	dsb	sy
  401fd6:	b662      	cpsie	i
  401fd8:	e7fe      	b.n	401fd8 <prvTaskExitError+0x34>
  401fda:	bf00      	nop
  401fdc:	20400010 	.word	0x20400010

00401fe0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401fe0:	4806      	ldr	r0, [pc, #24]	; (401ffc <prvPortStartFirstTask+0x1c>)
  401fe2:	6800      	ldr	r0, [r0, #0]
  401fe4:	6800      	ldr	r0, [r0, #0]
  401fe6:	f380 8808 	msr	MSP, r0
  401fea:	b662      	cpsie	i
  401fec:	b661      	cpsie	f
  401fee:	f3bf 8f4f 	dsb	sy
  401ff2:	f3bf 8f6f 	isb	sy
  401ff6:	df00      	svc	0
  401ff8:	bf00      	nop
  401ffa:	0000      	.short	0x0000
  401ffc:	e000ed08 	.word	0xe000ed08

00402000 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  402000:	f8df 000c 	ldr.w	r0, [pc, #12]	; 402010 <vPortEnableVFP+0x10>
  402004:	6801      	ldr	r1, [r0, #0]
  402006:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40200a:	6001      	str	r1, [r0, #0]
  40200c:	4770      	bx	lr
  40200e:	0000      	.short	0x0000
  402010:	e000ed88 	.word	0xe000ed88

00402014 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  402014:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  402018:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  40201c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  402020:	4b05      	ldr	r3, [pc, #20]	; (402038 <pxPortInitialiseStack+0x24>)
  402022:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  402026:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40202a:	f06f 0302 	mvn.w	r3, #2
  40202e:	f840 3c24 	str.w	r3, [r0, #-36]
}
  402032:	3844      	subs	r0, #68	; 0x44
  402034:	4770      	bx	lr
  402036:	bf00      	nop
  402038:	00401fa5 	.word	0x00401fa5

0040203c <SVC_Handler>:
	__asm volatile (
  40203c:	4b06      	ldr	r3, [pc, #24]	; (402058 <pxCurrentTCBConst2>)
  40203e:	6819      	ldr	r1, [r3, #0]
  402040:	6808      	ldr	r0, [r1, #0]
  402042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402046:	f380 8809 	msr	PSP, r0
  40204a:	f3bf 8f6f 	isb	sy
  40204e:	f04f 0000 	mov.w	r0, #0
  402052:	f380 8811 	msr	BASEPRI, r0
  402056:	4770      	bx	lr

00402058 <pxCurrentTCBConst2>:
  402058:	2040c630 	.word	0x2040c630
  40205c:	4770      	bx	lr
  40205e:	bf00      	nop

00402060 <vPortEnterCritical>:
  402060:	f04f 0380 	mov.w	r3, #128	; 0x80
  402064:	b672      	cpsid	i
  402066:	f383 8811 	msr	BASEPRI, r3
  40206a:	f3bf 8f6f 	isb	sy
  40206e:	f3bf 8f4f 	dsb	sy
  402072:	b662      	cpsie	i
	uxCriticalNesting++;
  402074:	4a0b      	ldr	r2, [pc, #44]	; (4020a4 <vPortEnterCritical+0x44>)
  402076:	6813      	ldr	r3, [r2, #0]
  402078:	3301      	adds	r3, #1
  40207a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  40207c:	2b01      	cmp	r3, #1
  40207e:	d10f      	bne.n	4020a0 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  402080:	4b09      	ldr	r3, [pc, #36]	; (4020a8 <vPortEnterCritical+0x48>)
  402082:	681b      	ldr	r3, [r3, #0]
  402084:	f013 0fff 	tst.w	r3, #255	; 0xff
  402088:	d00a      	beq.n	4020a0 <vPortEnterCritical+0x40>
  40208a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40208e:	b672      	cpsid	i
  402090:	f383 8811 	msr	BASEPRI, r3
  402094:	f3bf 8f6f 	isb	sy
  402098:	f3bf 8f4f 	dsb	sy
  40209c:	b662      	cpsie	i
  40209e:	e7fe      	b.n	40209e <vPortEnterCritical+0x3e>
  4020a0:	4770      	bx	lr
  4020a2:	bf00      	nop
  4020a4:	20400010 	.word	0x20400010
  4020a8:	e000ed04 	.word	0xe000ed04

004020ac <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4020ac:	4b0a      	ldr	r3, [pc, #40]	; (4020d8 <vPortExitCritical+0x2c>)
  4020ae:	681b      	ldr	r3, [r3, #0]
  4020b0:	b953      	cbnz	r3, 4020c8 <vPortExitCritical+0x1c>
  4020b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020b6:	b672      	cpsid	i
  4020b8:	f383 8811 	msr	BASEPRI, r3
  4020bc:	f3bf 8f6f 	isb	sy
  4020c0:	f3bf 8f4f 	dsb	sy
  4020c4:	b662      	cpsie	i
  4020c6:	e7fe      	b.n	4020c6 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4020c8:	3b01      	subs	r3, #1
  4020ca:	4a03      	ldr	r2, [pc, #12]	; (4020d8 <vPortExitCritical+0x2c>)
  4020cc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4020ce:	b90b      	cbnz	r3, 4020d4 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4020d0:	f383 8811 	msr	BASEPRI, r3
  4020d4:	4770      	bx	lr
  4020d6:	bf00      	nop
  4020d8:	20400010 	.word	0x20400010

004020dc <PendSV_Handler>:
	__asm volatile
  4020dc:	f3ef 8009 	mrs	r0, PSP
  4020e0:	f3bf 8f6f 	isb	sy
  4020e4:	4b15      	ldr	r3, [pc, #84]	; (40213c <pxCurrentTCBConst>)
  4020e6:	681a      	ldr	r2, [r3, #0]
  4020e8:	f01e 0f10 	tst.w	lr, #16
  4020ec:	bf08      	it	eq
  4020ee:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4020f2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020f6:	6010      	str	r0, [r2, #0]
  4020f8:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4020fc:	f04f 0080 	mov.w	r0, #128	; 0x80
  402100:	b672      	cpsid	i
  402102:	f380 8811 	msr	BASEPRI, r0
  402106:	f3bf 8f4f 	dsb	sy
  40210a:	f3bf 8f6f 	isb	sy
  40210e:	b662      	cpsie	i
  402110:	f001 f91a 	bl	403348 <vTaskSwitchContext>
  402114:	f04f 0000 	mov.w	r0, #0
  402118:	f380 8811 	msr	BASEPRI, r0
  40211c:	bc08      	pop	{r3}
  40211e:	6819      	ldr	r1, [r3, #0]
  402120:	6808      	ldr	r0, [r1, #0]
  402122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402126:	f01e 0f10 	tst.w	lr, #16
  40212a:	bf08      	it	eq
  40212c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  402130:	f380 8809 	msr	PSP, r0
  402134:	f3bf 8f6f 	isb	sy
  402138:	4770      	bx	lr
  40213a:	bf00      	nop

0040213c <pxCurrentTCBConst>:
  40213c:	2040c630 	.word	0x2040c630
  402140:	4770      	bx	lr
  402142:	bf00      	nop

00402144 <SysTick_Handler>:
{
  402144:	b508      	push	{r3, lr}
	__asm volatile
  402146:	f3ef 8311 	mrs	r3, BASEPRI
  40214a:	f04f 0280 	mov.w	r2, #128	; 0x80
  40214e:	b672      	cpsid	i
  402150:	f382 8811 	msr	BASEPRI, r2
  402154:	f3bf 8f6f 	isb	sy
  402158:	f3bf 8f4f 	dsb	sy
  40215c:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40215e:	4b05      	ldr	r3, [pc, #20]	; (402174 <SysTick_Handler+0x30>)
  402160:	4798      	blx	r3
  402162:	b118      	cbz	r0, 40216c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  402164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402168:	4b03      	ldr	r3, [pc, #12]	; (402178 <SysTick_Handler+0x34>)
  40216a:	601a      	str	r2, [r3, #0]
	__asm volatile
  40216c:	2300      	movs	r3, #0
  40216e:	f383 8811 	msr	BASEPRI, r3
  402172:	bd08      	pop	{r3, pc}
  402174:	00402fb5 	.word	0x00402fb5
  402178:	e000ed04 	.word	0xe000ed04

0040217c <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  40217c:	4a03      	ldr	r2, [pc, #12]	; (40218c <vPortSetupTimerInterrupt+0x10>)
  40217e:	4b04      	ldr	r3, [pc, #16]	; (402190 <vPortSetupTimerInterrupt+0x14>)
  402180:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  402182:	2207      	movs	r2, #7
  402184:	3b04      	subs	r3, #4
  402186:	601a      	str	r2, [r3, #0]
  402188:	4770      	bx	lr
  40218a:	bf00      	nop
  40218c:	0003a97f 	.word	0x0003a97f
  402190:	e000e014 	.word	0xe000e014

00402194 <xPortStartScheduler>:
{
  402194:	b500      	push	{lr}
  402196:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  402198:	4b25      	ldr	r3, [pc, #148]	; (402230 <xPortStartScheduler+0x9c>)
  40219a:	781a      	ldrb	r2, [r3, #0]
  40219c:	b2d2      	uxtb	r2, r2
  40219e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4021a0:	22ff      	movs	r2, #255	; 0xff
  4021a2:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4021a4:	781b      	ldrb	r3, [r3, #0]
  4021a6:	b2db      	uxtb	r3, r3
  4021a8:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4021ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4021b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4021b4:	4a1f      	ldr	r2, [pc, #124]	; (402234 <xPortStartScheduler+0xa0>)
  4021b6:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4021b8:	2207      	movs	r2, #7
  4021ba:	4b1f      	ldr	r3, [pc, #124]	; (402238 <xPortStartScheduler+0xa4>)
  4021bc:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4021be:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4021c2:	f013 0f80 	tst.w	r3, #128	; 0x80
  4021c6:	d010      	beq.n	4021ea <xPortStartScheduler+0x56>
  4021c8:	2206      	movs	r2, #6
  4021ca:	e000      	b.n	4021ce <xPortStartScheduler+0x3a>
  4021cc:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4021ce:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4021d2:	005b      	lsls	r3, r3, #1
  4021d4:	b2db      	uxtb	r3, r3
  4021d6:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4021da:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4021de:	1e51      	subs	r1, r2, #1
  4021e0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4021e4:	d1f2      	bne.n	4021cc <xPortStartScheduler+0x38>
  4021e6:	4b14      	ldr	r3, [pc, #80]	; (402238 <xPortStartScheduler+0xa4>)
  4021e8:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4021ea:	4a13      	ldr	r2, [pc, #76]	; (402238 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4021ec:	6813      	ldr	r3, [r2, #0]
  4021ee:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4021f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4021f4:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4021f6:	9b01      	ldr	r3, [sp, #4]
  4021f8:	b2db      	uxtb	r3, r3
  4021fa:	4a0d      	ldr	r2, [pc, #52]	; (402230 <xPortStartScheduler+0x9c>)
  4021fc:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4021fe:	4b0f      	ldr	r3, [pc, #60]	; (40223c <xPortStartScheduler+0xa8>)
  402200:	681a      	ldr	r2, [r3, #0]
  402202:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  402206:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  402208:	681a      	ldr	r2, [r3, #0]
  40220a:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40220e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  402210:	4b0b      	ldr	r3, [pc, #44]	; (402240 <xPortStartScheduler+0xac>)
  402212:	4798      	blx	r3
	uxCriticalNesting = 0;
  402214:	2200      	movs	r2, #0
  402216:	4b0b      	ldr	r3, [pc, #44]	; (402244 <xPortStartScheduler+0xb0>)
  402218:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40221a:	4b0b      	ldr	r3, [pc, #44]	; (402248 <xPortStartScheduler+0xb4>)
  40221c:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40221e:	4a0b      	ldr	r2, [pc, #44]	; (40224c <xPortStartScheduler+0xb8>)
  402220:	6813      	ldr	r3, [r2, #0]
  402222:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  402226:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  402228:	4b09      	ldr	r3, [pc, #36]	; (402250 <xPortStartScheduler+0xbc>)
  40222a:	4798      	blx	r3
	prvTaskExitError();
  40222c:	4b09      	ldr	r3, [pc, #36]	; (402254 <xPortStartScheduler+0xc0>)
  40222e:	4798      	blx	r3
  402230:	e000e400 	.word	0xe000e400
  402234:	20400e20 	.word	0x20400e20
  402238:	20400e24 	.word	0x20400e24
  40223c:	e000ed20 	.word	0xe000ed20
  402240:	0040217d 	.word	0x0040217d
  402244:	20400010 	.word	0x20400010
  402248:	00402001 	.word	0x00402001
  40224c:	e000ef34 	.word	0xe000ef34
  402250:	00401fe1 	.word	0x00401fe1
  402254:	00401fa5 	.word	0x00401fa5

00402258 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  402258:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  40225c:	2b0f      	cmp	r3, #15
  40225e:	d911      	bls.n	402284 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  402260:	4a12      	ldr	r2, [pc, #72]	; (4022ac <vPortValidateInterruptPriority+0x54>)
  402262:	5c9b      	ldrb	r3, [r3, r2]
  402264:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  402266:	4a12      	ldr	r2, [pc, #72]	; (4022b0 <vPortValidateInterruptPriority+0x58>)
  402268:	7812      	ldrb	r2, [r2, #0]
  40226a:	429a      	cmp	r2, r3
  40226c:	d90a      	bls.n	402284 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40226e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402272:	b672      	cpsid	i
  402274:	f383 8811 	msr	BASEPRI, r3
  402278:	f3bf 8f6f 	isb	sy
  40227c:	f3bf 8f4f 	dsb	sy
  402280:	b662      	cpsie	i
  402282:	e7fe      	b.n	402282 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  402284:	4b0b      	ldr	r3, [pc, #44]	; (4022b4 <vPortValidateInterruptPriority+0x5c>)
  402286:	681b      	ldr	r3, [r3, #0]
  402288:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40228c:	4a0a      	ldr	r2, [pc, #40]	; (4022b8 <vPortValidateInterruptPriority+0x60>)
  40228e:	6812      	ldr	r2, [r2, #0]
  402290:	4293      	cmp	r3, r2
  402292:	d90a      	bls.n	4022aa <vPortValidateInterruptPriority+0x52>
  402294:	f04f 0380 	mov.w	r3, #128	; 0x80
  402298:	b672      	cpsid	i
  40229a:	f383 8811 	msr	BASEPRI, r3
  40229e:	f3bf 8f6f 	isb	sy
  4022a2:	f3bf 8f4f 	dsb	sy
  4022a6:	b662      	cpsie	i
  4022a8:	e7fe      	b.n	4022a8 <vPortValidateInterruptPriority+0x50>
  4022aa:	4770      	bx	lr
  4022ac:	e000e3f0 	.word	0xe000e3f0
  4022b0:	20400e20 	.word	0x20400e20
  4022b4:	e000ed0c 	.word	0xe000ed0c
  4022b8:	20400e24 	.word	0x20400e24

004022bc <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4022bc:	b538      	push	{r3, r4, r5, lr}
  4022be:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  4022c0:	f010 0f07 	tst.w	r0, #7
  4022c4:	d002      	beq.n	4022cc <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4022c6:	f020 0407 	bic.w	r4, r0, #7
  4022ca:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  4022cc:	4b11      	ldr	r3, [pc, #68]	; (402314 <pvPortMalloc+0x58>)
  4022ce:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  4022d0:	4b11      	ldr	r3, [pc, #68]	; (402318 <pvPortMalloc+0x5c>)
  4022d2:	681b      	ldr	r3, [r3, #0]
  4022d4:	b193      	cbz	r3, 4022fc <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  4022d6:	4b11      	ldr	r3, [pc, #68]	; (40231c <pvPortMalloc+0x60>)
  4022d8:	681b      	ldr	r3, [r3, #0]
  4022da:	441c      	add	r4, r3
  4022dc:	42a3      	cmp	r3, r4
  4022de:	d213      	bcs.n	402308 <pvPortMalloc+0x4c>
  4022e0:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  4022e4:	4294      	cmp	r4, r2
  4022e6:	d80f      	bhi.n	402308 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  4022e8:	4a0b      	ldr	r2, [pc, #44]	; (402318 <pvPortMalloc+0x5c>)
  4022ea:	6815      	ldr	r5, [r2, #0]
  4022ec:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  4022ee:	4b0b      	ldr	r3, [pc, #44]	; (40231c <pvPortMalloc+0x60>)
  4022f0:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4022f2:	4b0b      	ldr	r3, [pc, #44]	; (402320 <pvPortMalloc+0x64>)
  4022f4:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4022f6:	b14d      	cbz	r5, 40230c <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  4022f8:	4628      	mov	r0, r5
  4022fa:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  4022fc:	4b09      	ldr	r3, [pc, #36]	; (402324 <pvPortMalloc+0x68>)
  4022fe:	f023 0307 	bic.w	r3, r3, #7
  402302:	4a05      	ldr	r2, [pc, #20]	; (402318 <pvPortMalloc+0x5c>)
  402304:	6013      	str	r3, [r2, #0]
  402306:	e7e6      	b.n	4022d6 <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  402308:	4b05      	ldr	r3, [pc, #20]	; (402320 <pvPortMalloc+0x64>)
  40230a:	4798      	blx	r3
			vApplicationMallocFailedHook();
  40230c:	4b06      	ldr	r3, [pc, #24]	; (402328 <pvPortMalloc+0x6c>)
  40230e:	4798      	blx	r3
  402310:	2500      	movs	r5, #0
	return pvReturn;
  402312:	e7f1      	b.n	4022f8 <pvPortMalloc+0x3c>
  402314:	00402f99 	.word	0x00402f99
  402318:	20400e28 	.word	0x20400e28
  40231c:	2040c62c 	.word	0x2040c62c
  402320:	00403101 	.word	0x00403101
  402324:	20400e34 	.word	0x20400e34
  402328:	00403e7b 	.word	0x00403e7b

0040232c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  40232c:	b150      	cbz	r0, 402344 <vPortFree+0x18>
  40232e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402332:	b672      	cpsid	i
  402334:	f383 8811 	msr	BASEPRI, r3
  402338:	f3bf 8f6f 	isb	sy
  40233c:	f3bf 8f4f 	dsb	sy
  402340:	b662      	cpsie	i
  402342:	e7fe      	b.n	402342 <vPortFree+0x16>
  402344:	4770      	bx	lr
	...

00402348 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  402348:	b538      	push	{r3, r4, r5, lr}
  40234a:	4604      	mov	r4, r0
  40234c:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40234e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402350:	b95a      	cbnz	r2, 40236a <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402352:	6803      	ldr	r3, [r0, #0]
  402354:	2b00      	cmp	r3, #0
  402356:	d12e      	bne.n	4023b6 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402358:	6840      	ldr	r0, [r0, #4]
  40235a:	4b1b      	ldr	r3, [pc, #108]	; (4023c8 <prvCopyDataToQueue+0x80>)
  40235c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40235e:	2300      	movs	r3, #0
  402360:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  402362:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402364:	3301      	adds	r3, #1
  402366:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  402368:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  40236a:	b96d      	cbnz	r5, 402388 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  40236c:	6880      	ldr	r0, [r0, #8]
  40236e:	4b17      	ldr	r3, [pc, #92]	; (4023cc <prvCopyDataToQueue+0x84>)
  402370:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  402372:	68a3      	ldr	r3, [r4, #8]
  402374:	6c22      	ldr	r2, [r4, #64]	; 0x40
  402376:	4413      	add	r3, r2
  402378:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40237a:	6862      	ldr	r2, [r4, #4]
  40237c:	4293      	cmp	r3, r2
  40237e:	d31c      	bcc.n	4023ba <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402380:	6823      	ldr	r3, [r4, #0]
  402382:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  402384:	2000      	movs	r0, #0
  402386:	e7ec      	b.n	402362 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402388:	68c0      	ldr	r0, [r0, #12]
  40238a:	4b10      	ldr	r3, [pc, #64]	; (4023cc <prvCopyDataToQueue+0x84>)
  40238c:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  40238e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402390:	425b      	negs	r3, r3
  402392:	68e2      	ldr	r2, [r4, #12]
  402394:	441a      	add	r2, r3
  402396:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402398:	6821      	ldr	r1, [r4, #0]
  40239a:	428a      	cmp	r2, r1
  40239c:	d202      	bcs.n	4023a4 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40239e:	6862      	ldr	r2, [r4, #4]
  4023a0:	4413      	add	r3, r2
  4023a2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4023a4:	2d02      	cmp	r5, #2
  4023a6:	d10a      	bne.n	4023be <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4023a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4023aa:	b153      	cbz	r3, 4023c2 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4023ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4023ae:	3b01      	subs	r3, #1
  4023b0:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4023b2:	2000      	movs	r0, #0
  4023b4:	e7d5      	b.n	402362 <prvCopyDataToQueue+0x1a>
  4023b6:	2000      	movs	r0, #0
  4023b8:	e7d3      	b.n	402362 <prvCopyDataToQueue+0x1a>
  4023ba:	2000      	movs	r0, #0
  4023bc:	e7d1      	b.n	402362 <prvCopyDataToQueue+0x1a>
  4023be:	2000      	movs	r0, #0
  4023c0:	e7cf      	b.n	402362 <prvCopyDataToQueue+0x1a>
  4023c2:	2000      	movs	r0, #0
  4023c4:	e7cd      	b.n	402362 <prvCopyDataToQueue+0x1a>
  4023c6:	bf00      	nop
  4023c8:	00403749 	.word	0x00403749
  4023cc:	00404a85 	.word	0x00404a85

004023d0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4023d0:	b530      	push	{r4, r5, lr}
  4023d2:	b083      	sub	sp, #12
  4023d4:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4023d6:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4023d8:	b174      	cbz	r4, 4023f8 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4023da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4023dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4023de:	429a      	cmp	r2, r3
  4023e0:	d315      	bcc.n	40240e <prvNotifyQueueSetContainer+0x3e>
  4023e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023e6:	b672      	cpsid	i
  4023e8:	f383 8811 	msr	BASEPRI, r3
  4023ec:	f3bf 8f6f 	isb	sy
  4023f0:	f3bf 8f4f 	dsb	sy
  4023f4:	b662      	cpsie	i
  4023f6:	e7fe      	b.n	4023f6 <prvNotifyQueueSetContainer+0x26>
  4023f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023fc:	b672      	cpsid	i
  4023fe:	f383 8811 	msr	BASEPRI, r3
  402402:	f3bf 8f6f 	isb	sy
  402406:	f3bf 8f4f 	dsb	sy
  40240a:	b662      	cpsie	i
  40240c:	e7fe      	b.n	40240c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  40240e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402410:	4293      	cmp	r3, r2
  402412:	d803      	bhi.n	40241c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  402414:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402416:	4628      	mov	r0, r5
  402418:	b003      	add	sp, #12
  40241a:	bd30      	pop	{r4, r5, pc}
  40241c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  40241e:	a901      	add	r1, sp, #4
  402420:	4620      	mov	r0, r4
  402422:	4b0b      	ldr	r3, [pc, #44]	; (402450 <prvNotifyQueueSetContainer+0x80>)
  402424:	4798      	blx	r3
  402426:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  402428:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40242a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40242e:	d10a      	bne.n	402446 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  402430:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402432:	2b00      	cmp	r3, #0
  402434:	d0ef      	beq.n	402416 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  402436:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40243a:	4b06      	ldr	r3, [pc, #24]	; (402454 <prvNotifyQueueSetContainer+0x84>)
  40243c:	4798      	blx	r3
  40243e:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  402440:	bf18      	it	ne
  402442:	2501      	movne	r5, #1
  402444:	e7e7      	b.n	402416 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  402446:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402448:	3301      	adds	r3, #1
  40244a:	64a3      	str	r3, [r4, #72]	; 0x48
  40244c:	e7e3      	b.n	402416 <prvNotifyQueueSetContainer+0x46>
  40244e:	bf00      	nop
  402450:	00402349 	.word	0x00402349
  402454:	0040351d 	.word	0x0040351d

00402458 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  402458:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40245a:	b172      	cbz	r2, 40247a <prvCopyDataFromQueue+0x22>
{
  40245c:	b510      	push	{r4, lr}
  40245e:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  402460:	68c4      	ldr	r4, [r0, #12]
  402462:	4414      	add	r4, r2
  402464:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  402466:	6840      	ldr	r0, [r0, #4]
  402468:	4284      	cmp	r4, r0
  40246a:	d301      	bcc.n	402470 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  40246c:	6818      	ldr	r0, [r3, #0]
  40246e:	60d8      	str	r0, [r3, #12]
  402470:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  402472:	68d9      	ldr	r1, [r3, #12]
  402474:	4b01      	ldr	r3, [pc, #4]	; (40247c <prvCopyDataFromQueue+0x24>)
  402476:	4798      	blx	r3
  402478:	bd10      	pop	{r4, pc}
  40247a:	4770      	bx	lr
  40247c:	00404a85 	.word	0x00404a85

00402480 <prvUnlockQueue>:
{
  402480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402482:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  402484:	4b22      	ldr	r3, [pc, #136]	; (402510 <prvUnlockQueue+0x90>)
  402486:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402488:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40248a:	2b00      	cmp	r3, #0
  40248c:	dd1b      	ble.n	4024c6 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40248e:	4d21      	ldr	r5, [pc, #132]	; (402514 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  402490:	4f21      	ldr	r7, [pc, #132]	; (402518 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402492:	4e22      	ldr	r6, [pc, #136]	; (40251c <prvUnlockQueue+0x9c>)
  402494:	e00b      	b.n	4024ae <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402496:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402498:	b1ab      	cbz	r3, 4024c6 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40249a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40249e:	47b0      	blx	r6
  4024a0:	b978      	cbnz	r0, 4024c2 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4024a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4024a4:	3b01      	subs	r3, #1
  4024a6:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4024a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4024aa:	2b00      	cmp	r3, #0
  4024ac:	dd0b      	ble.n	4024c6 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4024ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4024b0:	2b00      	cmp	r3, #0
  4024b2:	d0f0      	beq.n	402496 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4024b4:	2100      	movs	r1, #0
  4024b6:	4620      	mov	r0, r4
  4024b8:	47a8      	blx	r5
  4024ba:	2801      	cmp	r0, #1
  4024bc:	d1f1      	bne.n	4024a2 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4024be:	47b8      	blx	r7
  4024c0:	e7ef      	b.n	4024a2 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4024c2:	47b8      	blx	r7
  4024c4:	e7ed      	b.n	4024a2 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4024c6:	f04f 33ff 	mov.w	r3, #4294967295
  4024ca:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4024cc:	4b14      	ldr	r3, [pc, #80]	; (402520 <prvUnlockQueue+0xa0>)
  4024ce:	4798      	blx	r3
	taskENTER_CRITICAL();
  4024d0:	4b0f      	ldr	r3, [pc, #60]	; (402510 <prvUnlockQueue+0x90>)
  4024d2:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4024d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024d6:	2b00      	cmp	r3, #0
  4024d8:	dd14      	ble.n	402504 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4024da:	6923      	ldr	r3, [r4, #16]
  4024dc:	b193      	cbz	r3, 402504 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4024de:	f104 0610 	add.w	r6, r4, #16
  4024e2:	4d0e      	ldr	r5, [pc, #56]	; (40251c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4024e4:	4f0c      	ldr	r7, [pc, #48]	; (402518 <prvUnlockQueue+0x98>)
  4024e6:	e007      	b.n	4024f8 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4024e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024ea:	3b01      	subs	r3, #1
  4024ec:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4024ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024f0:	2b00      	cmp	r3, #0
  4024f2:	dd07      	ble.n	402504 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4024f4:	6923      	ldr	r3, [r4, #16]
  4024f6:	b12b      	cbz	r3, 402504 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4024f8:	4630      	mov	r0, r6
  4024fa:	47a8      	blx	r5
  4024fc:	2800      	cmp	r0, #0
  4024fe:	d0f3      	beq.n	4024e8 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  402500:	47b8      	blx	r7
  402502:	e7f1      	b.n	4024e8 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  402504:	f04f 33ff 	mov.w	r3, #4294967295
  402508:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  40250a:	4b05      	ldr	r3, [pc, #20]	; (402520 <prvUnlockQueue+0xa0>)
  40250c:	4798      	blx	r3
  40250e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402510:	00402061 	.word	0x00402061
  402514:	004023d1 	.word	0x004023d1
  402518:	00403679 	.word	0x00403679
  40251c:	0040351d 	.word	0x0040351d
  402520:	004020ad 	.word	0x004020ad

00402524 <xQueueGenericReset>:
{
  402524:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402526:	b308      	cbz	r0, 40256c <xQueueGenericReset+0x48>
  402528:	4604      	mov	r4, r0
  40252a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40252c:	4b1d      	ldr	r3, [pc, #116]	; (4025a4 <xQueueGenericReset+0x80>)
  40252e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402530:	6822      	ldr	r2, [r4, #0]
  402532:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402534:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402536:	fb03 f301 	mul.w	r3, r3, r1
  40253a:	18d0      	adds	r0, r2, r3
  40253c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  40253e:	2000      	movs	r0, #0
  402540:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  402542:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  402544:	1a5b      	subs	r3, r3, r1
  402546:	4413      	add	r3, r2
  402548:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40254a:	f04f 33ff 	mov.w	r3, #4294967295
  40254e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402550:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  402552:	b9fd      	cbnz	r5, 402594 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402554:	6923      	ldr	r3, [r4, #16]
  402556:	b12b      	cbz	r3, 402564 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402558:	f104 0010 	add.w	r0, r4, #16
  40255c:	4b12      	ldr	r3, [pc, #72]	; (4025a8 <xQueueGenericReset+0x84>)
  40255e:	4798      	blx	r3
  402560:	2801      	cmp	r0, #1
  402562:	d00e      	beq.n	402582 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  402564:	4b11      	ldr	r3, [pc, #68]	; (4025ac <xQueueGenericReset+0x88>)
  402566:	4798      	blx	r3
}
  402568:	2001      	movs	r0, #1
  40256a:	bd38      	pop	{r3, r4, r5, pc}
  40256c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402570:	b672      	cpsid	i
  402572:	f383 8811 	msr	BASEPRI, r3
  402576:	f3bf 8f6f 	isb	sy
  40257a:	f3bf 8f4f 	dsb	sy
  40257e:	b662      	cpsie	i
  402580:	e7fe      	b.n	402580 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  402582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402586:	4b0a      	ldr	r3, [pc, #40]	; (4025b0 <xQueueGenericReset+0x8c>)
  402588:	601a      	str	r2, [r3, #0]
  40258a:	f3bf 8f4f 	dsb	sy
  40258e:	f3bf 8f6f 	isb	sy
  402592:	e7e7      	b.n	402564 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402594:	f104 0010 	add.w	r0, r4, #16
  402598:	4d06      	ldr	r5, [pc, #24]	; (4025b4 <xQueueGenericReset+0x90>)
  40259a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  40259c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4025a0:	47a8      	blx	r5
  4025a2:	e7df      	b.n	402564 <xQueueGenericReset+0x40>
  4025a4:	00402061 	.word	0x00402061
  4025a8:	0040351d 	.word	0x0040351d
  4025ac:	004020ad 	.word	0x004020ad
  4025b0:	e000ed04 	.word	0xe000ed04
  4025b4:	00401f15 	.word	0x00401f15

004025b8 <xQueueGenericCreate>:
{
  4025b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4025ba:	b950      	cbnz	r0, 4025d2 <xQueueGenericCreate+0x1a>
  4025bc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025c0:	b672      	cpsid	i
  4025c2:	f383 8811 	msr	BASEPRI, r3
  4025c6:	f3bf 8f6f 	isb	sy
  4025ca:	f3bf 8f4f 	dsb	sy
  4025ce:	b662      	cpsie	i
  4025d0:	e7fe      	b.n	4025d0 <xQueueGenericCreate+0x18>
  4025d2:	4606      	mov	r6, r0
  4025d4:	4617      	mov	r7, r2
  4025d6:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  4025d8:	b189      	cbz	r1, 4025fe <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4025da:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4025de:	3059      	adds	r0, #89	; 0x59
  4025e0:	4b12      	ldr	r3, [pc, #72]	; (40262c <xQueueGenericCreate+0x74>)
  4025e2:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4025e4:	4604      	mov	r4, r0
  4025e6:	b9e8      	cbnz	r0, 402624 <xQueueGenericCreate+0x6c>
  4025e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025ec:	b672      	cpsid	i
  4025ee:	f383 8811 	msr	BASEPRI, r3
  4025f2:	f3bf 8f6f 	isb	sy
  4025f6:	f3bf 8f4f 	dsb	sy
  4025fa:	b662      	cpsie	i
  4025fc:	e7fe      	b.n	4025fc <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4025fe:	2058      	movs	r0, #88	; 0x58
  402600:	4b0a      	ldr	r3, [pc, #40]	; (40262c <xQueueGenericCreate+0x74>)
  402602:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402604:	4604      	mov	r4, r0
  402606:	2800      	cmp	r0, #0
  402608:	d0ee      	beq.n	4025e8 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40260a:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  40260c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40260e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  402610:	2101      	movs	r1, #1
  402612:	4620      	mov	r0, r4
  402614:	4b06      	ldr	r3, [pc, #24]	; (402630 <xQueueGenericCreate+0x78>)
  402616:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  402618:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  40261c:	2300      	movs	r3, #0
  40261e:	6563      	str	r3, [r4, #84]	; 0x54
}
  402620:	4620      	mov	r0, r4
  402622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402624:	f100 0358 	add.w	r3, r0, #88	; 0x58
  402628:	6003      	str	r3, [r0, #0]
  40262a:	e7ef      	b.n	40260c <xQueueGenericCreate+0x54>
  40262c:	004022bd 	.word	0x004022bd
  402630:	00402525 	.word	0x00402525

00402634 <xQueueGenericSend>:
{
  402634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402638:	b085      	sub	sp, #20
  40263a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  40263c:	b1b8      	cbz	r0, 40266e <xQueueGenericSend+0x3a>
  40263e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402640:	b301      	cbz	r1, 402684 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402642:	2b02      	cmp	r3, #2
  402644:	d02c      	beq.n	4026a0 <xQueueGenericSend+0x6c>
  402646:	461d      	mov	r5, r3
  402648:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40264a:	4b66      	ldr	r3, [pc, #408]	; (4027e4 <xQueueGenericSend+0x1b0>)
  40264c:	4798      	blx	r3
  40264e:	2800      	cmp	r0, #0
  402650:	d134      	bne.n	4026bc <xQueueGenericSend+0x88>
  402652:	9b01      	ldr	r3, [sp, #4]
  402654:	2b00      	cmp	r3, #0
  402656:	d038      	beq.n	4026ca <xQueueGenericSend+0x96>
  402658:	f04f 0380 	mov.w	r3, #128	; 0x80
  40265c:	b672      	cpsid	i
  40265e:	f383 8811 	msr	BASEPRI, r3
  402662:	f3bf 8f6f 	isb	sy
  402666:	f3bf 8f4f 	dsb	sy
  40266a:	b662      	cpsie	i
  40266c:	e7fe      	b.n	40266c <xQueueGenericSend+0x38>
  40266e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402672:	b672      	cpsid	i
  402674:	f383 8811 	msr	BASEPRI, r3
  402678:	f3bf 8f6f 	isb	sy
  40267c:	f3bf 8f4f 	dsb	sy
  402680:	b662      	cpsie	i
  402682:	e7fe      	b.n	402682 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402684:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402686:	2a00      	cmp	r2, #0
  402688:	d0db      	beq.n	402642 <xQueueGenericSend+0xe>
  40268a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40268e:	b672      	cpsid	i
  402690:	f383 8811 	msr	BASEPRI, r3
  402694:	f3bf 8f6f 	isb	sy
  402698:	f3bf 8f4f 	dsb	sy
  40269c:	b662      	cpsie	i
  40269e:	e7fe      	b.n	40269e <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4026a0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4026a2:	2a01      	cmp	r2, #1
  4026a4:	d0cf      	beq.n	402646 <xQueueGenericSend+0x12>
  4026a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026aa:	b672      	cpsid	i
  4026ac:	f383 8811 	msr	BASEPRI, r3
  4026b0:	f3bf 8f6f 	isb	sy
  4026b4:	f3bf 8f4f 	dsb	sy
  4026b8:	b662      	cpsie	i
  4026ba:	e7fe      	b.n	4026ba <xQueueGenericSend+0x86>
  4026bc:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4026be:	4e4a      	ldr	r6, [pc, #296]	; (4027e8 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4026c0:	f8df a150 	ldr.w	sl, [pc, #336]	; 402814 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4026c4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4027f4 <xQueueGenericSend+0x1c0>
  4026c8:	e042      	b.n	402750 <xQueueGenericSend+0x11c>
  4026ca:	2700      	movs	r7, #0
  4026cc:	e7f7      	b.n	4026be <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4026ce:	462a      	mov	r2, r5
  4026d0:	4641      	mov	r1, r8
  4026d2:	4620      	mov	r0, r4
  4026d4:	4b45      	ldr	r3, [pc, #276]	; (4027ec <xQueueGenericSend+0x1b8>)
  4026d6:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4026d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4026da:	b19b      	cbz	r3, 402704 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4026dc:	4629      	mov	r1, r5
  4026de:	4620      	mov	r0, r4
  4026e0:	4b43      	ldr	r3, [pc, #268]	; (4027f0 <xQueueGenericSend+0x1bc>)
  4026e2:	4798      	blx	r3
  4026e4:	2801      	cmp	r0, #1
  4026e6:	d107      	bne.n	4026f8 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4026e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4026ec:	4b41      	ldr	r3, [pc, #260]	; (4027f4 <xQueueGenericSend+0x1c0>)
  4026ee:	601a      	str	r2, [r3, #0]
  4026f0:	f3bf 8f4f 	dsb	sy
  4026f4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4026f8:	4b3f      	ldr	r3, [pc, #252]	; (4027f8 <xQueueGenericSend+0x1c4>)
  4026fa:	4798      	blx	r3
				return pdPASS;
  4026fc:	2001      	movs	r0, #1
}
  4026fe:	b005      	add	sp, #20
  402700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402704:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402706:	b173      	cbz	r3, 402726 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402708:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40270c:	4b3b      	ldr	r3, [pc, #236]	; (4027fc <xQueueGenericSend+0x1c8>)
  40270e:	4798      	blx	r3
  402710:	2801      	cmp	r0, #1
  402712:	d1f1      	bne.n	4026f8 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402718:	4b36      	ldr	r3, [pc, #216]	; (4027f4 <xQueueGenericSend+0x1c0>)
  40271a:	601a      	str	r2, [r3, #0]
  40271c:	f3bf 8f4f 	dsb	sy
  402720:	f3bf 8f6f 	isb	sy
  402724:	e7e8      	b.n	4026f8 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402726:	2800      	cmp	r0, #0
  402728:	d0e6      	beq.n	4026f8 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40272a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40272e:	4b31      	ldr	r3, [pc, #196]	; (4027f4 <xQueueGenericSend+0x1c0>)
  402730:	601a      	str	r2, [r3, #0]
  402732:	f3bf 8f4f 	dsb	sy
  402736:	f3bf 8f6f 	isb	sy
  40273a:	e7dd      	b.n	4026f8 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  40273c:	4b2e      	ldr	r3, [pc, #184]	; (4027f8 <xQueueGenericSend+0x1c4>)
  40273e:	4798      	blx	r3
					return errQUEUE_FULL;
  402740:	2000      	movs	r0, #0
  402742:	e7dc      	b.n	4026fe <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402744:	4620      	mov	r0, r4
  402746:	4b2e      	ldr	r3, [pc, #184]	; (402800 <xQueueGenericSend+0x1cc>)
  402748:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40274a:	4b2e      	ldr	r3, [pc, #184]	; (402804 <xQueueGenericSend+0x1d0>)
  40274c:	4798      	blx	r3
  40274e:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  402750:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402752:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402754:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402756:	429a      	cmp	r2, r3
  402758:	d3b9      	bcc.n	4026ce <xQueueGenericSend+0x9a>
  40275a:	2d02      	cmp	r5, #2
  40275c:	d0b7      	beq.n	4026ce <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  40275e:	9b01      	ldr	r3, [sp, #4]
  402760:	2b00      	cmp	r3, #0
  402762:	d0eb      	beq.n	40273c <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402764:	b90f      	cbnz	r7, 40276a <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402766:	a802      	add	r0, sp, #8
  402768:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40276a:	4b23      	ldr	r3, [pc, #140]	; (4027f8 <xQueueGenericSend+0x1c4>)
  40276c:	4798      	blx	r3
		vTaskSuspendAll();
  40276e:	4b26      	ldr	r3, [pc, #152]	; (402808 <xQueueGenericSend+0x1d4>)
  402770:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402772:	47b0      	blx	r6
  402774:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402776:	f1b3 3fff 	cmp.w	r3, #4294967295
  40277a:	d101      	bne.n	402780 <xQueueGenericSend+0x14c>
  40277c:	2300      	movs	r3, #0
  40277e:	6463      	str	r3, [r4, #68]	; 0x44
  402780:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402782:	f1b3 3fff 	cmp.w	r3, #4294967295
  402786:	d101      	bne.n	40278c <xQueueGenericSend+0x158>
  402788:	2300      	movs	r3, #0
  40278a:	64a3      	str	r3, [r4, #72]	; 0x48
  40278c:	4b1a      	ldr	r3, [pc, #104]	; (4027f8 <xQueueGenericSend+0x1c4>)
  40278e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402790:	a901      	add	r1, sp, #4
  402792:	a802      	add	r0, sp, #8
  402794:	4b1d      	ldr	r3, [pc, #116]	; (40280c <xQueueGenericSend+0x1d8>)
  402796:	4798      	blx	r3
  402798:	b9e0      	cbnz	r0, 4027d4 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  40279a:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  40279c:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4027a0:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4027a2:	4b15      	ldr	r3, [pc, #84]	; (4027f8 <xQueueGenericSend+0x1c4>)
  4027a4:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4027a6:	45bb      	cmp	fp, r7
  4027a8:	d1cc      	bne.n	402744 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4027aa:	9901      	ldr	r1, [sp, #4]
  4027ac:	f104 0010 	add.w	r0, r4, #16
  4027b0:	4b17      	ldr	r3, [pc, #92]	; (402810 <xQueueGenericSend+0x1dc>)
  4027b2:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4027b4:	4620      	mov	r0, r4
  4027b6:	4b12      	ldr	r3, [pc, #72]	; (402800 <xQueueGenericSend+0x1cc>)
  4027b8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4027ba:	4b12      	ldr	r3, [pc, #72]	; (402804 <xQueueGenericSend+0x1d0>)
  4027bc:	4798      	blx	r3
  4027be:	2800      	cmp	r0, #0
  4027c0:	d1c5      	bne.n	40274e <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4027c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4027c6:	f8c9 3000 	str.w	r3, [r9]
  4027ca:	f3bf 8f4f 	dsb	sy
  4027ce:	f3bf 8f6f 	isb	sy
  4027d2:	e7bc      	b.n	40274e <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4027d4:	4620      	mov	r0, r4
  4027d6:	4b0a      	ldr	r3, [pc, #40]	; (402800 <xQueueGenericSend+0x1cc>)
  4027d8:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4027da:	4b0a      	ldr	r3, [pc, #40]	; (402804 <xQueueGenericSend+0x1d0>)
  4027dc:	4798      	blx	r3
			return errQUEUE_FULL;
  4027de:	2000      	movs	r0, #0
  4027e0:	e78d      	b.n	4026fe <xQueueGenericSend+0xca>
  4027e2:	bf00      	nop
  4027e4:	00403685 	.word	0x00403685
  4027e8:	00402061 	.word	0x00402061
  4027ec:	00402349 	.word	0x00402349
  4027f0:	004023d1 	.word	0x004023d1
  4027f4:	e000ed04 	.word	0xe000ed04
  4027f8:	004020ad 	.word	0x004020ad
  4027fc:	0040351d 	.word	0x0040351d
  402800:	00402481 	.word	0x00402481
  402804:	00403101 	.word	0x00403101
  402808:	00402f99 	.word	0x00402f99
  40280c:	004035e5 	.word	0x004035e5
  402810:	00403419 	.word	0x00403419
  402814:	004035b5 	.word	0x004035b5

00402818 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402818:	2800      	cmp	r0, #0
  40281a:	d036      	beq.n	40288a <xQueueGenericSendFromISR+0x72>
{
  40281c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402820:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402822:	2900      	cmp	r1, #0
  402824:	d03c      	beq.n	4028a0 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402826:	2b02      	cmp	r3, #2
  402828:	d048      	beq.n	4028bc <xQueueGenericSendFromISR+0xa4>
  40282a:	461e      	mov	r6, r3
  40282c:	4615      	mov	r5, r2
  40282e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402830:	4b35      	ldr	r3, [pc, #212]	; (402908 <xQueueGenericSendFromISR+0xf0>)
  402832:	4798      	blx	r3
	__asm volatile
  402834:	f3ef 8711 	mrs	r7, BASEPRI
  402838:	f04f 0380 	mov.w	r3, #128	; 0x80
  40283c:	b672      	cpsid	i
  40283e:	f383 8811 	msr	BASEPRI, r3
  402842:	f3bf 8f6f 	isb	sy
  402846:	f3bf 8f4f 	dsb	sy
  40284a:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40284c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40284e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402850:	429a      	cmp	r2, r3
  402852:	d301      	bcc.n	402858 <xQueueGenericSendFromISR+0x40>
  402854:	2e02      	cmp	r6, #2
  402856:	d14f      	bne.n	4028f8 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402858:	4632      	mov	r2, r6
  40285a:	4641      	mov	r1, r8
  40285c:	4620      	mov	r0, r4
  40285e:	4b2b      	ldr	r3, [pc, #172]	; (40290c <xQueueGenericSendFromISR+0xf4>)
  402860:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402862:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402864:	f1b3 3fff 	cmp.w	r3, #4294967295
  402868:	d141      	bne.n	4028ee <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  40286a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40286c:	2b00      	cmp	r3, #0
  40286e:	d033      	beq.n	4028d8 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402870:	4631      	mov	r1, r6
  402872:	4620      	mov	r0, r4
  402874:	4b26      	ldr	r3, [pc, #152]	; (402910 <xQueueGenericSendFromISR+0xf8>)
  402876:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402878:	2d00      	cmp	r5, #0
  40287a:	d03f      	beq.n	4028fc <xQueueGenericSendFromISR+0xe4>
  40287c:	2801      	cmp	r0, #1
  40287e:	d13d      	bne.n	4028fc <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402880:	6028      	str	r0, [r5, #0]
	__asm volatile
  402882:	f387 8811 	msr	BASEPRI, r7
}
  402886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  40288a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40288e:	b672      	cpsid	i
  402890:	f383 8811 	msr	BASEPRI, r3
  402894:	f3bf 8f6f 	isb	sy
  402898:	f3bf 8f4f 	dsb	sy
  40289c:	b662      	cpsie	i
  40289e:	e7fe      	b.n	40289e <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4028a0:	6c00      	ldr	r0, [r0, #64]	; 0x40
  4028a2:	2800      	cmp	r0, #0
  4028a4:	d0bf      	beq.n	402826 <xQueueGenericSendFromISR+0xe>
  4028a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028aa:	b672      	cpsid	i
  4028ac:	f383 8811 	msr	BASEPRI, r3
  4028b0:	f3bf 8f6f 	isb	sy
  4028b4:	f3bf 8f4f 	dsb	sy
  4028b8:	b662      	cpsie	i
  4028ba:	e7fe      	b.n	4028ba <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4028bc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4028be:	2801      	cmp	r0, #1
  4028c0:	d0b3      	beq.n	40282a <xQueueGenericSendFromISR+0x12>
  4028c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028c6:	b672      	cpsid	i
  4028c8:	f383 8811 	msr	BASEPRI, r3
  4028cc:	f3bf 8f6f 	isb	sy
  4028d0:	f3bf 8f4f 	dsb	sy
  4028d4:	b662      	cpsie	i
  4028d6:	e7fe      	b.n	4028d6 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4028d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4028da:	b18b      	cbz	r3, 402900 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4028dc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4028e0:	4b0c      	ldr	r3, [pc, #48]	; (402914 <xQueueGenericSendFromISR+0xfc>)
  4028e2:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4028e4:	b175      	cbz	r5, 402904 <xQueueGenericSendFromISR+0xec>
  4028e6:	b168      	cbz	r0, 402904 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4028e8:	2001      	movs	r0, #1
  4028ea:	6028      	str	r0, [r5, #0]
  4028ec:	e7c9      	b.n	402882 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  4028ee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4028f0:	3301      	adds	r3, #1
  4028f2:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4028f4:	2001      	movs	r0, #1
  4028f6:	e7c4      	b.n	402882 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  4028f8:	2000      	movs	r0, #0
  4028fa:	e7c2      	b.n	402882 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  4028fc:	2001      	movs	r0, #1
  4028fe:	e7c0      	b.n	402882 <xQueueGenericSendFromISR+0x6a>
  402900:	2001      	movs	r0, #1
  402902:	e7be      	b.n	402882 <xQueueGenericSendFromISR+0x6a>
  402904:	2001      	movs	r0, #1
  402906:	e7bc      	b.n	402882 <xQueueGenericSendFromISR+0x6a>
  402908:	00402259 	.word	0x00402259
  40290c:	00402349 	.word	0x00402349
  402910:	004023d1 	.word	0x004023d1
  402914:	0040351d 	.word	0x0040351d

00402918 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  402918:	b170      	cbz	r0, 402938 <xQueueGiveFromISR+0x20>
{
  40291a:	b570      	push	{r4, r5, r6, lr}
  40291c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  40291e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402920:	b1ab      	cbz	r3, 40294e <xQueueGiveFromISR+0x36>
  402922:	f04f 0380 	mov.w	r3, #128	; 0x80
  402926:	b672      	cpsid	i
  402928:	f383 8811 	msr	BASEPRI, r3
  40292c:	f3bf 8f6f 	isb	sy
  402930:	f3bf 8f4f 	dsb	sy
  402934:	b662      	cpsie	i
  402936:	e7fe      	b.n	402936 <xQueueGiveFromISR+0x1e>
  402938:	f04f 0380 	mov.w	r3, #128	; 0x80
  40293c:	b672      	cpsid	i
  40293e:	f383 8811 	msr	BASEPRI, r3
  402942:	f3bf 8f6f 	isb	sy
  402946:	f3bf 8f4f 	dsb	sy
  40294a:	b662      	cpsie	i
  40294c:	e7fe      	b.n	40294c <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  40294e:	6803      	ldr	r3, [r0, #0]
  402950:	b333      	cbz	r3, 4029a0 <xQueueGiveFromISR+0x88>
  402952:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402954:	4b25      	ldr	r3, [pc, #148]	; (4029ec <xQueueGiveFromISR+0xd4>)
  402956:	4798      	blx	r3
	__asm volatile
  402958:	f3ef 8611 	mrs	r6, BASEPRI
  40295c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402960:	b672      	cpsid	i
  402962:	f383 8811 	msr	BASEPRI, r3
  402966:	f3bf 8f6f 	isb	sy
  40296a:	f3bf 8f4f 	dsb	sy
  40296e:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402970:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402972:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402974:	429a      	cmp	r2, r3
  402976:	d231      	bcs.n	4029dc <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  402978:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40297a:	3301      	adds	r3, #1
  40297c:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  40297e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402980:	f1b3 3fff 	cmp.w	r3, #4294967295
  402984:	d125      	bne.n	4029d2 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  402986:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402988:	b1c3      	cbz	r3, 4029bc <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40298a:	2100      	movs	r1, #0
  40298c:	4620      	mov	r0, r4
  40298e:	4b18      	ldr	r3, [pc, #96]	; (4029f0 <xQueueGiveFromISR+0xd8>)
  402990:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402992:	b32d      	cbz	r5, 4029e0 <xQueueGiveFromISR+0xc8>
  402994:	2801      	cmp	r0, #1
  402996:	d123      	bne.n	4029e0 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402998:	6028      	str	r0, [r5, #0]
	__asm volatile
  40299a:	f386 8811 	msr	BASEPRI, r6
}
  40299e:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  4029a0:	6843      	ldr	r3, [r0, #4]
  4029a2:	2b00      	cmp	r3, #0
  4029a4:	d0d5      	beq.n	402952 <xQueueGiveFromISR+0x3a>
	__asm volatile
  4029a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029aa:	b672      	cpsid	i
  4029ac:	f383 8811 	msr	BASEPRI, r3
  4029b0:	f3bf 8f6f 	isb	sy
  4029b4:	f3bf 8f4f 	dsb	sy
  4029b8:	b662      	cpsie	i
  4029ba:	e7fe      	b.n	4029ba <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4029bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4029be:	b18b      	cbz	r3, 4029e4 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4029c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4029c4:	4b0b      	ldr	r3, [pc, #44]	; (4029f4 <xQueueGiveFromISR+0xdc>)
  4029c6:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4029c8:	b175      	cbz	r5, 4029e8 <xQueueGiveFromISR+0xd0>
  4029ca:	b168      	cbz	r0, 4029e8 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4029cc:	2001      	movs	r0, #1
  4029ce:	6028      	str	r0, [r5, #0]
  4029d0:	e7e3      	b.n	40299a <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  4029d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4029d4:	3301      	adds	r3, #1
  4029d6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4029d8:	2001      	movs	r0, #1
  4029da:	e7de      	b.n	40299a <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  4029dc:	2000      	movs	r0, #0
  4029de:	e7dc      	b.n	40299a <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  4029e0:	2001      	movs	r0, #1
  4029e2:	e7da      	b.n	40299a <xQueueGiveFromISR+0x82>
  4029e4:	2001      	movs	r0, #1
  4029e6:	e7d8      	b.n	40299a <xQueueGiveFromISR+0x82>
  4029e8:	2001      	movs	r0, #1
  4029ea:	e7d6      	b.n	40299a <xQueueGiveFromISR+0x82>
  4029ec:	00402259 	.word	0x00402259
  4029f0:	004023d1 	.word	0x004023d1
  4029f4:	0040351d 	.word	0x0040351d

004029f8 <xQueueGenericReceive>:
{
  4029f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4029fc:	b084      	sub	sp, #16
  4029fe:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402a00:	b198      	cbz	r0, 402a2a <xQueueGenericReceive+0x32>
  402a02:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a04:	b1e1      	cbz	r1, 402a40 <xQueueGenericReceive+0x48>
  402a06:	4698      	mov	r8, r3
  402a08:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402a0a:	4b61      	ldr	r3, [pc, #388]	; (402b90 <xQueueGenericReceive+0x198>)
  402a0c:	4798      	blx	r3
  402a0e:	bb28      	cbnz	r0, 402a5c <xQueueGenericReceive+0x64>
  402a10:	9b01      	ldr	r3, [sp, #4]
  402a12:	b353      	cbz	r3, 402a6a <xQueueGenericReceive+0x72>
  402a14:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a18:	b672      	cpsid	i
  402a1a:	f383 8811 	msr	BASEPRI, r3
  402a1e:	f3bf 8f6f 	isb	sy
  402a22:	f3bf 8f4f 	dsb	sy
  402a26:	b662      	cpsie	i
  402a28:	e7fe      	b.n	402a28 <xQueueGenericReceive+0x30>
  402a2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a2e:	b672      	cpsid	i
  402a30:	f383 8811 	msr	BASEPRI, r3
  402a34:	f3bf 8f6f 	isb	sy
  402a38:	f3bf 8f4f 	dsb	sy
  402a3c:	b662      	cpsie	i
  402a3e:	e7fe      	b.n	402a3e <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a40:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402a42:	2a00      	cmp	r2, #0
  402a44:	d0df      	beq.n	402a06 <xQueueGenericReceive+0xe>
  402a46:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a4a:	b672      	cpsid	i
  402a4c:	f383 8811 	msr	BASEPRI, r3
  402a50:	f3bf 8f6f 	isb	sy
  402a54:	f3bf 8f4f 	dsb	sy
  402a58:	b662      	cpsie	i
  402a5a:	e7fe      	b.n	402a5a <xQueueGenericReceive+0x62>
  402a5c:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402a5e:	4d4d      	ldr	r5, [pc, #308]	; (402b94 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402a60:	f8df a160 	ldr.w	sl, [pc, #352]	; 402bc4 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402a64:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402ba4 <xQueueGenericReceive+0x1ac>
  402a68:	e04b      	b.n	402b02 <xQueueGenericReceive+0x10a>
  402a6a:	2600      	movs	r6, #0
  402a6c:	e7f7      	b.n	402a5e <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402a6e:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402a70:	4639      	mov	r1, r7
  402a72:	4620      	mov	r0, r4
  402a74:	4b48      	ldr	r3, [pc, #288]	; (402b98 <xQueueGenericReceive+0x1a0>)
  402a76:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402a78:	f1b8 0f00 	cmp.w	r8, #0
  402a7c:	d11d      	bne.n	402aba <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402a7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402a80:	3b01      	subs	r3, #1
  402a82:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402a84:	6823      	ldr	r3, [r4, #0]
  402a86:	b913      	cbnz	r3, 402a8e <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402a88:	4b44      	ldr	r3, [pc, #272]	; (402b9c <xQueueGenericReceive+0x1a4>)
  402a8a:	4798      	blx	r3
  402a8c:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402a8e:	6923      	ldr	r3, [r4, #16]
  402a90:	b16b      	cbz	r3, 402aae <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402a92:	f104 0010 	add.w	r0, r4, #16
  402a96:	4b42      	ldr	r3, [pc, #264]	; (402ba0 <xQueueGenericReceive+0x1a8>)
  402a98:	4798      	blx	r3
  402a9a:	2801      	cmp	r0, #1
  402a9c:	d107      	bne.n	402aae <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402aa2:	4b40      	ldr	r3, [pc, #256]	; (402ba4 <xQueueGenericReceive+0x1ac>)
  402aa4:	601a      	str	r2, [r3, #0]
  402aa6:	f3bf 8f4f 	dsb	sy
  402aaa:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402aae:	4b3e      	ldr	r3, [pc, #248]	; (402ba8 <xQueueGenericReceive+0x1b0>)
  402ab0:	4798      	blx	r3
				return pdPASS;
  402ab2:	2001      	movs	r0, #1
}
  402ab4:	b004      	add	sp, #16
  402ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402aba:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402abc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402abe:	2b00      	cmp	r3, #0
  402ac0:	d0f5      	beq.n	402aae <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402ac2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402ac6:	4b36      	ldr	r3, [pc, #216]	; (402ba0 <xQueueGenericReceive+0x1a8>)
  402ac8:	4798      	blx	r3
  402aca:	2800      	cmp	r0, #0
  402acc:	d0ef      	beq.n	402aae <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402ad2:	4b34      	ldr	r3, [pc, #208]	; (402ba4 <xQueueGenericReceive+0x1ac>)
  402ad4:	601a      	str	r2, [r3, #0]
  402ad6:	f3bf 8f4f 	dsb	sy
  402ada:	f3bf 8f6f 	isb	sy
  402ade:	e7e6      	b.n	402aae <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402ae0:	4b31      	ldr	r3, [pc, #196]	; (402ba8 <xQueueGenericReceive+0x1b0>)
  402ae2:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402ae4:	2000      	movs	r0, #0
  402ae6:	e7e5      	b.n	402ab4 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402ae8:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402aea:	6860      	ldr	r0, [r4, #4]
  402aec:	4b2f      	ldr	r3, [pc, #188]	; (402bac <xQueueGenericReceive+0x1b4>)
  402aee:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402af0:	4b2d      	ldr	r3, [pc, #180]	; (402ba8 <xQueueGenericReceive+0x1b0>)
  402af2:	4798      	blx	r3
  402af4:	e030      	b.n	402b58 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402af6:	4620      	mov	r0, r4
  402af8:	4b2d      	ldr	r3, [pc, #180]	; (402bb0 <xQueueGenericReceive+0x1b8>)
  402afa:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402afc:	4b2d      	ldr	r3, [pc, #180]	; (402bb4 <xQueueGenericReceive+0x1bc>)
  402afe:	4798      	blx	r3
  402b00:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402b02:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402b04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402b06:	2b00      	cmp	r3, #0
  402b08:	d1b1      	bne.n	402a6e <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402b0a:	9b01      	ldr	r3, [sp, #4]
  402b0c:	2b00      	cmp	r3, #0
  402b0e:	d0e7      	beq.n	402ae0 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402b10:	b90e      	cbnz	r6, 402b16 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402b12:	a802      	add	r0, sp, #8
  402b14:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402b16:	4b24      	ldr	r3, [pc, #144]	; (402ba8 <xQueueGenericReceive+0x1b0>)
  402b18:	4798      	blx	r3
		vTaskSuspendAll();
  402b1a:	4b27      	ldr	r3, [pc, #156]	; (402bb8 <xQueueGenericReceive+0x1c0>)
  402b1c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402b1e:	47a8      	blx	r5
  402b20:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402b22:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b26:	d101      	bne.n	402b2c <xQueueGenericReceive+0x134>
  402b28:	2300      	movs	r3, #0
  402b2a:	6463      	str	r3, [r4, #68]	; 0x44
  402b2c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b32:	d101      	bne.n	402b38 <xQueueGenericReceive+0x140>
  402b34:	2300      	movs	r3, #0
  402b36:	64a3      	str	r3, [r4, #72]	; 0x48
  402b38:	4b1b      	ldr	r3, [pc, #108]	; (402ba8 <xQueueGenericReceive+0x1b0>)
  402b3a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402b3c:	a901      	add	r1, sp, #4
  402b3e:	a802      	add	r0, sp, #8
  402b40:	4b1e      	ldr	r3, [pc, #120]	; (402bbc <xQueueGenericReceive+0x1c4>)
  402b42:	4798      	blx	r3
  402b44:	b9e8      	cbnz	r0, 402b82 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402b46:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402b48:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402b4a:	4b17      	ldr	r3, [pc, #92]	; (402ba8 <xQueueGenericReceive+0x1b0>)
  402b4c:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402b4e:	2e00      	cmp	r6, #0
  402b50:	d1d1      	bne.n	402af6 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402b52:	6823      	ldr	r3, [r4, #0]
  402b54:	2b00      	cmp	r3, #0
  402b56:	d0c7      	beq.n	402ae8 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402b58:	9901      	ldr	r1, [sp, #4]
  402b5a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b5e:	4b18      	ldr	r3, [pc, #96]	; (402bc0 <xQueueGenericReceive+0x1c8>)
  402b60:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402b62:	4620      	mov	r0, r4
  402b64:	4b12      	ldr	r3, [pc, #72]	; (402bb0 <xQueueGenericReceive+0x1b8>)
  402b66:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402b68:	4b12      	ldr	r3, [pc, #72]	; (402bb4 <xQueueGenericReceive+0x1bc>)
  402b6a:	4798      	blx	r3
  402b6c:	2800      	cmp	r0, #0
  402b6e:	d1c7      	bne.n	402b00 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402b70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402b74:	f8c9 3000 	str.w	r3, [r9]
  402b78:	f3bf 8f4f 	dsb	sy
  402b7c:	f3bf 8f6f 	isb	sy
  402b80:	e7be      	b.n	402b00 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402b82:	4620      	mov	r0, r4
  402b84:	4b0a      	ldr	r3, [pc, #40]	; (402bb0 <xQueueGenericReceive+0x1b8>)
  402b86:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402b88:	4b0a      	ldr	r3, [pc, #40]	; (402bb4 <xQueueGenericReceive+0x1bc>)
  402b8a:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402b8c:	2000      	movs	r0, #0
  402b8e:	e791      	b.n	402ab4 <xQueueGenericReceive+0xbc>
  402b90:	00403685 	.word	0x00403685
  402b94:	00402061 	.word	0x00402061
  402b98:	00402459 	.word	0x00402459
  402b9c:	00403805 	.word	0x00403805
  402ba0:	0040351d 	.word	0x0040351d
  402ba4:	e000ed04 	.word	0xe000ed04
  402ba8:	004020ad 	.word	0x004020ad
  402bac:	004036a5 	.word	0x004036a5
  402bb0:	00402481 	.word	0x00402481
  402bb4:	00403101 	.word	0x00403101
  402bb8:	00402f99 	.word	0x00402f99
  402bbc:	004035e5 	.word	0x004035e5
  402bc0:	00403419 	.word	0x00403419
  402bc4:	004035b5 	.word	0x004035b5

00402bc8 <vQueueAddToRegistry>:
	{
  402bc8:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402bca:	4b0b      	ldr	r3, [pc, #44]	; (402bf8 <vQueueAddToRegistry+0x30>)
  402bcc:	681b      	ldr	r3, [r3, #0]
  402bce:	b153      	cbz	r3, 402be6 <vQueueAddToRegistry+0x1e>
  402bd0:	2301      	movs	r3, #1
  402bd2:	4c09      	ldr	r4, [pc, #36]	; (402bf8 <vQueueAddToRegistry+0x30>)
  402bd4:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402bd8:	b132      	cbz	r2, 402be8 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402bda:	3301      	adds	r3, #1
  402bdc:	2b08      	cmp	r3, #8
  402bde:	d1f9      	bne.n	402bd4 <vQueueAddToRegistry+0xc>
	}
  402be0:	f85d 4b04 	ldr.w	r4, [sp], #4
  402be4:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402be6:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402be8:	4a03      	ldr	r2, [pc, #12]	; (402bf8 <vQueueAddToRegistry+0x30>)
  402bea:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402bee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402bf2:	6058      	str	r0, [r3, #4]
				break;
  402bf4:	e7f4      	b.n	402be0 <vQueueAddToRegistry+0x18>
  402bf6:	bf00      	nop
  402bf8:	2040c82c 	.word	0x2040c82c

00402bfc <vQueueWaitForMessageRestricted>:
	{
  402bfc:	b570      	push	{r4, r5, r6, lr}
  402bfe:	4604      	mov	r4, r0
  402c00:	460d      	mov	r5, r1
  402c02:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402c04:	4b0f      	ldr	r3, [pc, #60]	; (402c44 <vQueueWaitForMessageRestricted+0x48>)
  402c06:	4798      	blx	r3
  402c08:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c0e:	d00b      	beq.n	402c28 <vQueueWaitForMessageRestricted+0x2c>
  402c10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402c12:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c16:	d00a      	beq.n	402c2e <vQueueWaitForMessageRestricted+0x32>
  402c18:	4b0b      	ldr	r3, [pc, #44]	; (402c48 <vQueueWaitForMessageRestricted+0x4c>)
  402c1a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402c1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402c1e:	b14b      	cbz	r3, 402c34 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402c20:	4620      	mov	r0, r4
  402c22:	4b0a      	ldr	r3, [pc, #40]	; (402c4c <vQueueWaitForMessageRestricted+0x50>)
  402c24:	4798      	blx	r3
  402c26:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402c28:	2300      	movs	r3, #0
  402c2a:	6463      	str	r3, [r4, #68]	; 0x44
  402c2c:	e7f0      	b.n	402c10 <vQueueWaitForMessageRestricted+0x14>
  402c2e:	2300      	movs	r3, #0
  402c30:	64a3      	str	r3, [r4, #72]	; 0x48
  402c32:	e7f1      	b.n	402c18 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402c34:	4632      	mov	r2, r6
  402c36:	4629      	mov	r1, r5
  402c38:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c3c:	4b04      	ldr	r3, [pc, #16]	; (402c50 <vQueueWaitForMessageRestricted+0x54>)
  402c3e:	4798      	blx	r3
  402c40:	e7ee      	b.n	402c20 <vQueueWaitForMessageRestricted+0x24>
  402c42:	bf00      	nop
  402c44:	00402061 	.word	0x00402061
  402c48:	004020ad 	.word	0x004020ad
  402c4c:	00402481 	.word	0x00402481
  402c50:	0040349d 	.word	0x0040349d

00402c54 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402c54:	4b08      	ldr	r3, [pc, #32]	; (402c78 <prvResetNextTaskUnblockTime+0x24>)
  402c56:	681b      	ldr	r3, [r3, #0]
  402c58:	681b      	ldr	r3, [r3, #0]
  402c5a:	b13b      	cbz	r3, 402c6c <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402c5c:	4b06      	ldr	r3, [pc, #24]	; (402c78 <prvResetNextTaskUnblockTime+0x24>)
  402c5e:	681b      	ldr	r3, [r3, #0]
  402c60:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402c62:	68db      	ldr	r3, [r3, #12]
  402c64:	685a      	ldr	r2, [r3, #4]
  402c66:	4b05      	ldr	r3, [pc, #20]	; (402c7c <prvResetNextTaskUnblockTime+0x28>)
  402c68:	601a      	str	r2, [r3, #0]
  402c6a:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402c6c:	f04f 32ff 	mov.w	r2, #4294967295
  402c70:	4b02      	ldr	r3, [pc, #8]	; (402c7c <prvResetNextTaskUnblockTime+0x28>)
  402c72:	601a      	str	r2, [r3, #0]
  402c74:	4770      	bx	lr
  402c76:	bf00      	nop
  402c78:	2040c634 	.word	0x2040c634
  402c7c:	2040c6e0 	.word	0x2040c6e0

00402c80 <prvAddCurrentTaskToDelayedList>:
{
  402c80:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402c82:	4b0f      	ldr	r3, [pc, #60]	; (402cc0 <prvAddCurrentTaskToDelayedList+0x40>)
  402c84:	681b      	ldr	r3, [r3, #0]
  402c86:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402c88:	4b0e      	ldr	r3, [pc, #56]	; (402cc4 <prvAddCurrentTaskToDelayedList+0x44>)
  402c8a:	681b      	ldr	r3, [r3, #0]
  402c8c:	4298      	cmp	r0, r3
  402c8e:	d30e      	bcc.n	402cae <prvAddCurrentTaskToDelayedList+0x2e>
  402c90:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402c92:	4b0d      	ldr	r3, [pc, #52]	; (402cc8 <prvAddCurrentTaskToDelayedList+0x48>)
  402c94:	6818      	ldr	r0, [r3, #0]
  402c96:	4b0a      	ldr	r3, [pc, #40]	; (402cc0 <prvAddCurrentTaskToDelayedList+0x40>)
  402c98:	6819      	ldr	r1, [r3, #0]
  402c9a:	3104      	adds	r1, #4
  402c9c:	4b0b      	ldr	r3, [pc, #44]	; (402ccc <prvAddCurrentTaskToDelayedList+0x4c>)
  402c9e:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402ca0:	4b0b      	ldr	r3, [pc, #44]	; (402cd0 <prvAddCurrentTaskToDelayedList+0x50>)
  402ca2:	681b      	ldr	r3, [r3, #0]
  402ca4:	429c      	cmp	r4, r3
  402ca6:	d201      	bcs.n	402cac <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402ca8:	4b09      	ldr	r3, [pc, #36]	; (402cd0 <prvAddCurrentTaskToDelayedList+0x50>)
  402caa:	601c      	str	r4, [r3, #0]
  402cac:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402cae:	4b09      	ldr	r3, [pc, #36]	; (402cd4 <prvAddCurrentTaskToDelayedList+0x54>)
  402cb0:	6818      	ldr	r0, [r3, #0]
  402cb2:	4b03      	ldr	r3, [pc, #12]	; (402cc0 <prvAddCurrentTaskToDelayedList+0x40>)
  402cb4:	6819      	ldr	r1, [r3, #0]
  402cb6:	3104      	adds	r1, #4
  402cb8:	4b04      	ldr	r3, [pc, #16]	; (402ccc <prvAddCurrentTaskToDelayedList+0x4c>)
  402cba:	4798      	blx	r3
  402cbc:	bd10      	pop	{r4, pc}
  402cbe:	bf00      	nop
  402cc0:	2040c630 	.word	0x2040c630
  402cc4:	2040c728 	.word	0x2040c728
  402cc8:	2040c634 	.word	0x2040c634
  402ccc:	00401f49 	.word	0x00401f49
  402cd0:	2040c6e0 	.word	0x2040c6e0
  402cd4:	2040c638 	.word	0x2040c638

00402cd8 <xTaskGenericCreate>:
{
  402cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cdc:	b083      	sub	sp, #12
  402cde:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402ce0:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402ce4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402ce6:	b160      	cbz	r0, 402d02 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402ce8:	2d04      	cmp	r5, #4
  402cea:	d915      	bls.n	402d18 <xTaskGenericCreate+0x40>
  402cec:	f04f 0380 	mov.w	r3, #128	; 0x80
  402cf0:	b672      	cpsid	i
  402cf2:	f383 8811 	msr	BASEPRI, r3
  402cf6:	f3bf 8f6f 	isb	sy
  402cfa:	f3bf 8f4f 	dsb	sy
  402cfe:	b662      	cpsie	i
  402d00:	e7fe      	b.n	402d00 <xTaskGenericCreate+0x28>
  402d02:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d06:	b672      	cpsid	i
  402d08:	f383 8811 	msr	BASEPRI, r3
  402d0c:	f3bf 8f6f 	isb	sy
  402d10:	f3bf 8f4f 	dsb	sy
  402d14:	b662      	cpsie	i
  402d16:	e7fe      	b.n	402d16 <xTaskGenericCreate+0x3e>
  402d18:	9001      	str	r0, [sp, #4]
  402d1a:	4698      	mov	r8, r3
  402d1c:	4691      	mov	r9, r2
  402d1e:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402d20:	b936      	cbnz	r6, 402d30 <xTaskGenericCreate+0x58>
  402d22:	0090      	lsls	r0, r2, #2
  402d24:	4b62      	ldr	r3, [pc, #392]	; (402eb0 <xTaskGenericCreate+0x1d8>)
  402d26:	4798      	blx	r3
		if( pxStack != NULL )
  402d28:	4606      	mov	r6, r0
  402d2a:	2800      	cmp	r0, #0
  402d2c:	f000 809e 	beq.w	402e6c <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402d30:	2058      	movs	r0, #88	; 0x58
  402d32:	4b5f      	ldr	r3, [pc, #380]	; (402eb0 <xTaskGenericCreate+0x1d8>)
  402d34:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402d36:	4604      	mov	r4, r0
  402d38:	2800      	cmp	r0, #0
  402d3a:	f000 8094 	beq.w	402e66 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402d3e:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402d40:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402d44:	21a5      	movs	r1, #165	; 0xa5
  402d46:	4630      	mov	r0, r6
  402d48:	4b5a      	ldr	r3, [pc, #360]	; (402eb4 <xTaskGenericCreate+0x1dc>)
  402d4a:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402d4c:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402d50:	444e      	add	r6, r9
  402d52:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402d54:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402d58:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402d5c:	783b      	ldrb	r3, [r7, #0]
  402d5e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402d62:	783b      	ldrb	r3, [r7, #0]
  402d64:	2b00      	cmp	r3, #0
  402d66:	f040 8084 	bne.w	402e72 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402d6a:	2700      	movs	r7, #0
  402d6c:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402d70:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402d72:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402d74:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402d76:	f104 0904 	add.w	r9, r4, #4
  402d7a:	4648      	mov	r0, r9
  402d7c:	f8df b184 	ldr.w	fp, [pc, #388]	; 402f04 <xTaskGenericCreate+0x22c>
  402d80:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402d82:	f104 0018 	add.w	r0, r4, #24
  402d86:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402d88:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402d8a:	f1c5 0305 	rsb	r3, r5, #5
  402d8e:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402d90:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402d92:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402d94:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402d98:	4642      	mov	r2, r8
  402d9a:	9901      	ldr	r1, [sp, #4]
  402d9c:	4630      	mov	r0, r6
  402d9e:	4b46      	ldr	r3, [pc, #280]	; (402eb8 <xTaskGenericCreate+0x1e0>)
  402da0:	4798      	blx	r3
  402da2:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402da4:	f1ba 0f00 	cmp.w	sl, #0
  402da8:	d001      	beq.n	402dae <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402daa:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402dae:	4b43      	ldr	r3, [pc, #268]	; (402ebc <xTaskGenericCreate+0x1e4>)
  402db0:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402db2:	4a43      	ldr	r2, [pc, #268]	; (402ec0 <xTaskGenericCreate+0x1e8>)
  402db4:	6813      	ldr	r3, [r2, #0]
  402db6:	3301      	adds	r3, #1
  402db8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402dba:	4b42      	ldr	r3, [pc, #264]	; (402ec4 <xTaskGenericCreate+0x1ec>)
  402dbc:	681b      	ldr	r3, [r3, #0]
  402dbe:	2b00      	cmp	r3, #0
  402dc0:	d166      	bne.n	402e90 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402dc2:	4b40      	ldr	r3, [pc, #256]	; (402ec4 <xTaskGenericCreate+0x1ec>)
  402dc4:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402dc6:	6813      	ldr	r3, [r2, #0]
  402dc8:	2b01      	cmp	r3, #1
  402dca:	d121      	bne.n	402e10 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402dcc:	4f3e      	ldr	r7, [pc, #248]	; (402ec8 <xTaskGenericCreate+0x1f0>)
  402dce:	4638      	mov	r0, r7
  402dd0:	4e3e      	ldr	r6, [pc, #248]	; (402ecc <xTaskGenericCreate+0x1f4>)
  402dd2:	47b0      	blx	r6
  402dd4:	f107 0014 	add.w	r0, r7, #20
  402dd8:	47b0      	blx	r6
  402dda:	f107 0028 	add.w	r0, r7, #40	; 0x28
  402dde:	47b0      	blx	r6
  402de0:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402de4:	47b0      	blx	r6
  402de6:	f107 0050 	add.w	r0, r7, #80	; 0x50
  402dea:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402dec:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402f08 <xTaskGenericCreate+0x230>
  402df0:	4640      	mov	r0, r8
  402df2:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402df4:	4f36      	ldr	r7, [pc, #216]	; (402ed0 <xTaskGenericCreate+0x1f8>)
  402df6:	4638      	mov	r0, r7
  402df8:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  402dfa:	4836      	ldr	r0, [pc, #216]	; (402ed4 <xTaskGenericCreate+0x1fc>)
  402dfc:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402dfe:	4836      	ldr	r0, [pc, #216]	; (402ed8 <xTaskGenericCreate+0x200>)
  402e00:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402e02:	4836      	ldr	r0, [pc, #216]	; (402edc <xTaskGenericCreate+0x204>)
  402e04:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402e06:	4b36      	ldr	r3, [pc, #216]	; (402ee0 <xTaskGenericCreate+0x208>)
  402e08:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402e0c:	4b35      	ldr	r3, [pc, #212]	; (402ee4 <xTaskGenericCreate+0x20c>)
  402e0e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402e10:	4a35      	ldr	r2, [pc, #212]	; (402ee8 <xTaskGenericCreate+0x210>)
  402e12:	6813      	ldr	r3, [r2, #0]
  402e14:	3301      	adds	r3, #1
  402e16:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402e18:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  402e1a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402e1c:	4a33      	ldr	r2, [pc, #204]	; (402eec <xTaskGenericCreate+0x214>)
  402e1e:	6811      	ldr	r1, [r2, #0]
  402e20:	2301      	movs	r3, #1
  402e22:	4083      	lsls	r3, r0
  402e24:	430b      	orrs	r3, r1
  402e26:	6013      	str	r3, [r2, #0]
  402e28:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402e2c:	4649      	mov	r1, r9
  402e2e:	4b26      	ldr	r3, [pc, #152]	; (402ec8 <xTaskGenericCreate+0x1f0>)
  402e30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402e34:	4b2e      	ldr	r3, [pc, #184]	; (402ef0 <xTaskGenericCreate+0x218>)
  402e36:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402e38:	4b2e      	ldr	r3, [pc, #184]	; (402ef4 <xTaskGenericCreate+0x21c>)
  402e3a:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402e3c:	4b2e      	ldr	r3, [pc, #184]	; (402ef8 <xTaskGenericCreate+0x220>)
  402e3e:	681b      	ldr	r3, [r3, #0]
  402e40:	2b00      	cmp	r3, #0
  402e42:	d031      	beq.n	402ea8 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402e44:	4b1f      	ldr	r3, [pc, #124]	; (402ec4 <xTaskGenericCreate+0x1ec>)
  402e46:	681b      	ldr	r3, [r3, #0]
  402e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402e4a:	429d      	cmp	r5, r3
  402e4c:	d92e      	bls.n	402eac <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402e52:	4b2a      	ldr	r3, [pc, #168]	; (402efc <xTaskGenericCreate+0x224>)
  402e54:	601a      	str	r2, [r3, #0]
  402e56:	f3bf 8f4f 	dsb	sy
  402e5a:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402e5e:	2001      	movs	r0, #1
}
  402e60:	b003      	add	sp, #12
  402e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402e66:	4630      	mov	r0, r6
  402e68:	4b25      	ldr	r3, [pc, #148]	; (402f00 <xTaskGenericCreate+0x228>)
  402e6a:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402e6c:	f04f 30ff 	mov.w	r0, #4294967295
  402e70:	e7f6      	b.n	402e60 <xTaskGenericCreate+0x188>
  402e72:	463b      	mov	r3, r7
  402e74:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402e78:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402e7a:	7859      	ldrb	r1, [r3, #1]
  402e7c:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402e80:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402e84:	2900      	cmp	r1, #0
  402e86:	f43f af70 	beq.w	402d6a <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  402e8a:	42bb      	cmp	r3, r7
  402e8c:	d1f5      	bne.n	402e7a <xTaskGenericCreate+0x1a2>
  402e8e:	e76c      	b.n	402d6a <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402e90:	4b19      	ldr	r3, [pc, #100]	; (402ef8 <xTaskGenericCreate+0x220>)
  402e92:	681b      	ldr	r3, [r3, #0]
  402e94:	2b00      	cmp	r3, #0
  402e96:	d1bb      	bne.n	402e10 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402e98:	4b0a      	ldr	r3, [pc, #40]	; (402ec4 <xTaskGenericCreate+0x1ec>)
  402e9a:	681b      	ldr	r3, [r3, #0]
  402e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402e9e:	429d      	cmp	r5, r3
  402ea0:	d3b6      	bcc.n	402e10 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402ea2:	4b08      	ldr	r3, [pc, #32]	; (402ec4 <xTaskGenericCreate+0x1ec>)
  402ea4:	601c      	str	r4, [r3, #0]
  402ea6:	e7b3      	b.n	402e10 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402ea8:	2001      	movs	r0, #1
  402eaa:	e7d9      	b.n	402e60 <xTaskGenericCreate+0x188>
  402eac:	2001      	movs	r0, #1
	return xReturn;
  402eae:	e7d7      	b.n	402e60 <xTaskGenericCreate+0x188>
  402eb0:	004022bd 	.word	0x004022bd
  402eb4:	00404bb9 	.word	0x00404bb9
  402eb8:	00402015 	.word	0x00402015
  402ebc:	00402061 	.word	0x00402061
  402ec0:	2040c6a0 	.word	0x2040c6a0
  402ec4:	2040c630 	.word	0x2040c630
  402ec8:	2040c63c 	.word	0x2040c63c
  402ecc:	00401f15 	.word	0x00401f15
  402ed0:	2040c6cc 	.word	0x2040c6cc
  402ed4:	2040c6e8 	.word	0x2040c6e8
  402ed8:	2040c714 	.word	0x2040c714
  402edc:	2040c700 	.word	0x2040c700
  402ee0:	2040c634 	.word	0x2040c634
  402ee4:	2040c638 	.word	0x2040c638
  402ee8:	2040c6ac 	.word	0x2040c6ac
  402eec:	2040c6b4 	.word	0x2040c6b4
  402ef0:	00401f31 	.word	0x00401f31
  402ef4:	004020ad 	.word	0x004020ad
  402ef8:	2040c6fc 	.word	0x2040c6fc
  402efc:	e000ed04 	.word	0xe000ed04
  402f00:	0040232d 	.word	0x0040232d
  402f04:	00401f2b 	.word	0x00401f2b
  402f08:	2040c6b8 	.word	0x2040c6b8

00402f0c <vTaskStartScheduler>:
{
  402f0c:	b510      	push	{r4, lr}
  402f0e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402f10:	2300      	movs	r3, #0
  402f12:	9303      	str	r3, [sp, #12]
  402f14:	9302      	str	r3, [sp, #8]
  402f16:	9301      	str	r3, [sp, #4]
  402f18:	9300      	str	r3, [sp, #0]
  402f1a:	2282      	movs	r2, #130	; 0x82
  402f1c:	4916      	ldr	r1, [pc, #88]	; (402f78 <vTaskStartScheduler+0x6c>)
  402f1e:	4817      	ldr	r0, [pc, #92]	; (402f7c <vTaskStartScheduler+0x70>)
  402f20:	4c17      	ldr	r4, [pc, #92]	; (402f80 <vTaskStartScheduler+0x74>)
  402f22:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402f24:	2801      	cmp	r0, #1
  402f26:	d00b      	beq.n	402f40 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  402f28:	bb20      	cbnz	r0, 402f74 <vTaskStartScheduler+0x68>
  402f2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f2e:	b672      	cpsid	i
  402f30:	f383 8811 	msr	BASEPRI, r3
  402f34:	f3bf 8f6f 	isb	sy
  402f38:	f3bf 8f4f 	dsb	sy
  402f3c:	b662      	cpsie	i
  402f3e:	e7fe      	b.n	402f3e <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  402f40:	4b10      	ldr	r3, [pc, #64]	; (402f84 <vTaskStartScheduler+0x78>)
  402f42:	4798      	blx	r3
	if( xReturn == pdPASS )
  402f44:	2801      	cmp	r0, #1
  402f46:	d1ef      	bne.n	402f28 <vTaskStartScheduler+0x1c>
  402f48:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f4c:	b672      	cpsid	i
  402f4e:	f383 8811 	msr	BASEPRI, r3
  402f52:	f3bf 8f6f 	isb	sy
  402f56:	f3bf 8f4f 	dsb	sy
  402f5a:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402f5c:	f04f 32ff 	mov.w	r2, #4294967295
  402f60:	4b09      	ldr	r3, [pc, #36]	; (402f88 <vTaskStartScheduler+0x7c>)
  402f62:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402f64:	2201      	movs	r2, #1
  402f66:	4b09      	ldr	r3, [pc, #36]	; (402f8c <vTaskStartScheduler+0x80>)
  402f68:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402f6a:	2200      	movs	r2, #0
  402f6c:	4b08      	ldr	r3, [pc, #32]	; (402f90 <vTaskStartScheduler+0x84>)
  402f6e:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402f70:	4b08      	ldr	r3, [pc, #32]	; (402f94 <vTaskStartScheduler+0x88>)
  402f72:	4798      	blx	r3
}
  402f74:	b004      	add	sp, #16
  402f76:	bd10      	pop	{r4, pc}
  402f78:	00407418 	.word	0x00407418
  402f7c:	004032b1 	.word	0x004032b1
  402f80:	00402cd9 	.word	0x00402cd9
  402f84:	004038f1 	.word	0x004038f1
  402f88:	2040c6e0 	.word	0x2040c6e0
  402f8c:	2040c6fc 	.word	0x2040c6fc
  402f90:	2040c728 	.word	0x2040c728
  402f94:	00402195 	.word	0x00402195

00402f98 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402f98:	4a02      	ldr	r2, [pc, #8]	; (402fa4 <vTaskSuspendAll+0xc>)
  402f9a:	6813      	ldr	r3, [r2, #0]
  402f9c:	3301      	adds	r3, #1
  402f9e:	6013      	str	r3, [r2, #0]
  402fa0:	4770      	bx	lr
  402fa2:	bf00      	nop
  402fa4:	2040c6a8 	.word	0x2040c6a8

00402fa8 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402fa8:	4b01      	ldr	r3, [pc, #4]	; (402fb0 <xTaskGetTickCount+0x8>)
  402faa:	6818      	ldr	r0, [r3, #0]
}
  402fac:	4770      	bx	lr
  402fae:	bf00      	nop
  402fb0:	2040c728 	.word	0x2040c728

00402fb4 <xTaskIncrementTick>:
{
  402fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402fb8:	4b42      	ldr	r3, [pc, #264]	; (4030c4 <xTaskIncrementTick+0x110>)
  402fba:	681b      	ldr	r3, [r3, #0]
  402fbc:	2b00      	cmp	r3, #0
  402fbe:	d178      	bne.n	4030b2 <xTaskIncrementTick+0xfe>
		++xTickCount;
  402fc0:	4b41      	ldr	r3, [pc, #260]	; (4030c8 <xTaskIncrementTick+0x114>)
  402fc2:	681a      	ldr	r2, [r3, #0]
  402fc4:	3201      	adds	r2, #1
  402fc6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  402fc8:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  402fca:	b9d6      	cbnz	r6, 403002 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  402fcc:	4b3f      	ldr	r3, [pc, #252]	; (4030cc <xTaskIncrementTick+0x118>)
  402fce:	681b      	ldr	r3, [r3, #0]
  402fd0:	681b      	ldr	r3, [r3, #0]
  402fd2:	b153      	cbz	r3, 402fea <xTaskIncrementTick+0x36>
  402fd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fd8:	b672      	cpsid	i
  402fda:	f383 8811 	msr	BASEPRI, r3
  402fde:	f3bf 8f6f 	isb	sy
  402fe2:	f3bf 8f4f 	dsb	sy
  402fe6:	b662      	cpsie	i
  402fe8:	e7fe      	b.n	402fe8 <xTaskIncrementTick+0x34>
  402fea:	4a38      	ldr	r2, [pc, #224]	; (4030cc <xTaskIncrementTick+0x118>)
  402fec:	6811      	ldr	r1, [r2, #0]
  402fee:	4b38      	ldr	r3, [pc, #224]	; (4030d0 <xTaskIncrementTick+0x11c>)
  402ff0:	6818      	ldr	r0, [r3, #0]
  402ff2:	6010      	str	r0, [r2, #0]
  402ff4:	6019      	str	r1, [r3, #0]
  402ff6:	4a37      	ldr	r2, [pc, #220]	; (4030d4 <xTaskIncrementTick+0x120>)
  402ff8:	6813      	ldr	r3, [r2, #0]
  402ffa:	3301      	adds	r3, #1
  402ffc:	6013      	str	r3, [r2, #0]
  402ffe:	4b36      	ldr	r3, [pc, #216]	; (4030d8 <xTaskIncrementTick+0x124>)
  403000:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  403002:	4b36      	ldr	r3, [pc, #216]	; (4030dc <xTaskIncrementTick+0x128>)
  403004:	681b      	ldr	r3, [r3, #0]
  403006:	429e      	cmp	r6, r3
  403008:	d218      	bcs.n	40303c <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40300a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  40300c:	4b34      	ldr	r3, [pc, #208]	; (4030e0 <xTaskIncrementTick+0x12c>)
  40300e:	681b      	ldr	r3, [r3, #0]
  403010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403012:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403016:	4a33      	ldr	r2, [pc, #204]	; (4030e4 <xTaskIncrementTick+0x130>)
  403018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  40301c:	2b02      	cmp	r3, #2
  40301e:	bf28      	it	cs
  403020:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  403022:	4b31      	ldr	r3, [pc, #196]	; (4030e8 <xTaskIncrementTick+0x134>)
  403024:	681b      	ldr	r3, [r3, #0]
  403026:	b90b      	cbnz	r3, 40302c <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  403028:	4b30      	ldr	r3, [pc, #192]	; (4030ec <xTaskIncrementTick+0x138>)
  40302a:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  40302c:	4b30      	ldr	r3, [pc, #192]	; (4030f0 <xTaskIncrementTick+0x13c>)
  40302e:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  403030:	2b00      	cmp	r3, #0
}
  403032:	bf0c      	ite	eq
  403034:	4620      	moveq	r0, r4
  403036:	2001      	movne	r0, #1
  403038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40303c:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40303e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4030cc <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403042:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4030fc <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  403046:	4f2b      	ldr	r7, [pc, #172]	; (4030f4 <xTaskIncrementTick+0x140>)
  403048:	e01f      	b.n	40308a <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40304a:	f04f 32ff 	mov.w	r2, #4294967295
  40304e:	4b23      	ldr	r3, [pc, #140]	; (4030dc <xTaskIncrementTick+0x128>)
  403050:	601a      	str	r2, [r3, #0]
						break;
  403052:	e7db      	b.n	40300c <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  403054:	4a21      	ldr	r2, [pc, #132]	; (4030dc <xTaskIncrementTick+0x128>)
  403056:	6013      	str	r3, [r2, #0]
							break;
  403058:	e7d8      	b.n	40300c <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40305a:	f105 0018 	add.w	r0, r5, #24
  40305e:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  403060:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  403062:	683a      	ldr	r2, [r7, #0]
  403064:	2301      	movs	r3, #1
  403066:	4083      	lsls	r3, r0
  403068:	4313      	orrs	r3, r2
  40306a:	603b      	str	r3, [r7, #0]
  40306c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403070:	4651      	mov	r1, sl
  403072:	4b1c      	ldr	r3, [pc, #112]	; (4030e4 <xTaskIncrementTick+0x130>)
  403074:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403078:	4b1f      	ldr	r3, [pc, #124]	; (4030f8 <xTaskIncrementTick+0x144>)
  40307a:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40307c:	4b18      	ldr	r3, [pc, #96]	; (4030e0 <xTaskIncrementTick+0x12c>)
  40307e:	681b      	ldr	r3, [r3, #0]
  403080:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  403082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  403084:	429a      	cmp	r2, r3
  403086:	bf28      	it	cs
  403088:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40308a:	f8d9 3000 	ldr.w	r3, [r9]
  40308e:	681b      	ldr	r3, [r3, #0]
  403090:	2b00      	cmp	r3, #0
  403092:	d0da      	beq.n	40304a <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  403094:	f8d9 3000 	ldr.w	r3, [r9]
  403098:	68db      	ldr	r3, [r3, #12]
  40309a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40309c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40309e:	429e      	cmp	r6, r3
  4030a0:	d3d8      	bcc.n	403054 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4030a2:	f105 0a04 	add.w	sl, r5, #4
  4030a6:	4650      	mov	r0, sl
  4030a8:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4030aa:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4030ac:	2b00      	cmp	r3, #0
  4030ae:	d1d4      	bne.n	40305a <xTaskIncrementTick+0xa6>
  4030b0:	e7d6      	b.n	403060 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4030b2:	4a0d      	ldr	r2, [pc, #52]	; (4030e8 <xTaskIncrementTick+0x134>)
  4030b4:	6813      	ldr	r3, [r2, #0]
  4030b6:	3301      	adds	r3, #1
  4030b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4030ba:	4b0c      	ldr	r3, [pc, #48]	; (4030ec <xTaskIncrementTick+0x138>)
  4030bc:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4030be:	2400      	movs	r4, #0
  4030c0:	e7b4      	b.n	40302c <xTaskIncrementTick+0x78>
  4030c2:	bf00      	nop
  4030c4:	2040c6a8 	.word	0x2040c6a8
  4030c8:	2040c728 	.word	0x2040c728
  4030cc:	2040c634 	.word	0x2040c634
  4030d0:	2040c638 	.word	0x2040c638
  4030d4:	2040c6e4 	.word	0x2040c6e4
  4030d8:	00402c55 	.word	0x00402c55
  4030dc:	2040c6e0 	.word	0x2040c6e0
  4030e0:	2040c630 	.word	0x2040c630
  4030e4:	2040c63c 	.word	0x2040c63c
  4030e8:	2040c6a4 	.word	0x2040c6a4
  4030ec:	00403e79 	.word	0x00403e79
  4030f0:	2040c72c 	.word	0x2040c72c
  4030f4:	2040c6b4 	.word	0x2040c6b4
  4030f8:	00401f31 	.word	0x00401f31
  4030fc:	00401f7d 	.word	0x00401f7d

00403100 <xTaskResumeAll>:
{
  403100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  403104:	4b38      	ldr	r3, [pc, #224]	; (4031e8 <xTaskResumeAll+0xe8>)
  403106:	681b      	ldr	r3, [r3, #0]
  403108:	b953      	cbnz	r3, 403120 <xTaskResumeAll+0x20>
  40310a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40310e:	b672      	cpsid	i
  403110:	f383 8811 	msr	BASEPRI, r3
  403114:	f3bf 8f6f 	isb	sy
  403118:	f3bf 8f4f 	dsb	sy
  40311c:	b662      	cpsie	i
  40311e:	e7fe      	b.n	40311e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  403120:	4b32      	ldr	r3, [pc, #200]	; (4031ec <xTaskResumeAll+0xec>)
  403122:	4798      	blx	r3
		--uxSchedulerSuspended;
  403124:	4b30      	ldr	r3, [pc, #192]	; (4031e8 <xTaskResumeAll+0xe8>)
  403126:	681a      	ldr	r2, [r3, #0]
  403128:	3a01      	subs	r2, #1
  40312a:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40312c:	681b      	ldr	r3, [r3, #0]
  40312e:	2b00      	cmp	r3, #0
  403130:	d155      	bne.n	4031de <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  403132:	4b2f      	ldr	r3, [pc, #188]	; (4031f0 <xTaskResumeAll+0xf0>)
  403134:	681b      	ldr	r3, [r3, #0]
  403136:	2b00      	cmp	r3, #0
  403138:	d132      	bne.n	4031a0 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40313a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  40313c:	4b2d      	ldr	r3, [pc, #180]	; (4031f4 <xTaskResumeAll+0xf4>)
  40313e:	4798      	blx	r3
}
  403140:	4620      	mov	r0, r4
  403142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  403146:	68fb      	ldr	r3, [r7, #12]
  403148:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40314a:	f104 0018 	add.w	r0, r4, #24
  40314e:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403150:	f104 0804 	add.w	r8, r4, #4
  403154:	4640      	mov	r0, r8
  403156:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  403158:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40315a:	682a      	ldr	r2, [r5, #0]
  40315c:	2301      	movs	r3, #1
  40315e:	4083      	lsls	r3, r0
  403160:	4313      	orrs	r3, r2
  403162:	602b      	str	r3, [r5, #0]
  403164:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403168:	4641      	mov	r1, r8
  40316a:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40316e:	4b22      	ldr	r3, [pc, #136]	; (4031f8 <xTaskResumeAll+0xf8>)
  403170:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403172:	4b22      	ldr	r3, [pc, #136]	; (4031fc <xTaskResumeAll+0xfc>)
  403174:	681b      	ldr	r3, [r3, #0]
  403176:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40317a:	429a      	cmp	r2, r3
  40317c:	d20c      	bcs.n	403198 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40317e:	683b      	ldr	r3, [r7, #0]
  403180:	2b00      	cmp	r3, #0
  403182:	d1e0      	bne.n	403146 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  403184:	4b1e      	ldr	r3, [pc, #120]	; (403200 <xTaskResumeAll+0x100>)
  403186:	681b      	ldr	r3, [r3, #0]
  403188:	b1db      	cbz	r3, 4031c2 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40318a:	4b1d      	ldr	r3, [pc, #116]	; (403200 <xTaskResumeAll+0x100>)
  40318c:	681b      	ldr	r3, [r3, #0]
  40318e:	b1c3      	cbz	r3, 4031c2 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  403190:	4e1c      	ldr	r6, [pc, #112]	; (403204 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  403192:	4d1d      	ldr	r5, [pc, #116]	; (403208 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  403194:	4c1a      	ldr	r4, [pc, #104]	; (403200 <xTaskResumeAll+0x100>)
  403196:	e00e      	b.n	4031b6 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  403198:	2201      	movs	r2, #1
  40319a:	4b1b      	ldr	r3, [pc, #108]	; (403208 <xTaskResumeAll+0x108>)
  40319c:	601a      	str	r2, [r3, #0]
  40319e:	e7ee      	b.n	40317e <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4031a0:	4f1a      	ldr	r7, [pc, #104]	; (40320c <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4031a2:	4e1b      	ldr	r6, [pc, #108]	; (403210 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  4031a4:	4d1b      	ldr	r5, [pc, #108]	; (403214 <xTaskResumeAll+0x114>)
  4031a6:	f8df 9074 	ldr.w	r9, [pc, #116]	; 40321c <xTaskResumeAll+0x11c>
  4031aa:	e7e8      	b.n	40317e <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  4031ac:	6823      	ldr	r3, [r4, #0]
  4031ae:	3b01      	subs	r3, #1
  4031b0:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4031b2:	6823      	ldr	r3, [r4, #0]
  4031b4:	b12b      	cbz	r3, 4031c2 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4031b6:	47b0      	blx	r6
  4031b8:	2800      	cmp	r0, #0
  4031ba:	d0f7      	beq.n	4031ac <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  4031bc:	2301      	movs	r3, #1
  4031be:	602b      	str	r3, [r5, #0]
  4031c0:	e7f4      	b.n	4031ac <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  4031c2:	4b11      	ldr	r3, [pc, #68]	; (403208 <xTaskResumeAll+0x108>)
  4031c4:	681b      	ldr	r3, [r3, #0]
  4031c6:	2b01      	cmp	r3, #1
  4031c8:	d10b      	bne.n	4031e2 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4031ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4031ce:	4b12      	ldr	r3, [pc, #72]	; (403218 <xTaskResumeAll+0x118>)
  4031d0:	601a      	str	r2, [r3, #0]
  4031d2:	f3bf 8f4f 	dsb	sy
  4031d6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4031da:	2401      	movs	r4, #1
  4031dc:	e7ae      	b.n	40313c <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4031de:	2400      	movs	r4, #0
  4031e0:	e7ac      	b.n	40313c <xTaskResumeAll+0x3c>
  4031e2:	2400      	movs	r4, #0
  4031e4:	e7aa      	b.n	40313c <xTaskResumeAll+0x3c>
  4031e6:	bf00      	nop
  4031e8:	2040c6a8 	.word	0x2040c6a8
  4031ec:	00402061 	.word	0x00402061
  4031f0:	2040c6a0 	.word	0x2040c6a0
  4031f4:	004020ad 	.word	0x004020ad
  4031f8:	00401f31 	.word	0x00401f31
  4031fc:	2040c630 	.word	0x2040c630
  403200:	2040c6a4 	.word	0x2040c6a4
  403204:	00402fb5 	.word	0x00402fb5
  403208:	2040c72c 	.word	0x2040c72c
  40320c:	2040c6e8 	.word	0x2040c6e8
  403210:	00401f7d 	.word	0x00401f7d
  403214:	2040c6b4 	.word	0x2040c6b4
  403218:	e000ed04 	.word	0xe000ed04
  40321c:	2040c63c 	.word	0x2040c63c

00403220 <vTaskDelay>:
	{
  403220:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  403222:	2800      	cmp	r0, #0
  403224:	d029      	beq.n	40327a <vTaskDelay+0x5a>
  403226:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  403228:	4b18      	ldr	r3, [pc, #96]	; (40328c <vTaskDelay+0x6c>)
  40322a:	681b      	ldr	r3, [r3, #0]
  40322c:	b153      	cbz	r3, 403244 <vTaskDelay+0x24>
  40322e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403232:	b672      	cpsid	i
  403234:	f383 8811 	msr	BASEPRI, r3
  403238:	f3bf 8f6f 	isb	sy
  40323c:	f3bf 8f4f 	dsb	sy
  403240:	b662      	cpsie	i
  403242:	e7fe      	b.n	403242 <vTaskDelay+0x22>
			vTaskSuspendAll();
  403244:	4b12      	ldr	r3, [pc, #72]	; (403290 <vTaskDelay+0x70>)
  403246:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  403248:	4b12      	ldr	r3, [pc, #72]	; (403294 <vTaskDelay+0x74>)
  40324a:	681b      	ldr	r3, [r3, #0]
  40324c:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40324e:	4b12      	ldr	r3, [pc, #72]	; (403298 <vTaskDelay+0x78>)
  403250:	6818      	ldr	r0, [r3, #0]
  403252:	3004      	adds	r0, #4
  403254:	4b11      	ldr	r3, [pc, #68]	; (40329c <vTaskDelay+0x7c>)
  403256:	4798      	blx	r3
  403258:	b948      	cbnz	r0, 40326e <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40325a:	4b0f      	ldr	r3, [pc, #60]	; (403298 <vTaskDelay+0x78>)
  40325c:	681a      	ldr	r2, [r3, #0]
  40325e:	4910      	ldr	r1, [pc, #64]	; (4032a0 <vTaskDelay+0x80>)
  403260:	680b      	ldr	r3, [r1, #0]
  403262:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403264:	2201      	movs	r2, #1
  403266:	4082      	lsls	r2, r0
  403268:	ea23 0302 	bic.w	r3, r3, r2
  40326c:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40326e:	4620      	mov	r0, r4
  403270:	4b0c      	ldr	r3, [pc, #48]	; (4032a4 <vTaskDelay+0x84>)
  403272:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  403274:	4b0c      	ldr	r3, [pc, #48]	; (4032a8 <vTaskDelay+0x88>)
  403276:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  403278:	b938      	cbnz	r0, 40328a <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  40327a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40327e:	4b0b      	ldr	r3, [pc, #44]	; (4032ac <vTaskDelay+0x8c>)
  403280:	601a      	str	r2, [r3, #0]
  403282:	f3bf 8f4f 	dsb	sy
  403286:	f3bf 8f6f 	isb	sy
  40328a:	bd10      	pop	{r4, pc}
  40328c:	2040c6a8 	.word	0x2040c6a8
  403290:	00402f99 	.word	0x00402f99
  403294:	2040c728 	.word	0x2040c728
  403298:	2040c630 	.word	0x2040c630
  40329c:	00401f7d 	.word	0x00401f7d
  4032a0:	2040c6b4 	.word	0x2040c6b4
  4032a4:	00402c81 	.word	0x00402c81
  4032a8:	00403101 	.word	0x00403101
  4032ac:	e000ed04 	.word	0xe000ed04

004032b0 <prvIdleTask>:
{
  4032b0:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4032b2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 40333c <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4032b6:	4e19      	ldr	r6, [pc, #100]	; (40331c <prvIdleTask+0x6c>)
				taskYIELD();
  4032b8:	f8df 9084 	ldr.w	r9, [pc, #132]	; 403340 <prvIdleTask+0x90>
  4032bc:	e02a      	b.n	403314 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4032be:	4b18      	ldr	r3, [pc, #96]	; (403320 <prvIdleTask+0x70>)
  4032c0:	681b      	ldr	r3, [r3, #0]
  4032c2:	2b01      	cmp	r3, #1
  4032c4:	d81e      	bhi.n	403304 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4032c6:	682b      	ldr	r3, [r5, #0]
  4032c8:	2b00      	cmp	r3, #0
  4032ca:	d0f8      	beq.n	4032be <prvIdleTask+0xe>
			vTaskSuspendAll();
  4032cc:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4032ce:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4032d0:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4032d2:	2c00      	cmp	r4, #0
  4032d4:	d0f7      	beq.n	4032c6 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4032d6:	4b13      	ldr	r3, [pc, #76]	; (403324 <prvIdleTask+0x74>)
  4032d8:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4032da:	68f3      	ldr	r3, [r6, #12]
  4032dc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4032de:	1d20      	adds	r0, r4, #4
  4032e0:	4b11      	ldr	r3, [pc, #68]	; (403328 <prvIdleTask+0x78>)
  4032e2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4032e4:	4a11      	ldr	r2, [pc, #68]	; (40332c <prvIdleTask+0x7c>)
  4032e6:	6813      	ldr	r3, [r2, #0]
  4032e8:	3b01      	subs	r3, #1
  4032ea:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4032ec:	682b      	ldr	r3, [r5, #0]
  4032ee:	3b01      	subs	r3, #1
  4032f0:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4032f2:	4b0f      	ldr	r3, [pc, #60]	; (403330 <prvIdleTask+0x80>)
  4032f4:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4032f6:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4032f8:	f8df a048 	ldr.w	sl, [pc, #72]	; 403344 <prvIdleTask+0x94>
  4032fc:	47d0      	blx	sl
		vPortFree( pxTCB );
  4032fe:	4620      	mov	r0, r4
  403300:	47d0      	blx	sl
  403302:	e7e0      	b.n	4032c6 <prvIdleTask+0x16>
				taskYIELD();
  403304:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403308:	f8c9 3000 	str.w	r3, [r9]
  40330c:	f3bf 8f4f 	dsb	sy
  403310:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  403314:	4d07      	ldr	r5, [pc, #28]	; (403334 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  403316:	4f08      	ldr	r7, [pc, #32]	; (403338 <prvIdleTask+0x88>)
  403318:	e7d5      	b.n	4032c6 <prvIdleTask+0x16>
  40331a:	bf00      	nop
  40331c:	2040c714 	.word	0x2040c714
  403320:	2040c63c 	.word	0x2040c63c
  403324:	00402061 	.word	0x00402061
  403328:	00401f7d 	.word	0x00401f7d
  40332c:	2040c6a0 	.word	0x2040c6a0
  403330:	004020ad 	.word	0x004020ad
  403334:	2040c6b0 	.word	0x2040c6b0
  403338:	00403101 	.word	0x00403101
  40333c:	00402f99 	.word	0x00402f99
  403340:	e000ed04 	.word	0xe000ed04
  403344:	0040232d 	.word	0x0040232d

00403348 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  403348:	4b2d      	ldr	r3, [pc, #180]	; (403400 <vTaskSwitchContext+0xb8>)
  40334a:	681b      	ldr	r3, [r3, #0]
  40334c:	2b00      	cmp	r3, #0
  40334e:	d12c      	bne.n	4033aa <vTaskSwitchContext+0x62>
{
  403350:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  403352:	2200      	movs	r2, #0
  403354:	4b2b      	ldr	r3, [pc, #172]	; (403404 <vTaskSwitchContext+0xbc>)
  403356:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  403358:	4b2b      	ldr	r3, [pc, #172]	; (403408 <vTaskSwitchContext+0xc0>)
  40335a:	681b      	ldr	r3, [r3, #0]
  40335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40335e:	681a      	ldr	r2, [r3, #0]
  403360:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403364:	d103      	bne.n	40336e <vTaskSwitchContext+0x26>
  403366:	685a      	ldr	r2, [r3, #4]
  403368:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40336c:	d021      	beq.n	4033b2 <vTaskSwitchContext+0x6a>
  40336e:	4b26      	ldr	r3, [pc, #152]	; (403408 <vTaskSwitchContext+0xc0>)
  403370:	6818      	ldr	r0, [r3, #0]
  403372:	6819      	ldr	r1, [r3, #0]
  403374:	3134      	adds	r1, #52	; 0x34
  403376:	4b25      	ldr	r3, [pc, #148]	; (40340c <vTaskSwitchContext+0xc4>)
  403378:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40337a:	4b25      	ldr	r3, [pc, #148]	; (403410 <vTaskSwitchContext+0xc8>)
  40337c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40337e:	fab3 f383 	clz	r3, r3
  403382:	b2db      	uxtb	r3, r3
  403384:	f1c3 031f 	rsb	r3, r3, #31
  403388:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40338c:	4a21      	ldr	r2, [pc, #132]	; (403414 <vTaskSwitchContext+0xcc>)
  40338e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  403392:	b9ba      	cbnz	r2, 4033c4 <vTaskSwitchContext+0x7c>
	__asm volatile
  403394:	f04f 0380 	mov.w	r3, #128	; 0x80
  403398:	b672      	cpsid	i
  40339a:	f383 8811 	msr	BASEPRI, r3
  40339e:	f3bf 8f6f 	isb	sy
  4033a2:	f3bf 8f4f 	dsb	sy
  4033a6:	b662      	cpsie	i
  4033a8:	e7fe      	b.n	4033a8 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4033aa:	2201      	movs	r2, #1
  4033ac:	4b15      	ldr	r3, [pc, #84]	; (403404 <vTaskSwitchContext+0xbc>)
  4033ae:	601a      	str	r2, [r3, #0]
  4033b0:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4033b2:	689a      	ldr	r2, [r3, #8]
  4033b4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4033b8:	d1d9      	bne.n	40336e <vTaskSwitchContext+0x26>
  4033ba:	68db      	ldr	r3, [r3, #12]
  4033bc:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4033c0:	d1d5      	bne.n	40336e <vTaskSwitchContext+0x26>
  4033c2:	e7da      	b.n	40337a <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4033c4:	4a13      	ldr	r2, [pc, #76]	; (403414 <vTaskSwitchContext+0xcc>)
  4033c6:	0099      	lsls	r1, r3, #2
  4033c8:	18c8      	adds	r0, r1, r3
  4033ca:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4033ce:	6844      	ldr	r4, [r0, #4]
  4033d0:	6864      	ldr	r4, [r4, #4]
  4033d2:	6044      	str	r4, [r0, #4]
  4033d4:	4419      	add	r1, r3
  4033d6:	4602      	mov	r2, r0
  4033d8:	3208      	adds	r2, #8
  4033da:	4294      	cmp	r4, r2
  4033dc:	d009      	beq.n	4033f2 <vTaskSwitchContext+0xaa>
  4033de:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4033e2:	4a0c      	ldr	r2, [pc, #48]	; (403414 <vTaskSwitchContext+0xcc>)
  4033e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4033e8:	685b      	ldr	r3, [r3, #4]
  4033ea:	68da      	ldr	r2, [r3, #12]
  4033ec:	4b06      	ldr	r3, [pc, #24]	; (403408 <vTaskSwitchContext+0xc0>)
  4033ee:	601a      	str	r2, [r3, #0]
  4033f0:	bd10      	pop	{r4, pc}
  4033f2:	6860      	ldr	r0, [r4, #4]
  4033f4:	4a07      	ldr	r2, [pc, #28]	; (403414 <vTaskSwitchContext+0xcc>)
  4033f6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4033fa:	6050      	str	r0, [r2, #4]
  4033fc:	e7ef      	b.n	4033de <vTaskSwitchContext+0x96>
  4033fe:	bf00      	nop
  403400:	2040c6a8 	.word	0x2040c6a8
  403404:	2040c72c 	.word	0x2040c72c
  403408:	2040c630 	.word	0x2040c630
  40340c:	00403e61 	.word	0x00403e61
  403410:	2040c6b4 	.word	0x2040c6b4
  403414:	2040c63c 	.word	0x2040c63c

00403418 <vTaskPlaceOnEventList>:
{
  403418:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40341a:	b1e0      	cbz	r0, 403456 <vTaskPlaceOnEventList+0x3e>
  40341c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40341e:	4d17      	ldr	r5, [pc, #92]	; (40347c <vTaskPlaceOnEventList+0x64>)
  403420:	6829      	ldr	r1, [r5, #0]
  403422:	3118      	adds	r1, #24
  403424:	4b16      	ldr	r3, [pc, #88]	; (403480 <vTaskPlaceOnEventList+0x68>)
  403426:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403428:	6828      	ldr	r0, [r5, #0]
  40342a:	3004      	adds	r0, #4
  40342c:	4b15      	ldr	r3, [pc, #84]	; (403484 <vTaskPlaceOnEventList+0x6c>)
  40342e:	4798      	blx	r3
  403430:	b940      	cbnz	r0, 403444 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403432:	682a      	ldr	r2, [r5, #0]
  403434:	4914      	ldr	r1, [pc, #80]	; (403488 <vTaskPlaceOnEventList+0x70>)
  403436:	680b      	ldr	r3, [r1, #0]
  403438:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40343a:	2201      	movs	r2, #1
  40343c:	4082      	lsls	r2, r0
  40343e:	ea23 0302 	bic.w	r3, r3, r2
  403442:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  403444:	f1b4 3fff 	cmp.w	r4, #4294967295
  403448:	d010      	beq.n	40346c <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  40344a:	4b10      	ldr	r3, [pc, #64]	; (40348c <vTaskPlaceOnEventList+0x74>)
  40344c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40344e:	4420      	add	r0, r4
  403450:	4b0f      	ldr	r3, [pc, #60]	; (403490 <vTaskPlaceOnEventList+0x78>)
  403452:	4798      	blx	r3
  403454:	bd38      	pop	{r3, r4, r5, pc}
  403456:	f04f 0380 	mov.w	r3, #128	; 0x80
  40345a:	b672      	cpsid	i
  40345c:	f383 8811 	msr	BASEPRI, r3
  403460:	f3bf 8f6f 	isb	sy
  403464:	f3bf 8f4f 	dsb	sy
  403468:	b662      	cpsie	i
  40346a:	e7fe      	b.n	40346a <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40346c:	4b03      	ldr	r3, [pc, #12]	; (40347c <vTaskPlaceOnEventList+0x64>)
  40346e:	6819      	ldr	r1, [r3, #0]
  403470:	3104      	adds	r1, #4
  403472:	4808      	ldr	r0, [pc, #32]	; (403494 <vTaskPlaceOnEventList+0x7c>)
  403474:	4b08      	ldr	r3, [pc, #32]	; (403498 <vTaskPlaceOnEventList+0x80>)
  403476:	4798      	blx	r3
  403478:	bd38      	pop	{r3, r4, r5, pc}
  40347a:	bf00      	nop
  40347c:	2040c630 	.word	0x2040c630
  403480:	00401f49 	.word	0x00401f49
  403484:	00401f7d 	.word	0x00401f7d
  403488:	2040c6b4 	.word	0x2040c6b4
  40348c:	2040c728 	.word	0x2040c728
  403490:	00402c81 	.word	0x00402c81
  403494:	2040c700 	.word	0x2040c700
  403498:	00401f31 	.word	0x00401f31

0040349c <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  40349c:	b1e8      	cbz	r0, 4034da <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40349e:	b570      	push	{r4, r5, r6, lr}
  4034a0:	4615      	mov	r5, r2
  4034a2:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4034a4:	4e16      	ldr	r6, [pc, #88]	; (403500 <vTaskPlaceOnEventListRestricted+0x64>)
  4034a6:	6831      	ldr	r1, [r6, #0]
  4034a8:	3118      	adds	r1, #24
  4034aa:	4b16      	ldr	r3, [pc, #88]	; (403504 <vTaskPlaceOnEventListRestricted+0x68>)
  4034ac:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4034ae:	6830      	ldr	r0, [r6, #0]
  4034b0:	3004      	adds	r0, #4
  4034b2:	4b15      	ldr	r3, [pc, #84]	; (403508 <vTaskPlaceOnEventListRestricted+0x6c>)
  4034b4:	4798      	blx	r3
  4034b6:	b940      	cbnz	r0, 4034ca <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4034b8:	6832      	ldr	r2, [r6, #0]
  4034ba:	4914      	ldr	r1, [pc, #80]	; (40350c <vTaskPlaceOnEventListRestricted+0x70>)
  4034bc:	680b      	ldr	r3, [r1, #0]
  4034be:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4034c0:	2201      	movs	r2, #1
  4034c2:	4082      	lsls	r2, r0
  4034c4:	ea23 0302 	bic.w	r3, r3, r2
  4034c8:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4034ca:	2d01      	cmp	r5, #1
  4034cc:	d010      	beq.n	4034f0 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4034ce:	4b10      	ldr	r3, [pc, #64]	; (403510 <vTaskPlaceOnEventListRestricted+0x74>)
  4034d0:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4034d2:	4420      	add	r0, r4
  4034d4:	4b0f      	ldr	r3, [pc, #60]	; (403514 <vTaskPlaceOnEventListRestricted+0x78>)
  4034d6:	4798      	blx	r3
  4034d8:	bd70      	pop	{r4, r5, r6, pc}
  4034da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034de:	b672      	cpsid	i
  4034e0:	f383 8811 	msr	BASEPRI, r3
  4034e4:	f3bf 8f6f 	isb	sy
  4034e8:	f3bf 8f4f 	dsb	sy
  4034ec:	b662      	cpsie	i
  4034ee:	e7fe      	b.n	4034ee <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4034f0:	4b03      	ldr	r3, [pc, #12]	; (403500 <vTaskPlaceOnEventListRestricted+0x64>)
  4034f2:	6819      	ldr	r1, [r3, #0]
  4034f4:	3104      	adds	r1, #4
  4034f6:	4808      	ldr	r0, [pc, #32]	; (403518 <vTaskPlaceOnEventListRestricted+0x7c>)
  4034f8:	4b02      	ldr	r3, [pc, #8]	; (403504 <vTaskPlaceOnEventListRestricted+0x68>)
  4034fa:	4798      	blx	r3
  4034fc:	bd70      	pop	{r4, r5, r6, pc}
  4034fe:	bf00      	nop
  403500:	2040c630 	.word	0x2040c630
  403504:	00401f31 	.word	0x00401f31
  403508:	00401f7d 	.word	0x00401f7d
  40350c:	2040c6b4 	.word	0x2040c6b4
  403510:	2040c728 	.word	0x2040c728
  403514:	00402c81 	.word	0x00402c81
  403518:	2040c700 	.word	0x2040c700

0040351c <xTaskRemoveFromEventList>:
{
  40351c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40351e:	68c3      	ldr	r3, [r0, #12]
  403520:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  403522:	b324      	cbz	r4, 40356e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  403524:	f104 0518 	add.w	r5, r4, #24
  403528:	4628      	mov	r0, r5
  40352a:	4b1a      	ldr	r3, [pc, #104]	; (403594 <xTaskRemoveFromEventList+0x78>)
  40352c:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40352e:	4b1a      	ldr	r3, [pc, #104]	; (403598 <xTaskRemoveFromEventList+0x7c>)
  403530:	681b      	ldr	r3, [r3, #0]
  403532:	bb3b      	cbnz	r3, 403584 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  403534:	1d25      	adds	r5, r4, #4
  403536:	4628      	mov	r0, r5
  403538:	4b16      	ldr	r3, [pc, #88]	; (403594 <xTaskRemoveFromEventList+0x78>)
  40353a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  40353c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40353e:	4a17      	ldr	r2, [pc, #92]	; (40359c <xTaskRemoveFromEventList+0x80>)
  403540:	6811      	ldr	r1, [r2, #0]
  403542:	2301      	movs	r3, #1
  403544:	4083      	lsls	r3, r0
  403546:	430b      	orrs	r3, r1
  403548:	6013      	str	r3, [r2, #0]
  40354a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40354e:	4629      	mov	r1, r5
  403550:	4b13      	ldr	r3, [pc, #76]	; (4035a0 <xTaskRemoveFromEventList+0x84>)
  403552:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403556:	4b13      	ldr	r3, [pc, #76]	; (4035a4 <xTaskRemoveFromEventList+0x88>)
  403558:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  40355a:	4b13      	ldr	r3, [pc, #76]	; (4035a8 <xTaskRemoveFromEventList+0x8c>)
  40355c:	681b      	ldr	r3, [r3, #0]
  40355e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403562:	429a      	cmp	r2, r3
  403564:	d913      	bls.n	40358e <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  403566:	2001      	movs	r0, #1
  403568:	4b10      	ldr	r3, [pc, #64]	; (4035ac <xTaskRemoveFromEventList+0x90>)
  40356a:	6018      	str	r0, [r3, #0]
  40356c:	bd38      	pop	{r3, r4, r5, pc}
  40356e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403572:	b672      	cpsid	i
  403574:	f383 8811 	msr	BASEPRI, r3
  403578:	f3bf 8f6f 	isb	sy
  40357c:	f3bf 8f4f 	dsb	sy
  403580:	b662      	cpsie	i
  403582:	e7fe      	b.n	403582 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403584:	4629      	mov	r1, r5
  403586:	480a      	ldr	r0, [pc, #40]	; (4035b0 <xTaskRemoveFromEventList+0x94>)
  403588:	4b06      	ldr	r3, [pc, #24]	; (4035a4 <xTaskRemoveFromEventList+0x88>)
  40358a:	4798      	blx	r3
  40358c:	e7e5      	b.n	40355a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  40358e:	2000      	movs	r0, #0
}
  403590:	bd38      	pop	{r3, r4, r5, pc}
  403592:	bf00      	nop
  403594:	00401f7d 	.word	0x00401f7d
  403598:	2040c6a8 	.word	0x2040c6a8
  40359c:	2040c6b4 	.word	0x2040c6b4
  4035a0:	2040c63c 	.word	0x2040c63c
  4035a4:	00401f31 	.word	0x00401f31
  4035a8:	2040c630 	.word	0x2040c630
  4035ac:	2040c72c 	.word	0x2040c72c
  4035b0:	2040c6e8 	.word	0x2040c6e8

004035b4 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  4035b4:	b130      	cbz	r0, 4035c4 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4035b6:	4a09      	ldr	r2, [pc, #36]	; (4035dc <vTaskSetTimeOutState+0x28>)
  4035b8:	6812      	ldr	r2, [r2, #0]
  4035ba:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4035bc:	4a08      	ldr	r2, [pc, #32]	; (4035e0 <vTaskSetTimeOutState+0x2c>)
  4035be:	6812      	ldr	r2, [r2, #0]
  4035c0:	6042      	str	r2, [r0, #4]
  4035c2:	4770      	bx	lr
  4035c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035c8:	b672      	cpsid	i
  4035ca:	f383 8811 	msr	BASEPRI, r3
  4035ce:	f3bf 8f6f 	isb	sy
  4035d2:	f3bf 8f4f 	dsb	sy
  4035d6:	b662      	cpsie	i
  4035d8:	e7fe      	b.n	4035d8 <vTaskSetTimeOutState+0x24>
  4035da:	bf00      	nop
  4035dc:	2040c6e4 	.word	0x2040c6e4
  4035e0:	2040c728 	.word	0x2040c728

004035e4 <xTaskCheckForTimeOut>:
{
  4035e4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  4035e6:	b1c0      	cbz	r0, 40361a <xTaskCheckForTimeOut+0x36>
  4035e8:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4035ea:	b309      	cbz	r1, 403630 <xTaskCheckForTimeOut+0x4c>
  4035ec:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4035ee:	4b1d      	ldr	r3, [pc, #116]	; (403664 <xTaskCheckForTimeOut+0x80>)
  4035f0:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  4035f2:	4b1d      	ldr	r3, [pc, #116]	; (403668 <xTaskCheckForTimeOut+0x84>)
  4035f4:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4035f6:	682b      	ldr	r3, [r5, #0]
  4035f8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4035fc:	d02e      	beq.n	40365c <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4035fe:	491b      	ldr	r1, [pc, #108]	; (40366c <xTaskCheckForTimeOut+0x88>)
  403600:	6809      	ldr	r1, [r1, #0]
  403602:	6820      	ldr	r0, [r4, #0]
  403604:	4288      	cmp	r0, r1
  403606:	d002      	beq.n	40360e <xTaskCheckForTimeOut+0x2a>
  403608:	6861      	ldr	r1, [r4, #4]
  40360a:	428a      	cmp	r2, r1
  40360c:	d228      	bcs.n	403660 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  40360e:	6861      	ldr	r1, [r4, #4]
  403610:	1a50      	subs	r0, r2, r1
  403612:	4283      	cmp	r3, r0
  403614:	d817      	bhi.n	403646 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  403616:	2401      	movs	r4, #1
  403618:	e01c      	b.n	403654 <xTaskCheckForTimeOut+0x70>
  40361a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40361e:	b672      	cpsid	i
  403620:	f383 8811 	msr	BASEPRI, r3
  403624:	f3bf 8f6f 	isb	sy
  403628:	f3bf 8f4f 	dsb	sy
  40362c:	b662      	cpsie	i
  40362e:	e7fe      	b.n	40362e <xTaskCheckForTimeOut+0x4a>
  403630:	f04f 0380 	mov.w	r3, #128	; 0x80
  403634:	b672      	cpsid	i
  403636:	f383 8811 	msr	BASEPRI, r3
  40363a:	f3bf 8f6f 	isb	sy
  40363e:	f3bf 8f4f 	dsb	sy
  403642:	b662      	cpsie	i
  403644:	e7fe      	b.n	403644 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  403646:	1a9b      	subs	r3, r3, r2
  403648:	440b      	add	r3, r1
  40364a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40364c:	4620      	mov	r0, r4
  40364e:	4b08      	ldr	r3, [pc, #32]	; (403670 <xTaskCheckForTimeOut+0x8c>)
  403650:	4798      	blx	r3
			xReturn = pdFALSE;
  403652:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403654:	4b07      	ldr	r3, [pc, #28]	; (403674 <xTaskCheckForTimeOut+0x90>)
  403656:	4798      	blx	r3
}
  403658:	4620      	mov	r0, r4
  40365a:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  40365c:	2400      	movs	r4, #0
  40365e:	e7f9      	b.n	403654 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  403660:	2401      	movs	r4, #1
  403662:	e7f7      	b.n	403654 <xTaskCheckForTimeOut+0x70>
  403664:	00402061 	.word	0x00402061
  403668:	2040c728 	.word	0x2040c728
  40366c:	2040c6e4 	.word	0x2040c6e4
  403670:	004035b5 	.word	0x004035b5
  403674:	004020ad 	.word	0x004020ad

00403678 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  403678:	2201      	movs	r2, #1
  40367a:	4b01      	ldr	r3, [pc, #4]	; (403680 <vTaskMissedYield+0x8>)
  40367c:	601a      	str	r2, [r3, #0]
  40367e:	4770      	bx	lr
  403680:	2040c72c 	.word	0x2040c72c

00403684 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  403684:	4b05      	ldr	r3, [pc, #20]	; (40369c <xTaskGetSchedulerState+0x18>)
  403686:	681b      	ldr	r3, [r3, #0]
  403688:	b133      	cbz	r3, 403698 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40368a:	4b05      	ldr	r3, [pc, #20]	; (4036a0 <xTaskGetSchedulerState+0x1c>)
  40368c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40368e:	2b00      	cmp	r3, #0
  403690:	bf0c      	ite	eq
  403692:	2002      	moveq	r0, #2
  403694:	2000      	movne	r0, #0
  403696:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403698:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  40369a:	4770      	bx	lr
  40369c:	2040c6fc 	.word	0x2040c6fc
  4036a0:	2040c6a8 	.word	0x2040c6a8

004036a4 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4036a4:	2800      	cmp	r0, #0
  4036a6:	d044      	beq.n	403732 <vTaskPriorityInherit+0x8e>
	{
  4036a8:	b538      	push	{r3, r4, r5, lr}
  4036aa:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4036ac:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4036ae:	4921      	ldr	r1, [pc, #132]	; (403734 <vTaskPriorityInherit+0x90>)
  4036b0:	6809      	ldr	r1, [r1, #0]
  4036b2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4036b4:	428a      	cmp	r2, r1
  4036b6:	d214      	bcs.n	4036e2 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  4036b8:	6981      	ldr	r1, [r0, #24]
  4036ba:	2900      	cmp	r1, #0
  4036bc:	db05      	blt.n	4036ca <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4036be:	491d      	ldr	r1, [pc, #116]	; (403734 <vTaskPriorityInherit+0x90>)
  4036c0:	6809      	ldr	r1, [r1, #0]
  4036c2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4036c4:	f1c1 0105 	rsb	r1, r1, #5
  4036c8:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4036ca:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4036ce:	491a      	ldr	r1, [pc, #104]	; (403738 <vTaskPriorityInherit+0x94>)
  4036d0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4036d4:	6961      	ldr	r1, [r4, #20]
  4036d6:	4291      	cmp	r1, r2
  4036d8:	d004      	beq.n	4036e4 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4036da:	4a16      	ldr	r2, [pc, #88]	; (403734 <vTaskPriorityInherit+0x90>)
  4036dc:	6812      	ldr	r2, [r2, #0]
  4036de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4036e0:	62e2      	str	r2, [r4, #44]	; 0x2c
  4036e2:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4036e4:	1d25      	adds	r5, r4, #4
  4036e6:	4628      	mov	r0, r5
  4036e8:	4b14      	ldr	r3, [pc, #80]	; (40373c <vTaskPriorityInherit+0x98>)
  4036ea:	4798      	blx	r3
  4036ec:	b970      	cbnz	r0, 40370c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4036ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4036f0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4036f4:	4a10      	ldr	r2, [pc, #64]	; (403738 <vTaskPriorityInherit+0x94>)
  4036f6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4036fa:	b93a      	cbnz	r2, 40370c <vTaskPriorityInherit+0x68>
  4036fc:	4810      	ldr	r0, [pc, #64]	; (403740 <vTaskPriorityInherit+0x9c>)
  4036fe:	6802      	ldr	r2, [r0, #0]
  403700:	2101      	movs	r1, #1
  403702:	fa01 f303 	lsl.w	r3, r1, r3
  403706:	ea22 0303 	bic.w	r3, r2, r3
  40370a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40370c:	4b09      	ldr	r3, [pc, #36]	; (403734 <vTaskPriorityInherit+0x90>)
  40370e:	681b      	ldr	r3, [r3, #0]
  403710:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403712:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403714:	4a0a      	ldr	r2, [pc, #40]	; (403740 <vTaskPriorityInherit+0x9c>)
  403716:	6811      	ldr	r1, [r2, #0]
  403718:	2301      	movs	r3, #1
  40371a:	4083      	lsls	r3, r0
  40371c:	430b      	orrs	r3, r1
  40371e:	6013      	str	r3, [r2, #0]
  403720:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403724:	4629      	mov	r1, r5
  403726:	4b04      	ldr	r3, [pc, #16]	; (403738 <vTaskPriorityInherit+0x94>)
  403728:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40372c:	4b05      	ldr	r3, [pc, #20]	; (403744 <vTaskPriorityInherit+0xa0>)
  40372e:	4798      	blx	r3
  403730:	bd38      	pop	{r3, r4, r5, pc}
  403732:	4770      	bx	lr
  403734:	2040c630 	.word	0x2040c630
  403738:	2040c63c 	.word	0x2040c63c
  40373c:	00401f7d 	.word	0x00401f7d
  403740:	2040c6b4 	.word	0x2040c6b4
  403744:	00401f31 	.word	0x00401f31

00403748 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  403748:	2800      	cmp	r0, #0
  40374a:	d04d      	beq.n	4037e8 <xTaskPriorityDisinherit+0xa0>
	{
  40374c:	b538      	push	{r3, r4, r5, lr}
  40374e:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  403750:	4a27      	ldr	r2, [pc, #156]	; (4037f0 <xTaskPriorityDisinherit+0xa8>)
  403752:	6812      	ldr	r2, [r2, #0]
  403754:	4290      	cmp	r0, r2
  403756:	d00a      	beq.n	40376e <xTaskPriorityDisinherit+0x26>
  403758:	f04f 0380 	mov.w	r3, #128	; 0x80
  40375c:	b672      	cpsid	i
  40375e:	f383 8811 	msr	BASEPRI, r3
  403762:	f3bf 8f6f 	isb	sy
  403766:	f3bf 8f4f 	dsb	sy
  40376a:	b662      	cpsie	i
  40376c:	e7fe      	b.n	40376c <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  40376e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  403770:	b952      	cbnz	r2, 403788 <xTaskPriorityDisinherit+0x40>
  403772:	f04f 0380 	mov.w	r3, #128	; 0x80
  403776:	b672      	cpsid	i
  403778:	f383 8811 	msr	BASEPRI, r3
  40377c:	f3bf 8f6f 	isb	sy
  403780:	f3bf 8f4f 	dsb	sy
  403784:	b662      	cpsie	i
  403786:	e7fe      	b.n	403786 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403788:	3a01      	subs	r2, #1
  40378a:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40378c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  40378e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403790:	4288      	cmp	r0, r1
  403792:	d02b      	beq.n	4037ec <xTaskPriorityDisinherit+0xa4>
  403794:	bb52      	cbnz	r2, 4037ec <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403796:	1d25      	adds	r5, r4, #4
  403798:	4628      	mov	r0, r5
  40379a:	4b16      	ldr	r3, [pc, #88]	; (4037f4 <xTaskPriorityDisinherit+0xac>)
  40379c:	4798      	blx	r3
  40379e:	b968      	cbnz	r0, 4037bc <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4037a0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  4037a2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4037a6:	4b14      	ldr	r3, [pc, #80]	; (4037f8 <xTaskPriorityDisinherit+0xb0>)
  4037a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4037ac:	b933      	cbnz	r3, 4037bc <xTaskPriorityDisinherit+0x74>
  4037ae:	4813      	ldr	r0, [pc, #76]	; (4037fc <xTaskPriorityDisinherit+0xb4>)
  4037b0:	6803      	ldr	r3, [r0, #0]
  4037b2:	2201      	movs	r2, #1
  4037b4:	408a      	lsls	r2, r1
  4037b6:	ea23 0302 	bic.w	r3, r3, r2
  4037ba:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4037bc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4037be:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4037c0:	f1c0 0305 	rsb	r3, r0, #5
  4037c4:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4037c6:	4a0d      	ldr	r2, [pc, #52]	; (4037fc <xTaskPriorityDisinherit+0xb4>)
  4037c8:	6811      	ldr	r1, [r2, #0]
  4037ca:	2401      	movs	r4, #1
  4037cc:	fa04 f300 	lsl.w	r3, r4, r0
  4037d0:	430b      	orrs	r3, r1
  4037d2:	6013      	str	r3, [r2, #0]
  4037d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4037d8:	4629      	mov	r1, r5
  4037da:	4b07      	ldr	r3, [pc, #28]	; (4037f8 <xTaskPriorityDisinherit+0xb0>)
  4037dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4037e0:	4b07      	ldr	r3, [pc, #28]	; (403800 <xTaskPriorityDisinherit+0xb8>)
  4037e2:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4037e4:	4620      	mov	r0, r4
  4037e6:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4037e8:	2000      	movs	r0, #0
  4037ea:	4770      	bx	lr
  4037ec:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4037ee:	bd38      	pop	{r3, r4, r5, pc}
  4037f0:	2040c630 	.word	0x2040c630
  4037f4:	00401f7d 	.word	0x00401f7d
  4037f8:	2040c63c 	.word	0x2040c63c
  4037fc:	2040c6b4 	.word	0x2040c6b4
  403800:	00401f31 	.word	0x00401f31

00403804 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403804:	4b05      	ldr	r3, [pc, #20]	; (40381c <pvTaskIncrementMutexHeldCount+0x18>)
  403806:	681b      	ldr	r3, [r3, #0]
  403808:	b123      	cbz	r3, 403814 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40380a:	4b04      	ldr	r3, [pc, #16]	; (40381c <pvTaskIncrementMutexHeldCount+0x18>)
  40380c:	681a      	ldr	r2, [r3, #0]
  40380e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403810:	3301      	adds	r3, #1
  403812:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403814:	4b01      	ldr	r3, [pc, #4]	; (40381c <pvTaskIncrementMutexHeldCount+0x18>)
  403816:	6818      	ldr	r0, [r3, #0]
	}
  403818:	4770      	bx	lr
  40381a:	bf00      	nop
  40381c:	2040c630 	.word	0x2040c630

00403820 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403820:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403822:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403824:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  403826:	4291      	cmp	r1, r2
  403828:	d80c      	bhi.n	403844 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40382a:	1ad2      	subs	r2, r2, r3
  40382c:	6983      	ldr	r3, [r0, #24]
  40382e:	429a      	cmp	r2, r3
  403830:	d301      	bcc.n	403836 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403832:	2001      	movs	r0, #1
  403834:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403836:	1d01      	adds	r1, r0, #4
  403838:	4b09      	ldr	r3, [pc, #36]	; (403860 <prvInsertTimerInActiveList+0x40>)
  40383a:	6818      	ldr	r0, [r3, #0]
  40383c:	4b09      	ldr	r3, [pc, #36]	; (403864 <prvInsertTimerInActiveList+0x44>)
  40383e:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403840:	2000      	movs	r0, #0
  403842:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403844:	429a      	cmp	r2, r3
  403846:	d203      	bcs.n	403850 <prvInsertTimerInActiveList+0x30>
  403848:	4299      	cmp	r1, r3
  40384a:	d301      	bcc.n	403850 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40384c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40384e:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403850:	1d01      	adds	r1, r0, #4
  403852:	4b05      	ldr	r3, [pc, #20]	; (403868 <prvInsertTimerInActiveList+0x48>)
  403854:	6818      	ldr	r0, [r3, #0]
  403856:	4b03      	ldr	r3, [pc, #12]	; (403864 <prvInsertTimerInActiveList+0x44>)
  403858:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40385a:	2000      	movs	r0, #0
  40385c:	bd08      	pop	{r3, pc}
  40385e:	bf00      	nop
  403860:	2040c734 	.word	0x2040c734
  403864:	00401f49 	.word	0x00401f49
  403868:	2040c730 	.word	0x2040c730

0040386c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40386c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40386e:	4b15      	ldr	r3, [pc, #84]	; (4038c4 <prvCheckForValidListAndQueue+0x58>)
  403870:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403872:	4b15      	ldr	r3, [pc, #84]	; (4038c8 <prvCheckForValidListAndQueue+0x5c>)
  403874:	681b      	ldr	r3, [r3, #0]
  403876:	b113      	cbz	r3, 40387e <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403878:	4b14      	ldr	r3, [pc, #80]	; (4038cc <prvCheckForValidListAndQueue+0x60>)
  40387a:	4798      	blx	r3
  40387c:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  40387e:	4d14      	ldr	r5, [pc, #80]	; (4038d0 <prvCheckForValidListAndQueue+0x64>)
  403880:	4628      	mov	r0, r5
  403882:	4e14      	ldr	r6, [pc, #80]	; (4038d4 <prvCheckForValidListAndQueue+0x68>)
  403884:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403886:	4c14      	ldr	r4, [pc, #80]	; (4038d8 <prvCheckForValidListAndQueue+0x6c>)
  403888:	4620      	mov	r0, r4
  40388a:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  40388c:	4b13      	ldr	r3, [pc, #76]	; (4038dc <prvCheckForValidListAndQueue+0x70>)
  40388e:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403890:	4b13      	ldr	r3, [pc, #76]	; (4038e0 <prvCheckForValidListAndQueue+0x74>)
  403892:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403894:	2200      	movs	r2, #0
  403896:	2110      	movs	r1, #16
  403898:	2005      	movs	r0, #5
  40389a:	4b12      	ldr	r3, [pc, #72]	; (4038e4 <prvCheckForValidListAndQueue+0x78>)
  40389c:	4798      	blx	r3
  40389e:	4b0a      	ldr	r3, [pc, #40]	; (4038c8 <prvCheckForValidListAndQueue+0x5c>)
  4038a0:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4038a2:	b118      	cbz	r0, 4038ac <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4038a4:	4910      	ldr	r1, [pc, #64]	; (4038e8 <prvCheckForValidListAndQueue+0x7c>)
  4038a6:	4b11      	ldr	r3, [pc, #68]	; (4038ec <prvCheckForValidListAndQueue+0x80>)
  4038a8:	4798      	blx	r3
  4038aa:	e7e5      	b.n	403878 <prvCheckForValidListAndQueue+0xc>
  4038ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038b0:	b672      	cpsid	i
  4038b2:	f383 8811 	msr	BASEPRI, r3
  4038b6:	f3bf 8f6f 	isb	sy
  4038ba:	f3bf 8f4f 	dsb	sy
  4038be:	b662      	cpsie	i
  4038c0:	e7fe      	b.n	4038c0 <prvCheckForValidListAndQueue+0x54>
  4038c2:	bf00      	nop
  4038c4:	00402061 	.word	0x00402061
  4038c8:	2040c764 	.word	0x2040c764
  4038cc:	004020ad 	.word	0x004020ad
  4038d0:	2040c738 	.word	0x2040c738
  4038d4:	00401f15 	.word	0x00401f15
  4038d8:	2040c74c 	.word	0x2040c74c
  4038dc:	2040c730 	.word	0x2040c730
  4038e0:	2040c734 	.word	0x2040c734
  4038e4:	004025b9 	.word	0x004025b9
  4038e8:	00407420 	.word	0x00407420
  4038ec:	00402bc9 	.word	0x00402bc9

004038f0 <xTimerCreateTimerTask>:
{
  4038f0:	b510      	push	{r4, lr}
  4038f2:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4038f4:	4b0f      	ldr	r3, [pc, #60]	; (403934 <xTimerCreateTimerTask+0x44>)
  4038f6:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4038f8:	4b0f      	ldr	r3, [pc, #60]	; (403938 <xTimerCreateTimerTask+0x48>)
  4038fa:	681b      	ldr	r3, [r3, #0]
  4038fc:	b173      	cbz	r3, 40391c <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4038fe:	2300      	movs	r3, #0
  403900:	9303      	str	r3, [sp, #12]
  403902:	9302      	str	r3, [sp, #8]
  403904:	9301      	str	r3, [sp, #4]
  403906:	2204      	movs	r2, #4
  403908:	9200      	str	r2, [sp, #0]
  40390a:	f44f 7282 	mov.w	r2, #260	; 0x104
  40390e:	490b      	ldr	r1, [pc, #44]	; (40393c <xTimerCreateTimerTask+0x4c>)
  403910:	480b      	ldr	r0, [pc, #44]	; (403940 <xTimerCreateTimerTask+0x50>)
  403912:	4c0c      	ldr	r4, [pc, #48]	; (403944 <xTimerCreateTimerTask+0x54>)
  403914:	47a0      	blx	r4
	configASSERT( xReturn );
  403916:	b108      	cbz	r0, 40391c <xTimerCreateTimerTask+0x2c>
}
  403918:	b004      	add	sp, #16
  40391a:	bd10      	pop	{r4, pc}
  40391c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403920:	b672      	cpsid	i
  403922:	f383 8811 	msr	BASEPRI, r3
  403926:	f3bf 8f6f 	isb	sy
  40392a:	f3bf 8f4f 	dsb	sy
  40392e:	b662      	cpsie	i
  403930:	e7fe      	b.n	403930 <xTimerCreateTimerTask+0x40>
  403932:	bf00      	nop
  403934:	0040386d 	.word	0x0040386d
  403938:	2040c764 	.word	0x2040c764
  40393c:	00407428 	.word	0x00407428
  403940:	00403a71 	.word	0x00403a71
  403944:	00402cd9 	.word	0x00402cd9

00403948 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403948:	b1d8      	cbz	r0, 403982 <xTimerGenericCommand+0x3a>
{
  40394a:	b530      	push	{r4, r5, lr}
  40394c:	b085      	sub	sp, #20
  40394e:	4615      	mov	r5, r2
  403950:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403952:	4a15      	ldr	r2, [pc, #84]	; (4039a8 <xTimerGenericCommand+0x60>)
  403954:	6810      	ldr	r0, [r2, #0]
  403956:	b320      	cbz	r0, 4039a2 <xTimerGenericCommand+0x5a>
  403958:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  40395a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  40395c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  40395e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403960:	2905      	cmp	r1, #5
  403962:	dc19      	bgt.n	403998 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403964:	4b11      	ldr	r3, [pc, #68]	; (4039ac <xTimerGenericCommand+0x64>)
  403966:	4798      	blx	r3
  403968:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  40396a:	f04f 0300 	mov.w	r3, #0
  40396e:	bf0c      	ite	eq
  403970:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403972:	461a      	movne	r2, r3
  403974:	4669      	mov	r1, sp
  403976:	480c      	ldr	r0, [pc, #48]	; (4039a8 <xTimerGenericCommand+0x60>)
  403978:	6800      	ldr	r0, [r0, #0]
  40397a:	4c0d      	ldr	r4, [pc, #52]	; (4039b0 <xTimerGenericCommand+0x68>)
  40397c:	47a0      	blx	r4
}
  40397e:	b005      	add	sp, #20
  403980:	bd30      	pop	{r4, r5, pc}
  403982:	f04f 0380 	mov.w	r3, #128	; 0x80
  403986:	b672      	cpsid	i
  403988:	f383 8811 	msr	BASEPRI, r3
  40398c:	f3bf 8f6f 	isb	sy
  403990:	f3bf 8f4f 	dsb	sy
  403994:	b662      	cpsie	i
  403996:	e7fe      	b.n	403996 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403998:	2300      	movs	r3, #0
  40399a:	4669      	mov	r1, sp
  40399c:	4c05      	ldr	r4, [pc, #20]	; (4039b4 <xTimerGenericCommand+0x6c>)
  40399e:	47a0      	blx	r4
  4039a0:	e7ed      	b.n	40397e <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  4039a2:	2000      	movs	r0, #0
	return xReturn;
  4039a4:	e7eb      	b.n	40397e <xTimerGenericCommand+0x36>
  4039a6:	bf00      	nop
  4039a8:	2040c764 	.word	0x2040c764
  4039ac:	00403685 	.word	0x00403685
  4039b0:	00402635 	.word	0x00402635
  4039b4:	00402819 	.word	0x00402819

004039b8 <prvSampleTimeNow>:
{
  4039b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039bc:	b082      	sub	sp, #8
  4039be:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  4039c0:	4b24      	ldr	r3, [pc, #144]	; (403a54 <prvSampleTimeNow+0x9c>)
  4039c2:	4798      	blx	r3
  4039c4:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  4039c6:	4b24      	ldr	r3, [pc, #144]	; (403a58 <prvSampleTimeNow+0xa0>)
  4039c8:	681b      	ldr	r3, [r3, #0]
  4039ca:	4298      	cmp	r0, r3
  4039cc:	d31b      	bcc.n	403a06 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  4039ce:	2300      	movs	r3, #0
  4039d0:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4039d4:	4b20      	ldr	r3, [pc, #128]	; (403a58 <prvSampleTimeNow+0xa0>)
  4039d6:	601f      	str	r7, [r3, #0]
}
  4039d8:	4638      	mov	r0, r7
  4039da:	b002      	add	sp, #8
  4039dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4039e0:	2100      	movs	r1, #0
  4039e2:	9100      	str	r1, [sp, #0]
  4039e4:	460b      	mov	r3, r1
  4039e6:	4652      	mov	r2, sl
  4039e8:	4620      	mov	r0, r4
  4039ea:	4c1c      	ldr	r4, [pc, #112]	; (403a5c <prvSampleTimeNow+0xa4>)
  4039ec:	47a0      	blx	r4
				configASSERT( xResult );
  4039ee:	b960      	cbnz	r0, 403a0a <prvSampleTimeNow+0x52>
  4039f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4039f4:	b672      	cpsid	i
  4039f6:	f383 8811 	msr	BASEPRI, r3
  4039fa:	f3bf 8f6f 	isb	sy
  4039fe:	f3bf 8f4f 	dsb	sy
  403a02:	b662      	cpsie	i
  403a04:	e7fe      	b.n	403a04 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403a06:	4d16      	ldr	r5, [pc, #88]	; (403a60 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403a08:	4e16      	ldr	r6, [pc, #88]	; (403a64 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403a0a:	682b      	ldr	r3, [r5, #0]
  403a0c:	681a      	ldr	r2, [r3, #0]
  403a0e:	b1c2      	cbz	r2, 403a42 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403a10:	68db      	ldr	r3, [r3, #12]
  403a12:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403a16:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403a18:	f104 0904 	add.w	r9, r4, #4
  403a1c:	4648      	mov	r0, r9
  403a1e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403a20:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403a22:	4620      	mov	r0, r4
  403a24:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403a26:	69e3      	ldr	r3, [r4, #28]
  403a28:	2b01      	cmp	r3, #1
  403a2a:	d1ee      	bne.n	403a0a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403a2c:	69a3      	ldr	r3, [r4, #24]
  403a2e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403a30:	459a      	cmp	sl, r3
  403a32:	d2d5      	bcs.n	4039e0 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403a34:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403a36:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403a38:	4649      	mov	r1, r9
  403a3a:	6828      	ldr	r0, [r5, #0]
  403a3c:	4b0a      	ldr	r3, [pc, #40]	; (403a68 <prvSampleTimeNow+0xb0>)
  403a3e:	4798      	blx	r3
  403a40:	e7e3      	b.n	403a0a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403a42:	4a0a      	ldr	r2, [pc, #40]	; (403a6c <prvSampleTimeNow+0xb4>)
  403a44:	6810      	ldr	r0, [r2, #0]
  403a46:	4906      	ldr	r1, [pc, #24]	; (403a60 <prvSampleTimeNow+0xa8>)
  403a48:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403a4a:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403a4c:	2301      	movs	r3, #1
  403a4e:	f8c8 3000 	str.w	r3, [r8]
  403a52:	e7bf      	b.n	4039d4 <prvSampleTimeNow+0x1c>
  403a54:	00402fa9 	.word	0x00402fa9
  403a58:	2040c760 	.word	0x2040c760
  403a5c:	00403949 	.word	0x00403949
  403a60:	2040c730 	.word	0x2040c730
  403a64:	00401f7d 	.word	0x00401f7d
  403a68:	00401f49 	.word	0x00401f49
  403a6c:	2040c734 	.word	0x2040c734

00403a70 <prvTimerTask>:
{
  403a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403a74:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403a76:	4e75      	ldr	r6, [pc, #468]	; (403c4c <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403a78:	4f75      	ldr	r7, [pc, #468]	; (403c50 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403a7a:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403c78 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403a7e:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403c7c <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403a82:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403a84:	681a      	ldr	r2, [r3, #0]
  403a86:	2a00      	cmp	r2, #0
  403a88:	f000 80ce 	beq.w	403c28 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403a8c:	68db      	ldr	r3, [r3, #12]
  403a8e:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403a90:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403a92:	a804      	add	r0, sp, #16
  403a94:	4b6f      	ldr	r3, [pc, #444]	; (403c54 <prvTimerTask+0x1e4>)
  403a96:	4798      	blx	r3
  403a98:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403a9a:	9b04      	ldr	r3, [sp, #16]
  403a9c:	2b00      	cmp	r3, #0
  403a9e:	d144      	bne.n	403b2a <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403aa0:	42a0      	cmp	r0, r4
  403aa2:	d212      	bcs.n	403aca <prvTimerTask+0x5a>
  403aa4:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403aa6:	1b61      	subs	r1, r4, r5
  403aa8:	4b6b      	ldr	r3, [pc, #428]	; (403c58 <prvTimerTask+0x1e8>)
  403aaa:	6818      	ldr	r0, [r3, #0]
  403aac:	4b6b      	ldr	r3, [pc, #428]	; (403c5c <prvTimerTask+0x1ec>)
  403aae:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403ab0:	4b6b      	ldr	r3, [pc, #428]	; (403c60 <prvTimerTask+0x1f0>)
  403ab2:	4798      	blx	r3
  403ab4:	2800      	cmp	r0, #0
  403ab6:	d13a      	bne.n	403b2e <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403ab8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403abc:	f8c9 3000 	str.w	r3, [r9]
  403ac0:	f3bf 8f4f 	dsb	sy
  403ac4:	f3bf 8f6f 	isb	sy
  403ac8:	e031      	b.n	403b2e <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  403aca:	4b65      	ldr	r3, [pc, #404]	; (403c60 <prvTimerTask+0x1f0>)
  403acc:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403ace:	6833      	ldr	r3, [r6, #0]
  403ad0:	68db      	ldr	r3, [r3, #12]
  403ad2:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403ad6:	f10a 0004 	add.w	r0, sl, #4
  403ada:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403adc:	f8da 301c 	ldr.w	r3, [sl, #28]
  403ae0:	2b01      	cmp	r3, #1
  403ae2:	d004      	beq.n	403aee <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403ae4:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403ae8:	4650      	mov	r0, sl
  403aea:	4798      	blx	r3
  403aec:	e01f      	b.n	403b2e <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403aee:	f8da 1018 	ldr.w	r1, [sl, #24]
  403af2:	4623      	mov	r3, r4
  403af4:	462a      	mov	r2, r5
  403af6:	4421      	add	r1, r4
  403af8:	4650      	mov	r0, sl
  403afa:	4d5a      	ldr	r5, [pc, #360]	; (403c64 <prvTimerTask+0x1f4>)
  403afc:	47a8      	blx	r5
  403afe:	2801      	cmp	r0, #1
  403b00:	d1f0      	bne.n	403ae4 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403b02:	2100      	movs	r1, #0
  403b04:	9100      	str	r1, [sp, #0]
  403b06:	460b      	mov	r3, r1
  403b08:	4622      	mov	r2, r4
  403b0a:	4650      	mov	r0, sl
  403b0c:	4c56      	ldr	r4, [pc, #344]	; (403c68 <prvTimerTask+0x1f8>)
  403b0e:	47a0      	blx	r4
			configASSERT( xResult );
  403b10:	2800      	cmp	r0, #0
  403b12:	d1e7      	bne.n	403ae4 <prvTimerTask+0x74>
  403b14:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b18:	b672      	cpsid	i
  403b1a:	f383 8811 	msr	BASEPRI, r3
  403b1e:	f3bf 8f6f 	isb	sy
  403b22:	f3bf 8f4f 	dsb	sy
  403b26:	b662      	cpsie	i
  403b28:	e7fe      	b.n	403b28 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403b2a:	4b4d      	ldr	r3, [pc, #308]	; (403c60 <prvTimerTask+0x1f0>)
  403b2c:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403b2e:	4d4a      	ldr	r5, [pc, #296]	; (403c58 <prvTimerTask+0x1e8>)
  403b30:	4c4e      	ldr	r4, [pc, #312]	; (403c6c <prvTimerTask+0x1fc>)
  403b32:	e006      	b.n	403b42 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403b34:	9907      	ldr	r1, [sp, #28]
  403b36:	9806      	ldr	r0, [sp, #24]
  403b38:	9b05      	ldr	r3, [sp, #20]
  403b3a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403b3c:	9b04      	ldr	r3, [sp, #16]
  403b3e:	2b00      	cmp	r3, #0
  403b40:	da09      	bge.n	403b56 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403b42:	2300      	movs	r3, #0
  403b44:	461a      	mov	r2, r3
  403b46:	a904      	add	r1, sp, #16
  403b48:	6828      	ldr	r0, [r5, #0]
  403b4a:	47a0      	blx	r4
  403b4c:	2800      	cmp	r0, #0
  403b4e:	d098      	beq.n	403a82 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403b50:	9b04      	ldr	r3, [sp, #16]
  403b52:	2b00      	cmp	r3, #0
  403b54:	dbee      	blt.n	403b34 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403b56:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403b5a:	f8da 3014 	ldr.w	r3, [sl, #20]
  403b5e:	b113      	cbz	r3, 403b66 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403b60:	f10a 0004 	add.w	r0, sl, #4
  403b64:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403b66:	a803      	add	r0, sp, #12
  403b68:	4b3a      	ldr	r3, [pc, #232]	; (403c54 <prvTimerTask+0x1e4>)
  403b6a:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403b6c:	9b04      	ldr	r3, [sp, #16]
  403b6e:	2b09      	cmp	r3, #9
  403b70:	d8e7      	bhi.n	403b42 <prvTimerTask+0xd2>
  403b72:	a201      	add	r2, pc, #4	; (adr r2, 403b78 <prvTimerTask+0x108>)
  403b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403b78:	00403ba1 	.word	0x00403ba1
  403b7c:	00403ba1 	.word	0x00403ba1
  403b80:	00403ba1 	.word	0x00403ba1
  403b84:	00403b43 	.word	0x00403b43
  403b88:	00403bf5 	.word	0x00403bf5
  403b8c:	00403c21 	.word	0x00403c21
  403b90:	00403ba1 	.word	0x00403ba1
  403b94:	00403ba1 	.word	0x00403ba1
  403b98:	00403b43 	.word	0x00403b43
  403b9c:	00403bf5 	.word	0x00403bf5
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403ba0:	9c05      	ldr	r4, [sp, #20]
  403ba2:	f8da 1018 	ldr.w	r1, [sl, #24]
  403ba6:	4623      	mov	r3, r4
  403ba8:	4602      	mov	r2, r0
  403baa:	4421      	add	r1, r4
  403bac:	4650      	mov	r0, sl
  403bae:	4c2d      	ldr	r4, [pc, #180]	; (403c64 <prvTimerTask+0x1f4>)
  403bb0:	47a0      	blx	r4
  403bb2:	2801      	cmp	r0, #1
  403bb4:	d1bc      	bne.n	403b30 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403bb6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403bba:	4650      	mov	r0, sl
  403bbc:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403bbe:	f8da 301c 	ldr.w	r3, [sl, #28]
  403bc2:	2b01      	cmp	r3, #1
  403bc4:	d1b4      	bne.n	403b30 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403bc6:	f8da 2018 	ldr.w	r2, [sl, #24]
  403bca:	2100      	movs	r1, #0
  403bcc:	9100      	str	r1, [sp, #0]
  403bce:	460b      	mov	r3, r1
  403bd0:	9805      	ldr	r0, [sp, #20]
  403bd2:	4402      	add	r2, r0
  403bd4:	4650      	mov	r0, sl
  403bd6:	4c24      	ldr	r4, [pc, #144]	; (403c68 <prvTimerTask+0x1f8>)
  403bd8:	47a0      	blx	r4
							configASSERT( xResult );
  403bda:	2800      	cmp	r0, #0
  403bdc:	d1a8      	bne.n	403b30 <prvTimerTask+0xc0>
  403bde:	f04f 0380 	mov.w	r3, #128	; 0x80
  403be2:	b672      	cpsid	i
  403be4:	f383 8811 	msr	BASEPRI, r3
  403be8:	f3bf 8f6f 	isb	sy
  403bec:	f3bf 8f4f 	dsb	sy
  403bf0:	b662      	cpsie	i
  403bf2:	e7fe      	b.n	403bf2 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403bf4:	9905      	ldr	r1, [sp, #20]
  403bf6:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403bfa:	b131      	cbz	r1, 403c0a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403bfc:	4603      	mov	r3, r0
  403bfe:	4602      	mov	r2, r0
  403c00:	4401      	add	r1, r0
  403c02:	4650      	mov	r0, sl
  403c04:	4c17      	ldr	r4, [pc, #92]	; (403c64 <prvTimerTask+0x1f4>)
  403c06:	47a0      	blx	r4
  403c08:	e792      	b.n	403b30 <prvTimerTask+0xc0>
  403c0a:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c0e:	b672      	cpsid	i
  403c10:	f383 8811 	msr	BASEPRI, r3
  403c14:	f3bf 8f6f 	isb	sy
  403c18:	f3bf 8f4f 	dsb	sy
  403c1c:	b662      	cpsie	i
  403c1e:	e7fe      	b.n	403c1e <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403c20:	4650      	mov	r0, sl
  403c22:	4b13      	ldr	r3, [pc, #76]	; (403c70 <prvTimerTask+0x200>)
  403c24:	4798      	blx	r3
  403c26:	e783      	b.n	403b30 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403c28:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403c2a:	a804      	add	r0, sp, #16
  403c2c:	4b09      	ldr	r3, [pc, #36]	; (403c54 <prvTimerTask+0x1e4>)
  403c2e:	4798      	blx	r3
  403c30:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403c32:	9b04      	ldr	r3, [sp, #16]
  403c34:	2b00      	cmp	r3, #0
  403c36:	f47f af78 	bne.w	403b2a <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403c3a:	4b0e      	ldr	r3, [pc, #56]	; (403c74 <prvTimerTask+0x204>)
  403c3c:	681b      	ldr	r3, [r3, #0]
  403c3e:	681a      	ldr	r2, [r3, #0]
  403c40:	fab2 f282 	clz	r2, r2
  403c44:	0952      	lsrs	r2, r2, #5
  403c46:	2400      	movs	r4, #0
  403c48:	e72d      	b.n	403aa6 <prvTimerTask+0x36>
  403c4a:	bf00      	nop
  403c4c:	2040c730 	.word	0x2040c730
  403c50:	00402f99 	.word	0x00402f99
  403c54:	004039b9 	.word	0x004039b9
  403c58:	2040c764 	.word	0x2040c764
  403c5c:	00402bfd 	.word	0x00402bfd
  403c60:	00403101 	.word	0x00403101
  403c64:	00403821 	.word	0x00403821
  403c68:	00403949 	.word	0x00403949
  403c6c:	004029f9 	.word	0x004029f9
  403c70:	0040232d 	.word	0x0040232d
  403c74:	2040c734 	.word	0x2040c734
  403c78:	e000ed04 	.word	0xe000ed04
  403c7c:	00401f7d 	.word	0x00401f7d

00403c80 <but_callback>:
static void AFEC_Temp_callback(void)
{
	xSemaphoreGiveFromISR(xSemaphore, NULL);
}

void but_callback(void){
  403c80:	b508      	push	{r3, lr}
	//printf("but_callback \n");
	xSemaphoreGiveFromISR(xSemaphore1, NULL);
  403c82:	2100      	movs	r1, #0
  403c84:	4b02      	ldr	r3, [pc, #8]	; (403c90 <but_callback+0x10>)
  403c86:	6818      	ldr	r0, [r3, #0]
  403c88:	4b02      	ldr	r3, [pc, #8]	; (403c94 <but_callback+0x14>)
  403c8a:	4798      	blx	r3
  403c8c:	bd08      	pop	{r3, pc}
  403c8e:	bf00      	nop
  403c90:	2040c870 	.word	0x2040c870
  403c94:	00402919 	.word	0x00402919

00403c98 <but_callback_less>:
	//printf("semafaro tx \n");
}

void but_callback_less(void){
  403c98:	b508      	push	{r3, lr}
	//printf("but_callback \n");
	xSemaphoreGiveFromISR(xSemaphore2, NULL);
  403c9a:	2100      	movs	r1, #0
  403c9c:	4b02      	ldr	r3, [pc, #8]	; (403ca8 <but_callback_less+0x10>)
  403c9e:	6818      	ldr	r0, [r3, #0]
  403ca0:	4b02      	ldr	r3, [pc, #8]	; (403cac <but_callback_less+0x14>)
  403ca2:	4798      	blx	r3
  403ca4:	bd08      	pop	{r3, pc}
  403ca6:	bf00      	nop
  403ca8:	2040c874 	.word	0x2040c874
  403cac:	00402919 	.word	0x00402919

00403cb0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cb2:	b083      	sub	sp, #12
  403cb4:	4605      	mov	r5, r0
  403cb6:	460c      	mov	r4, r1
	uint32_t val = 0;
  403cb8:	2300      	movs	r3, #0
  403cba:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403cbc:	4b2a      	ldr	r3, [pc, #168]	; (403d68 <usart_serial_getchar+0xb8>)
  403cbe:	4298      	cmp	r0, r3
  403cc0:	d013      	beq.n	403cea <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403cc2:	4b2a      	ldr	r3, [pc, #168]	; (403d6c <usart_serial_getchar+0xbc>)
  403cc4:	4298      	cmp	r0, r3
  403cc6:	d018      	beq.n	403cfa <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403cc8:	4b29      	ldr	r3, [pc, #164]	; (403d70 <usart_serial_getchar+0xc0>)
  403cca:	4298      	cmp	r0, r3
  403ccc:	d01d      	beq.n	403d0a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403cce:	4b29      	ldr	r3, [pc, #164]	; (403d74 <usart_serial_getchar+0xc4>)
  403cd0:	429d      	cmp	r5, r3
  403cd2:	d022      	beq.n	403d1a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403cd4:	4b28      	ldr	r3, [pc, #160]	; (403d78 <usart_serial_getchar+0xc8>)
  403cd6:	429d      	cmp	r5, r3
  403cd8:	d027      	beq.n	403d2a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403cda:	4b28      	ldr	r3, [pc, #160]	; (403d7c <usart_serial_getchar+0xcc>)
  403cdc:	429d      	cmp	r5, r3
  403cde:	d02e      	beq.n	403d3e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403ce0:	4b27      	ldr	r3, [pc, #156]	; (403d80 <usart_serial_getchar+0xd0>)
  403ce2:	429d      	cmp	r5, r3
  403ce4:	d035      	beq.n	403d52 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403ce6:	b003      	add	sp, #12
  403ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403cea:	461f      	mov	r7, r3
  403cec:	4e25      	ldr	r6, [pc, #148]	; (403d84 <usart_serial_getchar+0xd4>)
  403cee:	4621      	mov	r1, r4
  403cf0:	4638      	mov	r0, r7
  403cf2:	47b0      	blx	r6
  403cf4:	2800      	cmp	r0, #0
  403cf6:	d1fa      	bne.n	403cee <usart_serial_getchar+0x3e>
  403cf8:	e7e9      	b.n	403cce <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403cfa:	461f      	mov	r7, r3
  403cfc:	4e21      	ldr	r6, [pc, #132]	; (403d84 <usart_serial_getchar+0xd4>)
  403cfe:	4621      	mov	r1, r4
  403d00:	4638      	mov	r0, r7
  403d02:	47b0      	blx	r6
  403d04:	2800      	cmp	r0, #0
  403d06:	d1fa      	bne.n	403cfe <usart_serial_getchar+0x4e>
  403d08:	e7e4      	b.n	403cd4 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403d0a:	461f      	mov	r7, r3
  403d0c:	4e1d      	ldr	r6, [pc, #116]	; (403d84 <usart_serial_getchar+0xd4>)
  403d0e:	4621      	mov	r1, r4
  403d10:	4638      	mov	r0, r7
  403d12:	47b0      	blx	r6
  403d14:	2800      	cmp	r0, #0
  403d16:	d1fa      	bne.n	403d0e <usart_serial_getchar+0x5e>
  403d18:	e7df      	b.n	403cda <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403d1a:	461f      	mov	r7, r3
  403d1c:	4e19      	ldr	r6, [pc, #100]	; (403d84 <usart_serial_getchar+0xd4>)
  403d1e:	4621      	mov	r1, r4
  403d20:	4638      	mov	r0, r7
  403d22:	47b0      	blx	r6
  403d24:	2800      	cmp	r0, #0
  403d26:	d1fa      	bne.n	403d1e <usart_serial_getchar+0x6e>
  403d28:	e7da      	b.n	403ce0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403d2a:	461e      	mov	r6, r3
  403d2c:	4d16      	ldr	r5, [pc, #88]	; (403d88 <usart_serial_getchar+0xd8>)
  403d2e:	a901      	add	r1, sp, #4
  403d30:	4630      	mov	r0, r6
  403d32:	47a8      	blx	r5
  403d34:	2800      	cmp	r0, #0
  403d36:	d1fa      	bne.n	403d2e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403d38:	9b01      	ldr	r3, [sp, #4]
  403d3a:	7023      	strb	r3, [r4, #0]
  403d3c:	e7d3      	b.n	403ce6 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403d3e:	461e      	mov	r6, r3
  403d40:	4d11      	ldr	r5, [pc, #68]	; (403d88 <usart_serial_getchar+0xd8>)
  403d42:	a901      	add	r1, sp, #4
  403d44:	4630      	mov	r0, r6
  403d46:	47a8      	blx	r5
  403d48:	2800      	cmp	r0, #0
  403d4a:	d1fa      	bne.n	403d42 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403d4c:	9b01      	ldr	r3, [sp, #4]
  403d4e:	7023      	strb	r3, [r4, #0]
  403d50:	e7c9      	b.n	403ce6 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403d52:	461e      	mov	r6, r3
  403d54:	4d0c      	ldr	r5, [pc, #48]	; (403d88 <usart_serial_getchar+0xd8>)
  403d56:	a901      	add	r1, sp, #4
  403d58:	4630      	mov	r0, r6
  403d5a:	47a8      	blx	r5
  403d5c:	2800      	cmp	r0, #0
  403d5e:	d1fa      	bne.n	403d56 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403d60:	9b01      	ldr	r3, [sp, #4]
  403d62:	7023      	strb	r3, [r4, #0]
}
  403d64:	e7bf      	b.n	403ce6 <usart_serial_getchar+0x36>
  403d66:	bf00      	nop
  403d68:	400e0800 	.word	0x400e0800
  403d6c:	400e0a00 	.word	0x400e0a00
  403d70:	400e1a00 	.word	0x400e1a00
  403d74:	400e1c00 	.word	0x400e1c00
  403d78:	40024000 	.word	0x40024000
  403d7c:	40028000 	.word	0x40028000
  403d80:	4002c000 	.word	0x4002c000
  403d84:	00401b3f 	.word	0x00401b3f
  403d88:	00401c4b 	.word	0x00401c4b

00403d8c <usart_serial_putchar>:
{
  403d8c:	b570      	push	{r4, r5, r6, lr}
  403d8e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403d90:	4b2a      	ldr	r3, [pc, #168]	; (403e3c <usart_serial_putchar+0xb0>)
  403d92:	4298      	cmp	r0, r3
  403d94:	d013      	beq.n	403dbe <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403d96:	4b2a      	ldr	r3, [pc, #168]	; (403e40 <usart_serial_putchar+0xb4>)
  403d98:	4298      	cmp	r0, r3
  403d9a:	d019      	beq.n	403dd0 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403d9c:	4b29      	ldr	r3, [pc, #164]	; (403e44 <usart_serial_putchar+0xb8>)
  403d9e:	4298      	cmp	r0, r3
  403da0:	d01f      	beq.n	403de2 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403da2:	4b29      	ldr	r3, [pc, #164]	; (403e48 <usart_serial_putchar+0xbc>)
  403da4:	4298      	cmp	r0, r3
  403da6:	d025      	beq.n	403df4 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403da8:	4b28      	ldr	r3, [pc, #160]	; (403e4c <usart_serial_putchar+0xc0>)
  403daa:	4298      	cmp	r0, r3
  403dac:	d02b      	beq.n	403e06 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403dae:	4b28      	ldr	r3, [pc, #160]	; (403e50 <usart_serial_putchar+0xc4>)
  403db0:	4298      	cmp	r0, r3
  403db2:	d031      	beq.n	403e18 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403db4:	4b27      	ldr	r3, [pc, #156]	; (403e54 <usart_serial_putchar+0xc8>)
  403db6:	4298      	cmp	r0, r3
  403db8:	d037      	beq.n	403e2a <usart_serial_putchar+0x9e>
	return 0;
  403dba:	2000      	movs	r0, #0
}
  403dbc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403dbe:	461e      	mov	r6, r3
  403dc0:	4d25      	ldr	r5, [pc, #148]	; (403e58 <usart_serial_putchar+0xcc>)
  403dc2:	4621      	mov	r1, r4
  403dc4:	4630      	mov	r0, r6
  403dc6:	47a8      	blx	r5
  403dc8:	2800      	cmp	r0, #0
  403dca:	d1fa      	bne.n	403dc2 <usart_serial_putchar+0x36>
		return 1;
  403dcc:	2001      	movs	r0, #1
  403dce:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403dd0:	461e      	mov	r6, r3
  403dd2:	4d21      	ldr	r5, [pc, #132]	; (403e58 <usart_serial_putchar+0xcc>)
  403dd4:	4621      	mov	r1, r4
  403dd6:	4630      	mov	r0, r6
  403dd8:	47a8      	blx	r5
  403dda:	2800      	cmp	r0, #0
  403ddc:	d1fa      	bne.n	403dd4 <usart_serial_putchar+0x48>
		return 1;
  403dde:	2001      	movs	r0, #1
  403de0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403de2:	461e      	mov	r6, r3
  403de4:	4d1c      	ldr	r5, [pc, #112]	; (403e58 <usart_serial_putchar+0xcc>)
  403de6:	4621      	mov	r1, r4
  403de8:	4630      	mov	r0, r6
  403dea:	47a8      	blx	r5
  403dec:	2800      	cmp	r0, #0
  403dee:	d1fa      	bne.n	403de6 <usart_serial_putchar+0x5a>
		return 1;
  403df0:	2001      	movs	r0, #1
  403df2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403df4:	461e      	mov	r6, r3
  403df6:	4d18      	ldr	r5, [pc, #96]	; (403e58 <usart_serial_putchar+0xcc>)
  403df8:	4621      	mov	r1, r4
  403dfa:	4630      	mov	r0, r6
  403dfc:	47a8      	blx	r5
  403dfe:	2800      	cmp	r0, #0
  403e00:	d1fa      	bne.n	403df8 <usart_serial_putchar+0x6c>
		return 1;
  403e02:	2001      	movs	r0, #1
  403e04:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403e06:	461e      	mov	r6, r3
  403e08:	4d14      	ldr	r5, [pc, #80]	; (403e5c <usart_serial_putchar+0xd0>)
  403e0a:	4621      	mov	r1, r4
  403e0c:	4630      	mov	r0, r6
  403e0e:	47a8      	blx	r5
  403e10:	2800      	cmp	r0, #0
  403e12:	d1fa      	bne.n	403e0a <usart_serial_putchar+0x7e>
		return 1;
  403e14:	2001      	movs	r0, #1
  403e16:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403e18:	461e      	mov	r6, r3
  403e1a:	4d10      	ldr	r5, [pc, #64]	; (403e5c <usart_serial_putchar+0xd0>)
  403e1c:	4621      	mov	r1, r4
  403e1e:	4630      	mov	r0, r6
  403e20:	47a8      	blx	r5
  403e22:	2800      	cmp	r0, #0
  403e24:	d1fa      	bne.n	403e1c <usart_serial_putchar+0x90>
		return 1;
  403e26:	2001      	movs	r0, #1
  403e28:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403e2a:	461e      	mov	r6, r3
  403e2c:	4d0b      	ldr	r5, [pc, #44]	; (403e5c <usart_serial_putchar+0xd0>)
  403e2e:	4621      	mov	r1, r4
  403e30:	4630      	mov	r0, r6
  403e32:	47a8      	blx	r5
  403e34:	2800      	cmp	r0, #0
  403e36:	d1fa      	bne.n	403e2e <usart_serial_putchar+0xa2>
		return 1;
  403e38:	2001      	movs	r0, #1
  403e3a:	bd70      	pop	{r4, r5, r6, pc}
  403e3c:	400e0800 	.word	0x400e0800
  403e40:	400e0a00 	.word	0x400e0a00
  403e44:	400e1a00 	.word	0x400e1a00
  403e48:	400e1c00 	.word	0x400e1c00
  403e4c:	40024000 	.word	0x40024000
  403e50:	40028000 	.word	0x40028000
  403e54:	4002c000 	.word	0x4002c000
  403e58:	00401b2d 	.word	0x00401b2d
  403e5c:	00401c35 	.word	0x00401c35

00403e60 <vApplicationStackOverflowHook>:
	//printf("semafaro tx \n");
}

extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  403e60:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403e62:	460a      	mov	r2, r1
  403e64:	4601      	mov	r1, r0
  403e66:	4802      	ldr	r0, [pc, #8]	; (403e70 <vApplicationStackOverflowHook+0x10>)
  403e68:	4b02      	ldr	r3, [pc, #8]	; (403e74 <vApplicationStackOverflowHook+0x14>)
  403e6a:	4798      	blx	r3
  403e6c:	e7fe      	b.n	403e6c <vApplicationStackOverflowHook+0xc>
  403e6e:	bf00      	nop
  403e70:	0040aca0 	.word	0x0040aca0
  403e74:	004044ed 	.word	0x004044ed

00403e78 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  403e78:	4770      	bx	lr

00403e7a <vApplicationMallocFailedHook>:
  403e7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e7e:	b672      	cpsid	i
  403e80:	f383 8811 	msr	BASEPRI, r3
  403e84:	f3bf 8f6f 	isb	sy
  403e88:	f3bf 8f4f 	dsb	sy
  403e8c:	b662      	cpsie	i
  403e8e:	e7fe      	b.n	403e8e <vApplicationMallocFailedHook+0x14>

00403e90 <io_init>:

/************************************************************************/
/* init                                                                 */
/************************************************************************/
void io_init(void)
{
  403e90:	b570      	push	{r4, r5, r6, lr}
  403e92:	b082      	sub	sp, #8
	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT1_PIO_ID);
  403e94:	2010      	movs	r0, #16
  403e96:	4b20      	ldr	r3, [pc, #128]	; (403f18 <io_init+0x88>)
  403e98:	4798      	blx	r3

	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403e9a:	4d20      	ldr	r5, [pc, #128]	; (403f1c <io_init+0x8c>)
  403e9c:	2309      	movs	r3, #9
  403e9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403ea2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403ea6:	4628      	mov	r0, r5
  403ea8:	4e1d      	ldr	r6, [pc, #116]	; (403f20 <io_init+0x90>)
  403eaa:	47b0      	blx	r6
	
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403eac:	4c1d      	ldr	r4, [pc, #116]	; (403f24 <io_init+0x94>)
  403eae:	2309      	movs	r3, #9
  403eb0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403eb4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403eb8:	4620      	mov	r0, r4
  403eba:	47b0      	blx	r6

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT1_PIO,
  403ebc:	4b1a      	ldr	r3, [pc, #104]	; (403f28 <io_init+0x98>)
  403ebe:	9300      	str	r3, [sp, #0]
  403ec0:	2350      	movs	r3, #80	; 0x50
  403ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403ec6:	2110      	movs	r1, #16
  403ec8:	4628      	mov	r0, r5
  403eca:	4e18      	ldr	r6, [pc, #96]	; (403f2c <io_init+0x9c>)
  403ecc:	47b0      	blx	r6
	BUT1_PIO_ID,
	BUT1_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but_callback);
	
	pio_handler_set(BUT2_PIO,
  403ece:	4b18      	ldr	r3, [pc, #96]	; (403f30 <io_init+0xa0>)
  403ed0:	9300      	str	r3, [sp, #0]
  403ed2:	2350      	movs	r3, #80	; 0x50
  403ed4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403ed8:	210c      	movs	r1, #12
  403eda:	4620      	mov	r0, r4
  403edc:	47b0      	blx	r6
	BUT2_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but_callback_less);

	// Ativa interrupo
	pio_enable_interrupt(BUT1_PIO, BUT1_IDX_MASK);
  403ede:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403ee2:	4628      	mov	r0, r5
  403ee4:	4e13      	ldr	r6, [pc, #76]	; (403f34 <io_init+0xa4>)
  403ee6:	47b0      	blx	r6
	pio_enable_interrupt(BUT2_PIO, BUT2_IDX_MASK);
  403ee8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403eec:	4620      	mov	r0, r4
  403eee:	47b0      	blx	r6
	
	pio_get_interrupt_status(BUT1_PIO);
  403ef0:	4628      	mov	r0, r5
  403ef2:	4d11      	ldr	r5, [pc, #68]	; (403f38 <io_init+0xa8>)
  403ef4:	47a8      	blx	r5
	pio_get_interrupt_status(BUT2_PIO);
  403ef6:	4620      	mov	r0, r4
  403ef8:	47a8      	blx	r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403efa:	4b10      	ldr	r3, [pc, #64]	; (403f3c <io_init+0xac>)
  403efc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  403f00:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403f02:	22a0      	movs	r2, #160	; 0xa0
  403f04:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403f08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403f0c:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403f0e:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 5); // Prioridade 4
	
	NVIC_EnableIRQ(BUT2_PIO_ID);
	NVIC_SetPriority(BUT2_PIO_ID, 5);
}
  403f12:	b002      	add	sp, #8
  403f14:	bd70      	pop	{r4, r5, r6, pc}
  403f16:	bf00      	nop
  403f18:	00401761 	.word	0x00401761
  403f1c:	400e1400 	.word	0x400e1400
  403f20:	004012e5 	.word	0x004012e5
  403f24:	400e1200 	.word	0x400e1200
  403f28:	00403c81 	.word	0x00403c81
  403f2c:	0040156d 	.word	0x0040156d
  403f30:	00403c99 	.word	0x00403c99
  403f34:	004013a7 	.word	0x004013a7
  403f38:	004013ab 	.word	0x004013ab
  403f3c:	e000e100 	.word	0xe000e100

00403f40 <task_butplus>:
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
	ili9488_draw_filled_rectangle(x, y, x1, y1);
	
}

void task_butplus(){
  403f40:	b580      	push	{r7, lr}
  
   xSemaphore1 = xSemaphoreCreateBinary();
  403f42:	2203      	movs	r2, #3
  403f44:	2100      	movs	r1, #0
  403f46:	2001      	movs	r0, #1
  403f48:	4c18      	ldr	r4, [pc, #96]	; (403fac <task_butplus+0x6c>)
  403f4a:	47a0      	blx	r4
  403f4c:	4b18      	ldr	r3, [pc, #96]	; (403fb0 <task_butplus+0x70>)
  403f4e:	6018      	str	r0, [r3, #0]
   xSemaphore2 = xSemaphoreCreateBinary();
  403f50:	2203      	movs	r2, #3
  403f52:	2100      	movs	r1, #0
  403f54:	2001      	movs	r0, #1
  403f56:	47a0      	blx	r4
  403f58:	4b16      	ldr	r3, [pc, #88]	; (403fb4 <task_butplus+0x74>)
  403f5a:	6018      	str	r0, [r3, #0]
  
	io_init();
  403f5c:	4b16      	ldr	r3, [pc, #88]	; (403fb8 <task_butplus+0x78>)
  403f5e:	4798      	blx	r3
	while(true){
		if( xSemaphoreTake(xSemaphore1, ( TickType_t ) 50) == pdTRUE ){
  403f60:	4e13      	ldr	r6, [pc, #76]	; (403fb0 <task_butplus+0x70>)
  403f62:	4d16      	ldr	r5, [pc, #88]	; (403fbc <task_butplus+0x7c>)
			contador+=1;
  403f64:	4f16      	ldr	r7, [pc, #88]	; (403fc0 <task_butplus+0x80>)
			printf("%d\n",contador);
  403f66:	f8df 905c 	ldr.w	r9, [pc, #92]	; 403fc4 <task_butplus+0x84>
  403f6a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 403fc8 <task_butplus+0x88>
  403f6e:	e01b      	b.n	403fa8 <task_butplus+0x68>
		}
		if( xSemaphoreTake(xSemaphore2, ( TickType_t ) 50) == pdTRUE ){
  403f70:	4623      	mov	r3, r4
  403f72:	2232      	movs	r2, #50	; 0x32
  403f74:	4621      	mov	r1, r4
  403f76:	480f      	ldr	r0, [pc, #60]	; (403fb4 <task_butplus+0x74>)
  403f78:	6800      	ldr	r0, [r0, #0]
  403f7a:	47a8      	blx	r5
  403f7c:	2801      	cmp	r0, #1
  403f7e:	d00d      	beq.n	403f9c <task_butplus+0x5c>
		if( xSemaphoreTake(xSemaphore1, ( TickType_t ) 50) == pdTRUE ){
  403f80:	4623      	mov	r3, r4
  403f82:	2232      	movs	r2, #50	; 0x32
  403f84:	4621      	mov	r1, r4
  403f86:	6830      	ldr	r0, [r6, #0]
  403f88:	47a8      	blx	r5
  403f8a:	2801      	cmp	r0, #1
  403f8c:	d1f0      	bne.n	403f70 <task_butplus+0x30>
			contador+=1;
  403f8e:	683b      	ldr	r3, [r7, #0]
  403f90:	3301      	adds	r3, #1
  403f92:	603b      	str	r3, [r7, #0]
			printf("%d\n",contador);
  403f94:	6839      	ldr	r1, [r7, #0]
  403f96:	4648      	mov	r0, r9
  403f98:	47c0      	blx	r8
  403f9a:	e7e9      	b.n	403f70 <task_butplus+0x30>
			contador-=1;
  403f9c:	683b      	ldr	r3, [r7, #0]
  403f9e:	3b01      	subs	r3, #1
  403fa0:	603b      	str	r3, [r7, #0]
			printf("%d\n",contador);
  403fa2:	6839      	ldr	r1, [r7, #0]
  403fa4:	4648      	mov	r0, r9
  403fa6:	47c0      	blx	r8
		if( xSemaphoreTake(xSemaphore1, ( TickType_t ) 50) == pdTRUE ){
  403fa8:	2400      	movs	r4, #0
  403faa:	e7e9      	b.n	403f80 <task_butplus+0x40>
  403fac:	004025b9 	.word	0x004025b9
  403fb0:	2040c870 	.word	0x2040c870
  403fb4:	2040c874 	.word	0x2040c874
  403fb8:	00403e91 	.word	0x00403e91
  403fbc:	004029f9 	.word	0x004029f9
  403fc0:	2040c768 	.word	0x2040c768
  403fc4:	0040ac90 	.word	0x0040ac90
  403fc8:	004044ed 	.word	0x004044ed

00403fcc <draw_screen>:
void draw_screen(void) {
  403fcc:	b510      	push	{r4, lr}
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  403fce:	4806      	ldr	r0, [pc, #24]	; (403fe8 <draw_screen+0x1c>)
  403fd0:	4b06      	ldr	r3, [pc, #24]	; (403fec <draw_screen+0x20>)
  403fd2:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  403fd4:	f240 13df 	movw	r3, #479	; 0x1df
  403fd8:	f240 123f 	movw	r2, #319	; 0x13f
  403fdc:	2100      	movs	r1, #0
  403fde:	4608      	mov	r0, r1
  403fe0:	4c03      	ldr	r4, [pc, #12]	; (403ff0 <draw_screen+0x24>)
  403fe2:	47a0      	blx	r4
  403fe4:	bd10      	pop	{r4, pc}
  403fe6:	bf00      	nop
  403fe8:	00fcfcfc 	.word	0x00fcfcfc
  403fec:	00400dbd 	.word	0x00400dbd
  403ff0:	0040100d 	.word	0x0040100d

00403ff4 <draw_button>:
void draw_button(uint32_t clicked) {
  403ff4:	b538      	push	{r3, r4, r5, lr}
	if(clicked == last_state) return;
  403ff6:	4b13      	ldr	r3, [pc, #76]	; (404044 <draw_button+0x50>)
  403ff8:	681b      	ldr	r3, [r3, #0]
  403ffa:	4283      	cmp	r3, r0
  403ffc:	d016      	beq.n	40402c <draw_button+0x38>
  403ffe:	4604      	mov	r4, r0
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  404000:	2000      	movs	r0, #0
  404002:	4b11      	ldr	r3, [pc, #68]	; (404048 <draw_button+0x54>)
  404004:	4798      	blx	r3
	ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2, BUTTON_Y-BUTTON_H/2, BUTTON_X+BUTTON_W/2, BUTTON_Y+BUTTON_H/2);
  404006:	f240 133b 	movw	r3, #315	; 0x13b
  40400a:	22dc      	movs	r2, #220	; 0xdc
  40400c:	21a5      	movs	r1, #165	; 0xa5
  40400e:	2064      	movs	r0, #100	; 0x64
  404010:	4d0e      	ldr	r5, [pc, #56]	; (40404c <draw_button+0x58>)
  404012:	47a8      	blx	r5
	if(clicked) {
  404014:	b15c      	cbz	r4, 40402e <draw_button+0x3a>
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  404016:	480e      	ldr	r0, [pc, #56]	; (404050 <draw_button+0x5c>)
  404018:	4b0b      	ldr	r3, [pc, #44]	; (404048 <draw_button+0x54>)
  40401a:	4798      	blx	r3
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y+BUTTON_H/2-BUTTON_BORDER);
  40401c:	f240 1339 	movw	r3, #313	; 0x139
  404020:	22da      	movs	r2, #218	; 0xda
  404022:	21f2      	movs	r1, #242	; 0xf2
  404024:	2066      	movs	r0, #102	; 0x66
  404026:	47a8      	blx	r5
	last_state = clicked;
  404028:	4b06      	ldr	r3, [pc, #24]	; (404044 <draw_button+0x50>)
  40402a:	601c      	str	r4, [r3, #0]
  40402c:	bd38      	pop	{r3, r4, r5, pc}
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
  40402e:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  404032:	4b05      	ldr	r3, [pc, #20]	; (404048 <draw_button+0x54>)
  404034:	4798      	blx	r3
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
  404036:	23ee      	movs	r3, #238	; 0xee
  404038:	22da      	movs	r2, #218	; 0xda
  40403a:	21a7      	movs	r1, #167	; 0xa7
  40403c:	2066      	movs	r0, #102	; 0x66
  40403e:	4d03      	ldr	r5, [pc, #12]	; (40404c <draw_button+0x58>)
  404040:	47a8      	blx	r5
  404042:	e7f1      	b.n	404028 <draw_button+0x34>
  404044:	20400014 	.word	0x20400014
  404048:	00400dbd 	.word	0x00400dbd
  40404c:	0040100d 	.word	0x0040100d
  404050:	00fc6044 	.word	0x00fc6044

00404054 <update_screen>:
	if(tx >= BUTTON_X-BUTTON_W/2 && tx <= BUTTON_X + BUTTON_W/2) {
  404054:	3864      	subs	r0, #100	; 0x64
  404056:	2878      	cmp	r0, #120	; 0x78
  404058:	d810      	bhi.n	40407c <update_screen+0x28>
void update_screen(uint32_t tx, uint32_t ty) {
  40405a:	b508      	push	{r3, lr}
		if(ty >= BUTTON_Y-BUTTON_H/2 && ty <= BUTTON_Y) {
  40405c:	f1a1 03a5 	sub.w	r3, r1, #165	; 0xa5
  404060:	2b4b      	cmp	r3, #75	; 0x4b
  404062:	d903      	bls.n	40406c <update_screen+0x18>
		} else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
  404064:	39f1      	subs	r1, #241	; 0xf1
  404066:	2949      	cmp	r1, #73	; 0x49
  404068:	d904      	bls.n	404074 <update_screen+0x20>
  40406a:	bd08      	pop	{r3, pc}
			draw_button(1);
  40406c:	2001      	movs	r0, #1
  40406e:	4b04      	ldr	r3, [pc, #16]	; (404080 <update_screen+0x2c>)
  404070:	4798      	blx	r3
  404072:	bd08      	pop	{r3, pc}
			draw_button(0);
  404074:	2000      	movs	r0, #0
  404076:	4b02      	ldr	r3, [pc, #8]	; (404080 <update_screen+0x2c>)
  404078:	4798      	blx	r3
}
  40407a:	e7f6      	b.n	40406a <update_screen+0x16>
  40407c:	4770      	bx	lr
  40407e:	bf00      	nop
  404080:	00403ff5 	.word	0x00403ff5

00404084 <mxt_handler>:
{
  404084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404088:	b084      	sub	sp, #16
  40408a:	4605      	mov	r5, r0
  40408c:	4689      	mov	r9, r1
  40408e:	4690      	mov	r8, r2
  uint first = 0;
  404090:	f04f 0a00 	mov.w	sl, #0
	uint8_t i = 0; /* Iterator */
  404094:	4654      	mov	r4, sl
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  404096:	4f15      	ldr	r7, [pc, #84]	; (4040ec <mxt_handler+0x68>)
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  404098:	4e15      	ldr	r6, [pc, #84]	; (4040f0 <mxt_handler+0x6c>)
  40409a:	e008      	b.n	4040ae <mxt_handler+0x2a>
		i++;
  40409c:	3401      	adds	r4, #1
  40409e:	b2e4      	uxtb	r4, r4
  4040a0:	f04f 0a01 	mov.w	sl, #1
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4040a4:	4628      	mov	r0, r5
  4040a6:	47b0      	blx	r6
  4040a8:	2c02      	cmp	r4, #2
  4040aa:	d81b      	bhi.n	4040e4 <mxt_handler+0x60>
  4040ac:	b1d0      	cbz	r0, 4040e4 <mxt_handler+0x60>
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4040ae:	a901      	add	r1, sp, #4
  4040b0:	4628      	mov	r0, r5
  4040b2:	47b8      	blx	r7
  4040b4:	2800      	cmp	r0, #0
  4040b6:	d1f5      	bne.n	4040a4 <mxt_handler+0x20>
    if(first == 0 ){
  4040b8:	f1ba 0f00 	cmp.w	sl, #0
  4040bc:	d1ee      	bne.n	40409c <mxt_handler+0x18>
      *x = convert_axis_system_x(touch_event.y);
  4040be:	f8bd 3008 	ldrh.w	r3, [sp, #8]
	return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  4040c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4040c6:	f3c3 1393 	ubfx	r3, r3, #6, #20
  4040ca:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
      *x = convert_axis_system_x(touch_event.y);
  4040ce:	f8c9 3000 	str.w	r3, [r9]
      *y = convert_axis_system_y(touch_event.x);
  4040d2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	return ILI9488_LCD_HEIGHT*touch_x/4096;
  4040d6:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  4040da:	f3c3 13d3 	ubfx	r3, r3, #7, #20
      *y = convert_axis_system_y(touch_event.x);
  4040de:	f8c8 3000 	str.w	r3, [r8]
  4040e2:	e7db      	b.n	40409c <mxt_handler+0x18>
}
  4040e4:	b004      	add	sp, #16
  4040e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040ea:	bf00      	nop
  4040ec:	004005dd 	.word	0x004005dd
  4040f0:	0040056d 	.word	0x0040056d

004040f4 <task_mxt>:
void task_mxt(void){
  4040f4:	b580      	push	{r7, lr}
  4040f6:	b0a6      	sub	sp, #152	; 0x98
	uint8_t t8_object[] = {
  4040f8:	4c51      	ldr	r4, [pc, #324]	; (404240 <task_mxt+0x14c>)
  4040fa:	ab04      	add	r3, sp, #16
  4040fc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  404100:	c303      	stmia	r3!, {r0, r1}
  404102:	801a      	strh	r2, [r3, #0]
	uint8_t t9_object[] = {
  404104:	ad13      	add	r5, sp, #76	; 0x4c
  404106:	f104 060c 	add.w	r6, r4, #12
  40410a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40410c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40410e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  404110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  404112:	6833      	ldr	r3, [r6, #0]
  404114:	602b      	str	r3, [r5, #0]
	uint8_t t46_object[] = {
  404116:	ab01      	add	r3, sp, #4
  404118:	f104 0230 	add.w	r2, r4, #48	; 0x30
  40411c:	ca07      	ldmia	r2, {r0, r1, r2}
  40411e:	c303      	stmia	r3!, {r0, r1}
  404120:	701a      	strb	r2, [r3, #0]
	uint8_t t56_object[] = {
  404122:	ad0a      	add	r5, sp, #40	; 0x28
  404124:	343c      	adds	r4, #60	; 0x3c
  404126:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  404128:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40412a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  40412c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40412e:	6823      	ldr	r3, [r4, #0]
  404130:	702b      	strb	r3, [r5, #0]
	twihs_master_options_t twi_opt = {
  404132:	2400      	movs	r4, #0
  404134:	9409      	str	r4, [sp, #36]	; 0x24
  404136:	4b43      	ldr	r3, [pc, #268]	; (404244 <task_mxt+0x150>)
  404138:	9308      	str	r3, [sp, #32]
  40413a:	264a      	movs	r6, #74	; 0x4a
  40413c:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  404140:	4b41      	ldr	r3, [pc, #260]	; (404248 <task_mxt+0x154>)
  404142:	9307      	str	r3, [sp, #28]
  404144:	2013      	movs	r0, #19
  404146:	4b41      	ldr	r3, [pc, #260]	; (40424c <task_mxt+0x158>)
  404148:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  40414a:	4d41      	ldr	r5, [pc, #260]	; (404250 <task_mxt+0x15c>)
  40414c:	a907      	add	r1, sp, #28
  40414e:	4628      	mov	r0, r5
  404150:	4b40      	ldr	r3, [pc, #256]	; (404254 <task_mxt+0x160>)
  404152:	4798      	blx	r3
	status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  404154:	2302      	movs	r3, #2
  404156:	4632      	mov	r2, r6
  404158:	4629      	mov	r1, r5
  40415a:	a81e      	add	r0, sp, #120	; 0x78
  40415c:	4d3e      	ldr	r5, [pc, #248]	; (404258 <task_mxt+0x164>)
  40415e:	47a8      	blx	r5
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404160:	4622      	mov	r2, r4
  404162:	2106      	movs	r1, #6
  404164:	a81e      	add	r0, sp, #120	; 0x78
  404166:	4d3d      	ldr	r5, [pc, #244]	; (40425c <task_mxt+0x168>)
  404168:	47a8      	blx	r5
  40416a:	2201      	movs	r2, #1
  40416c:	4601      	mov	r1, r0
  40416e:	a81e      	add	r0, sp, #120	; 0x78
  404170:	4e3b      	ldr	r6, [pc, #236]	; (404260 <task_mxt+0x16c>)
  404172:	47b0      	blx	r6
	delay_ms(MXT_RESET_TIME);
  404174:	483b      	ldr	r0, [pc, #236]	; (404264 <task_mxt+0x170>)
  404176:	4b3c      	ldr	r3, [pc, #240]	; (404268 <task_mxt+0x174>)
  404178:	4798      	blx	r3
	mxt_write_config_reg(device, mxt_get_object_address(device,
  40417a:	4622      	mov	r2, r4
  40417c:	2107      	movs	r1, #7
  40417e:	a81e      	add	r0, sp, #120	; 0x78
  404180:	47a8      	blx	r5
  404182:	2220      	movs	r2, #32
  404184:	4601      	mov	r1, r0
  404186:	a81e      	add	r0, sp, #120	; 0x78
  404188:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  40418a:	4622      	mov	r2, r4
  40418c:	2107      	movs	r1, #7
  40418e:	a81e      	add	r0, sp, #120	; 0x78
  404190:	47a8      	blx	r5
  404192:	1c41      	adds	r1, r0, #1
  404194:	2210      	movs	r2, #16
  404196:	b289      	uxth	r1, r1
  404198:	a81e      	add	r0, sp, #120	; 0x78
  40419a:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  40419c:	4622      	mov	r2, r4
  40419e:	2107      	movs	r1, #7
  4041a0:	a81e      	add	r0, sp, #120	; 0x78
  4041a2:	47a8      	blx	r5
  4041a4:	1c81      	adds	r1, r0, #2
  4041a6:	224b      	movs	r2, #75	; 0x4b
  4041a8:	b289      	uxth	r1, r1
  4041aa:	a81e      	add	r0, sp, #120	; 0x78
  4041ac:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4041ae:	4622      	mov	r2, r4
  4041b0:	2107      	movs	r1, #7
  4041b2:	a81e      	add	r0, sp, #120	; 0x78
  4041b4:	47a8      	blx	r5
  4041b6:	1cc1      	adds	r1, r0, #3
  4041b8:	2284      	movs	r2, #132	; 0x84
  4041ba:	b289      	uxth	r1, r1
  4041bc:	a81e      	add	r0, sp, #120	; 0x78
  4041be:	47b0      	blx	r6
	mxt_write_config_object(device, mxt_get_object_address(device,
  4041c0:	4622      	mov	r2, r4
  4041c2:	2108      	movs	r1, #8
  4041c4:	a81e      	add	r0, sp, #120	; 0x78
  4041c6:	47a8      	blx	r5
  4041c8:	aa04      	add	r2, sp, #16
  4041ca:	4601      	mov	r1, r0
  4041cc:	a81e      	add	r0, sp, #120	; 0x78
  4041ce:	4f27      	ldr	r7, [pc, #156]	; (40426c <task_mxt+0x178>)
  4041d0:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  4041d2:	4622      	mov	r2, r4
  4041d4:	2109      	movs	r1, #9
  4041d6:	a81e      	add	r0, sp, #120	; 0x78
  4041d8:	47a8      	blx	r5
  4041da:	aa13      	add	r2, sp, #76	; 0x4c
  4041dc:	4601      	mov	r1, r0
  4041de:	a81e      	add	r0, sp, #120	; 0x78
  4041e0:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  4041e2:	4622      	mov	r2, r4
  4041e4:	212e      	movs	r1, #46	; 0x2e
  4041e6:	a81e      	add	r0, sp, #120	; 0x78
  4041e8:	47a8      	blx	r5
  4041ea:	aa01      	add	r2, sp, #4
  4041ec:	4601      	mov	r1, r0
  4041ee:	a81e      	add	r0, sp, #120	; 0x78
  4041f0:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  4041f2:	4622      	mov	r2, r4
  4041f4:	2138      	movs	r1, #56	; 0x38
  4041f6:	a81e      	add	r0, sp, #120	; 0x78
  4041f8:	47a8      	blx	r5
  4041fa:	aa0a      	add	r2, sp, #40	; 0x28
  4041fc:	4601      	mov	r1, r0
  4041fe:	a81e      	add	r0, sp, #120	; 0x78
  404200:	47b8      	blx	r7
	mxt_write_config_reg(device, mxt_get_object_address(device,
  404202:	4622      	mov	r2, r4
  404204:	2106      	movs	r1, #6
  404206:	a81e      	add	r0, sp, #120	; 0x78
  404208:	47a8      	blx	r5
  40420a:	1c81      	adds	r1, r0, #2
  40420c:	2201      	movs	r2, #1
  40420e:	b289      	uxth	r1, r1
  404210:	a81e      	add	r0, sp, #120	; 0x78
  404212:	47b0      	blx	r6
		  if (mxt_is_message_pending(&device)) {
  404214:	4c16      	ldr	r4, [pc, #88]	; (404270 <task_mxt+0x17c>)
		  	mxt_handler(&device, &touch.x, &touch.y);
  404216:	4f17      	ldr	r7, [pc, #92]	; (404274 <task_mxt+0x180>)
        xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  404218:	4e17      	ldr	r6, [pc, #92]	; (404278 <task_mxt+0x184>)
  40421a:	e002      	b.n	404222 <task_mxt+0x12e>
     vTaskDelay(100);
  40421c:	2064      	movs	r0, #100	; 0x64
  40421e:	4b17      	ldr	r3, [pc, #92]	; (40427c <task_mxt+0x188>)
  404220:	4798      	blx	r3
		  if (mxt_is_message_pending(&device)) {
  404222:	a81e      	add	r0, sp, #120	; 0x78
  404224:	47a0      	blx	r4
  404226:	2800      	cmp	r0, #0
  404228:	d0f8      	beq.n	40421c <task_mxt+0x128>
		  	mxt_handler(&device, &touch.x, &touch.y);
  40422a:	aa1d      	add	r2, sp, #116	; 0x74
  40422c:	a91c      	add	r1, sp, #112	; 0x70
  40422e:	a81e      	add	r0, sp, #120	; 0x78
  404230:	47b8      	blx	r7
        xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  404232:	2300      	movs	r3, #0
  404234:	461a      	mov	r2, r3
  404236:	a91c      	add	r1, sp, #112	; 0x70
  404238:	6830      	ldr	r0, [r6, #0]
  40423a:	4d11      	ldr	r5, [pc, #68]	; (404280 <task_mxt+0x18c>)
  40423c:	47a8      	blx	r5
  40423e:	e7ed      	b.n	40421c <task_mxt+0x128>
  404240:	00407430 	.word	0x00407430
  404244:	00061a80 	.word	0x00061a80
  404248:	08f0d180 	.word	0x08f0d180
  40424c:	00401761 	.word	0x00401761
  404250:	40018000 	.word	0x40018000
  404254:	004019ad 	.word	0x004019ad
  404258:	004001d5 	.word	0x004001d5
  40425c:	0040046d 	.word	0x0040046d
  404260:	00400525 	.word	0x00400525
  404264:	003228d8 	.word	0x003228d8
  404268:	20400001 	.word	0x20400001
  40426c:	004004ad 	.word	0x004004ad
  404270:	0040056d 	.word	0x0040056d
  404274:	00404085 	.word	0x00404085
  404278:	2040c888 	.word	0x2040c888
  40427c:	00403221 	.word	0x00403221
  404280:	00402635 	.word	0x00402635

00404284 <making_border>:
void making_border(int x,int y, int x1, int y1){
  404284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404286:	4604      	mov	r4, r0
  404288:	460d      	mov	r5, r1
  40428a:	4616      	mov	r6, r2
  40428c:	461f      	mov	r7, r3
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  40428e:	2000      	movs	r0, #0
  404290:	4b04      	ldr	r3, [pc, #16]	; (4042a4 <making_border+0x20>)
  404292:	4798      	blx	r3
	ili9488_draw_filled_rectangle(x, y, x1, y1);
  404294:	463b      	mov	r3, r7
  404296:	4632      	mov	r2, r6
  404298:	4629      	mov	r1, r5
  40429a:	4620      	mov	r0, r4
  40429c:	4c02      	ldr	r4, [pc, #8]	; (4042a8 <making_border+0x24>)
  40429e:	47a0      	blx	r4
  4042a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4042a2:	bf00      	nop
  4042a4:	00400dbd 	.word	0x00400dbd
  4042a8:	0040100d 	.word	0x0040100d

004042ac <task_lcd>:
		}
	}
}

	
void task_lcd(void){
  4042ac:	b570      	push	{r4, r5, r6, lr}
  4042ae:	b084      	sub	sp, #16
  xQueueTouch = xQueueCreate( 10, sizeof( touchData ) );
  4042b0:	2200      	movs	r2, #0
  4042b2:	2108      	movs	r1, #8
  4042b4:	200a      	movs	r0, #10
  4042b6:	4b1e      	ldr	r3, [pc, #120]	; (404330 <task_lcd+0x84>)
  4042b8:	4798      	blx	r3
  4042ba:	4b1e      	ldr	r3, [pc, #120]	; (404334 <task_lcd+0x88>)
  4042bc:	6018      	str	r0, [r3, #0]
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  4042be:	481e      	ldr	r0, [pc, #120]	; (404338 <task_lcd+0x8c>)
  4042c0:	f44f 74a0 	mov.w	r4, #320	; 0x140
  4042c4:	6004      	str	r4, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  4042c6:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4042ca:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  4042cc:	4b1b      	ldr	r3, [pc, #108]	; (40433c <task_lcd+0x90>)
  4042ce:	6083      	str	r3, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  4042d0:	60c3      	str	r3, [r0, #12]
	ili9488_init(&g_ili9488_display_opt);
  4042d2:	4b1b      	ldr	r3, [pc, #108]	; (404340 <task_lcd+0x94>)
  4042d4:	4798      	blx	r3
  uint32_t g_ul_value = 0;
  configure_lcd();
  
  draw_screen();
  4042d6:	4b1b      	ldr	r3, [pc, #108]	; (404344 <task_lcd+0x98>)
  4042d8:	4798      	blx	r3
  ili9488_draw_pixmap(320-soneca.width-10, 10, soneca.width, soneca.height, soneca.data);
  4042da:	4e1b      	ldr	r6, [pc, #108]	; (404348 <task_lcd+0x9c>)
  4042dc:	9600      	str	r6, [sp, #0]
  4042de:	2345      	movs	r3, #69	; 0x45
  4042e0:	461a      	mov	r2, r3
  4042e2:	210a      	movs	r1, #10
  4042e4:	20f1      	movs	r0, #241	; 0xf1
  4042e6:	4d19      	ldr	r5, [pc, #100]	; (40434c <task_lcd+0xa0>)
  4042e8:	47a8      	blx	r5
  ili9488_draw_pixmap(320-soneca.width-10, 10, soneca.width, soneca.height, soneca.data);
  4042ea:	9600      	str	r6, [sp, #0]
  4042ec:	2345      	movs	r3, #69	; 0x45
  4042ee:	461a      	mov	r2, r3
  4042f0:	210a      	movs	r1, #10
  4042f2:	20f1      	movs	r0, #241	; 0xf1
  4042f4:	47a8      	blx	r5
  making_border(0,320,320,322);
  4042f6:	f44f 73a1 	mov.w	r3, #322	; 0x142
  4042fa:	4622      	mov	r2, r4
  4042fc:	4621      	mov	r1, r4
  4042fe:	2000      	movs	r0, #0
  404300:	4c13      	ldr	r4, [pc, #76]	; (404350 <task_lcd+0xa4>)
  404302:	47a0      	blx	r4
  draw_button(0);
  404304:	2000      	movs	r0, #0
  404306:	4b13      	ldr	r3, [pc, #76]	; (404354 <task_lcd+0xa8>)
  404308:	4798      	blx	r3
  touchData touch;
    
  while (true) {  
     if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  50 / portTICK_PERIOD_MS)) {
  40430a:	4d0a      	ldr	r5, [pc, #40]	; (404334 <task_lcd+0x88>)
  40430c:	4c12      	ldr	r4, [pc, #72]	; (404358 <task_lcd+0xac>)
       update_screen(touch.x, touch.y);
  40430e:	4e13      	ldr	r6, [pc, #76]	; (40435c <task_lcd+0xb0>)
     if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  50 / portTICK_PERIOD_MS)) {
  404310:	2300      	movs	r3, #0
  404312:	2232      	movs	r2, #50	; 0x32
  404314:	a902      	add	r1, sp, #8
  404316:	6828      	ldr	r0, [r5, #0]
  404318:	47a0      	blx	r4
  40431a:	2800      	cmp	r0, #0
  40431c:	d0f8      	beq.n	404310 <task_lcd+0x64>
       update_screen(touch.x, touch.y);
  40431e:	9903      	ldr	r1, [sp, #12]
  404320:	9802      	ldr	r0, [sp, #8]
  404322:	47b0      	blx	r6
       printf("x:%d y:%d\n", touch.x, touch.y);
  404324:	9a03      	ldr	r2, [sp, #12]
  404326:	9902      	ldr	r1, [sp, #8]
  404328:	480d      	ldr	r0, [pc, #52]	; (404360 <task_lcd+0xb4>)
  40432a:	4b0e      	ldr	r3, [pc, #56]	; (404364 <task_lcd+0xb8>)
  40432c:	4798      	blx	r3
  40432e:	e7ef      	b.n	404310 <task_lcd+0x64>
  404330:	004025b9 	.word	0x004025b9
  404334:	2040c888 	.word	0x2040c888
  404338:	2040c878 	.word	0x2040c878
  40433c:	00fcfcfc 	.word	0x00fcfcfc
  404340:	00400e49 	.word	0x00400e49
  404344:	00403fcd 	.word	0x00403fcd
  404348:	00407490 	.word	0x00407490
  40434c:	004010c9 	.word	0x004010c9
  404350:	00404285 	.word	0x00404285
  404354:	00403ff5 	.word	0x00403ff5
  404358:	004029f9 	.word	0x004029f9
  40435c:	00404055 	.word	0x00404055
  404360:	0040ac94 	.word	0x0040ac94
  404364:	004044ed 	.word	0x004044ed

00404368 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void)
{
  404368:	b570      	push	{r4, r5, r6, lr}
  40436a:	b08a      	sub	sp, #40	; 0x28
		.charlength   = USART_SERIAL_CHAR_LENGTH,
		.paritytype   = USART_SERIAL_PARITY,
		.stopbits     = USART_SERIAL_STOP_BIT
	};

	sysclk_init(); /* Initialize system clocks */
  40436c:	4b32      	ldr	r3, [pc, #200]	; (404438 <main+0xd0>)
  40436e:	4798      	blx	r3
	board_init();  /* Initialize board */
  404370:	4b32      	ldr	r3, [pc, #200]	; (40443c <main+0xd4>)
  404372:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  404374:	4d32      	ldr	r5, [pc, #200]	; (404440 <main+0xd8>)
  404376:	4b33      	ldr	r3, [pc, #204]	; (404444 <main+0xdc>)
  404378:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40437a:	4a33      	ldr	r2, [pc, #204]	; (404448 <main+0xe0>)
  40437c:	4b33      	ldr	r3, [pc, #204]	; (40444c <main+0xe4>)
  40437e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  404380:	4a33      	ldr	r2, [pc, #204]	; (404450 <main+0xe8>)
  404382:	4b34      	ldr	r3, [pc, #208]	; (404454 <main+0xec>)
  404384:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  404386:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40438a:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  40438c:	23c0      	movs	r3, #192	; 0xc0
  40438e:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  404390:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404394:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  404396:	2400      	movs	r4, #0
  404398:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40439a:	9408      	str	r4, [sp, #32]
  40439c:	200e      	movs	r0, #14
  40439e:	4b2e      	ldr	r3, [pc, #184]	; (404458 <main+0xf0>)
  4043a0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4043a2:	4a2e      	ldr	r2, [pc, #184]	; (40445c <main+0xf4>)
  4043a4:	a904      	add	r1, sp, #16
  4043a6:	4628      	mov	r0, r5
  4043a8:	4b2d      	ldr	r3, [pc, #180]	; (404460 <main+0xf8>)
  4043aa:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4043ac:	4628      	mov	r0, r5
  4043ae:	4b2d      	ldr	r3, [pc, #180]	; (404464 <main+0xfc>)
  4043b0:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4043b2:	4628      	mov	r0, r5
  4043b4:	4b2c      	ldr	r3, [pc, #176]	; (404468 <main+0x100>)
  4043b6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4043b8:	4e2c      	ldr	r6, [pc, #176]	; (40446c <main+0x104>)
  4043ba:	6833      	ldr	r3, [r6, #0]
  4043bc:	4621      	mov	r1, r4
  4043be:	6898      	ldr	r0, [r3, #8]
  4043c0:	4d2b      	ldr	r5, [pc, #172]	; (404470 <main+0x108>)
  4043c2:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4043c4:	6833      	ldr	r3, [r6, #0]
  4043c6:	4621      	mov	r1, r4
  4043c8:	6858      	ldr	r0, [r3, #4]
  4043ca:	47a8      	blx	r5
	
	/* Initialize stdio on USART */
	stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
		
  /* Create task to handler touch */
  if (xTaskCreate(task_mxt, "mxt", TASK_MXT_STACK_SIZE, NULL, TASK_MXT_STACK_PRIORITY, NULL) != pdPASS) {
  4043cc:	9403      	str	r4, [sp, #12]
  4043ce:	9402      	str	r4, [sp, #8]
  4043d0:	9401      	str	r4, [sp, #4]
  4043d2:	9400      	str	r4, [sp, #0]
  4043d4:	4623      	mov	r3, r4
  4043d6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4043da:	4926      	ldr	r1, [pc, #152]	; (404474 <main+0x10c>)
  4043dc:	4826      	ldr	r0, [pc, #152]	; (404478 <main+0x110>)
  4043de:	4c27      	ldr	r4, [pc, #156]	; (40447c <main+0x114>)
  4043e0:	47a0      	blx	r4
  4043e2:	2801      	cmp	r0, #1
  4043e4:	d002      	beq.n	4043ec <main+0x84>
    printf("Failed to create test led task\r\n");
  4043e6:	4826      	ldr	r0, [pc, #152]	; (404480 <main+0x118>)
  4043e8:	4b26      	ldr	r3, [pc, #152]	; (404484 <main+0x11c>)
  4043ea:	4798      	blx	r3
  }
  
  /* Create task to handler LCD */
  if (xTaskCreate(task_lcd, "lcd", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  4043ec:	2300      	movs	r3, #0
  4043ee:	9303      	str	r3, [sp, #12]
  4043f0:	9302      	str	r3, [sp, #8]
  4043f2:	9301      	str	r3, [sp, #4]
  4043f4:	9300      	str	r3, [sp, #0]
  4043f6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4043fa:	4923      	ldr	r1, [pc, #140]	; (404488 <main+0x120>)
  4043fc:	4823      	ldr	r0, [pc, #140]	; (40448c <main+0x124>)
  4043fe:	4c1f      	ldr	r4, [pc, #124]	; (40447c <main+0x114>)
  404400:	47a0      	blx	r4
  404402:	2801      	cmp	r0, #1
  404404:	d002      	beq.n	40440c <main+0xa4>
    printf("Failed to create test led task\r\n");
  404406:	481e      	ldr	r0, [pc, #120]	; (404480 <main+0x118>)
  404408:	4b1e      	ldr	r3, [pc, #120]	; (404484 <main+0x11c>)
  40440a:	4798      	blx	r3
  }


  if (xTaskCreate(task_butplus, "butplus", TASK_BUTPLUS_STACK_SIZE, NULL, TASK_BUTPLUS_STACK_PRIORITY, NULL) != pdPASS) {
  40440c:	2300      	movs	r3, #0
  40440e:	9303      	str	r3, [sp, #12]
  404410:	9302      	str	r3, [sp, #8]
  404412:	9301      	str	r3, [sp, #4]
  404414:	9300      	str	r3, [sp, #0]
  404416:	f44f 7200 	mov.w	r2, #512	; 0x200
  40441a:	491d      	ldr	r1, [pc, #116]	; (404490 <main+0x128>)
  40441c:	481d      	ldr	r0, [pc, #116]	; (404494 <main+0x12c>)
  40441e:	4c17      	ldr	r4, [pc, #92]	; (40447c <main+0x114>)
  404420:	47a0      	blx	r4
  404422:	2801      	cmp	r0, #1
  404424:	d002      	beq.n	40442c <main+0xc4>
	    printf("Failed to create test led task\r\n");
  404426:	4816      	ldr	r0, [pc, #88]	; (404480 <main+0x118>)
  404428:	4b16      	ldr	r3, [pc, #88]	; (404484 <main+0x11c>)
  40442a:	4798      	blx	r3
  //if (xTaskCreate(task_temp, "temp", TASK_TEMP_STACK_SIZE, NULL, TASK_TEMP_STACK_PRIORITY, NULL) != pdPASS) {
	//   printf("Failed to create test led task\r\n");
   //}

  /* Start the scheduler. */
  vTaskStartScheduler();
  40442c:	4b1a      	ldr	r3, [pc, #104]	; (404498 <main+0x130>)
  40442e:	4798      	blx	r3


	return 0;
}
  404430:	2000      	movs	r0, #0
  404432:	b00a      	add	sp, #40	; 0x28
  404434:	bd70      	pop	{r4, r5, r6, pc}
  404436:	bf00      	nop
  404438:	0040064d 	.word	0x0040064d
  40443c:	004008dd 	.word	0x004008dd
  404440:	40028000 	.word	0x40028000
  404444:	2040c7a8 	.word	0x2040c7a8
  404448:	00403d8d 	.word	0x00403d8d
  40444c:	2040c7a4 	.word	0x2040c7a4
  404450:	00403cb1 	.word	0x00403cb1
  404454:	2040c7a0 	.word	0x2040c7a0
  404458:	00401761 	.word	0x00401761
  40445c:	08f0d180 	.word	0x08f0d180
  404460:	00401bd5 	.word	0x00401bd5
  404464:	00401c29 	.word	0x00401c29
  404468:	00401c2f 	.word	0x00401c2f
  40446c:	20400018 	.word	0x20400018
  404470:	00404c91 	.word	0x00404c91
  404474:	0040ac5c 	.word	0x0040ac5c
  404478:	004040f5 	.word	0x004040f5
  40447c:	00402cd9 	.word	0x00402cd9
  404480:	0040ac60 	.word	0x0040ac60
  404484:	004044ed 	.word	0x004044ed
  404488:	0040ac84 	.word	0x0040ac84
  40448c:	004042ad 	.word	0x004042ad
  404490:	0040ac88 	.word	0x0040ac88
  404494:	00403f41 	.word	0x00403f41
  404498:	00402f0d 	.word	0x00402f0d

0040449c <__libc_init_array>:
  40449c:	b570      	push	{r4, r5, r6, lr}
  40449e:	4e0f      	ldr	r6, [pc, #60]	; (4044dc <__libc_init_array+0x40>)
  4044a0:	4d0f      	ldr	r5, [pc, #60]	; (4044e0 <__libc_init_array+0x44>)
  4044a2:	1b76      	subs	r6, r6, r5
  4044a4:	10b6      	asrs	r6, r6, #2
  4044a6:	bf18      	it	ne
  4044a8:	2400      	movne	r4, #0
  4044aa:	d005      	beq.n	4044b8 <__libc_init_array+0x1c>
  4044ac:	3401      	adds	r4, #1
  4044ae:	f855 3b04 	ldr.w	r3, [r5], #4
  4044b2:	4798      	blx	r3
  4044b4:	42a6      	cmp	r6, r4
  4044b6:	d1f9      	bne.n	4044ac <__libc_init_array+0x10>
  4044b8:	4e0a      	ldr	r6, [pc, #40]	; (4044e4 <__libc_init_array+0x48>)
  4044ba:	4d0b      	ldr	r5, [pc, #44]	; (4044e8 <__libc_init_array+0x4c>)
  4044bc:	1b76      	subs	r6, r6, r5
  4044be:	f006 fcaf 	bl	40ae20 <_init>
  4044c2:	10b6      	asrs	r6, r6, #2
  4044c4:	bf18      	it	ne
  4044c6:	2400      	movne	r4, #0
  4044c8:	d006      	beq.n	4044d8 <__libc_init_array+0x3c>
  4044ca:	3401      	adds	r4, #1
  4044cc:	f855 3b04 	ldr.w	r3, [r5], #4
  4044d0:	4798      	blx	r3
  4044d2:	42a6      	cmp	r6, r4
  4044d4:	d1f9      	bne.n	4044ca <__libc_init_array+0x2e>
  4044d6:	bd70      	pop	{r4, r5, r6, pc}
  4044d8:	bd70      	pop	{r4, r5, r6, pc}
  4044da:	bf00      	nop
  4044dc:	0040ae2c 	.word	0x0040ae2c
  4044e0:	0040ae2c 	.word	0x0040ae2c
  4044e4:	0040ae34 	.word	0x0040ae34
  4044e8:	0040ae2c 	.word	0x0040ae2c

004044ec <iprintf>:
  4044ec:	b40f      	push	{r0, r1, r2, r3}
  4044ee:	b500      	push	{lr}
  4044f0:	4907      	ldr	r1, [pc, #28]	; (404510 <iprintf+0x24>)
  4044f2:	b083      	sub	sp, #12
  4044f4:	ab04      	add	r3, sp, #16
  4044f6:	6808      	ldr	r0, [r1, #0]
  4044f8:	f853 2b04 	ldr.w	r2, [r3], #4
  4044fc:	6881      	ldr	r1, [r0, #8]
  4044fe:	9301      	str	r3, [sp, #4]
  404500:	f000 fd4c 	bl	404f9c <_vfiprintf_r>
  404504:	b003      	add	sp, #12
  404506:	f85d eb04 	ldr.w	lr, [sp], #4
  40450a:	b004      	add	sp, #16
  40450c:	4770      	bx	lr
  40450e:	bf00      	nop
  404510:	20400018 	.word	0x20400018

00404514 <malloc>:
  404514:	4b02      	ldr	r3, [pc, #8]	; (404520 <malloc+0xc>)
  404516:	4601      	mov	r1, r0
  404518:	6818      	ldr	r0, [r3, #0]
  40451a:	f000 b803 	b.w	404524 <_malloc_r>
  40451e:	bf00      	nop
  404520:	20400018 	.word	0x20400018

00404524 <_malloc_r>:
  404524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404528:	f101 060b 	add.w	r6, r1, #11
  40452c:	2e16      	cmp	r6, #22
  40452e:	b083      	sub	sp, #12
  404530:	4605      	mov	r5, r0
  404532:	f240 809e 	bls.w	404672 <_malloc_r+0x14e>
  404536:	f036 0607 	bics.w	r6, r6, #7
  40453a:	f100 80bd 	bmi.w	4046b8 <_malloc_r+0x194>
  40453e:	42b1      	cmp	r1, r6
  404540:	f200 80ba 	bhi.w	4046b8 <_malloc_r+0x194>
  404544:	f000 fb86 	bl	404c54 <__malloc_lock>
  404548:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40454c:	f0c0 8293 	bcc.w	404a76 <_malloc_r+0x552>
  404550:	0a73      	lsrs	r3, r6, #9
  404552:	f000 80b8 	beq.w	4046c6 <_malloc_r+0x1a2>
  404556:	2b04      	cmp	r3, #4
  404558:	f200 8179 	bhi.w	40484e <_malloc_r+0x32a>
  40455c:	09b3      	lsrs	r3, r6, #6
  40455e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404562:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404566:	00c3      	lsls	r3, r0, #3
  404568:	4fbf      	ldr	r7, [pc, #764]	; (404868 <_malloc_r+0x344>)
  40456a:	443b      	add	r3, r7
  40456c:	f1a3 0108 	sub.w	r1, r3, #8
  404570:	685c      	ldr	r4, [r3, #4]
  404572:	42a1      	cmp	r1, r4
  404574:	d106      	bne.n	404584 <_malloc_r+0x60>
  404576:	e00c      	b.n	404592 <_malloc_r+0x6e>
  404578:	2a00      	cmp	r2, #0
  40457a:	f280 80aa 	bge.w	4046d2 <_malloc_r+0x1ae>
  40457e:	68e4      	ldr	r4, [r4, #12]
  404580:	42a1      	cmp	r1, r4
  404582:	d006      	beq.n	404592 <_malloc_r+0x6e>
  404584:	6863      	ldr	r3, [r4, #4]
  404586:	f023 0303 	bic.w	r3, r3, #3
  40458a:	1b9a      	subs	r2, r3, r6
  40458c:	2a0f      	cmp	r2, #15
  40458e:	ddf3      	ble.n	404578 <_malloc_r+0x54>
  404590:	4670      	mov	r0, lr
  404592:	693c      	ldr	r4, [r7, #16]
  404594:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40487c <_malloc_r+0x358>
  404598:	4574      	cmp	r4, lr
  40459a:	f000 81ab 	beq.w	4048f4 <_malloc_r+0x3d0>
  40459e:	6863      	ldr	r3, [r4, #4]
  4045a0:	f023 0303 	bic.w	r3, r3, #3
  4045a4:	1b9a      	subs	r2, r3, r6
  4045a6:	2a0f      	cmp	r2, #15
  4045a8:	f300 8190 	bgt.w	4048cc <_malloc_r+0x3a8>
  4045ac:	2a00      	cmp	r2, #0
  4045ae:	f8c7 e014 	str.w	lr, [r7, #20]
  4045b2:	f8c7 e010 	str.w	lr, [r7, #16]
  4045b6:	f280 809d 	bge.w	4046f4 <_malloc_r+0x1d0>
  4045ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4045be:	f080 8161 	bcs.w	404884 <_malloc_r+0x360>
  4045c2:	08db      	lsrs	r3, r3, #3
  4045c4:	f103 0c01 	add.w	ip, r3, #1
  4045c8:	1099      	asrs	r1, r3, #2
  4045ca:	687a      	ldr	r2, [r7, #4]
  4045cc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4045d0:	f8c4 8008 	str.w	r8, [r4, #8]
  4045d4:	2301      	movs	r3, #1
  4045d6:	408b      	lsls	r3, r1
  4045d8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4045dc:	4313      	orrs	r3, r2
  4045de:	3908      	subs	r1, #8
  4045e0:	60e1      	str	r1, [r4, #12]
  4045e2:	607b      	str	r3, [r7, #4]
  4045e4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4045e8:	f8c8 400c 	str.w	r4, [r8, #12]
  4045ec:	1082      	asrs	r2, r0, #2
  4045ee:	2401      	movs	r4, #1
  4045f0:	4094      	lsls	r4, r2
  4045f2:	429c      	cmp	r4, r3
  4045f4:	f200 808b 	bhi.w	40470e <_malloc_r+0x1ea>
  4045f8:	421c      	tst	r4, r3
  4045fa:	d106      	bne.n	40460a <_malloc_r+0xe6>
  4045fc:	f020 0003 	bic.w	r0, r0, #3
  404600:	0064      	lsls	r4, r4, #1
  404602:	421c      	tst	r4, r3
  404604:	f100 0004 	add.w	r0, r0, #4
  404608:	d0fa      	beq.n	404600 <_malloc_r+0xdc>
  40460a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40460e:	46cc      	mov	ip, r9
  404610:	4680      	mov	r8, r0
  404612:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404616:	459c      	cmp	ip, r3
  404618:	d107      	bne.n	40462a <_malloc_r+0x106>
  40461a:	e16d      	b.n	4048f8 <_malloc_r+0x3d4>
  40461c:	2a00      	cmp	r2, #0
  40461e:	f280 817b 	bge.w	404918 <_malloc_r+0x3f4>
  404622:	68db      	ldr	r3, [r3, #12]
  404624:	459c      	cmp	ip, r3
  404626:	f000 8167 	beq.w	4048f8 <_malloc_r+0x3d4>
  40462a:	6859      	ldr	r1, [r3, #4]
  40462c:	f021 0103 	bic.w	r1, r1, #3
  404630:	1b8a      	subs	r2, r1, r6
  404632:	2a0f      	cmp	r2, #15
  404634:	ddf2      	ble.n	40461c <_malloc_r+0xf8>
  404636:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40463a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40463e:	9300      	str	r3, [sp, #0]
  404640:	199c      	adds	r4, r3, r6
  404642:	4628      	mov	r0, r5
  404644:	f046 0601 	orr.w	r6, r6, #1
  404648:	f042 0501 	orr.w	r5, r2, #1
  40464c:	605e      	str	r6, [r3, #4]
  40464e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404652:	f8cc 8008 	str.w	r8, [ip, #8]
  404656:	617c      	str	r4, [r7, #20]
  404658:	613c      	str	r4, [r7, #16]
  40465a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40465e:	f8c4 e008 	str.w	lr, [r4, #8]
  404662:	6065      	str	r5, [r4, #4]
  404664:	505a      	str	r2, [r3, r1]
  404666:	f000 fafb 	bl	404c60 <__malloc_unlock>
  40466a:	9b00      	ldr	r3, [sp, #0]
  40466c:	f103 0408 	add.w	r4, r3, #8
  404670:	e01e      	b.n	4046b0 <_malloc_r+0x18c>
  404672:	2910      	cmp	r1, #16
  404674:	d820      	bhi.n	4046b8 <_malloc_r+0x194>
  404676:	f000 faed 	bl	404c54 <__malloc_lock>
  40467a:	2610      	movs	r6, #16
  40467c:	2318      	movs	r3, #24
  40467e:	2002      	movs	r0, #2
  404680:	4f79      	ldr	r7, [pc, #484]	; (404868 <_malloc_r+0x344>)
  404682:	443b      	add	r3, r7
  404684:	f1a3 0208 	sub.w	r2, r3, #8
  404688:	685c      	ldr	r4, [r3, #4]
  40468a:	4294      	cmp	r4, r2
  40468c:	f000 813d 	beq.w	40490a <_malloc_r+0x3e6>
  404690:	6863      	ldr	r3, [r4, #4]
  404692:	68e1      	ldr	r1, [r4, #12]
  404694:	68a6      	ldr	r6, [r4, #8]
  404696:	f023 0303 	bic.w	r3, r3, #3
  40469a:	4423      	add	r3, r4
  40469c:	4628      	mov	r0, r5
  40469e:	685a      	ldr	r2, [r3, #4]
  4046a0:	60f1      	str	r1, [r6, #12]
  4046a2:	f042 0201 	orr.w	r2, r2, #1
  4046a6:	608e      	str	r6, [r1, #8]
  4046a8:	605a      	str	r2, [r3, #4]
  4046aa:	f000 fad9 	bl	404c60 <__malloc_unlock>
  4046ae:	3408      	adds	r4, #8
  4046b0:	4620      	mov	r0, r4
  4046b2:	b003      	add	sp, #12
  4046b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046b8:	2400      	movs	r4, #0
  4046ba:	230c      	movs	r3, #12
  4046bc:	4620      	mov	r0, r4
  4046be:	602b      	str	r3, [r5, #0]
  4046c0:	b003      	add	sp, #12
  4046c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046c6:	2040      	movs	r0, #64	; 0x40
  4046c8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4046cc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4046d0:	e74a      	b.n	404568 <_malloc_r+0x44>
  4046d2:	4423      	add	r3, r4
  4046d4:	68e1      	ldr	r1, [r4, #12]
  4046d6:	685a      	ldr	r2, [r3, #4]
  4046d8:	68a6      	ldr	r6, [r4, #8]
  4046da:	f042 0201 	orr.w	r2, r2, #1
  4046de:	60f1      	str	r1, [r6, #12]
  4046e0:	4628      	mov	r0, r5
  4046e2:	608e      	str	r6, [r1, #8]
  4046e4:	605a      	str	r2, [r3, #4]
  4046e6:	f000 fabb 	bl	404c60 <__malloc_unlock>
  4046ea:	3408      	adds	r4, #8
  4046ec:	4620      	mov	r0, r4
  4046ee:	b003      	add	sp, #12
  4046f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046f4:	4423      	add	r3, r4
  4046f6:	4628      	mov	r0, r5
  4046f8:	685a      	ldr	r2, [r3, #4]
  4046fa:	f042 0201 	orr.w	r2, r2, #1
  4046fe:	605a      	str	r2, [r3, #4]
  404700:	f000 faae 	bl	404c60 <__malloc_unlock>
  404704:	3408      	adds	r4, #8
  404706:	4620      	mov	r0, r4
  404708:	b003      	add	sp, #12
  40470a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40470e:	68bc      	ldr	r4, [r7, #8]
  404710:	6863      	ldr	r3, [r4, #4]
  404712:	f023 0803 	bic.w	r8, r3, #3
  404716:	45b0      	cmp	r8, r6
  404718:	d304      	bcc.n	404724 <_malloc_r+0x200>
  40471a:	eba8 0306 	sub.w	r3, r8, r6
  40471e:	2b0f      	cmp	r3, #15
  404720:	f300 8085 	bgt.w	40482e <_malloc_r+0x30a>
  404724:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404880 <_malloc_r+0x35c>
  404728:	4b50      	ldr	r3, [pc, #320]	; (40486c <_malloc_r+0x348>)
  40472a:	f8d9 2000 	ldr.w	r2, [r9]
  40472e:	681b      	ldr	r3, [r3, #0]
  404730:	3201      	adds	r2, #1
  404732:	4433      	add	r3, r6
  404734:	eb04 0a08 	add.w	sl, r4, r8
  404738:	f000 8155 	beq.w	4049e6 <_malloc_r+0x4c2>
  40473c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404740:	330f      	adds	r3, #15
  404742:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404746:	f02b 0b0f 	bic.w	fp, fp, #15
  40474a:	4659      	mov	r1, fp
  40474c:	4628      	mov	r0, r5
  40474e:	f000 fa8d 	bl	404c6c <_sbrk_r>
  404752:	1c41      	adds	r1, r0, #1
  404754:	4602      	mov	r2, r0
  404756:	f000 80fc 	beq.w	404952 <_malloc_r+0x42e>
  40475a:	4582      	cmp	sl, r0
  40475c:	f200 80f7 	bhi.w	40494e <_malloc_r+0x42a>
  404760:	4b43      	ldr	r3, [pc, #268]	; (404870 <_malloc_r+0x34c>)
  404762:	6819      	ldr	r1, [r3, #0]
  404764:	4459      	add	r1, fp
  404766:	6019      	str	r1, [r3, #0]
  404768:	f000 814d 	beq.w	404a06 <_malloc_r+0x4e2>
  40476c:	f8d9 0000 	ldr.w	r0, [r9]
  404770:	3001      	adds	r0, #1
  404772:	bf1b      	ittet	ne
  404774:	eba2 0a0a 	subne.w	sl, r2, sl
  404778:	4451      	addne	r1, sl
  40477a:	f8c9 2000 	streq.w	r2, [r9]
  40477e:	6019      	strne	r1, [r3, #0]
  404780:	f012 0107 	ands.w	r1, r2, #7
  404784:	f000 8115 	beq.w	4049b2 <_malloc_r+0x48e>
  404788:	f1c1 0008 	rsb	r0, r1, #8
  40478c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404790:	4402      	add	r2, r0
  404792:	3108      	adds	r1, #8
  404794:	eb02 090b 	add.w	r9, r2, fp
  404798:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40479c:	eba1 0909 	sub.w	r9, r1, r9
  4047a0:	4649      	mov	r1, r9
  4047a2:	4628      	mov	r0, r5
  4047a4:	9301      	str	r3, [sp, #4]
  4047a6:	9200      	str	r2, [sp, #0]
  4047a8:	f000 fa60 	bl	404c6c <_sbrk_r>
  4047ac:	1c43      	adds	r3, r0, #1
  4047ae:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4047b2:	f000 8143 	beq.w	404a3c <_malloc_r+0x518>
  4047b6:	1a80      	subs	r0, r0, r2
  4047b8:	4448      	add	r0, r9
  4047ba:	f040 0001 	orr.w	r0, r0, #1
  4047be:	6819      	ldr	r1, [r3, #0]
  4047c0:	60ba      	str	r2, [r7, #8]
  4047c2:	4449      	add	r1, r9
  4047c4:	42bc      	cmp	r4, r7
  4047c6:	6050      	str	r0, [r2, #4]
  4047c8:	6019      	str	r1, [r3, #0]
  4047ca:	d017      	beq.n	4047fc <_malloc_r+0x2d8>
  4047cc:	f1b8 0f0f 	cmp.w	r8, #15
  4047d0:	f240 80fb 	bls.w	4049ca <_malloc_r+0x4a6>
  4047d4:	6860      	ldr	r0, [r4, #4]
  4047d6:	f1a8 020c 	sub.w	r2, r8, #12
  4047da:	f022 0207 	bic.w	r2, r2, #7
  4047de:	eb04 0e02 	add.w	lr, r4, r2
  4047e2:	f000 0001 	and.w	r0, r0, #1
  4047e6:	f04f 0c05 	mov.w	ip, #5
  4047ea:	4310      	orrs	r0, r2
  4047ec:	2a0f      	cmp	r2, #15
  4047ee:	6060      	str	r0, [r4, #4]
  4047f0:	f8ce c004 	str.w	ip, [lr, #4]
  4047f4:	f8ce c008 	str.w	ip, [lr, #8]
  4047f8:	f200 8117 	bhi.w	404a2a <_malloc_r+0x506>
  4047fc:	4b1d      	ldr	r3, [pc, #116]	; (404874 <_malloc_r+0x350>)
  4047fe:	68bc      	ldr	r4, [r7, #8]
  404800:	681a      	ldr	r2, [r3, #0]
  404802:	4291      	cmp	r1, r2
  404804:	bf88      	it	hi
  404806:	6019      	strhi	r1, [r3, #0]
  404808:	4b1b      	ldr	r3, [pc, #108]	; (404878 <_malloc_r+0x354>)
  40480a:	681a      	ldr	r2, [r3, #0]
  40480c:	4291      	cmp	r1, r2
  40480e:	6862      	ldr	r2, [r4, #4]
  404810:	bf88      	it	hi
  404812:	6019      	strhi	r1, [r3, #0]
  404814:	f022 0203 	bic.w	r2, r2, #3
  404818:	4296      	cmp	r6, r2
  40481a:	eba2 0306 	sub.w	r3, r2, r6
  40481e:	d801      	bhi.n	404824 <_malloc_r+0x300>
  404820:	2b0f      	cmp	r3, #15
  404822:	dc04      	bgt.n	40482e <_malloc_r+0x30a>
  404824:	4628      	mov	r0, r5
  404826:	f000 fa1b 	bl	404c60 <__malloc_unlock>
  40482a:	2400      	movs	r4, #0
  40482c:	e740      	b.n	4046b0 <_malloc_r+0x18c>
  40482e:	19a2      	adds	r2, r4, r6
  404830:	f043 0301 	orr.w	r3, r3, #1
  404834:	f046 0601 	orr.w	r6, r6, #1
  404838:	6066      	str	r6, [r4, #4]
  40483a:	4628      	mov	r0, r5
  40483c:	60ba      	str	r2, [r7, #8]
  40483e:	6053      	str	r3, [r2, #4]
  404840:	f000 fa0e 	bl	404c60 <__malloc_unlock>
  404844:	3408      	adds	r4, #8
  404846:	4620      	mov	r0, r4
  404848:	b003      	add	sp, #12
  40484a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40484e:	2b14      	cmp	r3, #20
  404850:	d971      	bls.n	404936 <_malloc_r+0x412>
  404852:	2b54      	cmp	r3, #84	; 0x54
  404854:	f200 80a3 	bhi.w	40499e <_malloc_r+0x47a>
  404858:	0b33      	lsrs	r3, r6, #12
  40485a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40485e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404862:	00c3      	lsls	r3, r0, #3
  404864:	e680      	b.n	404568 <_malloc_r+0x44>
  404866:	bf00      	nop
  404868:	20400448 	.word	0x20400448
  40486c:	2040c79c 	.word	0x2040c79c
  404870:	2040c76c 	.word	0x2040c76c
  404874:	2040c794 	.word	0x2040c794
  404878:	2040c798 	.word	0x2040c798
  40487c:	20400450 	.word	0x20400450
  404880:	20400850 	.word	0x20400850
  404884:	0a5a      	lsrs	r2, r3, #9
  404886:	2a04      	cmp	r2, #4
  404888:	d95b      	bls.n	404942 <_malloc_r+0x41e>
  40488a:	2a14      	cmp	r2, #20
  40488c:	f200 80ae 	bhi.w	4049ec <_malloc_r+0x4c8>
  404890:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404894:	00c9      	lsls	r1, r1, #3
  404896:	325b      	adds	r2, #91	; 0x5b
  404898:	eb07 0c01 	add.w	ip, r7, r1
  40489c:	5879      	ldr	r1, [r7, r1]
  40489e:	f1ac 0c08 	sub.w	ip, ip, #8
  4048a2:	458c      	cmp	ip, r1
  4048a4:	f000 8088 	beq.w	4049b8 <_malloc_r+0x494>
  4048a8:	684a      	ldr	r2, [r1, #4]
  4048aa:	f022 0203 	bic.w	r2, r2, #3
  4048ae:	4293      	cmp	r3, r2
  4048b0:	d273      	bcs.n	40499a <_malloc_r+0x476>
  4048b2:	6889      	ldr	r1, [r1, #8]
  4048b4:	458c      	cmp	ip, r1
  4048b6:	d1f7      	bne.n	4048a8 <_malloc_r+0x384>
  4048b8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4048bc:	687b      	ldr	r3, [r7, #4]
  4048be:	60e2      	str	r2, [r4, #12]
  4048c0:	f8c4 c008 	str.w	ip, [r4, #8]
  4048c4:	6094      	str	r4, [r2, #8]
  4048c6:	f8cc 400c 	str.w	r4, [ip, #12]
  4048ca:	e68f      	b.n	4045ec <_malloc_r+0xc8>
  4048cc:	19a1      	adds	r1, r4, r6
  4048ce:	f046 0c01 	orr.w	ip, r6, #1
  4048d2:	f042 0601 	orr.w	r6, r2, #1
  4048d6:	f8c4 c004 	str.w	ip, [r4, #4]
  4048da:	4628      	mov	r0, r5
  4048dc:	6179      	str	r1, [r7, #20]
  4048de:	6139      	str	r1, [r7, #16]
  4048e0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4048e4:	f8c1 e008 	str.w	lr, [r1, #8]
  4048e8:	604e      	str	r6, [r1, #4]
  4048ea:	50e2      	str	r2, [r4, r3]
  4048ec:	f000 f9b8 	bl	404c60 <__malloc_unlock>
  4048f0:	3408      	adds	r4, #8
  4048f2:	e6dd      	b.n	4046b0 <_malloc_r+0x18c>
  4048f4:	687b      	ldr	r3, [r7, #4]
  4048f6:	e679      	b.n	4045ec <_malloc_r+0xc8>
  4048f8:	f108 0801 	add.w	r8, r8, #1
  4048fc:	f018 0f03 	tst.w	r8, #3
  404900:	f10c 0c08 	add.w	ip, ip, #8
  404904:	f47f ae85 	bne.w	404612 <_malloc_r+0xee>
  404908:	e02d      	b.n	404966 <_malloc_r+0x442>
  40490a:	68dc      	ldr	r4, [r3, #12]
  40490c:	42a3      	cmp	r3, r4
  40490e:	bf08      	it	eq
  404910:	3002      	addeq	r0, #2
  404912:	f43f ae3e 	beq.w	404592 <_malloc_r+0x6e>
  404916:	e6bb      	b.n	404690 <_malloc_r+0x16c>
  404918:	4419      	add	r1, r3
  40491a:	461c      	mov	r4, r3
  40491c:	684a      	ldr	r2, [r1, #4]
  40491e:	68db      	ldr	r3, [r3, #12]
  404920:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404924:	f042 0201 	orr.w	r2, r2, #1
  404928:	604a      	str	r2, [r1, #4]
  40492a:	4628      	mov	r0, r5
  40492c:	60f3      	str	r3, [r6, #12]
  40492e:	609e      	str	r6, [r3, #8]
  404930:	f000 f996 	bl	404c60 <__malloc_unlock>
  404934:	e6bc      	b.n	4046b0 <_malloc_r+0x18c>
  404936:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40493a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40493e:	00c3      	lsls	r3, r0, #3
  404940:	e612      	b.n	404568 <_malloc_r+0x44>
  404942:	099a      	lsrs	r2, r3, #6
  404944:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404948:	00c9      	lsls	r1, r1, #3
  40494a:	3238      	adds	r2, #56	; 0x38
  40494c:	e7a4      	b.n	404898 <_malloc_r+0x374>
  40494e:	42bc      	cmp	r4, r7
  404950:	d054      	beq.n	4049fc <_malloc_r+0x4d8>
  404952:	68bc      	ldr	r4, [r7, #8]
  404954:	6862      	ldr	r2, [r4, #4]
  404956:	f022 0203 	bic.w	r2, r2, #3
  40495a:	e75d      	b.n	404818 <_malloc_r+0x2f4>
  40495c:	f859 3908 	ldr.w	r3, [r9], #-8
  404960:	4599      	cmp	r9, r3
  404962:	f040 8086 	bne.w	404a72 <_malloc_r+0x54e>
  404966:	f010 0f03 	tst.w	r0, #3
  40496a:	f100 30ff 	add.w	r0, r0, #4294967295
  40496e:	d1f5      	bne.n	40495c <_malloc_r+0x438>
  404970:	687b      	ldr	r3, [r7, #4]
  404972:	ea23 0304 	bic.w	r3, r3, r4
  404976:	607b      	str	r3, [r7, #4]
  404978:	0064      	lsls	r4, r4, #1
  40497a:	429c      	cmp	r4, r3
  40497c:	f63f aec7 	bhi.w	40470e <_malloc_r+0x1ea>
  404980:	2c00      	cmp	r4, #0
  404982:	f43f aec4 	beq.w	40470e <_malloc_r+0x1ea>
  404986:	421c      	tst	r4, r3
  404988:	4640      	mov	r0, r8
  40498a:	f47f ae3e 	bne.w	40460a <_malloc_r+0xe6>
  40498e:	0064      	lsls	r4, r4, #1
  404990:	421c      	tst	r4, r3
  404992:	f100 0004 	add.w	r0, r0, #4
  404996:	d0fa      	beq.n	40498e <_malloc_r+0x46a>
  404998:	e637      	b.n	40460a <_malloc_r+0xe6>
  40499a:	468c      	mov	ip, r1
  40499c:	e78c      	b.n	4048b8 <_malloc_r+0x394>
  40499e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4049a2:	d815      	bhi.n	4049d0 <_malloc_r+0x4ac>
  4049a4:	0bf3      	lsrs	r3, r6, #15
  4049a6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4049aa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4049ae:	00c3      	lsls	r3, r0, #3
  4049b0:	e5da      	b.n	404568 <_malloc_r+0x44>
  4049b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4049b6:	e6ed      	b.n	404794 <_malloc_r+0x270>
  4049b8:	687b      	ldr	r3, [r7, #4]
  4049ba:	1092      	asrs	r2, r2, #2
  4049bc:	2101      	movs	r1, #1
  4049be:	fa01 f202 	lsl.w	r2, r1, r2
  4049c2:	4313      	orrs	r3, r2
  4049c4:	607b      	str	r3, [r7, #4]
  4049c6:	4662      	mov	r2, ip
  4049c8:	e779      	b.n	4048be <_malloc_r+0x39a>
  4049ca:	2301      	movs	r3, #1
  4049cc:	6053      	str	r3, [r2, #4]
  4049ce:	e729      	b.n	404824 <_malloc_r+0x300>
  4049d0:	f240 5254 	movw	r2, #1364	; 0x554
  4049d4:	4293      	cmp	r3, r2
  4049d6:	d822      	bhi.n	404a1e <_malloc_r+0x4fa>
  4049d8:	0cb3      	lsrs	r3, r6, #18
  4049da:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4049de:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4049e2:	00c3      	lsls	r3, r0, #3
  4049e4:	e5c0      	b.n	404568 <_malloc_r+0x44>
  4049e6:	f103 0b10 	add.w	fp, r3, #16
  4049ea:	e6ae      	b.n	40474a <_malloc_r+0x226>
  4049ec:	2a54      	cmp	r2, #84	; 0x54
  4049ee:	d829      	bhi.n	404a44 <_malloc_r+0x520>
  4049f0:	0b1a      	lsrs	r2, r3, #12
  4049f2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4049f6:	00c9      	lsls	r1, r1, #3
  4049f8:	326e      	adds	r2, #110	; 0x6e
  4049fa:	e74d      	b.n	404898 <_malloc_r+0x374>
  4049fc:	4b20      	ldr	r3, [pc, #128]	; (404a80 <_malloc_r+0x55c>)
  4049fe:	6819      	ldr	r1, [r3, #0]
  404a00:	4459      	add	r1, fp
  404a02:	6019      	str	r1, [r3, #0]
  404a04:	e6b2      	b.n	40476c <_malloc_r+0x248>
  404a06:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404a0a:	2800      	cmp	r0, #0
  404a0c:	f47f aeae 	bne.w	40476c <_malloc_r+0x248>
  404a10:	eb08 030b 	add.w	r3, r8, fp
  404a14:	68ba      	ldr	r2, [r7, #8]
  404a16:	f043 0301 	orr.w	r3, r3, #1
  404a1a:	6053      	str	r3, [r2, #4]
  404a1c:	e6ee      	b.n	4047fc <_malloc_r+0x2d8>
  404a1e:	207f      	movs	r0, #127	; 0x7f
  404a20:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404a24:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404a28:	e59e      	b.n	404568 <_malloc_r+0x44>
  404a2a:	f104 0108 	add.w	r1, r4, #8
  404a2e:	4628      	mov	r0, r5
  404a30:	9300      	str	r3, [sp, #0]
  404a32:	f001 fbcf 	bl	4061d4 <_free_r>
  404a36:	9b00      	ldr	r3, [sp, #0]
  404a38:	6819      	ldr	r1, [r3, #0]
  404a3a:	e6df      	b.n	4047fc <_malloc_r+0x2d8>
  404a3c:	2001      	movs	r0, #1
  404a3e:	f04f 0900 	mov.w	r9, #0
  404a42:	e6bc      	b.n	4047be <_malloc_r+0x29a>
  404a44:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404a48:	d805      	bhi.n	404a56 <_malloc_r+0x532>
  404a4a:	0bda      	lsrs	r2, r3, #15
  404a4c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404a50:	00c9      	lsls	r1, r1, #3
  404a52:	3277      	adds	r2, #119	; 0x77
  404a54:	e720      	b.n	404898 <_malloc_r+0x374>
  404a56:	f240 5154 	movw	r1, #1364	; 0x554
  404a5a:	428a      	cmp	r2, r1
  404a5c:	d805      	bhi.n	404a6a <_malloc_r+0x546>
  404a5e:	0c9a      	lsrs	r2, r3, #18
  404a60:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404a64:	00c9      	lsls	r1, r1, #3
  404a66:	327c      	adds	r2, #124	; 0x7c
  404a68:	e716      	b.n	404898 <_malloc_r+0x374>
  404a6a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404a6e:	227e      	movs	r2, #126	; 0x7e
  404a70:	e712      	b.n	404898 <_malloc_r+0x374>
  404a72:	687b      	ldr	r3, [r7, #4]
  404a74:	e780      	b.n	404978 <_malloc_r+0x454>
  404a76:	08f0      	lsrs	r0, r6, #3
  404a78:	f106 0308 	add.w	r3, r6, #8
  404a7c:	e600      	b.n	404680 <_malloc_r+0x15c>
  404a7e:	bf00      	nop
  404a80:	2040c76c 	.word	0x2040c76c

00404a84 <memcpy>:
  404a84:	4684      	mov	ip, r0
  404a86:	ea41 0300 	orr.w	r3, r1, r0
  404a8a:	f013 0303 	ands.w	r3, r3, #3
  404a8e:	d16d      	bne.n	404b6c <memcpy+0xe8>
  404a90:	3a40      	subs	r2, #64	; 0x40
  404a92:	d341      	bcc.n	404b18 <memcpy+0x94>
  404a94:	f851 3b04 	ldr.w	r3, [r1], #4
  404a98:	f840 3b04 	str.w	r3, [r0], #4
  404a9c:	f851 3b04 	ldr.w	r3, [r1], #4
  404aa0:	f840 3b04 	str.w	r3, [r0], #4
  404aa4:	f851 3b04 	ldr.w	r3, [r1], #4
  404aa8:	f840 3b04 	str.w	r3, [r0], #4
  404aac:	f851 3b04 	ldr.w	r3, [r1], #4
  404ab0:	f840 3b04 	str.w	r3, [r0], #4
  404ab4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ab8:	f840 3b04 	str.w	r3, [r0], #4
  404abc:	f851 3b04 	ldr.w	r3, [r1], #4
  404ac0:	f840 3b04 	str.w	r3, [r0], #4
  404ac4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ac8:	f840 3b04 	str.w	r3, [r0], #4
  404acc:	f851 3b04 	ldr.w	r3, [r1], #4
  404ad0:	f840 3b04 	str.w	r3, [r0], #4
  404ad4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ad8:	f840 3b04 	str.w	r3, [r0], #4
  404adc:	f851 3b04 	ldr.w	r3, [r1], #4
  404ae0:	f840 3b04 	str.w	r3, [r0], #4
  404ae4:	f851 3b04 	ldr.w	r3, [r1], #4
  404ae8:	f840 3b04 	str.w	r3, [r0], #4
  404aec:	f851 3b04 	ldr.w	r3, [r1], #4
  404af0:	f840 3b04 	str.w	r3, [r0], #4
  404af4:	f851 3b04 	ldr.w	r3, [r1], #4
  404af8:	f840 3b04 	str.w	r3, [r0], #4
  404afc:	f851 3b04 	ldr.w	r3, [r1], #4
  404b00:	f840 3b04 	str.w	r3, [r0], #4
  404b04:	f851 3b04 	ldr.w	r3, [r1], #4
  404b08:	f840 3b04 	str.w	r3, [r0], #4
  404b0c:	f851 3b04 	ldr.w	r3, [r1], #4
  404b10:	f840 3b04 	str.w	r3, [r0], #4
  404b14:	3a40      	subs	r2, #64	; 0x40
  404b16:	d2bd      	bcs.n	404a94 <memcpy+0x10>
  404b18:	3230      	adds	r2, #48	; 0x30
  404b1a:	d311      	bcc.n	404b40 <memcpy+0xbc>
  404b1c:	f851 3b04 	ldr.w	r3, [r1], #4
  404b20:	f840 3b04 	str.w	r3, [r0], #4
  404b24:	f851 3b04 	ldr.w	r3, [r1], #4
  404b28:	f840 3b04 	str.w	r3, [r0], #4
  404b2c:	f851 3b04 	ldr.w	r3, [r1], #4
  404b30:	f840 3b04 	str.w	r3, [r0], #4
  404b34:	f851 3b04 	ldr.w	r3, [r1], #4
  404b38:	f840 3b04 	str.w	r3, [r0], #4
  404b3c:	3a10      	subs	r2, #16
  404b3e:	d2ed      	bcs.n	404b1c <memcpy+0x98>
  404b40:	320c      	adds	r2, #12
  404b42:	d305      	bcc.n	404b50 <memcpy+0xcc>
  404b44:	f851 3b04 	ldr.w	r3, [r1], #4
  404b48:	f840 3b04 	str.w	r3, [r0], #4
  404b4c:	3a04      	subs	r2, #4
  404b4e:	d2f9      	bcs.n	404b44 <memcpy+0xc0>
  404b50:	3204      	adds	r2, #4
  404b52:	d008      	beq.n	404b66 <memcpy+0xe2>
  404b54:	07d2      	lsls	r2, r2, #31
  404b56:	bf1c      	itt	ne
  404b58:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404b5c:	f800 3b01 	strbne.w	r3, [r0], #1
  404b60:	d301      	bcc.n	404b66 <memcpy+0xe2>
  404b62:	880b      	ldrh	r3, [r1, #0]
  404b64:	8003      	strh	r3, [r0, #0]
  404b66:	4660      	mov	r0, ip
  404b68:	4770      	bx	lr
  404b6a:	bf00      	nop
  404b6c:	2a08      	cmp	r2, #8
  404b6e:	d313      	bcc.n	404b98 <memcpy+0x114>
  404b70:	078b      	lsls	r3, r1, #30
  404b72:	d08d      	beq.n	404a90 <memcpy+0xc>
  404b74:	f010 0303 	ands.w	r3, r0, #3
  404b78:	d08a      	beq.n	404a90 <memcpy+0xc>
  404b7a:	f1c3 0304 	rsb	r3, r3, #4
  404b7e:	1ad2      	subs	r2, r2, r3
  404b80:	07db      	lsls	r3, r3, #31
  404b82:	bf1c      	itt	ne
  404b84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404b88:	f800 3b01 	strbne.w	r3, [r0], #1
  404b8c:	d380      	bcc.n	404a90 <memcpy+0xc>
  404b8e:	f831 3b02 	ldrh.w	r3, [r1], #2
  404b92:	f820 3b02 	strh.w	r3, [r0], #2
  404b96:	e77b      	b.n	404a90 <memcpy+0xc>
  404b98:	3a04      	subs	r2, #4
  404b9a:	d3d9      	bcc.n	404b50 <memcpy+0xcc>
  404b9c:	3a01      	subs	r2, #1
  404b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
  404ba2:	f800 3b01 	strb.w	r3, [r0], #1
  404ba6:	d2f9      	bcs.n	404b9c <memcpy+0x118>
  404ba8:	780b      	ldrb	r3, [r1, #0]
  404baa:	7003      	strb	r3, [r0, #0]
  404bac:	784b      	ldrb	r3, [r1, #1]
  404bae:	7043      	strb	r3, [r0, #1]
  404bb0:	788b      	ldrb	r3, [r1, #2]
  404bb2:	7083      	strb	r3, [r0, #2]
  404bb4:	4660      	mov	r0, ip
  404bb6:	4770      	bx	lr

00404bb8 <memset>:
  404bb8:	b470      	push	{r4, r5, r6}
  404bba:	0786      	lsls	r6, r0, #30
  404bbc:	d046      	beq.n	404c4c <memset+0x94>
  404bbe:	1e54      	subs	r4, r2, #1
  404bc0:	2a00      	cmp	r2, #0
  404bc2:	d041      	beq.n	404c48 <memset+0x90>
  404bc4:	b2ca      	uxtb	r2, r1
  404bc6:	4603      	mov	r3, r0
  404bc8:	e002      	b.n	404bd0 <memset+0x18>
  404bca:	f114 34ff 	adds.w	r4, r4, #4294967295
  404bce:	d33b      	bcc.n	404c48 <memset+0x90>
  404bd0:	f803 2b01 	strb.w	r2, [r3], #1
  404bd4:	079d      	lsls	r5, r3, #30
  404bd6:	d1f8      	bne.n	404bca <memset+0x12>
  404bd8:	2c03      	cmp	r4, #3
  404bda:	d92e      	bls.n	404c3a <memset+0x82>
  404bdc:	b2cd      	uxtb	r5, r1
  404bde:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404be2:	2c0f      	cmp	r4, #15
  404be4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404be8:	d919      	bls.n	404c1e <memset+0x66>
  404bea:	f103 0210 	add.w	r2, r3, #16
  404bee:	4626      	mov	r6, r4
  404bf0:	3e10      	subs	r6, #16
  404bf2:	2e0f      	cmp	r6, #15
  404bf4:	f842 5c10 	str.w	r5, [r2, #-16]
  404bf8:	f842 5c0c 	str.w	r5, [r2, #-12]
  404bfc:	f842 5c08 	str.w	r5, [r2, #-8]
  404c00:	f842 5c04 	str.w	r5, [r2, #-4]
  404c04:	f102 0210 	add.w	r2, r2, #16
  404c08:	d8f2      	bhi.n	404bf0 <memset+0x38>
  404c0a:	f1a4 0210 	sub.w	r2, r4, #16
  404c0e:	f022 020f 	bic.w	r2, r2, #15
  404c12:	f004 040f 	and.w	r4, r4, #15
  404c16:	3210      	adds	r2, #16
  404c18:	2c03      	cmp	r4, #3
  404c1a:	4413      	add	r3, r2
  404c1c:	d90d      	bls.n	404c3a <memset+0x82>
  404c1e:	461e      	mov	r6, r3
  404c20:	4622      	mov	r2, r4
  404c22:	3a04      	subs	r2, #4
  404c24:	2a03      	cmp	r2, #3
  404c26:	f846 5b04 	str.w	r5, [r6], #4
  404c2a:	d8fa      	bhi.n	404c22 <memset+0x6a>
  404c2c:	1f22      	subs	r2, r4, #4
  404c2e:	f022 0203 	bic.w	r2, r2, #3
  404c32:	3204      	adds	r2, #4
  404c34:	4413      	add	r3, r2
  404c36:	f004 0403 	and.w	r4, r4, #3
  404c3a:	b12c      	cbz	r4, 404c48 <memset+0x90>
  404c3c:	b2c9      	uxtb	r1, r1
  404c3e:	441c      	add	r4, r3
  404c40:	f803 1b01 	strb.w	r1, [r3], #1
  404c44:	429c      	cmp	r4, r3
  404c46:	d1fb      	bne.n	404c40 <memset+0x88>
  404c48:	bc70      	pop	{r4, r5, r6}
  404c4a:	4770      	bx	lr
  404c4c:	4614      	mov	r4, r2
  404c4e:	4603      	mov	r3, r0
  404c50:	e7c2      	b.n	404bd8 <memset+0x20>
  404c52:	bf00      	nop

00404c54 <__malloc_lock>:
  404c54:	4801      	ldr	r0, [pc, #4]	; (404c5c <__malloc_lock+0x8>)
  404c56:	f001 bd57 	b.w	406708 <__retarget_lock_acquire_recursive>
  404c5a:	bf00      	nop
  404c5c:	2040c89c 	.word	0x2040c89c

00404c60 <__malloc_unlock>:
  404c60:	4801      	ldr	r0, [pc, #4]	; (404c68 <__malloc_unlock+0x8>)
  404c62:	f001 bd53 	b.w	40670c <__retarget_lock_release_recursive>
  404c66:	bf00      	nop
  404c68:	2040c89c 	.word	0x2040c89c

00404c6c <_sbrk_r>:
  404c6c:	b538      	push	{r3, r4, r5, lr}
  404c6e:	4c07      	ldr	r4, [pc, #28]	; (404c8c <_sbrk_r+0x20>)
  404c70:	2300      	movs	r3, #0
  404c72:	4605      	mov	r5, r0
  404c74:	4608      	mov	r0, r1
  404c76:	6023      	str	r3, [r4, #0]
  404c78:	f7fd f924 	bl	401ec4 <_sbrk>
  404c7c:	1c43      	adds	r3, r0, #1
  404c7e:	d000      	beq.n	404c82 <_sbrk_r+0x16>
  404c80:	bd38      	pop	{r3, r4, r5, pc}
  404c82:	6823      	ldr	r3, [r4, #0]
  404c84:	2b00      	cmp	r3, #0
  404c86:	d0fb      	beq.n	404c80 <_sbrk_r+0x14>
  404c88:	602b      	str	r3, [r5, #0]
  404c8a:	bd38      	pop	{r3, r4, r5, pc}
  404c8c:	2040c8b0 	.word	0x2040c8b0

00404c90 <setbuf>:
  404c90:	2900      	cmp	r1, #0
  404c92:	bf0c      	ite	eq
  404c94:	2202      	moveq	r2, #2
  404c96:	2200      	movne	r2, #0
  404c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404c9c:	f000 b800 	b.w	404ca0 <setvbuf>

00404ca0 <setvbuf>:
  404ca0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404ca4:	4c61      	ldr	r4, [pc, #388]	; (404e2c <setvbuf+0x18c>)
  404ca6:	6825      	ldr	r5, [r4, #0]
  404ca8:	b083      	sub	sp, #12
  404caa:	4604      	mov	r4, r0
  404cac:	460f      	mov	r7, r1
  404cae:	4690      	mov	r8, r2
  404cb0:	461e      	mov	r6, r3
  404cb2:	b115      	cbz	r5, 404cba <setvbuf+0x1a>
  404cb4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404cb6:	2b00      	cmp	r3, #0
  404cb8:	d064      	beq.n	404d84 <setvbuf+0xe4>
  404cba:	f1b8 0f02 	cmp.w	r8, #2
  404cbe:	d006      	beq.n	404cce <setvbuf+0x2e>
  404cc0:	f1b8 0f01 	cmp.w	r8, #1
  404cc4:	f200 809f 	bhi.w	404e06 <setvbuf+0x166>
  404cc8:	2e00      	cmp	r6, #0
  404cca:	f2c0 809c 	blt.w	404e06 <setvbuf+0x166>
  404cce:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404cd0:	07d8      	lsls	r0, r3, #31
  404cd2:	d534      	bpl.n	404d3e <setvbuf+0x9e>
  404cd4:	4621      	mov	r1, r4
  404cd6:	4628      	mov	r0, r5
  404cd8:	f001 f8fe 	bl	405ed8 <_fflush_r>
  404cdc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404cde:	b141      	cbz	r1, 404cf2 <setvbuf+0x52>
  404ce0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404ce4:	4299      	cmp	r1, r3
  404ce6:	d002      	beq.n	404cee <setvbuf+0x4e>
  404ce8:	4628      	mov	r0, r5
  404cea:	f001 fa73 	bl	4061d4 <_free_r>
  404cee:	2300      	movs	r3, #0
  404cf0:	6323      	str	r3, [r4, #48]	; 0x30
  404cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404cf6:	2200      	movs	r2, #0
  404cf8:	61a2      	str	r2, [r4, #24]
  404cfa:	6062      	str	r2, [r4, #4]
  404cfc:	061a      	lsls	r2, r3, #24
  404cfe:	d43a      	bmi.n	404d76 <setvbuf+0xd6>
  404d00:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404d04:	f023 0303 	bic.w	r3, r3, #3
  404d08:	f1b8 0f02 	cmp.w	r8, #2
  404d0c:	81a3      	strh	r3, [r4, #12]
  404d0e:	d01d      	beq.n	404d4c <setvbuf+0xac>
  404d10:	ab01      	add	r3, sp, #4
  404d12:	466a      	mov	r2, sp
  404d14:	4621      	mov	r1, r4
  404d16:	4628      	mov	r0, r5
  404d18:	f001 fcfa 	bl	406710 <__swhatbuf_r>
  404d1c:	89a3      	ldrh	r3, [r4, #12]
  404d1e:	4318      	orrs	r0, r3
  404d20:	81a0      	strh	r0, [r4, #12]
  404d22:	2e00      	cmp	r6, #0
  404d24:	d132      	bne.n	404d8c <setvbuf+0xec>
  404d26:	9e00      	ldr	r6, [sp, #0]
  404d28:	4630      	mov	r0, r6
  404d2a:	f7ff fbf3 	bl	404514 <malloc>
  404d2e:	4607      	mov	r7, r0
  404d30:	2800      	cmp	r0, #0
  404d32:	d06b      	beq.n	404e0c <setvbuf+0x16c>
  404d34:	89a3      	ldrh	r3, [r4, #12]
  404d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404d3a:	81a3      	strh	r3, [r4, #12]
  404d3c:	e028      	b.n	404d90 <setvbuf+0xf0>
  404d3e:	89a3      	ldrh	r3, [r4, #12]
  404d40:	0599      	lsls	r1, r3, #22
  404d42:	d4c7      	bmi.n	404cd4 <setvbuf+0x34>
  404d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404d46:	f001 fcdf 	bl	406708 <__retarget_lock_acquire_recursive>
  404d4a:	e7c3      	b.n	404cd4 <setvbuf+0x34>
  404d4c:	2500      	movs	r5, #0
  404d4e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404d50:	2600      	movs	r6, #0
  404d52:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404d56:	f043 0302 	orr.w	r3, r3, #2
  404d5a:	2001      	movs	r0, #1
  404d5c:	60a6      	str	r6, [r4, #8]
  404d5e:	07ce      	lsls	r6, r1, #31
  404d60:	81a3      	strh	r3, [r4, #12]
  404d62:	6022      	str	r2, [r4, #0]
  404d64:	6122      	str	r2, [r4, #16]
  404d66:	6160      	str	r0, [r4, #20]
  404d68:	d401      	bmi.n	404d6e <setvbuf+0xce>
  404d6a:	0598      	lsls	r0, r3, #22
  404d6c:	d53e      	bpl.n	404dec <setvbuf+0x14c>
  404d6e:	4628      	mov	r0, r5
  404d70:	b003      	add	sp, #12
  404d72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404d76:	6921      	ldr	r1, [r4, #16]
  404d78:	4628      	mov	r0, r5
  404d7a:	f001 fa2b 	bl	4061d4 <_free_r>
  404d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404d82:	e7bd      	b.n	404d00 <setvbuf+0x60>
  404d84:	4628      	mov	r0, r5
  404d86:	f001 f8ff 	bl	405f88 <__sinit>
  404d8a:	e796      	b.n	404cba <setvbuf+0x1a>
  404d8c:	2f00      	cmp	r7, #0
  404d8e:	d0cb      	beq.n	404d28 <setvbuf+0x88>
  404d90:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404d92:	2b00      	cmp	r3, #0
  404d94:	d033      	beq.n	404dfe <setvbuf+0x15e>
  404d96:	9b00      	ldr	r3, [sp, #0]
  404d98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404d9c:	6027      	str	r7, [r4, #0]
  404d9e:	429e      	cmp	r6, r3
  404da0:	bf1c      	itt	ne
  404da2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404da6:	81a2      	strhne	r2, [r4, #12]
  404da8:	f1b8 0f01 	cmp.w	r8, #1
  404dac:	bf04      	itt	eq
  404dae:	f042 0201 	orreq.w	r2, r2, #1
  404db2:	81a2      	strheq	r2, [r4, #12]
  404db4:	b292      	uxth	r2, r2
  404db6:	f012 0308 	ands.w	r3, r2, #8
  404dba:	6127      	str	r7, [r4, #16]
  404dbc:	6166      	str	r6, [r4, #20]
  404dbe:	d00e      	beq.n	404dde <setvbuf+0x13e>
  404dc0:	07d1      	lsls	r1, r2, #31
  404dc2:	d51a      	bpl.n	404dfa <setvbuf+0x15a>
  404dc4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404dc6:	4276      	negs	r6, r6
  404dc8:	2300      	movs	r3, #0
  404dca:	f015 0501 	ands.w	r5, r5, #1
  404dce:	61a6      	str	r6, [r4, #24]
  404dd0:	60a3      	str	r3, [r4, #8]
  404dd2:	d009      	beq.n	404de8 <setvbuf+0x148>
  404dd4:	2500      	movs	r5, #0
  404dd6:	4628      	mov	r0, r5
  404dd8:	b003      	add	sp, #12
  404dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404dde:	60a3      	str	r3, [r4, #8]
  404de0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404de2:	f015 0501 	ands.w	r5, r5, #1
  404de6:	d1f5      	bne.n	404dd4 <setvbuf+0x134>
  404de8:	0593      	lsls	r3, r2, #22
  404dea:	d4c0      	bmi.n	404d6e <setvbuf+0xce>
  404dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404dee:	f001 fc8d 	bl	40670c <__retarget_lock_release_recursive>
  404df2:	4628      	mov	r0, r5
  404df4:	b003      	add	sp, #12
  404df6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404dfa:	60a6      	str	r6, [r4, #8]
  404dfc:	e7f0      	b.n	404de0 <setvbuf+0x140>
  404dfe:	4628      	mov	r0, r5
  404e00:	f001 f8c2 	bl	405f88 <__sinit>
  404e04:	e7c7      	b.n	404d96 <setvbuf+0xf6>
  404e06:	f04f 35ff 	mov.w	r5, #4294967295
  404e0a:	e7b0      	b.n	404d6e <setvbuf+0xce>
  404e0c:	f8dd 9000 	ldr.w	r9, [sp]
  404e10:	45b1      	cmp	r9, r6
  404e12:	d004      	beq.n	404e1e <setvbuf+0x17e>
  404e14:	4648      	mov	r0, r9
  404e16:	f7ff fb7d 	bl	404514 <malloc>
  404e1a:	4607      	mov	r7, r0
  404e1c:	b920      	cbnz	r0, 404e28 <setvbuf+0x188>
  404e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e22:	f04f 35ff 	mov.w	r5, #4294967295
  404e26:	e792      	b.n	404d4e <setvbuf+0xae>
  404e28:	464e      	mov	r6, r9
  404e2a:	e783      	b.n	404d34 <setvbuf+0x94>
  404e2c:	20400018 	.word	0x20400018
	...

00404e40 <strlen>:
  404e40:	f890 f000 	pld	[r0]
  404e44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404e48:	f020 0107 	bic.w	r1, r0, #7
  404e4c:	f06f 0c00 	mvn.w	ip, #0
  404e50:	f010 0407 	ands.w	r4, r0, #7
  404e54:	f891 f020 	pld	[r1, #32]
  404e58:	f040 8049 	bne.w	404eee <strlen+0xae>
  404e5c:	f04f 0400 	mov.w	r4, #0
  404e60:	f06f 0007 	mvn.w	r0, #7
  404e64:	e9d1 2300 	ldrd	r2, r3, [r1]
  404e68:	f891 f040 	pld	[r1, #64]	; 0x40
  404e6c:	f100 0008 	add.w	r0, r0, #8
  404e70:	fa82 f24c 	uadd8	r2, r2, ip
  404e74:	faa4 f28c 	sel	r2, r4, ip
  404e78:	fa83 f34c 	uadd8	r3, r3, ip
  404e7c:	faa2 f38c 	sel	r3, r2, ip
  404e80:	bb4b      	cbnz	r3, 404ed6 <strlen+0x96>
  404e82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404e86:	fa82 f24c 	uadd8	r2, r2, ip
  404e8a:	f100 0008 	add.w	r0, r0, #8
  404e8e:	faa4 f28c 	sel	r2, r4, ip
  404e92:	fa83 f34c 	uadd8	r3, r3, ip
  404e96:	faa2 f38c 	sel	r3, r2, ip
  404e9a:	b9e3      	cbnz	r3, 404ed6 <strlen+0x96>
  404e9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404ea0:	fa82 f24c 	uadd8	r2, r2, ip
  404ea4:	f100 0008 	add.w	r0, r0, #8
  404ea8:	faa4 f28c 	sel	r2, r4, ip
  404eac:	fa83 f34c 	uadd8	r3, r3, ip
  404eb0:	faa2 f38c 	sel	r3, r2, ip
  404eb4:	b97b      	cbnz	r3, 404ed6 <strlen+0x96>
  404eb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404eba:	f101 0120 	add.w	r1, r1, #32
  404ebe:	fa82 f24c 	uadd8	r2, r2, ip
  404ec2:	f100 0008 	add.w	r0, r0, #8
  404ec6:	faa4 f28c 	sel	r2, r4, ip
  404eca:	fa83 f34c 	uadd8	r3, r3, ip
  404ece:	faa2 f38c 	sel	r3, r2, ip
  404ed2:	2b00      	cmp	r3, #0
  404ed4:	d0c6      	beq.n	404e64 <strlen+0x24>
  404ed6:	2a00      	cmp	r2, #0
  404ed8:	bf04      	itt	eq
  404eda:	3004      	addeq	r0, #4
  404edc:	461a      	moveq	r2, r3
  404ede:	ba12      	rev	r2, r2
  404ee0:	fab2 f282 	clz	r2, r2
  404ee4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404ee8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404eec:	4770      	bx	lr
  404eee:	e9d1 2300 	ldrd	r2, r3, [r1]
  404ef2:	f004 0503 	and.w	r5, r4, #3
  404ef6:	f1c4 0000 	rsb	r0, r4, #0
  404efa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404efe:	f014 0f04 	tst.w	r4, #4
  404f02:	f891 f040 	pld	[r1, #64]	; 0x40
  404f06:	fa0c f505 	lsl.w	r5, ip, r5
  404f0a:	ea62 0205 	orn	r2, r2, r5
  404f0e:	bf1c      	itt	ne
  404f10:	ea63 0305 	ornne	r3, r3, r5
  404f14:	4662      	movne	r2, ip
  404f16:	f04f 0400 	mov.w	r4, #0
  404f1a:	e7a9      	b.n	404e70 <strlen+0x30>

00404f1c <__sprint_r.part.0>:
  404f1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404f22:	049c      	lsls	r4, r3, #18
  404f24:	4693      	mov	fp, r2
  404f26:	d52f      	bpl.n	404f88 <__sprint_r.part.0+0x6c>
  404f28:	6893      	ldr	r3, [r2, #8]
  404f2a:	6812      	ldr	r2, [r2, #0]
  404f2c:	b353      	cbz	r3, 404f84 <__sprint_r.part.0+0x68>
  404f2e:	460e      	mov	r6, r1
  404f30:	4607      	mov	r7, r0
  404f32:	f102 0908 	add.w	r9, r2, #8
  404f36:	e919 0420 	ldmdb	r9, {r5, sl}
  404f3a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  404f3e:	d017      	beq.n	404f70 <__sprint_r.part.0+0x54>
  404f40:	3d04      	subs	r5, #4
  404f42:	2400      	movs	r4, #0
  404f44:	e001      	b.n	404f4a <__sprint_r.part.0+0x2e>
  404f46:	45a0      	cmp	r8, r4
  404f48:	d010      	beq.n	404f6c <__sprint_r.part.0+0x50>
  404f4a:	4632      	mov	r2, r6
  404f4c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404f50:	4638      	mov	r0, r7
  404f52:	f001 f8bb 	bl	4060cc <_fputwc_r>
  404f56:	1c43      	adds	r3, r0, #1
  404f58:	f104 0401 	add.w	r4, r4, #1
  404f5c:	d1f3      	bne.n	404f46 <__sprint_r.part.0+0x2a>
  404f5e:	2300      	movs	r3, #0
  404f60:	f8cb 3008 	str.w	r3, [fp, #8]
  404f64:	f8cb 3004 	str.w	r3, [fp, #4]
  404f68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f6c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404f70:	f02a 0a03 	bic.w	sl, sl, #3
  404f74:	eba3 030a 	sub.w	r3, r3, sl
  404f78:	f8cb 3008 	str.w	r3, [fp, #8]
  404f7c:	f109 0908 	add.w	r9, r9, #8
  404f80:	2b00      	cmp	r3, #0
  404f82:	d1d8      	bne.n	404f36 <__sprint_r.part.0+0x1a>
  404f84:	2000      	movs	r0, #0
  404f86:	e7ea      	b.n	404f5e <__sprint_r.part.0+0x42>
  404f88:	f001 fa0a 	bl	4063a0 <__sfvwrite_r>
  404f8c:	2300      	movs	r3, #0
  404f8e:	f8cb 3008 	str.w	r3, [fp, #8]
  404f92:	f8cb 3004 	str.w	r3, [fp, #4]
  404f96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f9a:	bf00      	nop

00404f9c <_vfiprintf_r>:
  404f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404fa0:	b0ad      	sub	sp, #180	; 0xb4
  404fa2:	461d      	mov	r5, r3
  404fa4:	468b      	mov	fp, r1
  404fa6:	4690      	mov	r8, r2
  404fa8:	9307      	str	r3, [sp, #28]
  404faa:	9006      	str	r0, [sp, #24]
  404fac:	b118      	cbz	r0, 404fb6 <_vfiprintf_r+0x1a>
  404fae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404fb0:	2b00      	cmp	r3, #0
  404fb2:	f000 80f3 	beq.w	40519c <_vfiprintf_r+0x200>
  404fb6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404fba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404fbe:	07df      	lsls	r7, r3, #31
  404fc0:	b281      	uxth	r1, r0
  404fc2:	d402      	bmi.n	404fca <_vfiprintf_r+0x2e>
  404fc4:	058e      	lsls	r6, r1, #22
  404fc6:	f140 80fc 	bpl.w	4051c2 <_vfiprintf_r+0x226>
  404fca:	048c      	lsls	r4, r1, #18
  404fcc:	d40a      	bmi.n	404fe4 <_vfiprintf_r+0x48>
  404fce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404fd2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404fd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404fda:	f8ab 100c 	strh.w	r1, [fp, #12]
  404fde:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404fe2:	b289      	uxth	r1, r1
  404fe4:	0708      	lsls	r0, r1, #28
  404fe6:	f140 80b3 	bpl.w	405150 <_vfiprintf_r+0x1b4>
  404fea:	f8db 3010 	ldr.w	r3, [fp, #16]
  404fee:	2b00      	cmp	r3, #0
  404ff0:	f000 80ae 	beq.w	405150 <_vfiprintf_r+0x1b4>
  404ff4:	f001 031a 	and.w	r3, r1, #26
  404ff8:	2b0a      	cmp	r3, #10
  404ffa:	f000 80b5 	beq.w	405168 <_vfiprintf_r+0x1cc>
  404ffe:	2300      	movs	r3, #0
  405000:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  405004:	930b      	str	r3, [sp, #44]	; 0x2c
  405006:	9311      	str	r3, [sp, #68]	; 0x44
  405008:	9310      	str	r3, [sp, #64]	; 0x40
  40500a:	9303      	str	r3, [sp, #12]
  40500c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  405010:	46ca      	mov	sl, r9
  405012:	f8cd b010 	str.w	fp, [sp, #16]
  405016:	f898 3000 	ldrb.w	r3, [r8]
  40501a:	4644      	mov	r4, r8
  40501c:	b1fb      	cbz	r3, 40505e <_vfiprintf_r+0xc2>
  40501e:	2b25      	cmp	r3, #37	; 0x25
  405020:	d102      	bne.n	405028 <_vfiprintf_r+0x8c>
  405022:	e01c      	b.n	40505e <_vfiprintf_r+0xc2>
  405024:	2b25      	cmp	r3, #37	; 0x25
  405026:	d003      	beq.n	405030 <_vfiprintf_r+0x94>
  405028:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40502c:	2b00      	cmp	r3, #0
  40502e:	d1f9      	bne.n	405024 <_vfiprintf_r+0x88>
  405030:	eba4 0508 	sub.w	r5, r4, r8
  405034:	b19d      	cbz	r5, 40505e <_vfiprintf_r+0xc2>
  405036:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405038:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40503a:	f8ca 8000 	str.w	r8, [sl]
  40503e:	3301      	adds	r3, #1
  405040:	442a      	add	r2, r5
  405042:	2b07      	cmp	r3, #7
  405044:	f8ca 5004 	str.w	r5, [sl, #4]
  405048:	9211      	str	r2, [sp, #68]	; 0x44
  40504a:	9310      	str	r3, [sp, #64]	; 0x40
  40504c:	dd7a      	ble.n	405144 <_vfiprintf_r+0x1a8>
  40504e:	2a00      	cmp	r2, #0
  405050:	f040 84b0 	bne.w	4059b4 <_vfiprintf_r+0xa18>
  405054:	9b03      	ldr	r3, [sp, #12]
  405056:	9210      	str	r2, [sp, #64]	; 0x40
  405058:	442b      	add	r3, r5
  40505a:	46ca      	mov	sl, r9
  40505c:	9303      	str	r3, [sp, #12]
  40505e:	7823      	ldrb	r3, [r4, #0]
  405060:	2b00      	cmp	r3, #0
  405062:	f000 83e0 	beq.w	405826 <_vfiprintf_r+0x88a>
  405066:	2000      	movs	r0, #0
  405068:	f04f 0300 	mov.w	r3, #0
  40506c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405070:	f104 0801 	add.w	r8, r4, #1
  405074:	7862      	ldrb	r2, [r4, #1]
  405076:	4605      	mov	r5, r0
  405078:	4606      	mov	r6, r0
  40507a:	4603      	mov	r3, r0
  40507c:	f04f 34ff 	mov.w	r4, #4294967295
  405080:	f108 0801 	add.w	r8, r8, #1
  405084:	f1a2 0120 	sub.w	r1, r2, #32
  405088:	2958      	cmp	r1, #88	; 0x58
  40508a:	f200 82de 	bhi.w	40564a <_vfiprintf_r+0x6ae>
  40508e:	e8df f011 	tbh	[pc, r1, lsl #1]
  405092:	0221      	.short	0x0221
  405094:	02dc02dc 	.word	0x02dc02dc
  405098:	02dc0229 	.word	0x02dc0229
  40509c:	02dc02dc 	.word	0x02dc02dc
  4050a0:	02dc02dc 	.word	0x02dc02dc
  4050a4:	028902dc 	.word	0x028902dc
  4050a8:	02dc0295 	.word	0x02dc0295
  4050ac:	02bd00a2 	.word	0x02bd00a2
  4050b0:	019f02dc 	.word	0x019f02dc
  4050b4:	01a401a4 	.word	0x01a401a4
  4050b8:	01a401a4 	.word	0x01a401a4
  4050bc:	01a401a4 	.word	0x01a401a4
  4050c0:	01a401a4 	.word	0x01a401a4
  4050c4:	02dc01a4 	.word	0x02dc01a4
  4050c8:	02dc02dc 	.word	0x02dc02dc
  4050cc:	02dc02dc 	.word	0x02dc02dc
  4050d0:	02dc02dc 	.word	0x02dc02dc
  4050d4:	02dc02dc 	.word	0x02dc02dc
  4050d8:	01b202dc 	.word	0x01b202dc
  4050dc:	02dc02dc 	.word	0x02dc02dc
  4050e0:	02dc02dc 	.word	0x02dc02dc
  4050e4:	02dc02dc 	.word	0x02dc02dc
  4050e8:	02dc02dc 	.word	0x02dc02dc
  4050ec:	02dc02dc 	.word	0x02dc02dc
  4050f0:	02dc0197 	.word	0x02dc0197
  4050f4:	02dc02dc 	.word	0x02dc02dc
  4050f8:	02dc02dc 	.word	0x02dc02dc
  4050fc:	02dc019b 	.word	0x02dc019b
  405100:	025302dc 	.word	0x025302dc
  405104:	02dc02dc 	.word	0x02dc02dc
  405108:	02dc02dc 	.word	0x02dc02dc
  40510c:	02dc02dc 	.word	0x02dc02dc
  405110:	02dc02dc 	.word	0x02dc02dc
  405114:	02dc02dc 	.word	0x02dc02dc
  405118:	021b025a 	.word	0x021b025a
  40511c:	02dc02dc 	.word	0x02dc02dc
  405120:	026e02dc 	.word	0x026e02dc
  405124:	02dc021b 	.word	0x02dc021b
  405128:	027302dc 	.word	0x027302dc
  40512c:	01f502dc 	.word	0x01f502dc
  405130:	02090182 	.word	0x02090182
  405134:	02dc02d7 	.word	0x02dc02d7
  405138:	02dc029a 	.word	0x02dc029a
  40513c:	02dc00a7 	.word	0x02dc00a7
  405140:	022e02dc 	.word	0x022e02dc
  405144:	f10a 0a08 	add.w	sl, sl, #8
  405148:	9b03      	ldr	r3, [sp, #12]
  40514a:	442b      	add	r3, r5
  40514c:	9303      	str	r3, [sp, #12]
  40514e:	e786      	b.n	40505e <_vfiprintf_r+0xc2>
  405150:	4659      	mov	r1, fp
  405152:	9806      	ldr	r0, [sp, #24]
  405154:	f000 fdac 	bl	405cb0 <__swsetup_r>
  405158:	bb18      	cbnz	r0, 4051a2 <_vfiprintf_r+0x206>
  40515a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40515e:	f001 031a 	and.w	r3, r1, #26
  405162:	2b0a      	cmp	r3, #10
  405164:	f47f af4b 	bne.w	404ffe <_vfiprintf_r+0x62>
  405168:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40516c:	2b00      	cmp	r3, #0
  40516e:	f6ff af46 	blt.w	404ffe <_vfiprintf_r+0x62>
  405172:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405176:	07db      	lsls	r3, r3, #31
  405178:	d405      	bmi.n	405186 <_vfiprintf_r+0x1ea>
  40517a:	058f      	lsls	r7, r1, #22
  40517c:	d403      	bmi.n	405186 <_vfiprintf_r+0x1ea>
  40517e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405182:	f001 fac3 	bl	40670c <__retarget_lock_release_recursive>
  405186:	462b      	mov	r3, r5
  405188:	4642      	mov	r2, r8
  40518a:	4659      	mov	r1, fp
  40518c:	9806      	ldr	r0, [sp, #24]
  40518e:	f000 fd4d 	bl	405c2c <__sbprintf>
  405192:	9003      	str	r0, [sp, #12]
  405194:	9803      	ldr	r0, [sp, #12]
  405196:	b02d      	add	sp, #180	; 0xb4
  405198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40519c:	f000 fef4 	bl	405f88 <__sinit>
  4051a0:	e709      	b.n	404fb6 <_vfiprintf_r+0x1a>
  4051a2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4051a6:	07d9      	lsls	r1, r3, #31
  4051a8:	d404      	bmi.n	4051b4 <_vfiprintf_r+0x218>
  4051aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4051ae:	059a      	lsls	r2, r3, #22
  4051b0:	f140 84aa 	bpl.w	405b08 <_vfiprintf_r+0xb6c>
  4051b4:	f04f 33ff 	mov.w	r3, #4294967295
  4051b8:	9303      	str	r3, [sp, #12]
  4051ba:	9803      	ldr	r0, [sp, #12]
  4051bc:	b02d      	add	sp, #180	; 0xb4
  4051be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051c2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4051c6:	f001 fa9f 	bl	406708 <__retarget_lock_acquire_recursive>
  4051ca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4051ce:	b281      	uxth	r1, r0
  4051d0:	e6fb      	b.n	404fca <_vfiprintf_r+0x2e>
  4051d2:	4276      	negs	r6, r6
  4051d4:	9207      	str	r2, [sp, #28]
  4051d6:	f043 0304 	orr.w	r3, r3, #4
  4051da:	f898 2000 	ldrb.w	r2, [r8]
  4051de:	e74f      	b.n	405080 <_vfiprintf_r+0xe4>
  4051e0:	9608      	str	r6, [sp, #32]
  4051e2:	069e      	lsls	r6, r3, #26
  4051e4:	f100 8450 	bmi.w	405a88 <_vfiprintf_r+0xaec>
  4051e8:	9907      	ldr	r1, [sp, #28]
  4051ea:	06dd      	lsls	r5, r3, #27
  4051ec:	460a      	mov	r2, r1
  4051ee:	f100 83ef 	bmi.w	4059d0 <_vfiprintf_r+0xa34>
  4051f2:	0658      	lsls	r0, r3, #25
  4051f4:	f140 83ec 	bpl.w	4059d0 <_vfiprintf_r+0xa34>
  4051f8:	880e      	ldrh	r6, [r1, #0]
  4051fa:	3104      	adds	r1, #4
  4051fc:	2700      	movs	r7, #0
  4051fe:	2201      	movs	r2, #1
  405200:	9107      	str	r1, [sp, #28]
  405202:	f04f 0100 	mov.w	r1, #0
  405206:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40520a:	2500      	movs	r5, #0
  40520c:	1c61      	adds	r1, r4, #1
  40520e:	f000 8116 	beq.w	40543e <_vfiprintf_r+0x4a2>
  405212:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405216:	9102      	str	r1, [sp, #8]
  405218:	ea56 0107 	orrs.w	r1, r6, r7
  40521c:	f040 8114 	bne.w	405448 <_vfiprintf_r+0x4ac>
  405220:	2c00      	cmp	r4, #0
  405222:	f040 835c 	bne.w	4058de <_vfiprintf_r+0x942>
  405226:	2a00      	cmp	r2, #0
  405228:	f040 83b7 	bne.w	40599a <_vfiprintf_r+0x9fe>
  40522c:	f013 0301 	ands.w	r3, r3, #1
  405230:	9305      	str	r3, [sp, #20]
  405232:	f000 8457 	beq.w	405ae4 <_vfiprintf_r+0xb48>
  405236:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40523a:	2330      	movs	r3, #48	; 0x30
  40523c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405240:	9b05      	ldr	r3, [sp, #20]
  405242:	42a3      	cmp	r3, r4
  405244:	bfb8      	it	lt
  405246:	4623      	movlt	r3, r4
  405248:	9301      	str	r3, [sp, #4]
  40524a:	b10d      	cbz	r5, 405250 <_vfiprintf_r+0x2b4>
  40524c:	3301      	adds	r3, #1
  40524e:	9301      	str	r3, [sp, #4]
  405250:	9b02      	ldr	r3, [sp, #8]
  405252:	f013 0302 	ands.w	r3, r3, #2
  405256:	9309      	str	r3, [sp, #36]	; 0x24
  405258:	d002      	beq.n	405260 <_vfiprintf_r+0x2c4>
  40525a:	9b01      	ldr	r3, [sp, #4]
  40525c:	3302      	adds	r3, #2
  40525e:	9301      	str	r3, [sp, #4]
  405260:	9b02      	ldr	r3, [sp, #8]
  405262:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  405266:	930a      	str	r3, [sp, #40]	; 0x28
  405268:	f040 8217 	bne.w	40569a <_vfiprintf_r+0x6fe>
  40526c:	9b08      	ldr	r3, [sp, #32]
  40526e:	9a01      	ldr	r2, [sp, #4]
  405270:	1a9d      	subs	r5, r3, r2
  405272:	2d00      	cmp	r5, #0
  405274:	f340 8211 	ble.w	40569a <_vfiprintf_r+0x6fe>
  405278:	2d10      	cmp	r5, #16
  40527a:	f340 8490 	ble.w	405b9e <_vfiprintf_r+0xc02>
  40527e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405280:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405282:	4ec4      	ldr	r6, [pc, #784]	; (405594 <_vfiprintf_r+0x5f8>)
  405284:	46d6      	mov	lr, sl
  405286:	2710      	movs	r7, #16
  405288:	46a2      	mov	sl, r4
  40528a:	4619      	mov	r1, r3
  40528c:	9c06      	ldr	r4, [sp, #24]
  40528e:	e007      	b.n	4052a0 <_vfiprintf_r+0x304>
  405290:	f101 0c02 	add.w	ip, r1, #2
  405294:	f10e 0e08 	add.w	lr, lr, #8
  405298:	4601      	mov	r1, r0
  40529a:	3d10      	subs	r5, #16
  40529c:	2d10      	cmp	r5, #16
  40529e:	dd11      	ble.n	4052c4 <_vfiprintf_r+0x328>
  4052a0:	1c48      	adds	r0, r1, #1
  4052a2:	3210      	adds	r2, #16
  4052a4:	2807      	cmp	r0, #7
  4052a6:	9211      	str	r2, [sp, #68]	; 0x44
  4052a8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4052ac:	9010      	str	r0, [sp, #64]	; 0x40
  4052ae:	ddef      	ble.n	405290 <_vfiprintf_r+0x2f4>
  4052b0:	2a00      	cmp	r2, #0
  4052b2:	f040 81e4 	bne.w	40567e <_vfiprintf_r+0x6e2>
  4052b6:	3d10      	subs	r5, #16
  4052b8:	2d10      	cmp	r5, #16
  4052ba:	4611      	mov	r1, r2
  4052bc:	f04f 0c01 	mov.w	ip, #1
  4052c0:	46ce      	mov	lr, r9
  4052c2:	dced      	bgt.n	4052a0 <_vfiprintf_r+0x304>
  4052c4:	4654      	mov	r4, sl
  4052c6:	4661      	mov	r1, ip
  4052c8:	46f2      	mov	sl, lr
  4052ca:	442a      	add	r2, r5
  4052cc:	2907      	cmp	r1, #7
  4052ce:	9211      	str	r2, [sp, #68]	; 0x44
  4052d0:	f8ca 6000 	str.w	r6, [sl]
  4052d4:	f8ca 5004 	str.w	r5, [sl, #4]
  4052d8:	9110      	str	r1, [sp, #64]	; 0x40
  4052da:	f300 82ec 	bgt.w	4058b6 <_vfiprintf_r+0x91a>
  4052de:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4052e2:	f10a 0a08 	add.w	sl, sl, #8
  4052e6:	1c48      	adds	r0, r1, #1
  4052e8:	2d00      	cmp	r5, #0
  4052ea:	f040 81de 	bne.w	4056aa <_vfiprintf_r+0x70e>
  4052ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052f0:	2b00      	cmp	r3, #0
  4052f2:	f000 81f8 	beq.w	4056e6 <_vfiprintf_r+0x74a>
  4052f6:	3202      	adds	r2, #2
  4052f8:	a90e      	add	r1, sp, #56	; 0x38
  4052fa:	2302      	movs	r3, #2
  4052fc:	2807      	cmp	r0, #7
  4052fe:	9211      	str	r2, [sp, #68]	; 0x44
  405300:	9010      	str	r0, [sp, #64]	; 0x40
  405302:	e88a 000a 	stmia.w	sl, {r1, r3}
  405306:	f340 81ea 	ble.w	4056de <_vfiprintf_r+0x742>
  40530a:	2a00      	cmp	r2, #0
  40530c:	f040 838c 	bne.w	405a28 <_vfiprintf_r+0xa8c>
  405310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405312:	2b80      	cmp	r3, #128	; 0x80
  405314:	f04f 0001 	mov.w	r0, #1
  405318:	4611      	mov	r1, r2
  40531a:	46ca      	mov	sl, r9
  40531c:	f040 81e7 	bne.w	4056ee <_vfiprintf_r+0x752>
  405320:	9b08      	ldr	r3, [sp, #32]
  405322:	9d01      	ldr	r5, [sp, #4]
  405324:	1b5e      	subs	r6, r3, r5
  405326:	2e00      	cmp	r6, #0
  405328:	f340 81e1 	ble.w	4056ee <_vfiprintf_r+0x752>
  40532c:	2e10      	cmp	r6, #16
  40532e:	4d9a      	ldr	r5, [pc, #616]	; (405598 <_vfiprintf_r+0x5fc>)
  405330:	f340 8450 	ble.w	405bd4 <_vfiprintf_r+0xc38>
  405334:	46d4      	mov	ip, sl
  405336:	2710      	movs	r7, #16
  405338:	46a2      	mov	sl, r4
  40533a:	9c06      	ldr	r4, [sp, #24]
  40533c:	e007      	b.n	40534e <_vfiprintf_r+0x3b2>
  40533e:	f101 0e02 	add.w	lr, r1, #2
  405342:	f10c 0c08 	add.w	ip, ip, #8
  405346:	4601      	mov	r1, r0
  405348:	3e10      	subs	r6, #16
  40534a:	2e10      	cmp	r6, #16
  40534c:	dd11      	ble.n	405372 <_vfiprintf_r+0x3d6>
  40534e:	1c48      	adds	r0, r1, #1
  405350:	3210      	adds	r2, #16
  405352:	2807      	cmp	r0, #7
  405354:	9211      	str	r2, [sp, #68]	; 0x44
  405356:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40535a:	9010      	str	r0, [sp, #64]	; 0x40
  40535c:	ddef      	ble.n	40533e <_vfiprintf_r+0x3a2>
  40535e:	2a00      	cmp	r2, #0
  405360:	f040 829d 	bne.w	40589e <_vfiprintf_r+0x902>
  405364:	3e10      	subs	r6, #16
  405366:	2e10      	cmp	r6, #16
  405368:	f04f 0e01 	mov.w	lr, #1
  40536c:	4611      	mov	r1, r2
  40536e:	46cc      	mov	ip, r9
  405370:	dced      	bgt.n	40534e <_vfiprintf_r+0x3b2>
  405372:	4654      	mov	r4, sl
  405374:	46e2      	mov	sl, ip
  405376:	4432      	add	r2, r6
  405378:	f1be 0f07 	cmp.w	lr, #7
  40537c:	9211      	str	r2, [sp, #68]	; 0x44
  40537e:	e88a 0060 	stmia.w	sl, {r5, r6}
  405382:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405386:	f300 8369 	bgt.w	405a5c <_vfiprintf_r+0xac0>
  40538a:	f10a 0a08 	add.w	sl, sl, #8
  40538e:	f10e 0001 	add.w	r0, lr, #1
  405392:	4671      	mov	r1, lr
  405394:	e1ab      	b.n	4056ee <_vfiprintf_r+0x752>
  405396:	9608      	str	r6, [sp, #32]
  405398:	f013 0220 	ands.w	r2, r3, #32
  40539c:	f040 838c 	bne.w	405ab8 <_vfiprintf_r+0xb1c>
  4053a0:	f013 0110 	ands.w	r1, r3, #16
  4053a4:	f040 831a 	bne.w	4059dc <_vfiprintf_r+0xa40>
  4053a8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4053ac:	f000 8316 	beq.w	4059dc <_vfiprintf_r+0xa40>
  4053b0:	9807      	ldr	r0, [sp, #28]
  4053b2:	460a      	mov	r2, r1
  4053b4:	4601      	mov	r1, r0
  4053b6:	3104      	adds	r1, #4
  4053b8:	8806      	ldrh	r6, [r0, #0]
  4053ba:	9107      	str	r1, [sp, #28]
  4053bc:	2700      	movs	r7, #0
  4053be:	e720      	b.n	405202 <_vfiprintf_r+0x266>
  4053c0:	9608      	str	r6, [sp, #32]
  4053c2:	f043 0310 	orr.w	r3, r3, #16
  4053c6:	e7e7      	b.n	405398 <_vfiprintf_r+0x3fc>
  4053c8:	9608      	str	r6, [sp, #32]
  4053ca:	f043 0310 	orr.w	r3, r3, #16
  4053ce:	e708      	b.n	4051e2 <_vfiprintf_r+0x246>
  4053d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4053d4:	f898 2000 	ldrb.w	r2, [r8]
  4053d8:	e652      	b.n	405080 <_vfiprintf_r+0xe4>
  4053da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4053de:	2600      	movs	r6, #0
  4053e0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4053e4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4053e8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4053ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4053f0:	2909      	cmp	r1, #9
  4053f2:	d9f5      	bls.n	4053e0 <_vfiprintf_r+0x444>
  4053f4:	e646      	b.n	405084 <_vfiprintf_r+0xe8>
  4053f6:	9608      	str	r6, [sp, #32]
  4053f8:	2800      	cmp	r0, #0
  4053fa:	f040 8408 	bne.w	405c0e <_vfiprintf_r+0xc72>
  4053fe:	f043 0310 	orr.w	r3, r3, #16
  405402:	069e      	lsls	r6, r3, #26
  405404:	f100 834c 	bmi.w	405aa0 <_vfiprintf_r+0xb04>
  405408:	06dd      	lsls	r5, r3, #27
  40540a:	f100 82f3 	bmi.w	4059f4 <_vfiprintf_r+0xa58>
  40540e:	0658      	lsls	r0, r3, #25
  405410:	f140 82f0 	bpl.w	4059f4 <_vfiprintf_r+0xa58>
  405414:	9d07      	ldr	r5, [sp, #28]
  405416:	f9b5 6000 	ldrsh.w	r6, [r5]
  40541a:	462a      	mov	r2, r5
  40541c:	17f7      	asrs	r7, r6, #31
  40541e:	3204      	adds	r2, #4
  405420:	4630      	mov	r0, r6
  405422:	4639      	mov	r1, r7
  405424:	9207      	str	r2, [sp, #28]
  405426:	2800      	cmp	r0, #0
  405428:	f171 0200 	sbcs.w	r2, r1, #0
  40542c:	f2c0 835d 	blt.w	405aea <_vfiprintf_r+0xb4e>
  405430:	1c61      	adds	r1, r4, #1
  405432:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405436:	f04f 0201 	mov.w	r2, #1
  40543a:	f47f aeea 	bne.w	405212 <_vfiprintf_r+0x276>
  40543e:	ea56 0107 	orrs.w	r1, r6, r7
  405442:	f000 824d 	beq.w	4058e0 <_vfiprintf_r+0x944>
  405446:	9302      	str	r3, [sp, #8]
  405448:	2a01      	cmp	r2, #1
  40544a:	f000 828c 	beq.w	405966 <_vfiprintf_r+0x9ca>
  40544e:	2a02      	cmp	r2, #2
  405450:	f040 825c 	bne.w	40590c <_vfiprintf_r+0x970>
  405454:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405456:	46cb      	mov	fp, r9
  405458:	0933      	lsrs	r3, r6, #4
  40545a:	f006 010f 	and.w	r1, r6, #15
  40545e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  405462:	093a      	lsrs	r2, r7, #4
  405464:	461e      	mov	r6, r3
  405466:	4617      	mov	r7, r2
  405468:	5c43      	ldrb	r3, [r0, r1]
  40546a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40546e:	ea56 0307 	orrs.w	r3, r6, r7
  405472:	d1f1      	bne.n	405458 <_vfiprintf_r+0x4bc>
  405474:	eba9 030b 	sub.w	r3, r9, fp
  405478:	9305      	str	r3, [sp, #20]
  40547a:	e6e1      	b.n	405240 <_vfiprintf_r+0x2a4>
  40547c:	2800      	cmp	r0, #0
  40547e:	f040 83c0 	bne.w	405c02 <_vfiprintf_r+0xc66>
  405482:	0699      	lsls	r1, r3, #26
  405484:	f100 8367 	bmi.w	405b56 <_vfiprintf_r+0xbba>
  405488:	06da      	lsls	r2, r3, #27
  40548a:	f100 80f1 	bmi.w	405670 <_vfiprintf_r+0x6d4>
  40548e:	065b      	lsls	r3, r3, #25
  405490:	f140 80ee 	bpl.w	405670 <_vfiprintf_r+0x6d4>
  405494:	9a07      	ldr	r2, [sp, #28]
  405496:	6813      	ldr	r3, [r2, #0]
  405498:	3204      	adds	r2, #4
  40549a:	9207      	str	r2, [sp, #28]
  40549c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4054a0:	801a      	strh	r2, [r3, #0]
  4054a2:	e5b8      	b.n	405016 <_vfiprintf_r+0x7a>
  4054a4:	9807      	ldr	r0, [sp, #28]
  4054a6:	4a3d      	ldr	r2, [pc, #244]	; (40559c <_vfiprintf_r+0x600>)
  4054a8:	9608      	str	r6, [sp, #32]
  4054aa:	920b      	str	r2, [sp, #44]	; 0x2c
  4054ac:	6806      	ldr	r6, [r0, #0]
  4054ae:	2278      	movs	r2, #120	; 0x78
  4054b0:	2130      	movs	r1, #48	; 0x30
  4054b2:	3004      	adds	r0, #4
  4054b4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4054b8:	f043 0302 	orr.w	r3, r3, #2
  4054bc:	9007      	str	r0, [sp, #28]
  4054be:	2700      	movs	r7, #0
  4054c0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4054c4:	2202      	movs	r2, #2
  4054c6:	e69c      	b.n	405202 <_vfiprintf_r+0x266>
  4054c8:	9608      	str	r6, [sp, #32]
  4054ca:	2800      	cmp	r0, #0
  4054cc:	d099      	beq.n	405402 <_vfiprintf_r+0x466>
  4054ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4054d2:	e796      	b.n	405402 <_vfiprintf_r+0x466>
  4054d4:	f898 2000 	ldrb.w	r2, [r8]
  4054d8:	2d00      	cmp	r5, #0
  4054da:	f47f add1 	bne.w	405080 <_vfiprintf_r+0xe4>
  4054de:	2001      	movs	r0, #1
  4054e0:	2520      	movs	r5, #32
  4054e2:	e5cd      	b.n	405080 <_vfiprintf_r+0xe4>
  4054e4:	f043 0301 	orr.w	r3, r3, #1
  4054e8:	f898 2000 	ldrb.w	r2, [r8]
  4054ec:	e5c8      	b.n	405080 <_vfiprintf_r+0xe4>
  4054ee:	9608      	str	r6, [sp, #32]
  4054f0:	2800      	cmp	r0, #0
  4054f2:	f040 8393 	bne.w	405c1c <_vfiprintf_r+0xc80>
  4054f6:	4929      	ldr	r1, [pc, #164]	; (40559c <_vfiprintf_r+0x600>)
  4054f8:	910b      	str	r1, [sp, #44]	; 0x2c
  4054fa:	069f      	lsls	r7, r3, #26
  4054fc:	f100 82e8 	bmi.w	405ad0 <_vfiprintf_r+0xb34>
  405500:	9807      	ldr	r0, [sp, #28]
  405502:	06de      	lsls	r6, r3, #27
  405504:	4601      	mov	r1, r0
  405506:	f100 8270 	bmi.w	4059ea <_vfiprintf_r+0xa4e>
  40550a:	065d      	lsls	r5, r3, #25
  40550c:	f140 826d 	bpl.w	4059ea <_vfiprintf_r+0xa4e>
  405510:	3104      	adds	r1, #4
  405512:	8806      	ldrh	r6, [r0, #0]
  405514:	9107      	str	r1, [sp, #28]
  405516:	2700      	movs	r7, #0
  405518:	07d8      	lsls	r0, r3, #31
  40551a:	f140 8222 	bpl.w	405962 <_vfiprintf_r+0x9c6>
  40551e:	ea56 0107 	orrs.w	r1, r6, r7
  405522:	f000 821e 	beq.w	405962 <_vfiprintf_r+0x9c6>
  405526:	2130      	movs	r1, #48	; 0x30
  405528:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40552c:	f043 0302 	orr.w	r3, r3, #2
  405530:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405534:	2202      	movs	r2, #2
  405536:	e664      	b.n	405202 <_vfiprintf_r+0x266>
  405538:	9608      	str	r6, [sp, #32]
  40553a:	2800      	cmp	r0, #0
  40553c:	f040 836b 	bne.w	405c16 <_vfiprintf_r+0xc7a>
  405540:	4917      	ldr	r1, [pc, #92]	; (4055a0 <_vfiprintf_r+0x604>)
  405542:	910b      	str	r1, [sp, #44]	; 0x2c
  405544:	e7d9      	b.n	4054fa <_vfiprintf_r+0x55e>
  405546:	9907      	ldr	r1, [sp, #28]
  405548:	9608      	str	r6, [sp, #32]
  40554a:	680a      	ldr	r2, [r1, #0]
  40554c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405550:	f04f 0000 	mov.w	r0, #0
  405554:	460a      	mov	r2, r1
  405556:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40555a:	3204      	adds	r2, #4
  40555c:	2001      	movs	r0, #1
  40555e:	9001      	str	r0, [sp, #4]
  405560:	9207      	str	r2, [sp, #28]
  405562:	9005      	str	r0, [sp, #20]
  405564:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405568:	9302      	str	r3, [sp, #8]
  40556a:	2400      	movs	r4, #0
  40556c:	e670      	b.n	405250 <_vfiprintf_r+0x2b4>
  40556e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405572:	f898 2000 	ldrb.w	r2, [r8]
  405576:	e583      	b.n	405080 <_vfiprintf_r+0xe4>
  405578:	f898 2000 	ldrb.w	r2, [r8]
  40557c:	2a6c      	cmp	r2, #108	; 0x6c
  40557e:	bf03      	ittte	eq
  405580:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  405584:	f043 0320 	orreq.w	r3, r3, #32
  405588:	f108 0801 	addeq.w	r8, r8, #1
  40558c:	f043 0310 	orrne.w	r3, r3, #16
  405590:	e576      	b.n	405080 <_vfiprintf_r+0xe4>
  405592:	bf00      	nop
  405594:	0040acec 	.word	0x0040acec
  405598:	0040acfc 	.word	0x0040acfc
  40559c:	0040acd0 	.word	0x0040acd0
  4055a0:	0040acbc 	.word	0x0040acbc
  4055a4:	9907      	ldr	r1, [sp, #28]
  4055a6:	680e      	ldr	r6, [r1, #0]
  4055a8:	460a      	mov	r2, r1
  4055aa:	2e00      	cmp	r6, #0
  4055ac:	f102 0204 	add.w	r2, r2, #4
  4055b0:	f6ff ae0f 	blt.w	4051d2 <_vfiprintf_r+0x236>
  4055b4:	9207      	str	r2, [sp, #28]
  4055b6:	f898 2000 	ldrb.w	r2, [r8]
  4055ba:	e561      	b.n	405080 <_vfiprintf_r+0xe4>
  4055bc:	f898 2000 	ldrb.w	r2, [r8]
  4055c0:	2001      	movs	r0, #1
  4055c2:	252b      	movs	r5, #43	; 0x2b
  4055c4:	e55c      	b.n	405080 <_vfiprintf_r+0xe4>
  4055c6:	9907      	ldr	r1, [sp, #28]
  4055c8:	9608      	str	r6, [sp, #32]
  4055ca:	f8d1 b000 	ldr.w	fp, [r1]
  4055ce:	f04f 0200 	mov.w	r2, #0
  4055d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4055d6:	1d0e      	adds	r6, r1, #4
  4055d8:	f1bb 0f00 	cmp.w	fp, #0
  4055dc:	f000 82e5 	beq.w	405baa <_vfiprintf_r+0xc0e>
  4055e0:	1c67      	adds	r7, r4, #1
  4055e2:	f000 82c4 	beq.w	405b6e <_vfiprintf_r+0xbd2>
  4055e6:	4622      	mov	r2, r4
  4055e8:	2100      	movs	r1, #0
  4055ea:	4658      	mov	r0, fp
  4055ec:	9301      	str	r3, [sp, #4]
  4055ee:	f001 f91f 	bl	406830 <memchr>
  4055f2:	9b01      	ldr	r3, [sp, #4]
  4055f4:	2800      	cmp	r0, #0
  4055f6:	f000 82e5 	beq.w	405bc4 <_vfiprintf_r+0xc28>
  4055fa:	eba0 020b 	sub.w	r2, r0, fp
  4055fe:	9205      	str	r2, [sp, #20]
  405600:	9607      	str	r6, [sp, #28]
  405602:	9302      	str	r3, [sp, #8]
  405604:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405608:	2400      	movs	r4, #0
  40560a:	e619      	b.n	405240 <_vfiprintf_r+0x2a4>
  40560c:	f898 2000 	ldrb.w	r2, [r8]
  405610:	2a2a      	cmp	r2, #42	; 0x2a
  405612:	f108 0701 	add.w	r7, r8, #1
  405616:	f000 82e9 	beq.w	405bec <_vfiprintf_r+0xc50>
  40561a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40561e:	2909      	cmp	r1, #9
  405620:	46b8      	mov	r8, r7
  405622:	f04f 0400 	mov.w	r4, #0
  405626:	f63f ad2d 	bhi.w	405084 <_vfiprintf_r+0xe8>
  40562a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40562e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405632:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405636:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40563a:	2909      	cmp	r1, #9
  40563c:	d9f5      	bls.n	40562a <_vfiprintf_r+0x68e>
  40563e:	e521      	b.n	405084 <_vfiprintf_r+0xe8>
  405640:	f043 0320 	orr.w	r3, r3, #32
  405644:	f898 2000 	ldrb.w	r2, [r8]
  405648:	e51a      	b.n	405080 <_vfiprintf_r+0xe4>
  40564a:	9608      	str	r6, [sp, #32]
  40564c:	2800      	cmp	r0, #0
  40564e:	f040 82db 	bne.w	405c08 <_vfiprintf_r+0xc6c>
  405652:	2a00      	cmp	r2, #0
  405654:	f000 80e7 	beq.w	405826 <_vfiprintf_r+0x88a>
  405658:	2101      	movs	r1, #1
  40565a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40565e:	f04f 0200 	mov.w	r2, #0
  405662:	9101      	str	r1, [sp, #4]
  405664:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405668:	9105      	str	r1, [sp, #20]
  40566a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40566e:	e77b      	b.n	405568 <_vfiprintf_r+0x5cc>
  405670:	9a07      	ldr	r2, [sp, #28]
  405672:	6813      	ldr	r3, [r2, #0]
  405674:	3204      	adds	r2, #4
  405676:	9207      	str	r2, [sp, #28]
  405678:	9a03      	ldr	r2, [sp, #12]
  40567a:	601a      	str	r2, [r3, #0]
  40567c:	e4cb      	b.n	405016 <_vfiprintf_r+0x7a>
  40567e:	aa0f      	add	r2, sp, #60	; 0x3c
  405680:	9904      	ldr	r1, [sp, #16]
  405682:	4620      	mov	r0, r4
  405684:	f7ff fc4a 	bl	404f1c <__sprint_r.part.0>
  405688:	2800      	cmp	r0, #0
  40568a:	f040 8139 	bne.w	405900 <_vfiprintf_r+0x964>
  40568e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405690:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405692:	f101 0c01 	add.w	ip, r1, #1
  405696:	46ce      	mov	lr, r9
  405698:	e5ff      	b.n	40529a <_vfiprintf_r+0x2fe>
  40569a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40569c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40569e:	1c48      	adds	r0, r1, #1
  4056a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4056a4:	2d00      	cmp	r5, #0
  4056a6:	f43f ae22 	beq.w	4052ee <_vfiprintf_r+0x352>
  4056aa:	3201      	adds	r2, #1
  4056ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4056b0:	2101      	movs	r1, #1
  4056b2:	2807      	cmp	r0, #7
  4056b4:	9211      	str	r2, [sp, #68]	; 0x44
  4056b6:	9010      	str	r0, [sp, #64]	; 0x40
  4056b8:	f8ca 5000 	str.w	r5, [sl]
  4056bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4056c0:	f340 8108 	ble.w	4058d4 <_vfiprintf_r+0x938>
  4056c4:	2a00      	cmp	r2, #0
  4056c6:	f040 81bc 	bne.w	405a42 <_vfiprintf_r+0xaa6>
  4056ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4056cc:	2b00      	cmp	r3, #0
  4056ce:	f43f ae1f 	beq.w	405310 <_vfiprintf_r+0x374>
  4056d2:	ab0e      	add	r3, sp, #56	; 0x38
  4056d4:	2202      	movs	r2, #2
  4056d6:	4608      	mov	r0, r1
  4056d8:	931c      	str	r3, [sp, #112]	; 0x70
  4056da:	921d      	str	r2, [sp, #116]	; 0x74
  4056dc:	46ca      	mov	sl, r9
  4056de:	4601      	mov	r1, r0
  4056e0:	f10a 0a08 	add.w	sl, sl, #8
  4056e4:	3001      	adds	r0, #1
  4056e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4056e8:	2b80      	cmp	r3, #128	; 0x80
  4056ea:	f43f ae19 	beq.w	405320 <_vfiprintf_r+0x384>
  4056ee:	9b05      	ldr	r3, [sp, #20]
  4056f0:	1ae4      	subs	r4, r4, r3
  4056f2:	2c00      	cmp	r4, #0
  4056f4:	dd2e      	ble.n	405754 <_vfiprintf_r+0x7b8>
  4056f6:	2c10      	cmp	r4, #16
  4056f8:	4db3      	ldr	r5, [pc, #716]	; (4059c8 <_vfiprintf_r+0xa2c>)
  4056fa:	dd1e      	ble.n	40573a <_vfiprintf_r+0x79e>
  4056fc:	46d6      	mov	lr, sl
  4056fe:	2610      	movs	r6, #16
  405700:	9f06      	ldr	r7, [sp, #24]
  405702:	f8dd a010 	ldr.w	sl, [sp, #16]
  405706:	e006      	b.n	405716 <_vfiprintf_r+0x77a>
  405708:	1c88      	adds	r0, r1, #2
  40570a:	f10e 0e08 	add.w	lr, lr, #8
  40570e:	4619      	mov	r1, r3
  405710:	3c10      	subs	r4, #16
  405712:	2c10      	cmp	r4, #16
  405714:	dd10      	ble.n	405738 <_vfiprintf_r+0x79c>
  405716:	1c4b      	adds	r3, r1, #1
  405718:	3210      	adds	r2, #16
  40571a:	2b07      	cmp	r3, #7
  40571c:	9211      	str	r2, [sp, #68]	; 0x44
  40571e:	e88e 0060 	stmia.w	lr, {r5, r6}
  405722:	9310      	str	r3, [sp, #64]	; 0x40
  405724:	ddf0      	ble.n	405708 <_vfiprintf_r+0x76c>
  405726:	2a00      	cmp	r2, #0
  405728:	d165      	bne.n	4057f6 <_vfiprintf_r+0x85a>
  40572a:	3c10      	subs	r4, #16
  40572c:	2c10      	cmp	r4, #16
  40572e:	f04f 0001 	mov.w	r0, #1
  405732:	4611      	mov	r1, r2
  405734:	46ce      	mov	lr, r9
  405736:	dcee      	bgt.n	405716 <_vfiprintf_r+0x77a>
  405738:	46f2      	mov	sl, lr
  40573a:	4422      	add	r2, r4
  40573c:	2807      	cmp	r0, #7
  40573e:	9211      	str	r2, [sp, #68]	; 0x44
  405740:	f8ca 5000 	str.w	r5, [sl]
  405744:	f8ca 4004 	str.w	r4, [sl, #4]
  405748:	9010      	str	r0, [sp, #64]	; 0x40
  40574a:	f300 8085 	bgt.w	405858 <_vfiprintf_r+0x8bc>
  40574e:	f10a 0a08 	add.w	sl, sl, #8
  405752:	3001      	adds	r0, #1
  405754:	9905      	ldr	r1, [sp, #20]
  405756:	f8ca b000 	str.w	fp, [sl]
  40575a:	440a      	add	r2, r1
  40575c:	2807      	cmp	r0, #7
  40575e:	9211      	str	r2, [sp, #68]	; 0x44
  405760:	f8ca 1004 	str.w	r1, [sl, #4]
  405764:	9010      	str	r0, [sp, #64]	; 0x40
  405766:	f340 8082 	ble.w	40586e <_vfiprintf_r+0x8d2>
  40576a:	2a00      	cmp	r2, #0
  40576c:	f040 8118 	bne.w	4059a0 <_vfiprintf_r+0xa04>
  405770:	9b02      	ldr	r3, [sp, #8]
  405772:	9210      	str	r2, [sp, #64]	; 0x40
  405774:	0758      	lsls	r0, r3, #29
  405776:	d535      	bpl.n	4057e4 <_vfiprintf_r+0x848>
  405778:	9b08      	ldr	r3, [sp, #32]
  40577a:	9901      	ldr	r1, [sp, #4]
  40577c:	1a5c      	subs	r4, r3, r1
  40577e:	2c00      	cmp	r4, #0
  405780:	f340 80e7 	ble.w	405952 <_vfiprintf_r+0x9b6>
  405784:	46ca      	mov	sl, r9
  405786:	2c10      	cmp	r4, #16
  405788:	f340 8218 	ble.w	405bbc <_vfiprintf_r+0xc20>
  40578c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40578e:	4e8f      	ldr	r6, [pc, #572]	; (4059cc <_vfiprintf_r+0xa30>)
  405790:	9f06      	ldr	r7, [sp, #24]
  405792:	f8dd b010 	ldr.w	fp, [sp, #16]
  405796:	2510      	movs	r5, #16
  405798:	e006      	b.n	4057a8 <_vfiprintf_r+0x80c>
  40579a:	1c88      	adds	r0, r1, #2
  40579c:	f10a 0a08 	add.w	sl, sl, #8
  4057a0:	4619      	mov	r1, r3
  4057a2:	3c10      	subs	r4, #16
  4057a4:	2c10      	cmp	r4, #16
  4057a6:	dd11      	ble.n	4057cc <_vfiprintf_r+0x830>
  4057a8:	1c4b      	adds	r3, r1, #1
  4057aa:	3210      	adds	r2, #16
  4057ac:	2b07      	cmp	r3, #7
  4057ae:	9211      	str	r2, [sp, #68]	; 0x44
  4057b0:	f8ca 6000 	str.w	r6, [sl]
  4057b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4057b8:	9310      	str	r3, [sp, #64]	; 0x40
  4057ba:	ddee      	ble.n	40579a <_vfiprintf_r+0x7fe>
  4057bc:	bb42      	cbnz	r2, 405810 <_vfiprintf_r+0x874>
  4057be:	3c10      	subs	r4, #16
  4057c0:	2c10      	cmp	r4, #16
  4057c2:	f04f 0001 	mov.w	r0, #1
  4057c6:	4611      	mov	r1, r2
  4057c8:	46ca      	mov	sl, r9
  4057ca:	dced      	bgt.n	4057a8 <_vfiprintf_r+0x80c>
  4057cc:	4422      	add	r2, r4
  4057ce:	2807      	cmp	r0, #7
  4057d0:	9211      	str	r2, [sp, #68]	; 0x44
  4057d2:	f8ca 6000 	str.w	r6, [sl]
  4057d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4057da:	9010      	str	r0, [sp, #64]	; 0x40
  4057dc:	dd51      	ble.n	405882 <_vfiprintf_r+0x8e6>
  4057de:	2a00      	cmp	r2, #0
  4057e0:	f040 819b 	bne.w	405b1a <_vfiprintf_r+0xb7e>
  4057e4:	9b03      	ldr	r3, [sp, #12]
  4057e6:	9a08      	ldr	r2, [sp, #32]
  4057e8:	9901      	ldr	r1, [sp, #4]
  4057ea:	428a      	cmp	r2, r1
  4057ec:	bfac      	ite	ge
  4057ee:	189b      	addge	r3, r3, r2
  4057f0:	185b      	addlt	r3, r3, r1
  4057f2:	9303      	str	r3, [sp, #12]
  4057f4:	e04e      	b.n	405894 <_vfiprintf_r+0x8f8>
  4057f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4057f8:	4651      	mov	r1, sl
  4057fa:	4638      	mov	r0, r7
  4057fc:	f7ff fb8e 	bl	404f1c <__sprint_r.part.0>
  405800:	2800      	cmp	r0, #0
  405802:	f040 813f 	bne.w	405a84 <_vfiprintf_r+0xae8>
  405806:	9910      	ldr	r1, [sp, #64]	; 0x40
  405808:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40580a:	1c48      	adds	r0, r1, #1
  40580c:	46ce      	mov	lr, r9
  40580e:	e77f      	b.n	405710 <_vfiprintf_r+0x774>
  405810:	aa0f      	add	r2, sp, #60	; 0x3c
  405812:	4659      	mov	r1, fp
  405814:	4638      	mov	r0, r7
  405816:	f7ff fb81 	bl	404f1c <__sprint_r.part.0>
  40581a:	b960      	cbnz	r0, 405836 <_vfiprintf_r+0x89a>
  40581c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40581e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405820:	1c48      	adds	r0, r1, #1
  405822:	46ca      	mov	sl, r9
  405824:	e7bd      	b.n	4057a2 <_vfiprintf_r+0x806>
  405826:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405828:	f8dd b010 	ldr.w	fp, [sp, #16]
  40582c:	2b00      	cmp	r3, #0
  40582e:	f040 81d4 	bne.w	405bda <_vfiprintf_r+0xc3e>
  405832:	2300      	movs	r3, #0
  405834:	9310      	str	r3, [sp, #64]	; 0x40
  405836:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40583a:	f013 0f01 	tst.w	r3, #1
  40583e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405842:	d102      	bne.n	40584a <_vfiprintf_r+0x8ae>
  405844:	059a      	lsls	r2, r3, #22
  405846:	f140 80de 	bpl.w	405a06 <_vfiprintf_r+0xa6a>
  40584a:	065b      	lsls	r3, r3, #25
  40584c:	f53f acb2 	bmi.w	4051b4 <_vfiprintf_r+0x218>
  405850:	9803      	ldr	r0, [sp, #12]
  405852:	b02d      	add	sp, #180	; 0xb4
  405854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405858:	2a00      	cmp	r2, #0
  40585a:	f040 8106 	bne.w	405a6a <_vfiprintf_r+0xace>
  40585e:	9a05      	ldr	r2, [sp, #20]
  405860:	921d      	str	r2, [sp, #116]	; 0x74
  405862:	2301      	movs	r3, #1
  405864:	9211      	str	r2, [sp, #68]	; 0x44
  405866:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40586a:	9310      	str	r3, [sp, #64]	; 0x40
  40586c:	46ca      	mov	sl, r9
  40586e:	f10a 0a08 	add.w	sl, sl, #8
  405872:	9b02      	ldr	r3, [sp, #8]
  405874:	0759      	lsls	r1, r3, #29
  405876:	d504      	bpl.n	405882 <_vfiprintf_r+0x8e6>
  405878:	9b08      	ldr	r3, [sp, #32]
  40587a:	9901      	ldr	r1, [sp, #4]
  40587c:	1a5c      	subs	r4, r3, r1
  40587e:	2c00      	cmp	r4, #0
  405880:	dc81      	bgt.n	405786 <_vfiprintf_r+0x7ea>
  405882:	9b03      	ldr	r3, [sp, #12]
  405884:	9908      	ldr	r1, [sp, #32]
  405886:	9801      	ldr	r0, [sp, #4]
  405888:	4281      	cmp	r1, r0
  40588a:	bfac      	ite	ge
  40588c:	185b      	addge	r3, r3, r1
  40588e:	181b      	addlt	r3, r3, r0
  405890:	9303      	str	r3, [sp, #12]
  405892:	bb72      	cbnz	r2, 4058f2 <_vfiprintf_r+0x956>
  405894:	2300      	movs	r3, #0
  405896:	9310      	str	r3, [sp, #64]	; 0x40
  405898:	46ca      	mov	sl, r9
  40589a:	f7ff bbbc 	b.w	405016 <_vfiprintf_r+0x7a>
  40589e:	aa0f      	add	r2, sp, #60	; 0x3c
  4058a0:	9904      	ldr	r1, [sp, #16]
  4058a2:	4620      	mov	r0, r4
  4058a4:	f7ff fb3a 	bl	404f1c <__sprint_r.part.0>
  4058a8:	bb50      	cbnz	r0, 405900 <_vfiprintf_r+0x964>
  4058aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4058ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058ae:	f101 0e01 	add.w	lr, r1, #1
  4058b2:	46cc      	mov	ip, r9
  4058b4:	e548      	b.n	405348 <_vfiprintf_r+0x3ac>
  4058b6:	2a00      	cmp	r2, #0
  4058b8:	f040 8140 	bne.w	405b3c <_vfiprintf_r+0xba0>
  4058bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4058c0:	2900      	cmp	r1, #0
  4058c2:	f000 811b 	beq.w	405afc <_vfiprintf_r+0xb60>
  4058c6:	2201      	movs	r2, #1
  4058c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4058cc:	4610      	mov	r0, r2
  4058ce:	921d      	str	r2, [sp, #116]	; 0x74
  4058d0:	911c      	str	r1, [sp, #112]	; 0x70
  4058d2:	46ca      	mov	sl, r9
  4058d4:	4601      	mov	r1, r0
  4058d6:	f10a 0a08 	add.w	sl, sl, #8
  4058da:	3001      	adds	r0, #1
  4058dc:	e507      	b.n	4052ee <_vfiprintf_r+0x352>
  4058de:	9b02      	ldr	r3, [sp, #8]
  4058e0:	2a01      	cmp	r2, #1
  4058e2:	f000 8098 	beq.w	405a16 <_vfiprintf_r+0xa7a>
  4058e6:	2a02      	cmp	r2, #2
  4058e8:	d10d      	bne.n	405906 <_vfiprintf_r+0x96a>
  4058ea:	9302      	str	r3, [sp, #8]
  4058ec:	2600      	movs	r6, #0
  4058ee:	2700      	movs	r7, #0
  4058f0:	e5b0      	b.n	405454 <_vfiprintf_r+0x4b8>
  4058f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4058f4:	9904      	ldr	r1, [sp, #16]
  4058f6:	9806      	ldr	r0, [sp, #24]
  4058f8:	f7ff fb10 	bl	404f1c <__sprint_r.part.0>
  4058fc:	2800      	cmp	r0, #0
  4058fe:	d0c9      	beq.n	405894 <_vfiprintf_r+0x8f8>
  405900:	f8dd b010 	ldr.w	fp, [sp, #16]
  405904:	e797      	b.n	405836 <_vfiprintf_r+0x89a>
  405906:	9302      	str	r3, [sp, #8]
  405908:	2600      	movs	r6, #0
  40590a:	2700      	movs	r7, #0
  40590c:	4649      	mov	r1, r9
  40590e:	e000      	b.n	405912 <_vfiprintf_r+0x976>
  405910:	4659      	mov	r1, fp
  405912:	08f2      	lsrs	r2, r6, #3
  405914:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405918:	08f8      	lsrs	r0, r7, #3
  40591a:	f006 0307 	and.w	r3, r6, #7
  40591e:	4607      	mov	r7, r0
  405920:	4616      	mov	r6, r2
  405922:	3330      	adds	r3, #48	; 0x30
  405924:	ea56 0207 	orrs.w	r2, r6, r7
  405928:	f801 3c01 	strb.w	r3, [r1, #-1]
  40592c:	f101 3bff 	add.w	fp, r1, #4294967295
  405930:	d1ee      	bne.n	405910 <_vfiprintf_r+0x974>
  405932:	9a02      	ldr	r2, [sp, #8]
  405934:	07d6      	lsls	r6, r2, #31
  405936:	f57f ad9d 	bpl.w	405474 <_vfiprintf_r+0x4d8>
  40593a:	2b30      	cmp	r3, #48	; 0x30
  40593c:	f43f ad9a 	beq.w	405474 <_vfiprintf_r+0x4d8>
  405940:	3902      	subs	r1, #2
  405942:	2330      	movs	r3, #48	; 0x30
  405944:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405948:	eba9 0301 	sub.w	r3, r9, r1
  40594c:	9305      	str	r3, [sp, #20]
  40594e:	468b      	mov	fp, r1
  405950:	e476      	b.n	405240 <_vfiprintf_r+0x2a4>
  405952:	9b03      	ldr	r3, [sp, #12]
  405954:	9a08      	ldr	r2, [sp, #32]
  405956:	428a      	cmp	r2, r1
  405958:	bfac      	ite	ge
  40595a:	189b      	addge	r3, r3, r2
  40595c:	185b      	addlt	r3, r3, r1
  40595e:	9303      	str	r3, [sp, #12]
  405960:	e798      	b.n	405894 <_vfiprintf_r+0x8f8>
  405962:	2202      	movs	r2, #2
  405964:	e44d      	b.n	405202 <_vfiprintf_r+0x266>
  405966:	2f00      	cmp	r7, #0
  405968:	bf08      	it	eq
  40596a:	2e0a      	cmpeq	r6, #10
  40596c:	d352      	bcc.n	405a14 <_vfiprintf_r+0xa78>
  40596e:	46cb      	mov	fp, r9
  405970:	4630      	mov	r0, r6
  405972:	4639      	mov	r1, r7
  405974:	220a      	movs	r2, #10
  405976:	2300      	movs	r3, #0
  405978:	f001 fbc6 	bl	407108 <__aeabi_uldivmod>
  40597c:	3230      	adds	r2, #48	; 0x30
  40597e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405982:	4630      	mov	r0, r6
  405984:	4639      	mov	r1, r7
  405986:	2300      	movs	r3, #0
  405988:	220a      	movs	r2, #10
  40598a:	f001 fbbd 	bl	407108 <__aeabi_uldivmod>
  40598e:	4606      	mov	r6, r0
  405990:	460f      	mov	r7, r1
  405992:	ea56 0307 	orrs.w	r3, r6, r7
  405996:	d1eb      	bne.n	405970 <_vfiprintf_r+0x9d4>
  405998:	e56c      	b.n	405474 <_vfiprintf_r+0x4d8>
  40599a:	9405      	str	r4, [sp, #20]
  40599c:	46cb      	mov	fp, r9
  40599e:	e44f      	b.n	405240 <_vfiprintf_r+0x2a4>
  4059a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4059a2:	9904      	ldr	r1, [sp, #16]
  4059a4:	9806      	ldr	r0, [sp, #24]
  4059a6:	f7ff fab9 	bl	404f1c <__sprint_r.part.0>
  4059aa:	2800      	cmp	r0, #0
  4059ac:	d1a8      	bne.n	405900 <_vfiprintf_r+0x964>
  4059ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4059b0:	46ca      	mov	sl, r9
  4059b2:	e75e      	b.n	405872 <_vfiprintf_r+0x8d6>
  4059b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4059b6:	9904      	ldr	r1, [sp, #16]
  4059b8:	9806      	ldr	r0, [sp, #24]
  4059ba:	f7ff faaf 	bl	404f1c <__sprint_r.part.0>
  4059be:	2800      	cmp	r0, #0
  4059c0:	d19e      	bne.n	405900 <_vfiprintf_r+0x964>
  4059c2:	46ca      	mov	sl, r9
  4059c4:	f7ff bbc0 	b.w	405148 <_vfiprintf_r+0x1ac>
  4059c8:	0040acfc 	.word	0x0040acfc
  4059cc:	0040acec 	.word	0x0040acec
  4059d0:	3104      	adds	r1, #4
  4059d2:	6816      	ldr	r6, [r2, #0]
  4059d4:	9107      	str	r1, [sp, #28]
  4059d6:	2201      	movs	r2, #1
  4059d8:	2700      	movs	r7, #0
  4059da:	e412      	b.n	405202 <_vfiprintf_r+0x266>
  4059dc:	9807      	ldr	r0, [sp, #28]
  4059de:	4601      	mov	r1, r0
  4059e0:	3104      	adds	r1, #4
  4059e2:	6806      	ldr	r6, [r0, #0]
  4059e4:	9107      	str	r1, [sp, #28]
  4059e6:	2700      	movs	r7, #0
  4059e8:	e40b      	b.n	405202 <_vfiprintf_r+0x266>
  4059ea:	680e      	ldr	r6, [r1, #0]
  4059ec:	3104      	adds	r1, #4
  4059ee:	9107      	str	r1, [sp, #28]
  4059f0:	2700      	movs	r7, #0
  4059f2:	e591      	b.n	405518 <_vfiprintf_r+0x57c>
  4059f4:	9907      	ldr	r1, [sp, #28]
  4059f6:	680e      	ldr	r6, [r1, #0]
  4059f8:	460a      	mov	r2, r1
  4059fa:	17f7      	asrs	r7, r6, #31
  4059fc:	3204      	adds	r2, #4
  4059fe:	9207      	str	r2, [sp, #28]
  405a00:	4630      	mov	r0, r6
  405a02:	4639      	mov	r1, r7
  405a04:	e50f      	b.n	405426 <_vfiprintf_r+0x48a>
  405a06:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405a0a:	f000 fe7f 	bl	40670c <__retarget_lock_release_recursive>
  405a0e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405a12:	e71a      	b.n	40584a <_vfiprintf_r+0x8ae>
  405a14:	9b02      	ldr	r3, [sp, #8]
  405a16:	9302      	str	r3, [sp, #8]
  405a18:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405a1c:	3630      	adds	r6, #48	; 0x30
  405a1e:	2301      	movs	r3, #1
  405a20:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405a24:	9305      	str	r3, [sp, #20]
  405a26:	e40b      	b.n	405240 <_vfiprintf_r+0x2a4>
  405a28:	aa0f      	add	r2, sp, #60	; 0x3c
  405a2a:	9904      	ldr	r1, [sp, #16]
  405a2c:	9806      	ldr	r0, [sp, #24]
  405a2e:	f7ff fa75 	bl	404f1c <__sprint_r.part.0>
  405a32:	2800      	cmp	r0, #0
  405a34:	f47f af64 	bne.w	405900 <_vfiprintf_r+0x964>
  405a38:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a3a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a3c:	1c48      	adds	r0, r1, #1
  405a3e:	46ca      	mov	sl, r9
  405a40:	e651      	b.n	4056e6 <_vfiprintf_r+0x74a>
  405a42:	aa0f      	add	r2, sp, #60	; 0x3c
  405a44:	9904      	ldr	r1, [sp, #16]
  405a46:	9806      	ldr	r0, [sp, #24]
  405a48:	f7ff fa68 	bl	404f1c <__sprint_r.part.0>
  405a4c:	2800      	cmp	r0, #0
  405a4e:	f47f af57 	bne.w	405900 <_vfiprintf_r+0x964>
  405a52:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a54:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a56:	1c48      	adds	r0, r1, #1
  405a58:	46ca      	mov	sl, r9
  405a5a:	e448      	b.n	4052ee <_vfiprintf_r+0x352>
  405a5c:	2a00      	cmp	r2, #0
  405a5e:	f040 8091 	bne.w	405b84 <_vfiprintf_r+0xbe8>
  405a62:	2001      	movs	r0, #1
  405a64:	4611      	mov	r1, r2
  405a66:	46ca      	mov	sl, r9
  405a68:	e641      	b.n	4056ee <_vfiprintf_r+0x752>
  405a6a:	aa0f      	add	r2, sp, #60	; 0x3c
  405a6c:	9904      	ldr	r1, [sp, #16]
  405a6e:	9806      	ldr	r0, [sp, #24]
  405a70:	f7ff fa54 	bl	404f1c <__sprint_r.part.0>
  405a74:	2800      	cmp	r0, #0
  405a76:	f47f af43 	bne.w	405900 <_vfiprintf_r+0x964>
  405a7a:	9810      	ldr	r0, [sp, #64]	; 0x40
  405a7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a7e:	3001      	adds	r0, #1
  405a80:	46ca      	mov	sl, r9
  405a82:	e667      	b.n	405754 <_vfiprintf_r+0x7b8>
  405a84:	46d3      	mov	fp, sl
  405a86:	e6d6      	b.n	405836 <_vfiprintf_r+0x89a>
  405a88:	9e07      	ldr	r6, [sp, #28]
  405a8a:	3607      	adds	r6, #7
  405a8c:	f026 0207 	bic.w	r2, r6, #7
  405a90:	f102 0108 	add.w	r1, r2, #8
  405a94:	e9d2 6700 	ldrd	r6, r7, [r2]
  405a98:	9107      	str	r1, [sp, #28]
  405a9a:	2201      	movs	r2, #1
  405a9c:	f7ff bbb1 	b.w	405202 <_vfiprintf_r+0x266>
  405aa0:	9e07      	ldr	r6, [sp, #28]
  405aa2:	3607      	adds	r6, #7
  405aa4:	f026 0607 	bic.w	r6, r6, #7
  405aa8:	e9d6 0100 	ldrd	r0, r1, [r6]
  405aac:	f106 0208 	add.w	r2, r6, #8
  405ab0:	9207      	str	r2, [sp, #28]
  405ab2:	4606      	mov	r6, r0
  405ab4:	460f      	mov	r7, r1
  405ab6:	e4b6      	b.n	405426 <_vfiprintf_r+0x48a>
  405ab8:	9e07      	ldr	r6, [sp, #28]
  405aba:	3607      	adds	r6, #7
  405abc:	f026 0207 	bic.w	r2, r6, #7
  405ac0:	f102 0108 	add.w	r1, r2, #8
  405ac4:	e9d2 6700 	ldrd	r6, r7, [r2]
  405ac8:	9107      	str	r1, [sp, #28]
  405aca:	2200      	movs	r2, #0
  405acc:	f7ff bb99 	b.w	405202 <_vfiprintf_r+0x266>
  405ad0:	9e07      	ldr	r6, [sp, #28]
  405ad2:	3607      	adds	r6, #7
  405ad4:	f026 0107 	bic.w	r1, r6, #7
  405ad8:	f101 0008 	add.w	r0, r1, #8
  405adc:	9007      	str	r0, [sp, #28]
  405ade:	e9d1 6700 	ldrd	r6, r7, [r1]
  405ae2:	e519      	b.n	405518 <_vfiprintf_r+0x57c>
  405ae4:	46cb      	mov	fp, r9
  405ae6:	f7ff bbab 	b.w	405240 <_vfiprintf_r+0x2a4>
  405aea:	252d      	movs	r5, #45	; 0x2d
  405aec:	4276      	negs	r6, r6
  405aee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405af2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405af6:	2201      	movs	r2, #1
  405af8:	f7ff bb88 	b.w	40520c <_vfiprintf_r+0x270>
  405afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405afe:	b9b3      	cbnz	r3, 405b2e <_vfiprintf_r+0xb92>
  405b00:	4611      	mov	r1, r2
  405b02:	2001      	movs	r0, #1
  405b04:	46ca      	mov	sl, r9
  405b06:	e5f2      	b.n	4056ee <_vfiprintf_r+0x752>
  405b08:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405b0c:	f000 fdfe 	bl	40670c <__retarget_lock_release_recursive>
  405b10:	f04f 33ff 	mov.w	r3, #4294967295
  405b14:	9303      	str	r3, [sp, #12]
  405b16:	f7ff bb50 	b.w	4051ba <_vfiprintf_r+0x21e>
  405b1a:	aa0f      	add	r2, sp, #60	; 0x3c
  405b1c:	9904      	ldr	r1, [sp, #16]
  405b1e:	9806      	ldr	r0, [sp, #24]
  405b20:	f7ff f9fc 	bl	404f1c <__sprint_r.part.0>
  405b24:	2800      	cmp	r0, #0
  405b26:	f47f aeeb 	bne.w	405900 <_vfiprintf_r+0x964>
  405b2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b2c:	e6a9      	b.n	405882 <_vfiprintf_r+0x8e6>
  405b2e:	ab0e      	add	r3, sp, #56	; 0x38
  405b30:	2202      	movs	r2, #2
  405b32:	931c      	str	r3, [sp, #112]	; 0x70
  405b34:	921d      	str	r2, [sp, #116]	; 0x74
  405b36:	2001      	movs	r0, #1
  405b38:	46ca      	mov	sl, r9
  405b3a:	e5d0      	b.n	4056de <_vfiprintf_r+0x742>
  405b3c:	aa0f      	add	r2, sp, #60	; 0x3c
  405b3e:	9904      	ldr	r1, [sp, #16]
  405b40:	9806      	ldr	r0, [sp, #24]
  405b42:	f7ff f9eb 	bl	404f1c <__sprint_r.part.0>
  405b46:	2800      	cmp	r0, #0
  405b48:	f47f aeda 	bne.w	405900 <_vfiprintf_r+0x964>
  405b4c:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b50:	1c48      	adds	r0, r1, #1
  405b52:	46ca      	mov	sl, r9
  405b54:	e5a4      	b.n	4056a0 <_vfiprintf_r+0x704>
  405b56:	9a07      	ldr	r2, [sp, #28]
  405b58:	9903      	ldr	r1, [sp, #12]
  405b5a:	6813      	ldr	r3, [r2, #0]
  405b5c:	17cd      	asrs	r5, r1, #31
  405b5e:	4608      	mov	r0, r1
  405b60:	3204      	adds	r2, #4
  405b62:	4629      	mov	r1, r5
  405b64:	9207      	str	r2, [sp, #28]
  405b66:	e9c3 0100 	strd	r0, r1, [r3]
  405b6a:	f7ff ba54 	b.w	405016 <_vfiprintf_r+0x7a>
  405b6e:	4658      	mov	r0, fp
  405b70:	9607      	str	r6, [sp, #28]
  405b72:	9302      	str	r3, [sp, #8]
  405b74:	f7ff f964 	bl	404e40 <strlen>
  405b78:	2400      	movs	r4, #0
  405b7a:	9005      	str	r0, [sp, #20]
  405b7c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405b80:	f7ff bb5e 	b.w	405240 <_vfiprintf_r+0x2a4>
  405b84:	aa0f      	add	r2, sp, #60	; 0x3c
  405b86:	9904      	ldr	r1, [sp, #16]
  405b88:	9806      	ldr	r0, [sp, #24]
  405b8a:	f7ff f9c7 	bl	404f1c <__sprint_r.part.0>
  405b8e:	2800      	cmp	r0, #0
  405b90:	f47f aeb6 	bne.w	405900 <_vfiprintf_r+0x964>
  405b94:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b96:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b98:	1c48      	adds	r0, r1, #1
  405b9a:	46ca      	mov	sl, r9
  405b9c:	e5a7      	b.n	4056ee <_vfiprintf_r+0x752>
  405b9e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ba0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ba2:	4e20      	ldr	r6, [pc, #128]	; (405c24 <_vfiprintf_r+0xc88>)
  405ba4:	3101      	adds	r1, #1
  405ba6:	f7ff bb90 	b.w	4052ca <_vfiprintf_r+0x32e>
  405baa:	2c06      	cmp	r4, #6
  405bac:	bf28      	it	cs
  405bae:	2406      	movcs	r4, #6
  405bb0:	9405      	str	r4, [sp, #20]
  405bb2:	9607      	str	r6, [sp, #28]
  405bb4:	9401      	str	r4, [sp, #4]
  405bb6:	f8df b070 	ldr.w	fp, [pc, #112]	; 405c28 <_vfiprintf_r+0xc8c>
  405bba:	e4d5      	b.n	405568 <_vfiprintf_r+0x5cc>
  405bbc:	9810      	ldr	r0, [sp, #64]	; 0x40
  405bbe:	4e19      	ldr	r6, [pc, #100]	; (405c24 <_vfiprintf_r+0xc88>)
  405bc0:	3001      	adds	r0, #1
  405bc2:	e603      	b.n	4057cc <_vfiprintf_r+0x830>
  405bc4:	9405      	str	r4, [sp, #20]
  405bc6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405bca:	9607      	str	r6, [sp, #28]
  405bcc:	9302      	str	r3, [sp, #8]
  405bce:	4604      	mov	r4, r0
  405bd0:	f7ff bb36 	b.w	405240 <_vfiprintf_r+0x2a4>
  405bd4:	4686      	mov	lr, r0
  405bd6:	f7ff bbce 	b.w	405376 <_vfiprintf_r+0x3da>
  405bda:	9806      	ldr	r0, [sp, #24]
  405bdc:	aa0f      	add	r2, sp, #60	; 0x3c
  405bde:	4659      	mov	r1, fp
  405be0:	f7ff f99c 	bl	404f1c <__sprint_r.part.0>
  405be4:	2800      	cmp	r0, #0
  405be6:	f43f ae24 	beq.w	405832 <_vfiprintf_r+0x896>
  405bea:	e624      	b.n	405836 <_vfiprintf_r+0x89a>
  405bec:	9907      	ldr	r1, [sp, #28]
  405bee:	f898 2001 	ldrb.w	r2, [r8, #1]
  405bf2:	680c      	ldr	r4, [r1, #0]
  405bf4:	3104      	adds	r1, #4
  405bf6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405bfa:	46b8      	mov	r8, r7
  405bfc:	9107      	str	r1, [sp, #28]
  405bfe:	f7ff ba3f 	b.w	405080 <_vfiprintf_r+0xe4>
  405c02:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405c06:	e43c      	b.n	405482 <_vfiprintf_r+0x4e6>
  405c08:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405c0c:	e521      	b.n	405652 <_vfiprintf_r+0x6b6>
  405c0e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405c12:	f7ff bbf4 	b.w	4053fe <_vfiprintf_r+0x462>
  405c16:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405c1a:	e491      	b.n	405540 <_vfiprintf_r+0x5a4>
  405c1c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405c20:	e469      	b.n	4054f6 <_vfiprintf_r+0x55a>
  405c22:	bf00      	nop
  405c24:	0040acec 	.word	0x0040acec
  405c28:	0040ace4 	.word	0x0040ace4

00405c2c <__sbprintf>:
  405c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c30:	460c      	mov	r4, r1
  405c32:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405c36:	8989      	ldrh	r1, [r1, #12]
  405c38:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405c3a:	89e5      	ldrh	r5, [r4, #14]
  405c3c:	9619      	str	r6, [sp, #100]	; 0x64
  405c3e:	f021 0102 	bic.w	r1, r1, #2
  405c42:	4606      	mov	r6, r0
  405c44:	69e0      	ldr	r0, [r4, #28]
  405c46:	f8ad 100c 	strh.w	r1, [sp, #12]
  405c4a:	4617      	mov	r7, r2
  405c4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405c50:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405c52:	f8ad 500e 	strh.w	r5, [sp, #14]
  405c56:	4698      	mov	r8, r3
  405c58:	ad1a      	add	r5, sp, #104	; 0x68
  405c5a:	2300      	movs	r3, #0
  405c5c:	9007      	str	r0, [sp, #28]
  405c5e:	a816      	add	r0, sp, #88	; 0x58
  405c60:	9209      	str	r2, [sp, #36]	; 0x24
  405c62:	9306      	str	r3, [sp, #24]
  405c64:	9500      	str	r5, [sp, #0]
  405c66:	9504      	str	r5, [sp, #16]
  405c68:	9102      	str	r1, [sp, #8]
  405c6a:	9105      	str	r1, [sp, #20]
  405c6c:	f000 fd48 	bl	406700 <__retarget_lock_init_recursive>
  405c70:	4643      	mov	r3, r8
  405c72:	463a      	mov	r2, r7
  405c74:	4669      	mov	r1, sp
  405c76:	4630      	mov	r0, r6
  405c78:	f7ff f990 	bl	404f9c <_vfiprintf_r>
  405c7c:	1e05      	subs	r5, r0, #0
  405c7e:	db07      	blt.n	405c90 <__sbprintf+0x64>
  405c80:	4630      	mov	r0, r6
  405c82:	4669      	mov	r1, sp
  405c84:	f000 f928 	bl	405ed8 <_fflush_r>
  405c88:	2800      	cmp	r0, #0
  405c8a:	bf18      	it	ne
  405c8c:	f04f 35ff 	movne.w	r5, #4294967295
  405c90:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405c94:	065b      	lsls	r3, r3, #25
  405c96:	d503      	bpl.n	405ca0 <__sbprintf+0x74>
  405c98:	89a3      	ldrh	r3, [r4, #12]
  405c9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c9e:	81a3      	strh	r3, [r4, #12]
  405ca0:	9816      	ldr	r0, [sp, #88]	; 0x58
  405ca2:	f000 fd2f 	bl	406704 <__retarget_lock_close_recursive>
  405ca6:	4628      	mov	r0, r5
  405ca8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405cb0 <__swsetup_r>:
  405cb0:	b538      	push	{r3, r4, r5, lr}
  405cb2:	4b30      	ldr	r3, [pc, #192]	; (405d74 <__swsetup_r+0xc4>)
  405cb4:	681b      	ldr	r3, [r3, #0]
  405cb6:	4605      	mov	r5, r0
  405cb8:	460c      	mov	r4, r1
  405cba:	b113      	cbz	r3, 405cc2 <__swsetup_r+0x12>
  405cbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405cbe:	2a00      	cmp	r2, #0
  405cc0:	d038      	beq.n	405d34 <__swsetup_r+0x84>
  405cc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405cc6:	b293      	uxth	r3, r2
  405cc8:	0718      	lsls	r0, r3, #28
  405cca:	d50c      	bpl.n	405ce6 <__swsetup_r+0x36>
  405ccc:	6920      	ldr	r0, [r4, #16]
  405cce:	b1a8      	cbz	r0, 405cfc <__swsetup_r+0x4c>
  405cd0:	f013 0201 	ands.w	r2, r3, #1
  405cd4:	d01e      	beq.n	405d14 <__swsetup_r+0x64>
  405cd6:	6963      	ldr	r3, [r4, #20]
  405cd8:	2200      	movs	r2, #0
  405cda:	425b      	negs	r3, r3
  405cdc:	61a3      	str	r3, [r4, #24]
  405cde:	60a2      	str	r2, [r4, #8]
  405ce0:	b1f0      	cbz	r0, 405d20 <__swsetup_r+0x70>
  405ce2:	2000      	movs	r0, #0
  405ce4:	bd38      	pop	{r3, r4, r5, pc}
  405ce6:	06d9      	lsls	r1, r3, #27
  405ce8:	d53c      	bpl.n	405d64 <__swsetup_r+0xb4>
  405cea:	0758      	lsls	r0, r3, #29
  405cec:	d426      	bmi.n	405d3c <__swsetup_r+0x8c>
  405cee:	6920      	ldr	r0, [r4, #16]
  405cf0:	f042 0308 	orr.w	r3, r2, #8
  405cf4:	81a3      	strh	r3, [r4, #12]
  405cf6:	b29b      	uxth	r3, r3
  405cf8:	2800      	cmp	r0, #0
  405cfa:	d1e9      	bne.n	405cd0 <__swsetup_r+0x20>
  405cfc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405d00:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405d04:	d0e4      	beq.n	405cd0 <__swsetup_r+0x20>
  405d06:	4628      	mov	r0, r5
  405d08:	4621      	mov	r1, r4
  405d0a:	f000 fd2f 	bl	40676c <__smakebuf_r>
  405d0e:	89a3      	ldrh	r3, [r4, #12]
  405d10:	6920      	ldr	r0, [r4, #16]
  405d12:	e7dd      	b.n	405cd0 <__swsetup_r+0x20>
  405d14:	0799      	lsls	r1, r3, #30
  405d16:	bf58      	it	pl
  405d18:	6962      	ldrpl	r2, [r4, #20]
  405d1a:	60a2      	str	r2, [r4, #8]
  405d1c:	2800      	cmp	r0, #0
  405d1e:	d1e0      	bne.n	405ce2 <__swsetup_r+0x32>
  405d20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d24:	061a      	lsls	r2, r3, #24
  405d26:	d5dd      	bpl.n	405ce4 <__swsetup_r+0x34>
  405d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d2c:	81a3      	strh	r3, [r4, #12]
  405d2e:	f04f 30ff 	mov.w	r0, #4294967295
  405d32:	bd38      	pop	{r3, r4, r5, pc}
  405d34:	4618      	mov	r0, r3
  405d36:	f000 f927 	bl	405f88 <__sinit>
  405d3a:	e7c2      	b.n	405cc2 <__swsetup_r+0x12>
  405d3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405d3e:	b151      	cbz	r1, 405d56 <__swsetup_r+0xa6>
  405d40:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405d44:	4299      	cmp	r1, r3
  405d46:	d004      	beq.n	405d52 <__swsetup_r+0xa2>
  405d48:	4628      	mov	r0, r5
  405d4a:	f000 fa43 	bl	4061d4 <_free_r>
  405d4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405d52:	2300      	movs	r3, #0
  405d54:	6323      	str	r3, [r4, #48]	; 0x30
  405d56:	2300      	movs	r3, #0
  405d58:	6920      	ldr	r0, [r4, #16]
  405d5a:	6063      	str	r3, [r4, #4]
  405d5c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405d60:	6020      	str	r0, [r4, #0]
  405d62:	e7c5      	b.n	405cf0 <__swsetup_r+0x40>
  405d64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405d68:	2309      	movs	r3, #9
  405d6a:	602b      	str	r3, [r5, #0]
  405d6c:	f04f 30ff 	mov.w	r0, #4294967295
  405d70:	81a2      	strh	r2, [r4, #12]
  405d72:	bd38      	pop	{r3, r4, r5, pc}
  405d74:	20400018 	.word	0x20400018

00405d78 <register_fini>:
  405d78:	4b02      	ldr	r3, [pc, #8]	; (405d84 <register_fini+0xc>)
  405d7a:	b113      	cbz	r3, 405d82 <register_fini+0xa>
  405d7c:	4802      	ldr	r0, [pc, #8]	; (405d88 <register_fini+0x10>)
  405d7e:	f000 b805 	b.w	405d8c <atexit>
  405d82:	4770      	bx	lr
  405d84:	00000000 	.word	0x00000000
  405d88:	00405ff9 	.word	0x00405ff9

00405d8c <atexit>:
  405d8c:	2300      	movs	r3, #0
  405d8e:	4601      	mov	r1, r0
  405d90:	461a      	mov	r2, r3
  405d92:	4618      	mov	r0, r3
  405d94:	f001 b890 	b.w	406eb8 <__register_exitproc>

00405d98 <__sflush_r>:
  405d98:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405d9c:	b29a      	uxth	r2, r3
  405d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405da2:	460d      	mov	r5, r1
  405da4:	0711      	lsls	r1, r2, #28
  405da6:	4680      	mov	r8, r0
  405da8:	d43a      	bmi.n	405e20 <__sflush_r+0x88>
  405daa:	686a      	ldr	r2, [r5, #4]
  405dac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405db0:	2a00      	cmp	r2, #0
  405db2:	81ab      	strh	r3, [r5, #12]
  405db4:	dd6f      	ble.n	405e96 <__sflush_r+0xfe>
  405db6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405db8:	2c00      	cmp	r4, #0
  405dba:	d049      	beq.n	405e50 <__sflush_r+0xb8>
  405dbc:	2200      	movs	r2, #0
  405dbe:	b29b      	uxth	r3, r3
  405dc0:	f8d8 6000 	ldr.w	r6, [r8]
  405dc4:	f8c8 2000 	str.w	r2, [r8]
  405dc8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405dcc:	d067      	beq.n	405e9e <__sflush_r+0x106>
  405dce:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405dd0:	075f      	lsls	r7, r3, #29
  405dd2:	d505      	bpl.n	405de0 <__sflush_r+0x48>
  405dd4:	6869      	ldr	r1, [r5, #4]
  405dd6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405dd8:	1a52      	subs	r2, r2, r1
  405dda:	b10b      	cbz	r3, 405de0 <__sflush_r+0x48>
  405ddc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405dde:	1ad2      	subs	r2, r2, r3
  405de0:	2300      	movs	r3, #0
  405de2:	69e9      	ldr	r1, [r5, #28]
  405de4:	4640      	mov	r0, r8
  405de6:	47a0      	blx	r4
  405de8:	1c44      	adds	r4, r0, #1
  405dea:	d03c      	beq.n	405e66 <__sflush_r+0xce>
  405dec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405df0:	692a      	ldr	r2, [r5, #16]
  405df2:	602a      	str	r2, [r5, #0]
  405df4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405df8:	2200      	movs	r2, #0
  405dfa:	81ab      	strh	r3, [r5, #12]
  405dfc:	04db      	lsls	r3, r3, #19
  405dfe:	606a      	str	r2, [r5, #4]
  405e00:	d447      	bmi.n	405e92 <__sflush_r+0xfa>
  405e02:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405e04:	f8c8 6000 	str.w	r6, [r8]
  405e08:	b311      	cbz	r1, 405e50 <__sflush_r+0xb8>
  405e0a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405e0e:	4299      	cmp	r1, r3
  405e10:	d002      	beq.n	405e18 <__sflush_r+0x80>
  405e12:	4640      	mov	r0, r8
  405e14:	f000 f9de 	bl	4061d4 <_free_r>
  405e18:	2000      	movs	r0, #0
  405e1a:	6328      	str	r0, [r5, #48]	; 0x30
  405e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e20:	692e      	ldr	r6, [r5, #16]
  405e22:	b1ae      	cbz	r6, 405e50 <__sflush_r+0xb8>
  405e24:	682c      	ldr	r4, [r5, #0]
  405e26:	602e      	str	r6, [r5, #0]
  405e28:	0791      	lsls	r1, r2, #30
  405e2a:	bf0c      	ite	eq
  405e2c:	696b      	ldreq	r3, [r5, #20]
  405e2e:	2300      	movne	r3, #0
  405e30:	1ba4      	subs	r4, r4, r6
  405e32:	60ab      	str	r3, [r5, #8]
  405e34:	e00a      	b.n	405e4c <__sflush_r+0xb4>
  405e36:	4623      	mov	r3, r4
  405e38:	4632      	mov	r2, r6
  405e3a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405e3c:	69e9      	ldr	r1, [r5, #28]
  405e3e:	4640      	mov	r0, r8
  405e40:	47b8      	blx	r7
  405e42:	2800      	cmp	r0, #0
  405e44:	eba4 0400 	sub.w	r4, r4, r0
  405e48:	4406      	add	r6, r0
  405e4a:	dd04      	ble.n	405e56 <__sflush_r+0xbe>
  405e4c:	2c00      	cmp	r4, #0
  405e4e:	dcf2      	bgt.n	405e36 <__sflush_r+0x9e>
  405e50:	2000      	movs	r0, #0
  405e52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e56:	89ab      	ldrh	r3, [r5, #12]
  405e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e5c:	81ab      	strh	r3, [r5, #12]
  405e5e:	f04f 30ff 	mov.w	r0, #4294967295
  405e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e66:	f8d8 4000 	ldr.w	r4, [r8]
  405e6a:	2c1d      	cmp	r4, #29
  405e6c:	d8f3      	bhi.n	405e56 <__sflush_r+0xbe>
  405e6e:	4b19      	ldr	r3, [pc, #100]	; (405ed4 <__sflush_r+0x13c>)
  405e70:	40e3      	lsrs	r3, r4
  405e72:	43db      	mvns	r3, r3
  405e74:	f013 0301 	ands.w	r3, r3, #1
  405e78:	d1ed      	bne.n	405e56 <__sflush_r+0xbe>
  405e7a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405e7e:	606b      	str	r3, [r5, #4]
  405e80:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405e84:	6929      	ldr	r1, [r5, #16]
  405e86:	81ab      	strh	r3, [r5, #12]
  405e88:	04da      	lsls	r2, r3, #19
  405e8a:	6029      	str	r1, [r5, #0]
  405e8c:	d5b9      	bpl.n	405e02 <__sflush_r+0x6a>
  405e8e:	2c00      	cmp	r4, #0
  405e90:	d1b7      	bne.n	405e02 <__sflush_r+0x6a>
  405e92:	6528      	str	r0, [r5, #80]	; 0x50
  405e94:	e7b5      	b.n	405e02 <__sflush_r+0x6a>
  405e96:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405e98:	2a00      	cmp	r2, #0
  405e9a:	dc8c      	bgt.n	405db6 <__sflush_r+0x1e>
  405e9c:	e7d8      	b.n	405e50 <__sflush_r+0xb8>
  405e9e:	2301      	movs	r3, #1
  405ea0:	69e9      	ldr	r1, [r5, #28]
  405ea2:	4640      	mov	r0, r8
  405ea4:	47a0      	blx	r4
  405ea6:	1c43      	adds	r3, r0, #1
  405ea8:	4602      	mov	r2, r0
  405eaa:	d002      	beq.n	405eb2 <__sflush_r+0x11a>
  405eac:	89ab      	ldrh	r3, [r5, #12]
  405eae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405eb0:	e78e      	b.n	405dd0 <__sflush_r+0x38>
  405eb2:	f8d8 3000 	ldr.w	r3, [r8]
  405eb6:	2b00      	cmp	r3, #0
  405eb8:	d0f8      	beq.n	405eac <__sflush_r+0x114>
  405eba:	2b1d      	cmp	r3, #29
  405ebc:	d001      	beq.n	405ec2 <__sflush_r+0x12a>
  405ebe:	2b16      	cmp	r3, #22
  405ec0:	d102      	bne.n	405ec8 <__sflush_r+0x130>
  405ec2:	f8c8 6000 	str.w	r6, [r8]
  405ec6:	e7c3      	b.n	405e50 <__sflush_r+0xb8>
  405ec8:	89ab      	ldrh	r3, [r5, #12]
  405eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405ece:	81ab      	strh	r3, [r5, #12]
  405ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ed4:	20400001 	.word	0x20400001

00405ed8 <_fflush_r>:
  405ed8:	b538      	push	{r3, r4, r5, lr}
  405eda:	460d      	mov	r5, r1
  405edc:	4604      	mov	r4, r0
  405ede:	b108      	cbz	r0, 405ee4 <_fflush_r+0xc>
  405ee0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405ee2:	b1bb      	cbz	r3, 405f14 <_fflush_r+0x3c>
  405ee4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405ee8:	b188      	cbz	r0, 405f0e <_fflush_r+0x36>
  405eea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405eec:	07db      	lsls	r3, r3, #31
  405eee:	d401      	bmi.n	405ef4 <_fflush_r+0x1c>
  405ef0:	0581      	lsls	r1, r0, #22
  405ef2:	d517      	bpl.n	405f24 <_fflush_r+0x4c>
  405ef4:	4620      	mov	r0, r4
  405ef6:	4629      	mov	r1, r5
  405ef8:	f7ff ff4e 	bl	405d98 <__sflush_r>
  405efc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405efe:	07da      	lsls	r2, r3, #31
  405f00:	4604      	mov	r4, r0
  405f02:	d402      	bmi.n	405f0a <_fflush_r+0x32>
  405f04:	89ab      	ldrh	r3, [r5, #12]
  405f06:	059b      	lsls	r3, r3, #22
  405f08:	d507      	bpl.n	405f1a <_fflush_r+0x42>
  405f0a:	4620      	mov	r0, r4
  405f0c:	bd38      	pop	{r3, r4, r5, pc}
  405f0e:	4604      	mov	r4, r0
  405f10:	4620      	mov	r0, r4
  405f12:	bd38      	pop	{r3, r4, r5, pc}
  405f14:	f000 f838 	bl	405f88 <__sinit>
  405f18:	e7e4      	b.n	405ee4 <_fflush_r+0xc>
  405f1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405f1c:	f000 fbf6 	bl	40670c <__retarget_lock_release_recursive>
  405f20:	4620      	mov	r0, r4
  405f22:	bd38      	pop	{r3, r4, r5, pc}
  405f24:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405f26:	f000 fbef 	bl	406708 <__retarget_lock_acquire_recursive>
  405f2a:	e7e3      	b.n	405ef4 <_fflush_r+0x1c>

00405f2c <_cleanup_r>:
  405f2c:	4901      	ldr	r1, [pc, #4]	; (405f34 <_cleanup_r+0x8>)
  405f2e:	f000 bbaf 	b.w	406690 <_fwalk_reent>
  405f32:	bf00      	nop
  405f34:	00406fa1 	.word	0x00406fa1

00405f38 <std.isra.0>:
  405f38:	b510      	push	{r4, lr}
  405f3a:	2300      	movs	r3, #0
  405f3c:	4604      	mov	r4, r0
  405f3e:	8181      	strh	r1, [r0, #12]
  405f40:	81c2      	strh	r2, [r0, #14]
  405f42:	6003      	str	r3, [r0, #0]
  405f44:	6043      	str	r3, [r0, #4]
  405f46:	6083      	str	r3, [r0, #8]
  405f48:	6643      	str	r3, [r0, #100]	; 0x64
  405f4a:	6103      	str	r3, [r0, #16]
  405f4c:	6143      	str	r3, [r0, #20]
  405f4e:	6183      	str	r3, [r0, #24]
  405f50:	4619      	mov	r1, r3
  405f52:	2208      	movs	r2, #8
  405f54:	305c      	adds	r0, #92	; 0x5c
  405f56:	f7fe fe2f 	bl	404bb8 <memset>
  405f5a:	4807      	ldr	r0, [pc, #28]	; (405f78 <std.isra.0+0x40>)
  405f5c:	4907      	ldr	r1, [pc, #28]	; (405f7c <std.isra.0+0x44>)
  405f5e:	4a08      	ldr	r2, [pc, #32]	; (405f80 <std.isra.0+0x48>)
  405f60:	4b08      	ldr	r3, [pc, #32]	; (405f84 <std.isra.0+0x4c>)
  405f62:	6220      	str	r0, [r4, #32]
  405f64:	61e4      	str	r4, [r4, #28]
  405f66:	6261      	str	r1, [r4, #36]	; 0x24
  405f68:	62a2      	str	r2, [r4, #40]	; 0x28
  405f6a:	62e3      	str	r3, [r4, #44]	; 0x2c
  405f6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405f74:	f000 bbc4 	b.w	406700 <__retarget_lock_init_recursive>
  405f78:	00406ce5 	.word	0x00406ce5
  405f7c:	00406d09 	.word	0x00406d09
  405f80:	00406d45 	.word	0x00406d45
  405f84:	00406d65 	.word	0x00406d65

00405f88 <__sinit>:
  405f88:	b510      	push	{r4, lr}
  405f8a:	4604      	mov	r4, r0
  405f8c:	4812      	ldr	r0, [pc, #72]	; (405fd8 <__sinit+0x50>)
  405f8e:	f000 fbbb 	bl	406708 <__retarget_lock_acquire_recursive>
  405f92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405f94:	b9d2      	cbnz	r2, 405fcc <__sinit+0x44>
  405f96:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405f9a:	4810      	ldr	r0, [pc, #64]	; (405fdc <__sinit+0x54>)
  405f9c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405fa0:	2103      	movs	r1, #3
  405fa2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405fa6:	63e0      	str	r0, [r4, #60]	; 0x3c
  405fa8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405fac:	6860      	ldr	r0, [r4, #4]
  405fae:	2104      	movs	r1, #4
  405fb0:	f7ff ffc2 	bl	405f38 <std.isra.0>
  405fb4:	2201      	movs	r2, #1
  405fb6:	2109      	movs	r1, #9
  405fb8:	68a0      	ldr	r0, [r4, #8]
  405fba:	f7ff ffbd 	bl	405f38 <std.isra.0>
  405fbe:	2202      	movs	r2, #2
  405fc0:	2112      	movs	r1, #18
  405fc2:	68e0      	ldr	r0, [r4, #12]
  405fc4:	f7ff ffb8 	bl	405f38 <std.isra.0>
  405fc8:	2301      	movs	r3, #1
  405fca:	63a3      	str	r3, [r4, #56]	; 0x38
  405fcc:	4802      	ldr	r0, [pc, #8]	; (405fd8 <__sinit+0x50>)
  405fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405fd2:	f000 bb9b 	b.w	40670c <__retarget_lock_release_recursive>
  405fd6:	bf00      	nop
  405fd8:	2040c898 	.word	0x2040c898
  405fdc:	00405f2d 	.word	0x00405f2d

00405fe0 <__sfp_lock_acquire>:
  405fe0:	4801      	ldr	r0, [pc, #4]	; (405fe8 <__sfp_lock_acquire+0x8>)
  405fe2:	f000 bb91 	b.w	406708 <__retarget_lock_acquire_recursive>
  405fe6:	bf00      	nop
  405fe8:	2040c8ac 	.word	0x2040c8ac

00405fec <__sfp_lock_release>:
  405fec:	4801      	ldr	r0, [pc, #4]	; (405ff4 <__sfp_lock_release+0x8>)
  405fee:	f000 bb8d 	b.w	40670c <__retarget_lock_release_recursive>
  405ff2:	bf00      	nop
  405ff4:	2040c8ac 	.word	0x2040c8ac

00405ff8 <__libc_fini_array>:
  405ff8:	b538      	push	{r3, r4, r5, lr}
  405ffa:	4c0a      	ldr	r4, [pc, #40]	; (406024 <__libc_fini_array+0x2c>)
  405ffc:	4d0a      	ldr	r5, [pc, #40]	; (406028 <__libc_fini_array+0x30>)
  405ffe:	1b64      	subs	r4, r4, r5
  406000:	10a4      	asrs	r4, r4, #2
  406002:	d00a      	beq.n	40601a <__libc_fini_array+0x22>
  406004:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406008:	3b01      	subs	r3, #1
  40600a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40600e:	3c01      	subs	r4, #1
  406010:	f855 3904 	ldr.w	r3, [r5], #-4
  406014:	4798      	blx	r3
  406016:	2c00      	cmp	r4, #0
  406018:	d1f9      	bne.n	40600e <__libc_fini_array+0x16>
  40601a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40601e:	f004 bf09 	b.w	40ae34 <_fini>
  406022:	bf00      	nop
  406024:	0040ae44 	.word	0x0040ae44
  406028:	0040ae40 	.word	0x0040ae40

0040602c <__fputwc>:
  40602c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406030:	b082      	sub	sp, #8
  406032:	4680      	mov	r8, r0
  406034:	4689      	mov	r9, r1
  406036:	4614      	mov	r4, r2
  406038:	f000 fb54 	bl	4066e4 <__locale_mb_cur_max>
  40603c:	2801      	cmp	r0, #1
  40603e:	d036      	beq.n	4060ae <__fputwc+0x82>
  406040:	464a      	mov	r2, r9
  406042:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406046:	a901      	add	r1, sp, #4
  406048:	4640      	mov	r0, r8
  40604a:	f000 fee7 	bl	406e1c <_wcrtomb_r>
  40604e:	1c42      	adds	r2, r0, #1
  406050:	4606      	mov	r6, r0
  406052:	d025      	beq.n	4060a0 <__fputwc+0x74>
  406054:	b3a8      	cbz	r0, 4060c2 <__fputwc+0x96>
  406056:	f89d e004 	ldrb.w	lr, [sp, #4]
  40605a:	2500      	movs	r5, #0
  40605c:	f10d 0a04 	add.w	sl, sp, #4
  406060:	e009      	b.n	406076 <__fputwc+0x4a>
  406062:	6823      	ldr	r3, [r4, #0]
  406064:	1c5a      	adds	r2, r3, #1
  406066:	6022      	str	r2, [r4, #0]
  406068:	f883 e000 	strb.w	lr, [r3]
  40606c:	3501      	adds	r5, #1
  40606e:	42b5      	cmp	r5, r6
  406070:	d227      	bcs.n	4060c2 <__fputwc+0x96>
  406072:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406076:	68a3      	ldr	r3, [r4, #8]
  406078:	3b01      	subs	r3, #1
  40607a:	2b00      	cmp	r3, #0
  40607c:	60a3      	str	r3, [r4, #8]
  40607e:	daf0      	bge.n	406062 <__fputwc+0x36>
  406080:	69a7      	ldr	r7, [r4, #24]
  406082:	42bb      	cmp	r3, r7
  406084:	4671      	mov	r1, lr
  406086:	4622      	mov	r2, r4
  406088:	4640      	mov	r0, r8
  40608a:	db02      	blt.n	406092 <__fputwc+0x66>
  40608c:	f1be 0f0a 	cmp.w	lr, #10
  406090:	d1e7      	bne.n	406062 <__fputwc+0x36>
  406092:	f000 fe6b 	bl	406d6c <__swbuf_r>
  406096:	1c43      	adds	r3, r0, #1
  406098:	d1e8      	bne.n	40606c <__fputwc+0x40>
  40609a:	b002      	add	sp, #8
  40609c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060a0:	89a3      	ldrh	r3, [r4, #12]
  4060a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4060a6:	81a3      	strh	r3, [r4, #12]
  4060a8:	b002      	add	sp, #8
  4060aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060ae:	f109 33ff 	add.w	r3, r9, #4294967295
  4060b2:	2bfe      	cmp	r3, #254	; 0xfe
  4060b4:	d8c4      	bhi.n	406040 <__fputwc+0x14>
  4060b6:	fa5f fe89 	uxtb.w	lr, r9
  4060ba:	4606      	mov	r6, r0
  4060bc:	f88d e004 	strb.w	lr, [sp, #4]
  4060c0:	e7cb      	b.n	40605a <__fputwc+0x2e>
  4060c2:	4648      	mov	r0, r9
  4060c4:	b002      	add	sp, #8
  4060c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060ca:	bf00      	nop

004060cc <_fputwc_r>:
  4060cc:	b530      	push	{r4, r5, lr}
  4060ce:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4060d0:	f013 0f01 	tst.w	r3, #1
  4060d4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4060d8:	4614      	mov	r4, r2
  4060da:	b083      	sub	sp, #12
  4060dc:	4605      	mov	r5, r0
  4060de:	b29a      	uxth	r2, r3
  4060e0:	d101      	bne.n	4060e6 <_fputwc_r+0x1a>
  4060e2:	0590      	lsls	r0, r2, #22
  4060e4:	d51c      	bpl.n	406120 <_fputwc_r+0x54>
  4060e6:	0490      	lsls	r0, r2, #18
  4060e8:	d406      	bmi.n	4060f8 <_fputwc_r+0x2c>
  4060ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4060ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4060f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4060f4:	81a3      	strh	r3, [r4, #12]
  4060f6:	6662      	str	r2, [r4, #100]	; 0x64
  4060f8:	4628      	mov	r0, r5
  4060fa:	4622      	mov	r2, r4
  4060fc:	f7ff ff96 	bl	40602c <__fputwc>
  406100:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406102:	07da      	lsls	r2, r3, #31
  406104:	4605      	mov	r5, r0
  406106:	d402      	bmi.n	40610e <_fputwc_r+0x42>
  406108:	89a3      	ldrh	r3, [r4, #12]
  40610a:	059b      	lsls	r3, r3, #22
  40610c:	d502      	bpl.n	406114 <_fputwc_r+0x48>
  40610e:	4628      	mov	r0, r5
  406110:	b003      	add	sp, #12
  406112:	bd30      	pop	{r4, r5, pc}
  406114:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406116:	f000 faf9 	bl	40670c <__retarget_lock_release_recursive>
  40611a:	4628      	mov	r0, r5
  40611c:	b003      	add	sp, #12
  40611e:	bd30      	pop	{r4, r5, pc}
  406120:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406122:	9101      	str	r1, [sp, #4]
  406124:	f000 faf0 	bl	406708 <__retarget_lock_acquire_recursive>
  406128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40612c:	9901      	ldr	r1, [sp, #4]
  40612e:	b29a      	uxth	r2, r3
  406130:	e7d9      	b.n	4060e6 <_fputwc_r+0x1a>
  406132:	bf00      	nop

00406134 <_malloc_trim_r>:
  406134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406136:	4f24      	ldr	r7, [pc, #144]	; (4061c8 <_malloc_trim_r+0x94>)
  406138:	460c      	mov	r4, r1
  40613a:	4606      	mov	r6, r0
  40613c:	f7fe fd8a 	bl	404c54 <__malloc_lock>
  406140:	68bb      	ldr	r3, [r7, #8]
  406142:	685d      	ldr	r5, [r3, #4]
  406144:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406148:	310f      	adds	r1, #15
  40614a:	f025 0503 	bic.w	r5, r5, #3
  40614e:	4429      	add	r1, r5
  406150:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406154:	f021 010f 	bic.w	r1, r1, #15
  406158:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40615c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406160:	db07      	blt.n	406172 <_malloc_trim_r+0x3e>
  406162:	2100      	movs	r1, #0
  406164:	4630      	mov	r0, r6
  406166:	f7fe fd81 	bl	404c6c <_sbrk_r>
  40616a:	68bb      	ldr	r3, [r7, #8]
  40616c:	442b      	add	r3, r5
  40616e:	4298      	cmp	r0, r3
  406170:	d004      	beq.n	40617c <_malloc_trim_r+0x48>
  406172:	4630      	mov	r0, r6
  406174:	f7fe fd74 	bl	404c60 <__malloc_unlock>
  406178:	2000      	movs	r0, #0
  40617a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40617c:	4261      	negs	r1, r4
  40617e:	4630      	mov	r0, r6
  406180:	f7fe fd74 	bl	404c6c <_sbrk_r>
  406184:	3001      	adds	r0, #1
  406186:	d00d      	beq.n	4061a4 <_malloc_trim_r+0x70>
  406188:	4b10      	ldr	r3, [pc, #64]	; (4061cc <_malloc_trim_r+0x98>)
  40618a:	68ba      	ldr	r2, [r7, #8]
  40618c:	6819      	ldr	r1, [r3, #0]
  40618e:	1b2d      	subs	r5, r5, r4
  406190:	f045 0501 	orr.w	r5, r5, #1
  406194:	4630      	mov	r0, r6
  406196:	1b09      	subs	r1, r1, r4
  406198:	6055      	str	r5, [r2, #4]
  40619a:	6019      	str	r1, [r3, #0]
  40619c:	f7fe fd60 	bl	404c60 <__malloc_unlock>
  4061a0:	2001      	movs	r0, #1
  4061a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4061a4:	2100      	movs	r1, #0
  4061a6:	4630      	mov	r0, r6
  4061a8:	f7fe fd60 	bl	404c6c <_sbrk_r>
  4061ac:	68ba      	ldr	r2, [r7, #8]
  4061ae:	1a83      	subs	r3, r0, r2
  4061b0:	2b0f      	cmp	r3, #15
  4061b2:	ddde      	ble.n	406172 <_malloc_trim_r+0x3e>
  4061b4:	4c06      	ldr	r4, [pc, #24]	; (4061d0 <_malloc_trim_r+0x9c>)
  4061b6:	4905      	ldr	r1, [pc, #20]	; (4061cc <_malloc_trim_r+0x98>)
  4061b8:	6824      	ldr	r4, [r4, #0]
  4061ba:	f043 0301 	orr.w	r3, r3, #1
  4061be:	1b00      	subs	r0, r0, r4
  4061c0:	6053      	str	r3, [r2, #4]
  4061c2:	6008      	str	r0, [r1, #0]
  4061c4:	e7d5      	b.n	406172 <_malloc_trim_r+0x3e>
  4061c6:	bf00      	nop
  4061c8:	20400448 	.word	0x20400448
  4061cc:	2040c76c 	.word	0x2040c76c
  4061d0:	20400850 	.word	0x20400850

004061d4 <_free_r>:
  4061d4:	2900      	cmp	r1, #0
  4061d6:	d044      	beq.n	406262 <_free_r+0x8e>
  4061d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061dc:	460d      	mov	r5, r1
  4061de:	4680      	mov	r8, r0
  4061e0:	f7fe fd38 	bl	404c54 <__malloc_lock>
  4061e4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4061e8:	4969      	ldr	r1, [pc, #420]	; (406390 <_free_r+0x1bc>)
  4061ea:	f027 0301 	bic.w	r3, r7, #1
  4061ee:	f1a5 0408 	sub.w	r4, r5, #8
  4061f2:	18e2      	adds	r2, r4, r3
  4061f4:	688e      	ldr	r6, [r1, #8]
  4061f6:	6850      	ldr	r0, [r2, #4]
  4061f8:	42b2      	cmp	r2, r6
  4061fa:	f020 0003 	bic.w	r0, r0, #3
  4061fe:	d05e      	beq.n	4062be <_free_r+0xea>
  406200:	07fe      	lsls	r6, r7, #31
  406202:	6050      	str	r0, [r2, #4]
  406204:	d40b      	bmi.n	40621e <_free_r+0x4a>
  406206:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40620a:	1be4      	subs	r4, r4, r7
  40620c:	f101 0e08 	add.w	lr, r1, #8
  406210:	68a5      	ldr	r5, [r4, #8]
  406212:	4575      	cmp	r5, lr
  406214:	443b      	add	r3, r7
  406216:	d06d      	beq.n	4062f4 <_free_r+0x120>
  406218:	68e7      	ldr	r7, [r4, #12]
  40621a:	60ef      	str	r7, [r5, #12]
  40621c:	60bd      	str	r5, [r7, #8]
  40621e:	1815      	adds	r5, r2, r0
  406220:	686d      	ldr	r5, [r5, #4]
  406222:	07ed      	lsls	r5, r5, #31
  406224:	d53e      	bpl.n	4062a4 <_free_r+0xd0>
  406226:	f043 0201 	orr.w	r2, r3, #1
  40622a:	6062      	str	r2, [r4, #4]
  40622c:	50e3      	str	r3, [r4, r3]
  40622e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406232:	d217      	bcs.n	406264 <_free_r+0x90>
  406234:	08db      	lsrs	r3, r3, #3
  406236:	1c58      	adds	r0, r3, #1
  406238:	109a      	asrs	r2, r3, #2
  40623a:	684d      	ldr	r5, [r1, #4]
  40623c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406240:	60a7      	str	r7, [r4, #8]
  406242:	2301      	movs	r3, #1
  406244:	4093      	lsls	r3, r2
  406246:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40624a:	432b      	orrs	r3, r5
  40624c:	3a08      	subs	r2, #8
  40624e:	60e2      	str	r2, [r4, #12]
  406250:	604b      	str	r3, [r1, #4]
  406252:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406256:	60fc      	str	r4, [r7, #12]
  406258:	4640      	mov	r0, r8
  40625a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40625e:	f7fe bcff 	b.w	404c60 <__malloc_unlock>
  406262:	4770      	bx	lr
  406264:	0a5a      	lsrs	r2, r3, #9
  406266:	2a04      	cmp	r2, #4
  406268:	d852      	bhi.n	406310 <_free_r+0x13c>
  40626a:	099a      	lsrs	r2, r3, #6
  40626c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406270:	00ff      	lsls	r7, r7, #3
  406272:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406276:	19c8      	adds	r0, r1, r7
  406278:	59ca      	ldr	r2, [r1, r7]
  40627a:	3808      	subs	r0, #8
  40627c:	4290      	cmp	r0, r2
  40627e:	d04f      	beq.n	406320 <_free_r+0x14c>
  406280:	6851      	ldr	r1, [r2, #4]
  406282:	f021 0103 	bic.w	r1, r1, #3
  406286:	428b      	cmp	r3, r1
  406288:	d232      	bcs.n	4062f0 <_free_r+0x11c>
  40628a:	6892      	ldr	r2, [r2, #8]
  40628c:	4290      	cmp	r0, r2
  40628e:	d1f7      	bne.n	406280 <_free_r+0xac>
  406290:	68c3      	ldr	r3, [r0, #12]
  406292:	60a0      	str	r0, [r4, #8]
  406294:	60e3      	str	r3, [r4, #12]
  406296:	609c      	str	r4, [r3, #8]
  406298:	60c4      	str	r4, [r0, #12]
  40629a:	4640      	mov	r0, r8
  40629c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4062a0:	f7fe bcde 	b.w	404c60 <__malloc_unlock>
  4062a4:	6895      	ldr	r5, [r2, #8]
  4062a6:	4f3b      	ldr	r7, [pc, #236]	; (406394 <_free_r+0x1c0>)
  4062a8:	42bd      	cmp	r5, r7
  4062aa:	4403      	add	r3, r0
  4062ac:	d040      	beq.n	406330 <_free_r+0x15c>
  4062ae:	68d0      	ldr	r0, [r2, #12]
  4062b0:	60e8      	str	r0, [r5, #12]
  4062b2:	f043 0201 	orr.w	r2, r3, #1
  4062b6:	6085      	str	r5, [r0, #8]
  4062b8:	6062      	str	r2, [r4, #4]
  4062ba:	50e3      	str	r3, [r4, r3]
  4062bc:	e7b7      	b.n	40622e <_free_r+0x5a>
  4062be:	07ff      	lsls	r7, r7, #31
  4062c0:	4403      	add	r3, r0
  4062c2:	d407      	bmi.n	4062d4 <_free_r+0x100>
  4062c4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4062c8:	1aa4      	subs	r4, r4, r2
  4062ca:	4413      	add	r3, r2
  4062cc:	68a0      	ldr	r0, [r4, #8]
  4062ce:	68e2      	ldr	r2, [r4, #12]
  4062d0:	60c2      	str	r2, [r0, #12]
  4062d2:	6090      	str	r0, [r2, #8]
  4062d4:	4a30      	ldr	r2, [pc, #192]	; (406398 <_free_r+0x1c4>)
  4062d6:	6812      	ldr	r2, [r2, #0]
  4062d8:	f043 0001 	orr.w	r0, r3, #1
  4062dc:	4293      	cmp	r3, r2
  4062de:	6060      	str	r0, [r4, #4]
  4062e0:	608c      	str	r4, [r1, #8]
  4062e2:	d3b9      	bcc.n	406258 <_free_r+0x84>
  4062e4:	4b2d      	ldr	r3, [pc, #180]	; (40639c <_free_r+0x1c8>)
  4062e6:	4640      	mov	r0, r8
  4062e8:	6819      	ldr	r1, [r3, #0]
  4062ea:	f7ff ff23 	bl	406134 <_malloc_trim_r>
  4062ee:	e7b3      	b.n	406258 <_free_r+0x84>
  4062f0:	4610      	mov	r0, r2
  4062f2:	e7cd      	b.n	406290 <_free_r+0xbc>
  4062f4:	1811      	adds	r1, r2, r0
  4062f6:	6849      	ldr	r1, [r1, #4]
  4062f8:	07c9      	lsls	r1, r1, #31
  4062fa:	d444      	bmi.n	406386 <_free_r+0x1b2>
  4062fc:	6891      	ldr	r1, [r2, #8]
  4062fe:	68d2      	ldr	r2, [r2, #12]
  406300:	60ca      	str	r2, [r1, #12]
  406302:	4403      	add	r3, r0
  406304:	f043 0001 	orr.w	r0, r3, #1
  406308:	6091      	str	r1, [r2, #8]
  40630a:	6060      	str	r0, [r4, #4]
  40630c:	50e3      	str	r3, [r4, r3]
  40630e:	e7a3      	b.n	406258 <_free_r+0x84>
  406310:	2a14      	cmp	r2, #20
  406312:	d816      	bhi.n	406342 <_free_r+0x16e>
  406314:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406318:	00ff      	lsls	r7, r7, #3
  40631a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40631e:	e7aa      	b.n	406276 <_free_r+0xa2>
  406320:	10aa      	asrs	r2, r5, #2
  406322:	2301      	movs	r3, #1
  406324:	684d      	ldr	r5, [r1, #4]
  406326:	4093      	lsls	r3, r2
  406328:	432b      	orrs	r3, r5
  40632a:	604b      	str	r3, [r1, #4]
  40632c:	4603      	mov	r3, r0
  40632e:	e7b0      	b.n	406292 <_free_r+0xbe>
  406330:	f043 0201 	orr.w	r2, r3, #1
  406334:	614c      	str	r4, [r1, #20]
  406336:	610c      	str	r4, [r1, #16]
  406338:	60e5      	str	r5, [r4, #12]
  40633a:	60a5      	str	r5, [r4, #8]
  40633c:	6062      	str	r2, [r4, #4]
  40633e:	50e3      	str	r3, [r4, r3]
  406340:	e78a      	b.n	406258 <_free_r+0x84>
  406342:	2a54      	cmp	r2, #84	; 0x54
  406344:	d806      	bhi.n	406354 <_free_r+0x180>
  406346:	0b1a      	lsrs	r2, r3, #12
  406348:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40634c:	00ff      	lsls	r7, r7, #3
  40634e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406352:	e790      	b.n	406276 <_free_r+0xa2>
  406354:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406358:	d806      	bhi.n	406368 <_free_r+0x194>
  40635a:	0bda      	lsrs	r2, r3, #15
  40635c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406360:	00ff      	lsls	r7, r7, #3
  406362:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406366:	e786      	b.n	406276 <_free_r+0xa2>
  406368:	f240 5054 	movw	r0, #1364	; 0x554
  40636c:	4282      	cmp	r2, r0
  40636e:	d806      	bhi.n	40637e <_free_r+0x1aa>
  406370:	0c9a      	lsrs	r2, r3, #18
  406372:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406376:	00ff      	lsls	r7, r7, #3
  406378:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40637c:	e77b      	b.n	406276 <_free_r+0xa2>
  40637e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406382:	257e      	movs	r5, #126	; 0x7e
  406384:	e777      	b.n	406276 <_free_r+0xa2>
  406386:	f043 0101 	orr.w	r1, r3, #1
  40638a:	6061      	str	r1, [r4, #4]
  40638c:	6013      	str	r3, [r2, #0]
  40638e:	e763      	b.n	406258 <_free_r+0x84>
  406390:	20400448 	.word	0x20400448
  406394:	20400450 	.word	0x20400450
  406398:	20400854 	.word	0x20400854
  40639c:	2040c79c 	.word	0x2040c79c

004063a0 <__sfvwrite_r>:
  4063a0:	6893      	ldr	r3, [r2, #8]
  4063a2:	2b00      	cmp	r3, #0
  4063a4:	d073      	beq.n	40648e <__sfvwrite_r+0xee>
  4063a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063aa:	898b      	ldrh	r3, [r1, #12]
  4063ac:	b083      	sub	sp, #12
  4063ae:	460c      	mov	r4, r1
  4063b0:	0719      	lsls	r1, r3, #28
  4063b2:	9000      	str	r0, [sp, #0]
  4063b4:	4616      	mov	r6, r2
  4063b6:	d526      	bpl.n	406406 <__sfvwrite_r+0x66>
  4063b8:	6922      	ldr	r2, [r4, #16]
  4063ba:	b322      	cbz	r2, 406406 <__sfvwrite_r+0x66>
  4063bc:	f013 0002 	ands.w	r0, r3, #2
  4063c0:	6835      	ldr	r5, [r6, #0]
  4063c2:	d02c      	beq.n	40641e <__sfvwrite_r+0x7e>
  4063c4:	f04f 0900 	mov.w	r9, #0
  4063c8:	4fb0      	ldr	r7, [pc, #704]	; (40668c <__sfvwrite_r+0x2ec>)
  4063ca:	46c8      	mov	r8, r9
  4063cc:	46b2      	mov	sl, r6
  4063ce:	45b8      	cmp	r8, r7
  4063d0:	4643      	mov	r3, r8
  4063d2:	464a      	mov	r2, r9
  4063d4:	bf28      	it	cs
  4063d6:	463b      	movcs	r3, r7
  4063d8:	9800      	ldr	r0, [sp, #0]
  4063da:	f1b8 0f00 	cmp.w	r8, #0
  4063de:	d050      	beq.n	406482 <__sfvwrite_r+0xe2>
  4063e0:	69e1      	ldr	r1, [r4, #28]
  4063e2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4063e4:	47b0      	blx	r6
  4063e6:	2800      	cmp	r0, #0
  4063e8:	dd58      	ble.n	40649c <__sfvwrite_r+0xfc>
  4063ea:	f8da 3008 	ldr.w	r3, [sl, #8]
  4063ee:	1a1b      	subs	r3, r3, r0
  4063f0:	4481      	add	r9, r0
  4063f2:	eba8 0800 	sub.w	r8, r8, r0
  4063f6:	f8ca 3008 	str.w	r3, [sl, #8]
  4063fa:	2b00      	cmp	r3, #0
  4063fc:	d1e7      	bne.n	4063ce <__sfvwrite_r+0x2e>
  4063fe:	2000      	movs	r0, #0
  406400:	b003      	add	sp, #12
  406402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406406:	4621      	mov	r1, r4
  406408:	9800      	ldr	r0, [sp, #0]
  40640a:	f7ff fc51 	bl	405cb0 <__swsetup_r>
  40640e:	2800      	cmp	r0, #0
  406410:	f040 8133 	bne.w	40667a <__sfvwrite_r+0x2da>
  406414:	89a3      	ldrh	r3, [r4, #12]
  406416:	6835      	ldr	r5, [r6, #0]
  406418:	f013 0002 	ands.w	r0, r3, #2
  40641c:	d1d2      	bne.n	4063c4 <__sfvwrite_r+0x24>
  40641e:	f013 0901 	ands.w	r9, r3, #1
  406422:	d145      	bne.n	4064b0 <__sfvwrite_r+0x110>
  406424:	464f      	mov	r7, r9
  406426:	9601      	str	r6, [sp, #4]
  406428:	b337      	cbz	r7, 406478 <__sfvwrite_r+0xd8>
  40642a:	059a      	lsls	r2, r3, #22
  40642c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406430:	f140 8083 	bpl.w	40653a <__sfvwrite_r+0x19a>
  406434:	4547      	cmp	r7, r8
  406436:	46c3      	mov	fp, r8
  406438:	f0c0 80ab 	bcc.w	406592 <__sfvwrite_r+0x1f2>
  40643c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406440:	f040 80ac 	bne.w	40659c <__sfvwrite_r+0x1fc>
  406444:	6820      	ldr	r0, [r4, #0]
  406446:	46ba      	mov	sl, r7
  406448:	465a      	mov	r2, fp
  40644a:	4649      	mov	r1, r9
  40644c:	f000 fa40 	bl	4068d0 <memmove>
  406450:	68a2      	ldr	r2, [r4, #8]
  406452:	6823      	ldr	r3, [r4, #0]
  406454:	eba2 0208 	sub.w	r2, r2, r8
  406458:	445b      	add	r3, fp
  40645a:	60a2      	str	r2, [r4, #8]
  40645c:	6023      	str	r3, [r4, #0]
  40645e:	9a01      	ldr	r2, [sp, #4]
  406460:	6893      	ldr	r3, [r2, #8]
  406462:	eba3 030a 	sub.w	r3, r3, sl
  406466:	44d1      	add	r9, sl
  406468:	eba7 070a 	sub.w	r7, r7, sl
  40646c:	6093      	str	r3, [r2, #8]
  40646e:	2b00      	cmp	r3, #0
  406470:	d0c5      	beq.n	4063fe <__sfvwrite_r+0x5e>
  406472:	89a3      	ldrh	r3, [r4, #12]
  406474:	2f00      	cmp	r7, #0
  406476:	d1d8      	bne.n	40642a <__sfvwrite_r+0x8a>
  406478:	f8d5 9000 	ldr.w	r9, [r5]
  40647c:	686f      	ldr	r7, [r5, #4]
  40647e:	3508      	adds	r5, #8
  406480:	e7d2      	b.n	406428 <__sfvwrite_r+0x88>
  406482:	f8d5 9000 	ldr.w	r9, [r5]
  406486:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40648a:	3508      	adds	r5, #8
  40648c:	e79f      	b.n	4063ce <__sfvwrite_r+0x2e>
  40648e:	2000      	movs	r0, #0
  406490:	4770      	bx	lr
  406492:	4621      	mov	r1, r4
  406494:	9800      	ldr	r0, [sp, #0]
  406496:	f7ff fd1f 	bl	405ed8 <_fflush_r>
  40649a:	b370      	cbz	r0, 4064fa <__sfvwrite_r+0x15a>
  40649c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064a4:	f04f 30ff 	mov.w	r0, #4294967295
  4064a8:	81a3      	strh	r3, [r4, #12]
  4064aa:	b003      	add	sp, #12
  4064ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4064b0:	4681      	mov	r9, r0
  4064b2:	4633      	mov	r3, r6
  4064b4:	464e      	mov	r6, r9
  4064b6:	46a8      	mov	r8, r5
  4064b8:	469a      	mov	sl, r3
  4064ba:	464d      	mov	r5, r9
  4064bc:	b34e      	cbz	r6, 406512 <__sfvwrite_r+0x172>
  4064be:	b380      	cbz	r0, 406522 <__sfvwrite_r+0x182>
  4064c0:	6820      	ldr	r0, [r4, #0]
  4064c2:	6923      	ldr	r3, [r4, #16]
  4064c4:	6962      	ldr	r2, [r4, #20]
  4064c6:	45b1      	cmp	r9, r6
  4064c8:	46cb      	mov	fp, r9
  4064ca:	bf28      	it	cs
  4064cc:	46b3      	movcs	fp, r6
  4064ce:	4298      	cmp	r0, r3
  4064d0:	465f      	mov	r7, fp
  4064d2:	d904      	bls.n	4064de <__sfvwrite_r+0x13e>
  4064d4:	68a3      	ldr	r3, [r4, #8]
  4064d6:	4413      	add	r3, r2
  4064d8:	459b      	cmp	fp, r3
  4064da:	f300 80a6 	bgt.w	40662a <__sfvwrite_r+0x28a>
  4064de:	4593      	cmp	fp, r2
  4064e0:	db4b      	blt.n	40657a <__sfvwrite_r+0x1da>
  4064e2:	4613      	mov	r3, r2
  4064e4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4064e6:	69e1      	ldr	r1, [r4, #28]
  4064e8:	9800      	ldr	r0, [sp, #0]
  4064ea:	462a      	mov	r2, r5
  4064ec:	47b8      	blx	r7
  4064ee:	1e07      	subs	r7, r0, #0
  4064f0:	ddd4      	ble.n	40649c <__sfvwrite_r+0xfc>
  4064f2:	ebb9 0907 	subs.w	r9, r9, r7
  4064f6:	d0cc      	beq.n	406492 <__sfvwrite_r+0xf2>
  4064f8:	2001      	movs	r0, #1
  4064fa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4064fe:	1bdb      	subs	r3, r3, r7
  406500:	443d      	add	r5, r7
  406502:	1bf6      	subs	r6, r6, r7
  406504:	f8ca 3008 	str.w	r3, [sl, #8]
  406508:	2b00      	cmp	r3, #0
  40650a:	f43f af78 	beq.w	4063fe <__sfvwrite_r+0x5e>
  40650e:	2e00      	cmp	r6, #0
  406510:	d1d5      	bne.n	4064be <__sfvwrite_r+0x11e>
  406512:	f108 0308 	add.w	r3, r8, #8
  406516:	e913 0060 	ldmdb	r3, {r5, r6}
  40651a:	4698      	mov	r8, r3
  40651c:	3308      	adds	r3, #8
  40651e:	2e00      	cmp	r6, #0
  406520:	d0f9      	beq.n	406516 <__sfvwrite_r+0x176>
  406522:	4632      	mov	r2, r6
  406524:	210a      	movs	r1, #10
  406526:	4628      	mov	r0, r5
  406528:	f000 f982 	bl	406830 <memchr>
  40652c:	2800      	cmp	r0, #0
  40652e:	f000 80a1 	beq.w	406674 <__sfvwrite_r+0x2d4>
  406532:	3001      	adds	r0, #1
  406534:	eba0 0905 	sub.w	r9, r0, r5
  406538:	e7c2      	b.n	4064c0 <__sfvwrite_r+0x120>
  40653a:	6820      	ldr	r0, [r4, #0]
  40653c:	6923      	ldr	r3, [r4, #16]
  40653e:	4298      	cmp	r0, r3
  406540:	d802      	bhi.n	406548 <__sfvwrite_r+0x1a8>
  406542:	6963      	ldr	r3, [r4, #20]
  406544:	429f      	cmp	r7, r3
  406546:	d25d      	bcs.n	406604 <__sfvwrite_r+0x264>
  406548:	45b8      	cmp	r8, r7
  40654a:	bf28      	it	cs
  40654c:	46b8      	movcs	r8, r7
  40654e:	4642      	mov	r2, r8
  406550:	4649      	mov	r1, r9
  406552:	f000 f9bd 	bl	4068d0 <memmove>
  406556:	68a3      	ldr	r3, [r4, #8]
  406558:	6822      	ldr	r2, [r4, #0]
  40655a:	eba3 0308 	sub.w	r3, r3, r8
  40655e:	4442      	add	r2, r8
  406560:	60a3      	str	r3, [r4, #8]
  406562:	6022      	str	r2, [r4, #0]
  406564:	b10b      	cbz	r3, 40656a <__sfvwrite_r+0x1ca>
  406566:	46c2      	mov	sl, r8
  406568:	e779      	b.n	40645e <__sfvwrite_r+0xbe>
  40656a:	4621      	mov	r1, r4
  40656c:	9800      	ldr	r0, [sp, #0]
  40656e:	f7ff fcb3 	bl	405ed8 <_fflush_r>
  406572:	2800      	cmp	r0, #0
  406574:	d192      	bne.n	40649c <__sfvwrite_r+0xfc>
  406576:	46c2      	mov	sl, r8
  406578:	e771      	b.n	40645e <__sfvwrite_r+0xbe>
  40657a:	465a      	mov	r2, fp
  40657c:	4629      	mov	r1, r5
  40657e:	f000 f9a7 	bl	4068d0 <memmove>
  406582:	68a2      	ldr	r2, [r4, #8]
  406584:	6823      	ldr	r3, [r4, #0]
  406586:	eba2 020b 	sub.w	r2, r2, fp
  40658a:	445b      	add	r3, fp
  40658c:	60a2      	str	r2, [r4, #8]
  40658e:	6023      	str	r3, [r4, #0]
  406590:	e7af      	b.n	4064f2 <__sfvwrite_r+0x152>
  406592:	6820      	ldr	r0, [r4, #0]
  406594:	46b8      	mov	r8, r7
  406596:	46ba      	mov	sl, r7
  406598:	46bb      	mov	fp, r7
  40659a:	e755      	b.n	406448 <__sfvwrite_r+0xa8>
  40659c:	6962      	ldr	r2, [r4, #20]
  40659e:	6820      	ldr	r0, [r4, #0]
  4065a0:	6921      	ldr	r1, [r4, #16]
  4065a2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4065a6:	eba0 0a01 	sub.w	sl, r0, r1
  4065aa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4065ae:	f10a 0001 	add.w	r0, sl, #1
  4065b2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4065b6:	4438      	add	r0, r7
  4065b8:	4540      	cmp	r0, r8
  4065ba:	4642      	mov	r2, r8
  4065bc:	bf84      	itt	hi
  4065be:	4680      	movhi	r8, r0
  4065c0:	4642      	movhi	r2, r8
  4065c2:	055b      	lsls	r3, r3, #21
  4065c4:	d544      	bpl.n	406650 <__sfvwrite_r+0x2b0>
  4065c6:	4611      	mov	r1, r2
  4065c8:	9800      	ldr	r0, [sp, #0]
  4065ca:	f7fd ffab 	bl	404524 <_malloc_r>
  4065ce:	4683      	mov	fp, r0
  4065d0:	2800      	cmp	r0, #0
  4065d2:	d055      	beq.n	406680 <__sfvwrite_r+0x2e0>
  4065d4:	4652      	mov	r2, sl
  4065d6:	6921      	ldr	r1, [r4, #16]
  4065d8:	f7fe fa54 	bl	404a84 <memcpy>
  4065dc:	89a3      	ldrh	r3, [r4, #12]
  4065de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4065e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4065e6:	81a3      	strh	r3, [r4, #12]
  4065e8:	eb0b 000a 	add.w	r0, fp, sl
  4065ec:	eba8 030a 	sub.w	r3, r8, sl
  4065f0:	f8c4 b010 	str.w	fp, [r4, #16]
  4065f4:	f8c4 8014 	str.w	r8, [r4, #20]
  4065f8:	6020      	str	r0, [r4, #0]
  4065fa:	60a3      	str	r3, [r4, #8]
  4065fc:	46b8      	mov	r8, r7
  4065fe:	46ba      	mov	sl, r7
  406600:	46bb      	mov	fp, r7
  406602:	e721      	b.n	406448 <__sfvwrite_r+0xa8>
  406604:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406608:	42b9      	cmp	r1, r7
  40660a:	bf28      	it	cs
  40660c:	4639      	movcs	r1, r7
  40660e:	464a      	mov	r2, r9
  406610:	fb91 f1f3 	sdiv	r1, r1, r3
  406614:	9800      	ldr	r0, [sp, #0]
  406616:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406618:	fb03 f301 	mul.w	r3, r3, r1
  40661c:	69e1      	ldr	r1, [r4, #28]
  40661e:	47b0      	blx	r6
  406620:	f1b0 0a00 	subs.w	sl, r0, #0
  406624:	f73f af1b 	bgt.w	40645e <__sfvwrite_r+0xbe>
  406628:	e738      	b.n	40649c <__sfvwrite_r+0xfc>
  40662a:	461a      	mov	r2, r3
  40662c:	4629      	mov	r1, r5
  40662e:	9301      	str	r3, [sp, #4]
  406630:	f000 f94e 	bl	4068d0 <memmove>
  406634:	6822      	ldr	r2, [r4, #0]
  406636:	9b01      	ldr	r3, [sp, #4]
  406638:	9800      	ldr	r0, [sp, #0]
  40663a:	441a      	add	r2, r3
  40663c:	6022      	str	r2, [r4, #0]
  40663e:	4621      	mov	r1, r4
  406640:	f7ff fc4a 	bl	405ed8 <_fflush_r>
  406644:	9b01      	ldr	r3, [sp, #4]
  406646:	2800      	cmp	r0, #0
  406648:	f47f af28 	bne.w	40649c <__sfvwrite_r+0xfc>
  40664c:	461f      	mov	r7, r3
  40664e:	e750      	b.n	4064f2 <__sfvwrite_r+0x152>
  406650:	9800      	ldr	r0, [sp, #0]
  406652:	f000 f9a1 	bl	406998 <_realloc_r>
  406656:	4683      	mov	fp, r0
  406658:	2800      	cmp	r0, #0
  40665a:	d1c5      	bne.n	4065e8 <__sfvwrite_r+0x248>
  40665c:	9d00      	ldr	r5, [sp, #0]
  40665e:	6921      	ldr	r1, [r4, #16]
  406660:	4628      	mov	r0, r5
  406662:	f7ff fdb7 	bl	4061d4 <_free_r>
  406666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40666a:	220c      	movs	r2, #12
  40666c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406670:	602a      	str	r2, [r5, #0]
  406672:	e715      	b.n	4064a0 <__sfvwrite_r+0x100>
  406674:	f106 0901 	add.w	r9, r6, #1
  406678:	e722      	b.n	4064c0 <__sfvwrite_r+0x120>
  40667a:	f04f 30ff 	mov.w	r0, #4294967295
  40667e:	e6bf      	b.n	406400 <__sfvwrite_r+0x60>
  406680:	9a00      	ldr	r2, [sp, #0]
  406682:	230c      	movs	r3, #12
  406684:	6013      	str	r3, [r2, #0]
  406686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40668a:	e709      	b.n	4064a0 <__sfvwrite_r+0x100>
  40668c:	7ffffc00 	.word	0x7ffffc00

00406690 <_fwalk_reent>:
  406690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406694:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406698:	d01f      	beq.n	4066da <_fwalk_reent+0x4a>
  40669a:	4688      	mov	r8, r1
  40669c:	4606      	mov	r6, r0
  40669e:	f04f 0900 	mov.w	r9, #0
  4066a2:	687d      	ldr	r5, [r7, #4]
  4066a4:	68bc      	ldr	r4, [r7, #8]
  4066a6:	3d01      	subs	r5, #1
  4066a8:	d411      	bmi.n	4066ce <_fwalk_reent+0x3e>
  4066aa:	89a3      	ldrh	r3, [r4, #12]
  4066ac:	2b01      	cmp	r3, #1
  4066ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4066b2:	d908      	bls.n	4066c6 <_fwalk_reent+0x36>
  4066b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4066b8:	3301      	adds	r3, #1
  4066ba:	4621      	mov	r1, r4
  4066bc:	4630      	mov	r0, r6
  4066be:	d002      	beq.n	4066c6 <_fwalk_reent+0x36>
  4066c0:	47c0      	blx	r8
  4066c2:	ea49 0900 	orr.w	r9, r9, r0
  4066c6:	1c6b      	adds	r3, r5, #1
  4066c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4066cc:	d1ed      	bne.n	4066aa <_fwalk_reent+0x1a>
  4066ce:	683f      	ldr	r7, [r7, #0]
  4066d0:	2f00      	cmp	r7, #0
  4066d2:	d1e6      	bne.n	4066a2 <_fwalk_reent+0x12>
  4066d4:	4648      	mov	r0, r9
  4066d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4066da:	46b9      	mov	r9, r7
  4066dc:	4648      	mov	r0, r9
  4066de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4066e2:	bf00      	nop

004066e4 <__locale_mb_cur_max>:
  4066e4:	4b04      	ldr	r3, [pc, #16]	; (4066f8 <__locale_mb_cur_max+0x14>)
  4066e6:	4a05      	ldr	r2, [pc, #20]	; (4066fc <__locale_mb_cur_max+0x18>)
  4066e8:	681b      	ldr	r3, [r3, #0]
  4066ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4066ec:	2b00      	cmp	r3, #0
  4066ee:	bf08      	it	eq
  4066f0:	4613      	moveq	r3, r2
  4066f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4066f6:	4770      	bx	lr
  4066f8:	20400018 	.word	0x20400018
  4066fc:	2040085c 	.word	0x2040085c

00406700 <__retarget_lock_init_recursive>:
  406700:	4770      	bx	lr
  406702:	bf00      	nop

00406704 <__retarget_lock_close_recursive>:
  406704:	4770      	bx	lr
  406706:	bf00      	nop

00406708 <__retarget_lock_acquire_recursive>:
  406708:	4770      	bx	lr
  40670a:	bf00      	nop

0040670c <__retarget_lock_release_recursive>:
  40670c:	4770      	bx	lr
  40670e:	bf00      	nop

00406710 <__swhatbuf_r>:
  406710:	b570      	push	{r4, r5, r6, lr}
  406712:	460c      	mov	r4, r1
  406714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406718:	2900      	cmp	r1, #0
  40671a:	b090      	sub	sp, #64	; 0x40
  40671c:	4615      	mov	r5, r2
  40671e:	461e      	mov	r6, r3
  406720:	db14      	blt.n	40674c <__swhatbuf_r+0x3c>
  406722:	aa01      	add	r2, sp, #4
  406724:	f000 fc9e 	bl	407064 <_fstat_r>
  406728:	2800      	cmp	r0, #0
  40672a:	db0f      	blt.n	40674c <__swhatbuf_r+0x3c>
  40672c:	9a02      	ldr	r2, [sp, #8]
  40672e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406732:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406736:	fab2 f282 	clz	r2, r2
  40673a:	0952      	lsrs	r2, r2, #5
  40673c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406740:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406744:	6032      	str	r2, [r6, #0]
  406746:	602b      	str	r3, [r5, #0]
  406748:	b010      	add	sp, #64	; 0x40
  40674a:	bd70      	pop	{r4, r5, r6, pc}
  40674c:	89a2      	ldrh	r2, [r4, #12]
  40674e:	2300      	movs	r3, #0
  406750:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406754:	6033      	str	r3, [r6, #0]
  406756:	d004      	beq.n	406762 <__swhatbuf_r+0x52>
  406758:	2240      	movs	r2, #64	; 0x40
  40675a:	4618      	mov	r0, r3
  40675c:	602a      	str	r2, [r5, #0]
  40675e:	b010      	add	sp, #64	; 0x40
  406760:	bd70      	pop	{r4, r5, r6, pc}
  406762:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406766:	602b      	str	r3, [r5, #0]
  406768:	b010      	add	sp, #64	; 0x40
  40676a:	bd70      	pop	{r4, r5, r6, pc}

0040676c <__smakebuf_r>:
  40676c:	898a      	ldrh	r2, [r1, #12]
  40676e:	0792      	lsls	r2, r2, #30
  406770:	460b      	mov	r3, r1
  406772:	d506      	bpl.n	406782 <__smakebuf_r+0x16>
  406774:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406778:	2101      	movs	r1, #1
  40677a:	601a      	str	r2, [r3, #0]
  40677c:	611a      	str	r2, [r3, #16]
  40677e:	6159      	str	r1, [r3, #20]
  406780:	4770      	bx	lr
  406782:	b5f0      	push	{r4, r5, r6, r7, lr}
  406784:	b083      	sub	sp, #12
  406786:	ab01      	add	r3, sp, #4
  406788:	466a      	mov	r2, sp
  40678a:	460c      	mov	r4, r1
  40678c:	4606      	mov	r6, r0
  40678e:	f7ff ffbf 	bl	406710 <__swhatbuf_r>
  406792:	9900      	ldr	r1, [sp, #0]
  406794:	4605      	mov	r5, r0
  406796:	4630      	mov	r0, r6
  406798:	f7fd fec4 	bl	404524 <_malloc_r>
  40679c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4067a0:	b1d8      	cbz	r0, 4067da <__smakebuf_r+0x6e>
  4067a2:	9a01      	ldr	r2, [sp, #4]
  4067a4:	4f15      	ldr	r7, [pc, #84]	; (4067fc <__smakebuf_r+0x90>)
  4067a6:	9900      	ldr	r1, [sp, #0]
  4067a8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4067aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4067ae:	81a3      	strh	r3, [r4, #12]
  4067b0:	6020      	str	r0, [r4, #0]
  4067b2:	6120      	str	r0, [r4, #16]
  4067b4:	6161      	str	r1, [r4, #20]
  4067b6:	b91a      	cbnz	r2, 4067c0 <__smakebuf_r+0x54>
  4067b8:	432b      	orrs	r3, r5
  4067ba:	81a3      	strh	r3, [r4, #12]
  4067bc:	b003      	add	sp, #12
  4067be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067c0:	4630      	mov	r0, r6
  4067c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4067c6:	f000 fc61 	bl	40708c <_isatty_r>
  4067ca:	b1a0      	cbz	r0, 4067f6 <__smakebuf_r+0x8a>
  4067cc:	89a3      	ldrh	r3, [r4, #12]
  4067ce:	f023 0303 	bic.w	r3, r3, #3
  4067d2:	f043 0301 	orr.w	r3, r3, #1
  4067d6:	b21b      	sxth	r3, r3
  4067d8:	e7ee      	b.n	4067b8 <__smakebuf_r+0x4c>
  4067da:	059a      	lsls	r2, r3, #22
  4067dc:	d4ee      	bmi.n	4067bc <__smakebuf_r+0x50>
  4067de:	f023 0303 	bic.w	r3, r3, #3
  4067e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4067e6:	f043 0302 	orr.w	r3, r3, #2
  4067ea:	2101      	movs	r1, #1
  4067ec:	81a3      	strh	r3, [r4, #12]
  4067ee:	6022      	str	r2, [r4, #0]
  4067f0:	6122      	str	r2, [r4, #16]
  4067f2:	6161      	str	r1, [r4, #20]
  4067f4:	e7e2      	b.n	4067bc <__smakebuf_r+0x50>
  4067f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4067fa:	e7dd      	b.n	4067b8 <__smakebuf_r+0x4c>
  4067fc:	00405f2d 	.word	0x00405f2d

00406800 <__ascii_mbtowc>:
  406800:	b082      	sub	sp, #8
  406802:	b149      	cbz	r1, 406818 <__ascii_mbtowc+0x18>
  406804:	b15a      	cbz	r2, 40681e <__ascii_mbtowc+0x1e>
  406806:	b16b      	cbz	r3, 406824 <__ascii_mbtowc+0x24>
  406808:	7813      	ldrb	r3, [r2, #0]
  40680a:	600b      	str	r3, [r1, #0]
  40680c:	7812      	ldrb	r2, [r2, #0]
  40680e:	1c10      	adds	r0, r2, #0
  406810:	bf18      	it	ne
  406812:	2001      	movne	r0, #1
  406814:	b002      	add	sp, #8
  406816:	4770      	bx	lr
  406818:	a901      	add	r1, sp, #4
  40681a:	2a00      	cmp	r2, #0
  40681c:	d1f3      	bne.n	406806 <__ascii_mbtowc+0x6>
  40681e:	4610      	mov	r0, r2
  406820:	b002      	add	sp, #8
  406822:	4770      	bx	lr
  406824:	f06f 0001 	mvn.w	r0, #1
  406828:	e7f4      	b.n	406814 <__ascii_mbtowc+0x14>
  40682a:	bf00      	nop
  40682c:	0000      	movs	r0, r0
	...

00406830 <memchr>:
  406830:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406834:	2a10      	cmp	r2, #16
  406836:	db2b      	blt.n	406890 <memchr+0x60>
  406838:	f010 0f07 	tst.w	r0, #7
  40683c:	d008      	beq.n	406850 <memchr+0x20>
  40683e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406842:	3a01      	subs	r2, #1
  406844:	428b      	cmp	r3, r1
  406846:	d02d      	beq.n	4068a4 <memchr+0x74>
  406848:	f010 0f07 	tst.w	r0, #7
  40684c:	b342      	cbz	r2, 4068a0 <memchr+0x70>
  40684e:	d1f6      	bne.n	40683e <memchr+0xe>
  406850:	b4f0      	push	{r4, r5, r6, r7}
  406852:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406856:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40685a:	f022 0407 	bic.w	r4, r2, #7
  40685e:	f07f 0700 	mvns.w	r7, #0
  406862:	2300      	movs	r3, #0
  406864:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406868:	3c08      	subs	r4, #8
  40686a:	ea85 0501 	eor.w	r5, r5, r1
  40686e:	ea86 0601 	eor.w	r6, r6, r1
  406872:	fa85 f547 	uadd8	r5, r5, r7
  406876:	faa3 f587 	sel	r5, r3, r7
  40687a:	fa86 f647 	uadd8	r6, r6, r7
  40687e:	faa5 f687 	sel	r6, r5, r7
  406882:	b98e      	cbnz	r6, 4068a8 <memchr+0x78>
  406884:	d1ee      	bne.n	406864 <memchr+0x34>
  406886:	bcf0      	pop	{r4, r5, r6, r7}
  406888:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40688c:	f002 0207 	and.w	r2, r2, #7
  406890:	b132      	cbz	r2, 4068a0 <memchr+0x70>
  406892:	f810 3b01 	ldrb.w	r3, [r0], #1
  406896:	3a01      	subs	r2, #1
  406898:	ea83 0301 	eor.w	r3, r3, r1
  40689c:	b113      	cbz	r3, 4068a4 <memchr+0x74>
  40689e:	d1f8      	bne.n	406892 <memchr+0x62>
  4068a0:	2000      	movs	r0, #0
  4068a2:	4770      	bx	lr
  4068a4:	3801      	subs	r0, #1
  4068a6:	4770      	bx	lr
  4068a8:	2d00      	cmp	r5, #0
  4068aa:	bf06      	itte	eq
  4068ac:	4635      	moveq	r5, r6
  4068ae:	3803      	subeq	r0, #3
  4068b0:	3807      	subne	r0, #7
  4068b2:	f015 0f01 	tst.w	r5, #1
  4068b6:	d107      	bne.n	4068c8 <memchr+0x98>
  4068b8:	3001      	adds	r0, #1
  4068ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4068be:	bf02      	ittt	eq
  4068c0:	3001      	addeq	r0, #1
  4068c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4068c6:	3001      	addeq	r0, #1
  4068c8:	bcf0      	pop	{r4, r5, r6, r7}
  4068ca:	3801      	subs	r0, #1
  4068cc:	4770      	bx	lr
  4068ce:	bf00      	nop

004068d0 <memmove>:
  4068d0:	4288      	cmp	r0, r1
  4068d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4068d4:	d90d      	bls.n	4068f2 <memmove+0x22>
  4068d6:	188b      	adds	r3, r1, r2
  4068d8:	4298      	cmp	r0, r3
  4068da:	d20a      	bcs.n	4068f2 <memmove+0x22>
  4068dc:	1884      	adds	r4, r0, r2
  4068de:	2a00      	cmp	r2, #0
  4068e0:	d051      	beq.n	406986 <memmove+0xb6>
  4068e2:	4622      	mov	r2, r4
  4068e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4068e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4068ec:	4299      	cmp	r1, r3
  4068ee:	d1f9      	bne.n	4068e4 <memmove+0x14>
  4068f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4068f2:	2a0f      	cmp	r2, #15
  4068f4:	d948      	bls.n	406988 <memmove+0xb8>
  4068f6:	ea41 0300 	orr.w	r3, r1, r0
  4068fa:	079b      	lsls	r3, r3, #30
  4068fc:	d146      	bne.n	40698c <memmove+0xbc>
  4068fe:	f100 0410 	add.w	r4, r0, #16
  406902:	f101 0310 	add.w	r3, r1, #16
  406906:	4615      	mov	r5, r2
  406908:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40690c:	f844 6c10 	str.w	r6, [r4, #-16]
  406910:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406914:	f844 6c0c 	str.w	r6, [r4, #-12]
  406918:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40691c:	f844 6c08 	str.w	r6, [r4, #-8]
  406920:	3d10      	subs	r5, #16
  406922:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406926:	f844 6c04 	str.w	r6, [r4, #-4]
  40692a:	2d0f      	cmp	r5, #15
  40692c:	f103 0310 	add.w	r3, r3, #16
  406930:	f104 0410 	add.w	r4, r4, #16
  406934:	d8e8      	bhi.n	406908 <memmove+0x38>
  406936:	f1a2 0310 	sub.w	r3, r2, #16
  40693a:	f023 030f 	bic.w	r3, r3, #15
  40693e:	f002 0e0f 	and.w	lr, r2, #15
  406942:	3310      	adds	r3, #16
  406944:	f1be 0f03 	cmp.w	lr, #3
  406948:	4419      	add	r1, r3
  40694a:	4403      	add	r3, r0
  40694c:	d921      	bls.n	406992 <memmove+0xc2>
  40694e:	1f1e      	subs	r6, r3, #4
  406950:	460d      	mov	r5, r1
  406952:	4674      	mov	r4, lr
  406954:	3c04      	subs	r4, #4
  406956:	f855 7b04 	ldr.w	r7, [r5], #4
  40695a:	f846 7f04 	str.w	r7, [r6, #4]!
  40695e:	2c03      	cmp	r4, #3
  406960:	d8f8      	bhi.n	406954 <memmove+0x84>
  406962:	f1ae 0404 	sub.w	r4, lr, #4
  406966:	f024 0403 	bic.w	r4, r4, #3
  40696a:	3404      	adds	r4, #4
  40696c:	4421      	add	r1, r4
  40696e:	4423      	add	r3, r4
  406970:	f002 0203 	and.w	r2, r2, #3
  406974:	b162      	cbz	r2, 406990 <memmove+0xc0>
  406976:	3b01      	subs	r3, #1
  406978:	440a      	add	r2, r1
  40697a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40697e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406982:	428a      	cmp	r2, r1
  406984:	d1f9      	bne.n	40697a <memmove+0xaa>
  406986:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406988:	4603      	mov	r3, r0
  40698a:	e7f3      	b.n	406974 <memmove+0xa4>
  40698c:	4603      	mov	r3, r0
  40698e:	e7f2      	b.n	406976 <memmove+0xa6>
  406990:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406992:	4672      	mov	r2, lr
  406994:	e7ee      	b.n	406974 <memmove+0xa4>
  406996:	bf00      	nop

00406998 <_realloc_r>:
  406998:	2900      	cmp	r1, #0
  40699a:	f000 8095 	beq.w	406ac8 <_realloc_r+0x130>
  40699e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4069a2:	460d      	mov	r5, r1
  4069a4:	4616      	mov	r6, r2
  4069a6:	b083      	sub	sp, #12
  4069a8:	4680      	mov	r8, r0
  4069aa:	f106 070b 	add.w	r7, r6, #11
  4069ae:	f7fe f951 	bl	404c54 <__malloc_lock>
  4069b2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4069b6:	2f16      	cmp	r7, #22
  4069b8:	f02e 0403 	bic.w	r4, lr, #3
  4069bc:	f1a5 0908 	sub.w	r9, r5, #8
  4069c0:	d83c      	bhi.n	406a3c <_realloc_r+0xa4>
  4069c2:	2210      	movs	r2, #16
  4069c4:	4617      	mov	r7, r2
  4069c6:	42be      	cmp	r6, r7
  4069c8:	d83d      	bhi.n	406a46 <_realloc_r+0xae>
  4069ca:	4294      	cmp	r4, r2
  4069cc:	da43      	bge.n	406a56 <_realloc_r+0xbe>
  4069ce:	4bc4      	ldr	r3, [pc, #784]	; (406ce0 <_realloc_r+0x348>)
  4069d0:	6899      	ldr	r1, [r3, #8]
  4069d2:	eb09 0004 	add.w	r0, r9, r4
  4069d6:	4288      	cmp	r0, r1
  4069d8:	f000 80b4 	beq.w	406b44 <_realloc_r+0x1ac>
  4069dc:	6843      	ldr	r3, [r0, #4]
  4069de:	f023 0101 	bic.w	r1, r3, #1
  4069e2:	4401      	add	r1, r0
  4069e4:	6849      	ldr	r1, [r1, #4]
  4069e6:	07c9      	lsls	r1, r1, #31
  4069e8:	d54c      	bpl.n	406a84 <_realloc_r+0xec>
  4069ea:	f01e 0f01 	tst.w	lr, #1
  4069ee:	f000 809b 	beq.w	406b28 <_realloc_r+0x190>
  4069f2:	4631      	mov	r1, r6
  4069f4:	4640      	mov	r0, r8
  4069f6:	f7fd fd95 	bl	404524 <_malloc_r>
  4069fa:	4606      	mov	r6, r0
  4069fc:	2800      	cmp	r0, #0
  4069fe:	d03a      	beq.n	406a76 <_realloc_r+0xde>
  406a00:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406a04:	f023 0301 	bic.w	r3, r3, #1
  406a08:	444b      	add	r3, r9
  406a0a:	f1a0 0208 	sub.w	r2, r0, #8
  406a0e:	429a      	cmp	r2, r3
  406a10:	f000 8121 	beq.w	406c56 <_realloc_r+0x2be>
  406a14:	1f22      	subs	r2, r4, #4
  406a16:	2a24      	cmp	r2, #36	; 0x24
  406a18:	f200 8107 	bhi.w	406c2a <_realloc_r+0x292>
  406a1c:	2a13      	cmp	r2, #19
  406a1e:	f200 80db 	bhi.w	406bd8 <_realloc_r+0x240>
  406a22:	4603      	mov	r3, r0
  406a24:	462a      	mov	r2, r5
  406a26:	6811      	ldr	r1, [r2, #0]
  406a28:	6019      	str	r1, [r3, #0]
  406a2a:	6851      	ldr	r1, [r2, #4]
  406a2c:	6059      	str	r1, [r3, #4]
  406a2e:	6892      	ldr	r2, [r2, #8]
  406a30:	609a      	str	r2, [r3, #8]
  406a32:	4629      	mov	r1, r5
  406a34:	4640      	mov	r0, r8
  406a36:	f7ff fbcd 	bl	4061d4 <_free_r>
  406a3a:	e01c      	b.n	406a76 <_realloc_r+0xde>
  406a3c:	f027 0707 	bic.w	r7, r7, #7
  406a40:	2f00      	cmp	r7, #0
  406a42:	463a      	mov	r2, r7
  406a44:	dabf      	bge.n	4069c6 <_realloc_r+0x2e>
  406a46:	2600      	movs	r6, #0
  406a48:	230c      	movs	r3, #12
  406a4a:	4630      	mov	r0, r6
  406a4c:	f8c8 3000 	str.w	r3, [r8]
  406a50:	b003      	add	sp, #12
  406a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a56:	462e      	mov	r6, r5
  406a58:	1be3      	subs	r3, r4, r7
  406a5a:	2b0f      	cmp	r3, #15
  406a5c:	d81e      	bhi.n	406a9c <_realloc_r+0x104>
  406a5e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406a62:	f003 0301 	and.w	r3, r3, #1
  406a66:	4323      	orrs	r3, r4
  406a68:	444c      	add	r4, r9
  406a6a:	f8c9 3004 	str.w	r3, [r9, #4]
  406a6e:	6863      	ldr	r3, [r4, #4]
  406a70:	f043 0301 	orr.w	r3, r3, #1
  406a74:	6063      	str	r3, [r4, #4]
  406a76:	4640      	mov	r0, r8
  406a78:	f7fe f8f2 	bl	404c60 <__malloc_unlock>
  406a7c:	4630      	mov	r0, r6
  406a7e:	b003      	add	sp, #12
  406a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a84:	f023 0303 	bic.w	r3, r3, #3
  406a88:	18e1      	adds	r1, r4, r3
  406a8a:	4291      	cmp	r1, r2
  406a8c:	db1f      	blt.n	406ace <_realloc_r+0x136>
  406a8e:	68c3      	ldr	r3, [r0, #12]
  406a90:	6882      	ldr	r2, [r0, #8]
  406a92:	462e      	mov	r6, r5
  406a94:	60d3      	str	r3, [r2, #12]
  406a96:	460c      	mov	r4, r1
  406a98:	609a      	str	r2, [r3, #8]
  406a9a:	e7dd      	b.n	406a58 <_realloc_r+0xc0>
  406a9c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406aa0:	eb09 0107 	add.w	r1, r9, r7
  406aa4:	f002 0201 	and.w	r2, r2, #1
  406aa8:	444c      	add	r4, r9
  406aaa:	f043 0301 	orr.w	r3, r3, #1
  406aae:	4317      	orrs	r7, r2
  406ab0:	f8c9 7004 	str.w	r7, [r9, #4]
  406ab4:	604b      	str	r3, [r1, #4]
  406ab6:	6863      	ldr	r3, [r4, #4]
  406ab8:	f043 0301 	orr.w	r3, r3, #1
  406abc:	3108      	adds	r1, #8
  406abe:	6063      	str	r3, [r4, #4]
  406ac0:	4640      	mov	r0, r8
  406ac2:	f7ff fb87 	bl	4061d4 <_free_r>
  406ac6:	e7d6      	b.n	406a76 <_realloc_r+0xde>
  406ac8:	4611      	mov	r1, r2
  406aca:	f7fd bd2b 	b.w	404524 <_malloc_r>
  406ace:	f01e 0f01 	tst.w	lr, #1
  406ad2:	d18e      	bne.n	4069f2 <_realloc_r+0x5a>
  406ad4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406ad8:	eba9 0a01 	sub.w	sl, r9, r1
  406adc:	f8da 1004 	ldr.w	r1, [sl, #4]
  406ae0:	f021 0103 	bic.w	r1, r1, #3
  406ae4:	440b      	add	r3, r1
  406ae6:	4423      	add	r3, r4
  406ae8:	4293      	cmp	r3, r2
  406aea:	db25      	blt.n	406b38 <_realloc_r+0x1a0>
  406aec:	68c2      	ldr	r2, [r0, #12]
  406aee:	6881      	ldr	r1, [r0, #8]
  406af0:	4656      	mov	r6, sl
  406af2:	60ca      	str	r2, [r1, #12]
  406af4:	6091      	str	r1, [r2, #8]
  406af6:	f8da 100c 	ldr.w	r1, [sl, #12]
  406afa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406afe:	1f22      	subs	r2, r4, #4
  406b00:	2a24      	cmp	r2, #36	; 0x24
  406b02:	60c1      	str	r1, [r0, #12]
  406b04:	6088      	str	r0, [r1, #8]
  406b06:	f200 8094 	bhi.w	406c32 <_realloc_r+0x29a>
  406b0a:	2a13      	cmp	r2, #19
  406b0c:	d96f      	bls.n	406bee <_realloc_r+0x256>
  406b0e:	6829      	ldr	r1, [r5, #0]
  406b10:	f8ca 1008 	str.w	r1, [sl, #8]
  406b14:	6869      	ldr	r1, [r5, #4]
  406b16:	f8ca 100c 	str.w	r1, [sl, #12]
  406b1a:	2a1b      	cmp	r2, #27
  406b1c:	f200 80a2 	bhi.w	406c64 <_realloc_r+0x2cc>
  406b20:	3508      	adds	r5, #8
  406b22:	f10a 0210 	add.w	r2, sl, #16
  406b26:	e063      	b.n	406bf0 <_realloc_r+0x258>
  406b28:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406b2c:	eba9 0a03 	sub.w	sl, r9, r3
  406b30:	f8da 1004 	ldr.w	r1, [sl, #4]
  406b34:	f021 0103 	bic.w	r1, r1, #3
  406b38:	1863      	adds	r3, r4, r1
  406b3a:	4293      	cmp	r3, r2
  406b3c:	f6ff af59 	blt.w	4069f2 <_realloc_r+0x5a>
  406b40:	4656      	mov	r6, sl
  406b42:	e7d8      	b.n	406af6 <_realloc_r+0x15e>
  406b44:	6841      	ldr	r1, [r0, #4]
  406b46:	f021 0b03 	bic.w	fp, r1, #3
  406b4a:	44a3      	add	fp, r4
  406b4c:	f107 0010 	add.w	r0, r7, #16
  406b50:	4583      	cmp	fp, r0
  406b52:	da56      	bge.n	406c02 <_realloc_r+0x26a>
  406b54:	f01e 0f01 	tst.w	lr, #1
  406b58:	f47f af4b 	bne.w	4069f2 <_realloc_r+0x5a>
  406b5c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406b60:	eba9 0a01 	sub.w	sl, r9, r1
  406b64:	f8da 1004 	ldr.w	r1, [sl, #4]
  406b68:	f021 0103 	bic.w	r1, r1, #3
  406b6c:	448b      	add	fp, r1
  406b6e:	4558      	cmp	r0, fp
  406b70:	dce2      	bgt.n	406b38 <_realloc_r+0x1a0>
  406b72:	4656      	mov	r6, sl
  406b74:	f8da 100c 	ldr.w	r1, [sl, #12]
  406b78:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406b7c:	1f22      	subs	r2, r4, #4
  406b7e:	2a24      	cmp	r2, #36	; 0x24
  406b80:	60c1      	str	r1, [r0, #12]
  406b82:	6088      	str	r0, [r1, #8]
  406b84:	f200 808f 	bhi.w	406ca6 <_realloc_r+0x30e>
  406b88:	2a13      	cmp	r2, #19
  406b8a:	f240 808a 	bls.w	406ca2 <_realloc_r+0x30a>
  406b8e:	6829      	ldr	r1, [r5, #0]
  406b90:	f8ca 1008 	str.w	r1, [sl, #8]
  406b94:	6869      	ldr	r1, [r5, #4]
  406b96:	f8ca 100c 	str.w	r1, [sl, #12]
  406b9a:	2a1b      	cmp	r2, #27
  406b9c:	f200 808a 	bhi.w	406cb4 <_realloc_r+0x31c>
  406ba0:	3508      	adds	r5, #8
  406ba2:	f10a 0210 	add.w	r2, sl, #16
  406ba6:	6829      	ldr	r1, [r5, #0]
  406ba8:	6011      	str	r1, [r2, #0]
  406baa:	6869      	ldr	r1, [r5, #4]
  406bac:	6051      	str	r1, [r2, #4]
  406bae:	68a9      	ldr	r1, [r5, #8]
  406bb0:	6091      	str	r1, [r2, #8]
  406bb2:	eb0a 0107 	add.w	r1, sl, r7
  406bb6:	ebab 0207 	sub.w	r2, fp, r7
  406bba:	f042 0201 	orr.w	r2, r2, #1
  406bbe:	6099      	str	r1, [r3, #8]
  406bc0:	604a      	str	r2, [r1, #4]
  406bc2:	f8da 3004 	ldr.w	r3, [sl, #4]
  406bc6:	f003 0301 	and.w	r3, r3, #1
  406bca:	431f      	orrs	r7, r3
  406bcc:	4640      	mov	r0, r8
  406bce:	f8ca 7004 	str.w	r7, [sl, #4]
  406bd2:	f7fe f845 	bl	404c60 <__malloc_unlock>
  406bd6:	e751      	b.n	406a7c <_realloc_r+0xe4>
  406bd8:	682b      	ldr	r3, [r5, #0]
  406bda:	6003      	str	r3, [r0, #0]
  406bdc:	686b      	ldr	r3, [r5, #4]
  406bde:	6043      	str	r3, [r0, #4]
  406be0:	2a1b      	cmp	r2, #27
  406be2:	d82d      	bhi.n	406c40 <_realloc_r+0x2a8>
  406be4:	f100 0308 	add.w	r3, r0, #8
  406be8:	f105 0208 	add.w	r2, r5, #8
  406bec:	e71b      	b.n	406a26 <_realloc_r+0x8e>
  406bee:	4632      	mov	r2, r6
  406bf0:	6829      	ldr	r1, [r5, #0]
  406bf2:	6011      	str	r1, [r2, #0]
  406bf4:	6869      	ldr	r1, [r5, #4]
  406bf6:	6051      	str	r1, [r2, #4]
  406bf8:	68a9      	ldr	r1, [r5, #8]
  406bfa:	6091      	str	r1, [r2, #8]
  406bfc:	461c      	mov	r4, r3
  406bfe:	46d1      	mov	r9, sl
  406c00:	e72a      	b.n	406a58 <_realloc_r+0xc0>
  406c02:	eb09 0107 	add.w	r1, r9, r7
  406c06:	ebab 0b07 	sub.w	fp, fp, r7
  406c0a:	f04b 0201 	orr.w	r2, fp, #1
  406c0e:	6099      	str	r1, [r3, #8]
  406c10:	604a      	str	r2, [r1, #4]
  406c12:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406c16:	f003 0301 	and.w	r3, r3, #1
  406c1a:	431f      	orrs	r7, r3
  406c1c:	4640      	mov	r0, r8
  406c1e:	f845 7c04 	str.w	r7, [r5, #-4]
  406c22:	f7fe f81d 	bl	404c60 <__malloc_unlock>
  406c26:	462e      	mov	r6, r5
  406c28:	e728      	b.n	406a7c <_realloc_r+0xe4>
  406c2a:	4629      	mov	r1, r5
  406c2c:	f7ff fe50 	bl	4068d0 <memmove>
  406c30:	e6ff      	b.n	406a32 <_realloc_r+0x9a>
  406c32:	4629      	mov	r1, r5
  406c34:	4630      	mov	r0, r6
  406c36:	461c      	mov	r4, r3
  406c38:	46d1      	mov	r9, sl
  406c3a:	f7ff fe49 	bl	4068d0 <memmove>
  406c3e:	e70b      	b.n	406a58 <_realloc_r+0xc0>
  406c40:	68ab      	ldr	r3, [r5, #8]
  406c42:	6083      	str	r3, [r0, #8]
  406c44:	68eb      	ldr	r3, [r5, #12]
  406c46:	60c3      	str	r3, [r0, #12]
  406c48:	2a24      	cmp	r2, #36	; 0x24
  406c4a:	d017      	beq.n	406c7c <_realloc_r+0x2e4>
  406c4c:	f100 0310 	add.w	r3, r0, #16
  406c50:	f105 0210 	add.w	r2, r5, #16
  406c54:	e6e7      	b.n	406a26 <_realloc_r+0x8e>
  406c56:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406c5a:	f023 0303 	bic.w	r3, r3, #3
  406c5e:	441c      	add	r4, r3
  406c60:	462e      	mov	r6, r5
  406c62:	e6f9      	b.n	406a58 <_realloc_r+0xc0>
  406c64:	68a9      	ldr	r1, [r5, #8]
  406c66:	f8ca 1010 	str.w	r1, [sl, #16]
  406c6a:	68e9      	ldr	r1, [r5, #12]
  406c6c:	f8ca 1014 	str.w	r1, [sl, #20]
  406c70:	2a24      	cmp	r2, #36	; 0x24
  406c72:	d00c      	beq.n	406c8e <_realloc_r+0x2f6>
  406c74:	3510      	adds	r5, #16
  406c76:	f10a 0218 	add.w	r2, sl, #24
  406c7a:	e7b9      	b.n	406bf0 <_realloc_r+0x258>
  406c7c:	692b      	ldr	r3, [r5, #16]
  406c7e:	6103      	str	r3, [r0, #16]
  406c80:	696b      	ldr	r3, [r5, #20]
  406c82:	6143      	str	r3, [r0, #20]
  406c84:	f105 0218 	add.w	r2, r5, #24
  406c88:	f100 0318 	add.w	r3, r0, #24
  406c8c:	e6cb      	b.n	406a26 <_realloc_r+0x8e>
  406c8e:	692a      	ldr	r2, [r5, #16]
  406c90:	f8ca 2018 	str.w	r2, [sl, #24]
  406c94:	696a      	ldr	r2, [r5, #20]
  406c96:	f8ca 201c 	str.w	r2, [sl, #28]
  406c9a:	3518      	adds	r5, #24
  406c9c:	f10a 0220 	add.w	r2, sl, #32
  406ca0:	e7a6      	b.n	406bf0 <_realloc_r+0x258>
  406ca2:	4632      	mov	r2, r6
  406ca4:	e77f      	b.n	406ba6 <_realloc_r+0x20e>
  406ca6:	4629      	mov	r1, r5
  406ca8:	4630      	mov	r0, r6
  406caa:	9301      	str	r3, [sp, #4]
  406cac:	f7ff fe10 	bl	4068d0 <memmove>
  406cb0:	9b01      	ldr	r3, [sp, #4]
  406cb2:	e77e      	b.n	406bb2 <_realloc_r+0x21a>
  406cb4:	68a9      	ldr	r1, [r5, #8]
  406cb6:	f8ca 1010 	str.w	r1, [sl, #16]
  406cba:	68e9      	ldr	r1, [r5, #12]
  406cbc:	f8ca 1014 	str.w	r1, [sl, #20]
  406cc0:	2a24      	cmp	r2, #36	; 0x24
  406cc2:	d003      	beq.n	406ccc <_realloc_r+0x334>
  406cc4:	3510      	adds	r5, #16
  406cc6:	f10a 0218 	add.w	r2, sl, #24
  406cca:	e76c      	b.n	406ba6 <_realloc_r+0x20e>
  406ccc:	692a      	ldr	r2, [r5, #16]
  406cce:	f8ca 2018 	str.w	r2, [sl, #24]
  406cd2:	696a      	ldr	r2, [r5, #20]
  406cd4:	f8ca 201c 	str.w	r2, [sl, #28]
  406cd8:	3518      	adds	r5, #24
  406cda:	f10a 0220 	add.w	r2, sl, #32
  406cde:	e762      	b.n	406ba6 <_realloc_r+0x20e>
  406ce0:	20400448 	.word	0x20400448

00406ce4 <__sread>:
  406ce4:	b510      	push	{r4, lr}
  406ce6:	460c      	mov	r4, r1
  406ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406cec:	f000 f9f6 	bl	4070dc <_read_r>
  406cf0:	2800      	cmp	r0, #0
  406cf2:	db03      	blt.n	406cfc <__sread+0x18>
  406cf4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406cf6:	4403      	add	r3, r0
  406cf8:	6523      	str	r3, [r4, #80]	; 0x50
  406cfa:	bd10      	pop	{r4, pc}
  406cfc:	89a3      	ldrh	r3, [r4, #12]
  406cfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406d02:	81a3      	strh	r3, [r4, #12]
  406d04:	bd10      	pop	{r4, pc}
  406d06:	bf00      	nop

00406d08 <__swrite>:
  406d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d0c:	4616      	mov	r6, r2
  406d0e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406d12:	461f      	mov	r7, r3
  406d14:	05d3      	lsls	r3, r2, #23
  406d16:	460c      	mov	r4, r1
  406d18:	4605      	mov	r5, r0
  406d1a:	d507      	bpl.n	406d2c <__swrite+0x24>
  406d1c:	2200      	movs	r2, #0
  406d1e:	2302      	movs	r3, #2
  406d20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d24:	f000 f9c4 	bl	4070b0 <_lseek_r>
  406d28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406d2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406d30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406d34:	81a2      	strh	r2, [r4, #12]
  406d36:	463b      	mov	r3, r7
  406d38:	4632      	mov	r2, r6
  406d3a:	4628      	mov	r0, r5
  406d3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d40:	f000 b8a4 	b.w	406e8c <_write_r>

00406d44 <__sseek>:
  406d44:	b510      	push	{r4, lr}
  406d46:	460c      	mov	r4, r1
  406d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d4c:	f000 f9b0 	bl	4070b0 <_lseek_r>
  406d50:	89a3      	ldrh	r3, [r4, #12]
  406d52:	1c42      	adds	r2, r0, #1
  406d54:	bf0e      	itee	eq
  406d56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406d5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406d5e:	6520      	strne	r0, [r4, #80]	; 0x50
  406d60:	81a3      	strh	r3, [r4, #12]
  406d62:	bd10      	pop	{r4, pc}

00406d64 <__sclose>:
  406d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d68:	f000 b908 	b.w	406f7c <_close_r>

00406d6c <__swbuf_r>:
  406d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d6e:	460d      	mov	r5, r1
  406d70:	4614      	mov	r4, r2
  406d72:	4606      	mov	r6, r0
  406d74:	b110      	cbz	r0, 406d7c <__swbuf_r+0x10>
  406d76:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406d78:	2b00      	cmp	r3, #0
  406d7a:	d04b      	beq.n	406e14 <__swbuf_r+0xa8>
  406d7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406d80:	69a3      	ldr	r3, [r4, #24]
  406d82:	60a3      	str	r3, [r4, #8]
  406d84:	b291      	uxth	r1, r2
  406d86:	0708      	lsls	r0, r1, #28
  406d88:	d539      	bpl.n	406dfe <__swbuf_r+0x92>
  406d8a:	6923      	ldr	r3, [r4, #16]
  406d8c:	2b00      	cmp	r3, #0
  406d8e:	d036      	beq.n	406dfe <__swbuf_r+0x92>
  406d90:	b2ed      	uxtb	r5, r5
  406d92:	0489      	lsls	r1, r1, #18
  406d94:	462f      	mov	r7, r5
  406d96:	d515      	bpl.n	406dc4 <__swbuf_r+0x58>
  406d98:	6822      	ldr	r2, [r4, #0]
  406d9a:	6961      	ldr	r1, [r4, #20]
  406d9c:	1ad3      	subs	r3, r2, r3
  406d9e:	428b      	cmp	r3, r1
  406da0:	da1c      	bge.n	406ddc <__swbuf_r+0x70>
  406da2:	3301      	adds	r3, #1
  406da4:	68a1      	ldr	r1, [r4, #8]
  406da6:	1c50      	adds	r0, r2, #1
  406da8:	3901      	subs	r1, #1
  406daa:	60a1      	str	r1, [r4, #8]
  406dac:	6020      	str	r0, [r4, #0]
  406dae:	7015      	strb	r5, [r2, #0]
  406db0:	6962      	ldr	r2, [r4, #20]
  406db2:	429a      	cmp	r2, r3
  406db4:	d01a      	beq.n	406dec <__swbuf_r+0x80>
  406db6:	89a3      	ldrh	r3, [r4, #12]
  406db8:	07db      	lsls	r3, r3, #31
  406dba:	d501      	bpl.n	406dc0 <__swbuf_r+0x54>
  406dbc:	2d0a      	cmp	r5, #10
  406dbe:	d015      	beq.n	406dec <__swbuf_r+0x80>
  406dc0:	4638      	mov	r0, r7
  406dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406dc4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406dc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406dca:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406dce:	81a2      	strh	r2, [r4, #12]
  406dd0:	6822      	ldr	r2, [r4, #0]
  406dd2:	6661      	str	r1, [r4, #100]	; 0x64
  406dd4:	6961      	ldr	r1, [r4, #20]
  406dd6:	1ad3      	subs	r3, r2, r3
  406dd8:	428b      	cmp	r3, r1
  406dda:	dbe2      	blt.n	406da2 <__swbuf_r+0x36>
  406ddc:	4621      	mov	r1, r4
  406dde:	4630      	mov	r0, r6
  406de0:	f7ff f87a 	bl	405ed8 <_fflush_r>
  406de4:	b940      	cbnz	r0, 406df8 <__swbuf_r+0x8c>
  406de6:	6822      	ldr	r2, [r4, #0]
  406de8:	2301      	movs	r3, #1
  406dea:	e7db      	b.n	406da4 <__swbuf_r+0x38>
  406dec:	4621      	mov	r1, r4
  406dee:	4630      	mov	r0, r6
  406df0:	f7ff f872 	bl	405ed8 <_fflush_r>
  406df4:	2800      	cmp	r0, #0
  406df6:	d0e3      	beq.n	406dc0 <__swbuf_r+0x54>
  406df8:	f04f 37ff 	mov.w	r7, #4294967295
  406dfc:	e7e0      	b.n	406dc0 <__swbuf_r+0x54>
  406dfe:	4621      	mov	r1, r4
  406e00:	4630      	mov	r0, r6
  406e02:	f7fe ff55 	bl	405cb0 <__swsetup_r>
  406e06:	2800      	cmp	r0, #0
  406e08:	d1f6      	bne.n	406df8 <__swbuf_r+0x8c>
  406e0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406e0e:	6923      	ldr	r3, [r4, #16]
  406e10:	b291      	uxth	r1, r2
  406e12:	e7bd      	b.n	406d90 <__swbuf_r+0x24>
  406e14:	f7ff f8b8 	bl	405f88 <__sinit>
  406e18:	e7b0      	b.n	406d7c <__swbuf_r+0x10>
  406e1a:	bf00      	nop

00406e1c <_wcrtomb_r>:
  406e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e1e:	4606      	mov	r6, r0
  406e20:	b085      	sub	sp, #20
  406e22:	461f      	mov	r7, r3
  406e24:	b189      	cbz	r1, 406e4a <_wcrtomb_r+0x2e>
  406e26:	4c10      	ldr	r4, [pc, #64]	; (406e68 <_wcrtomb_r+0x4c>)
  406e28:	4d10      	ldr	r5, [pc, #64]	; (406e6c <_wcrtomb_r+0x50>)
  406e2a:	6824      	ldr	r4, [r4, #0]
  406e2c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  406e2e:	2c00      	cmp	r4, #0
  406e30:	bf08      	it	eq
  406e32:	462c      	moveq	r4, r5
  406e34:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406e38:	47a0      	blx	r4
  406e3a:	1c43      	adds	r3, r0, #1
  406e3c:	d103      	bne.n	406e46 <_wcrtomb_r+0x2a>
  406e3e:	2200      	movs	r2, #0
  406e40:	238a      	movs	r3, #138	; 0x8a
  406e42:	603a      	str	r2, [r7, #0]
  406e44:	6033      	str	r3, [r6, #0]
  406e46:	b005      	add	sp, #20
  406e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e4a:	460c      	mov	r4, r1
  406e4c:	4906      	ldr	r1, [pc, #24]	; (406e68 <_wcrtomb_r+0x4c>)
  406e4e:	4a07      	ldr	r2, [pc, #28]	; (406e6c <_wcrtomb_r+0x50>)
  406e50:	6809      	ldr	r1, [r1, #0]
  406e52:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406e54:	2900      	cmp	r1, #0
  406e56:	bf08      	it	eq
  406e58:	4611      	moveq	r1, r2
  406e5a:	4622      	mov	r2, r4
  406e5c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406e60:	a901      	add	r1, sp, #4
  406e62:	47a0      	blx	r4
  406e64:	e7e9      	b.n	406e3a <_wcrtomb_r+0x1e>
  406e66:	bf00      	nop
  406e68:	20400018 	.word	0x20400018
  406e6c:	2040085c 	.word	0x2040085c

00406e70 <__ascii_wctomb>:
  406e70:	b121      	cbz	r1, 406e7c <__ascii_wctomb+0xc>
  406e72:	2aff      	cmp	r2, #255	; 0xff
  406e74:	d804      	bhi.n	406e80 <__ascii_wctomb+0x10>
  406e76:	700a      	strb	r2, [r1, #0]
  406e78:	2001      	movs	r0, #1
  406e7a:	4770      	bx	lr
  406e7c:	4608      	mov	r0, r1
  406e7e:	4770      	bx	lr
  406e80:	238a      	movs	r3, #138	; 0x8a
  406e82:	6003      	str	r3, [r0, #0]
  406e84:	f04f 30ff 	mov.w	r0, #4294967295
  406e88:	4770      	bx	lr
  406e8a:	bf00      	nop

00406e8c <_write_r>:
  406e8c:	b570      	push	{r4, r5, r6, lr}
  406e8e:	460d      	mov	r5, r1
  406e90:	4c08      	ldr	r4, [pc, #32]	; (406eb4 <_write_r+0x28>)
  406e92:	4611      	mov	r1, r2
  406e94:	4606      	mov	r6, r0
  406e96:	461a      	mov	r2, r3
  406e98:	4628      	mov	r0, r5
  406e9a:	2300      	movs	r3, #0
  406e9c:	6023      	str	r3, [r4, #0]
  406e9e:	f7f9 fcf5 	bl	40088c <_write>
  406ea2:	1c43      	adds	r3, r0, #1
  406ea4:	d000      	beq.n	406ea8 <_write_r+0x1c>
  406ea6:	bd70      	pop	{r4, r5, r6, pc}
  406ea8:	6823      	ldr	r3, [r4, #0]
  406eaa:	2b00      	cmp	r3, #0
  406eac:	d0fb      	beq.n	406ea6 <_write_r+0x1a>
  406eae:	6033      	str	r3, [r6, #0]
  406eb0:	bd70      	pop	{r4, r5, r6, pc}
  406eb2:	bf00      	nop
  406eb4:	2040c8b0 	.word	0x2040c8b0

00406eb8 <__register_exitproc>:
  406eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406ebc:	4d2c      	ldr	r5, [pc, #176]	; (406f70 <__register_exitproc+0xb8>)
  406ebe:	4606      	mov	r6, r0
  406ec0:	6828      	ldr	r0, [r5, #0]
  406ec2:	4698      	mov	r8, r3
  406ec4:	460f      	mov	r7, r1
  406ec6:	4691      	mov	r9, r2
  406ec8:	f7ff fc1e 	bl	406708 <__retarget_lock_acquire_recursive>
  406ecc:	4b29      	ldr	r3, [pc, #164]	; (406f74 <__register_exitproc+0xbc>)
  406ece:	681c      	ldr	r4, [r3, #0]
  406ed0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406ed4:	2b00      	cmp	r3, #0
  406ed6:	d03e      	beq.n	406f56 <__register_exitproc+0x9e>
  406ed8:	685a      	ldr	r2, [r3, #4]
  406eda:	2a1f      	cmp	r2, #31
  406edc:	dc1c      	bgt.n	406f18 <__register_exitproc+0x60>
  406ede:	f102 0e01 	add.w	lr, r2, #1
  406ee2:	b176      	cbz	r6, 406f02 <__register_exitproc+0x4a>
  406ee4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406ee8:	2401      	movs	r4, #1
  406eea:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406eee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406ef2:	4094      	lsls	r4, r2
  406ef4:	4320      	orrs	r0, r4
  406ef6:	2e02      	cmp	r6, #2
  406ef8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406efc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406f00:	d023      	beq.n	406f4a <__register_exitproc+0x92>
  406f02:	3202      	adds	r2, #2
  406f04:	f8c3 e004 	str.w	lr, [r3, #4]
  406f08:	6828      	ldr	r0, [r5, #0]
  406f0a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406f0e:	f7ff fbfd 	bl	40670c <__retarget_lock_release_recursive>
  406f12:	2000      	movs	r0, #0
  406f14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406f18:	4b17      	ldr	r3, [pc, #92]	; (406f78 <__register_exitproc+0xc0>)
  406f1a:	b30b      	cbz	r3, 406f60 <__register_exitproc+0xa8>
  406f1c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406f20:	f7fd faf8 	bl	404514 <malloc>
  406f24:	4603      	mov	r3, r0
  406f26:	b1d8      	cbz	r0, 406f60 <__register_exitproc+0xa8>
  406f28:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406f2c:	6002      	str	r2, [r0, #0]
  406f2e:	2100      	movs	r1, #0
  406f30:	6041      	str	r1, [r0, #4]
  406f32:	460a      	mov	r2, r1
  406f34:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406f38:	f04f 0e01 	mov.w	lr, #1
  406f3c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406f40:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406f44:	2e00      	cmp	r6, #0
  406f46:	d0dc      	beq.n	406f02 <__register_exitproc+0x4a>
  406f48:	e7cc      	b.n	406ee4 <__register_exitproc+0x2c>
  406f4a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406f4e:	430c      	orrs	r4, r1
  406f50:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406f54:	e7d5      	b.n	406f02 <__register_exitproc+0x4a>
  406f56:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406f5a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406f5e:	e7bb      	b.n	406ed8 <__register_exitproc+0x20>
  406f60:	6828      	ldr	r0, [r5, #0]
  406f62:	f7ff fbd3 	bl	40670c <__retarget_lock_release_recursive>
  406f66:	f04f 30ff 	mov.w	r0, #4294967295
  406f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406f6e:	bf00      	nop
  406f70:	20400858 	.word	0x20400858
  406f74:	0040acb8 	.word	0x0040acb8
  406f78:	00404515 	.word	0x00404515

00406f7c <_close_r>:
  406f7c:	b538      	push	{r3, r4, r5, lr}
  406f7e:	4c07      	ldr	r4, [pc, #28]	; (406f9c <_close_r+0x20>)
  406f80:	2300      	movs	r3, #0
  406f82:	4605      	mov	r5, r0
  406f84:	4608      	mov	r0, r1
  406f86:	6023      	str	r3, [r4, #0]
  406f88:	f7fa ffb8 	bl	401efc <_close>
  406f8c:	1c43      	adds	r3, r0, #1
  406f8e:	d000      	beq.n	406f92 <_close_r+0x16>
  406f90:	bd38      	pop	{r3, r4, r5, pc}
  406f92:	6823      	ldr	r3, [r4, #0]
  406f94:	2b00      	cmp	r3, #0
  406f96:	d0fb      	beq.n	406f90 <_close_r+0x14>
  406f98:	602b      	str	r3, [r5, #0]
  406f9a:	bd38      	pop	{r3, r4, r5, pc}
  406f9c:	2040c8b0 	.word	0x2040c8b0

00406fa0 <_fclose_r>:
  406fa0:	b570      	push	{r4, r5, r6, lr}
  406fa2:	b159      	cbz	r1, 406fbc <_fclose_r+0x1c>
  406fa4:	4605      	mov	r5, r0
  406fa6:	460c      	mov	r4, r1
  406fa8:	b110      	cbz	r0, 406fb0 <_fclose_r+0x10>
  406faa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406fac:	2b00      	cmp	r3, #0
  406fae:	d03c      	beq.n	40702a <_fclose_r+0x8a>
  406fb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406fb2:	07d8      	lsls	r0, r3, #31
  406fb4:	d505      	bpl.n	406fc2 <_fclose_r+0x22>
  406fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406fba:	b92b      	cbnz	r3, 406fc8 <_fclose_r+0x28>
  406fbc:	2600      	movs	r6, #0
  406fbe:	4630      	mov	r0, r6
  406fc0:	bd70      	pop	{r4, r5, r6, pc}
  406fc2:	89a3      	ldrh	r3, [r4, #12]
  406fc4:	0599      	lsls	r1, r3, #22
  406fc6:	d53c      	bpl.n	407042 <_fclose_r+0xa2>
  406fc8:	4621      	mov	r1, r4
  406fca:	4628      	mov	r0, r5
  406fcc:	f7fe fee4 	bl	405d98 <__sflush_r>
  406fd0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406fd2:	4606      	mov	r6, r0
  406fd4:	b133      	cbz	r3, 406fe4 <_fclose_r+0x44>
  406fd6:	69e1      	ldr	r1, [r4, #28]
  406fd8:	4628      	mov	r0, r5
  406fda:	4798      	blx	r3
  406fdc:	2800      	cmp	r0, #0
  406fde:	bfb8      	it	lt
  406fe0:	f04f 36ff 	movlt.w	r6, #4294967295
  406fe4:	89a3      	ldrh	r3, [r4, #12]
  406fe6:	061a      	lsls	r2, r3, #24
  406fe8:	d422      	bmi.n	407030 <_fclose_r+0x90>
  406fea:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406fec:	b141      	cbz	r1, 407000 <_fclose_r+0x60>
  406fee:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406ff2:	4299      	cmp	r1, r3
  406ff4:	d002      	beq.n	406ffc <_fclose_r+0x5c>
  406ff6:	4628      	mov	r0, r5
  406ff8:	f7ff f8ec 	bl	4061d4 <_free_r>
  406ffc:	2300      	movs	r3, #0
  406ffe:	6323      	str	r3, [r4, #48]	; 0x30
  407000:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407002:	b121      	cbz	r1, 40700e <_fclose_r+0x6e>
  407004:	4628      	mov	r0, r5
  407006:	f7ff f8e5 	bl	4061d4 <_free_r>
  40700a:	2300      	movs	r3, #0
  40700c:	6463      	str	r3, [r4, #68]	; 0x44
  40700e:	f7fe ffe7 	bl	405fe0 <__sfp_lock_acquire>
  407012:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407014:	2200      	movs	r2, #0
  407016:	07db      	lsls	r3, r3, #31
  407018:	81a2      	strh	r2, [r4, #12]
  40701a:	d50e      	bpl.n	40703a <_fclose_r+0x9a>
  40701c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40701e:	f7ff fb71 	bl	406704 <__retarget_lock_close_recursive>
  407022:	f7fe ffe3 	bl	405fec <__sfp_lock_release>
  407026:	4630      	mov	r0, r6
  407028:	bd70      	pop	{r4, r5, r6, pc}
  40702a:	f7fe ffad 	bl	405f88 <__sinit>
  40702e:	e7bf      	b.n	406fb0 <_fclose_r+0x10>
  407030:	6921      	ldr	r1, [r4, #16]
  407032:	4628      	mov	r0, r5
  407034:	f7ff f8ce 	bl	4061d4 <_free_r>
  407038:	e7d7      	b.n	406fea <_fclose_r+0x4a>
  40703a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40703c:	f7ff fb66 	bl	40670c <__retarget_lock_release_recursive>
  407040:	e7ec      	b.n	40701c <_fclose_r+0x7c>
  407042:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407044:	f7ff fb60 	bl	406708 <__retarget_lock_acquire_recursive>
  407048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40704c:	2b00      	cmp	r3, #0
  40704e:	d1bb      	bne.n	406fc8 <_fclose_r+0x28>
  407050:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407052:	f016 0601 	ands.w	r6, r6, #1
  407056:	d1b1      	bne.n	406fbc <_fclose_r+0x1c>
  407058:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40705a:	f7ff fb57 	bl	40670c <__retarget_lock_release_recursive>
  40705e:	4630      	mov	r0, r6
  407060:	bd70      	pop	{r4, r5, r6, pc}
  407062:	bf00      	nop

00407064 <_fstat_r>:
  407064:	b538      	push	{r3, r4, r5, lr}
  407066:	460b      	mov	r3, r1
  407068:	4c07      	ldr	r4, [pc, #28]	; (407088 <_fstat_r+0x24>)
  40706a:	4605      	mov	r5, r0
  40706c:	4611      	mov	r1, r2
  40706e:	4618      	mov	r0, r3
  407070:	2300      	movs	r3, #0
  407072:	6023      	str	r3, [r4, #0]
  407074:	f7fa ff45 	bl	401f02 <_fstat>
  407078:	1c43      	adds	r3, r0, #1
  40707a:	d000      	beq.n	40707e <_fstat_r+0x1a>
  40707c:	bd38      	pop	{r3, r4, r5, pc}
  40707e:	6823      	ldr	r3, [r4, #0]
  407080:	2b00      	cmp	r3, #0
  407082:	d0fb      	beq.n	40707c <_fstat_r+0x18>
  407084:	602b      	str	r3, [r5, #0]
  407086:	bd38      	pop	{r3, r4, r5, pc}
  407088:	2040c8b0 	.word	0x2040c8b0

0040708c <_isatty_r>:
  40708c:	b538      	push	{r3, r4, r5, lr}
  40708e:	4c07      	ldr	r4, [pc, #28]	; (4070ac <_isatty_r+0x20>)
  407090:	2300      	movs	r3, #0
  407092:	4605      	mov	r5, r0
  407094:	4608      	mov	r0, r1
  407096:	6023      	str	r3, [r4, #0]
  407098:	f7fa ff38 	bl	401f0c <_isatty>
  40709c:	1c43      	adds	r3, r0, #1
  40709e:	d000      	beq.n	4070a2 <_isatty_r+0x16>
  4070a0:	bd38      	pop	{r3, r4, r5, pc}
  4070a2:	6823      	ldr	r3, [r4, #0]
  4070a4:	2b00      	cmp	r3, #0
  4070a6:	d0fb      	beq.n	4070a0 <_isatty_r+0x14>
  4070a8:	602b      	str	r3, [r5, #0]
  4070aa:	bd38      	pop	{r3, r4, r5, pc}
  4070ac:	2040c8b0 	.word	0x2040c8b0

004070b0 <_lseek_r>:
  4070b0:	b570      	push	{r4, r5, r6, lr}
  4070b2:	460d      	mov	r5, r1
  4070b4:	4c08      	ldr	r4, [pc, #32]	; (4070d8 <_lseek_r+0x28>)
  4070b6:	4611      	mov	r1, r2
  4070b8:	4606      	mov	r6, r0
  4070ba:	461a      	mov	r2, r3
  4070bc:	4628      	mov	r0, r5
  4070be:	2300      	movs	r3, #0
  4070c0:	6023      	str	r3, [r4, #0]
  4070c2:	f7fa ff25 	bl	401f10 <_lseek>
  4070c6:	1c43      	adds	r3, r0, #1
  4070c8:	d000      	beq.n	4070cc <_lseek_r+0x1c>
  4070ca:	bd70      	pop	{r4, r5, r6, pc}
  4070cc:	6823      	ldr	r3, [r4, #0]
  4070ce:	2b00      	cmp	r3, #0
  4070d0:	d0fb      	beq.n	4070ca <_lseek_r+0x1a>
  4070d2:	6033      	str	r3, [r6, #0]
  4070d4:	bd70      	pop	{r4, r5, r6, pc}
  4070d6:	bf00      	nop
  4070d8:	2040c8b0 	.word	0x2040c8b0

004070dc <_read_r>:
  4070dc:	b570      	push	{r4, r5, r6, lr}
  4070de:	460d      	mov	r5, r1
  4070e0:	4c08      	ldr	r4, [pc, #32]	; (407104 <_read_r+0x28>)
  4070e2:	4611      	mov	r1, r2
  4070e4:	4606      	mov	r6, r0
  4070e6:	461a      	mov	r2, r3
  4070e8:	4628      	mov	r0, r5
  4070ea:	2300      	movs	r3, #0
  4070ec:	6023      	str	r3, [r4, #0]
  4070ee:	f7f9 fbaf 	bl	400850 <_read>
  4070f2:	1c43      	adds	r3, r0, #1
  4070f4:	d000      	beq.n	4070f8 <_read_r+0x1c>
  4070f6:	bd70      	pop	{r4, r5, r6, pc}
  4070f8:	6823      	ldr	r3, [r4, #0]
  4070fa:	2b00      	cmp	r3, #0
  4070fc:	d0fb      	beq.n	4070f6 <_read_r+0x1a>
  4070fe:	6033      	str	r3, [r6, #0]
  407100:	bd70      	pop	{r4, r5, r6, pc}
  407102:	bf00      	nop
  407104:	2040c8b0 	.word	0x2040c8b0

00407108 <__aeabi_uldivmod>:
  407108:	b953      	cbnz	r3, 407120 <__aeabi_uldivmod+0x18>
  40710a:	b94a      	cbnz	r2, 407120 <__aeabi_uldivmod+0x18>
  40710c:	2900      	cmp	r1, #0
  40710e:	bf08      	it	eq
  407110:	2800      	cmpeq	r0, #0
  407112:	bf1c      	itt	ne
  407114:	f04f 31ff 	movne.w	r1, #4294967295
  407118:	f04f 30ff 	movne.w	r0, #4294967295
  40711c:	f000 b97a 	b.w	407414 <__aeabi_idiv0>
  407120:	f1ad 0c08 	sub.w	ip, sp, #8
  407124:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407128:	f000 f806 	bl	407138 <__udivmoddi4>
  40712c:	f8dd e004 	ldr.w	lr, [sp, #4]
  407130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407134:	b004      	add	sp, #16
  407136:	4770      	bx	lr

00407138 <__udivmoddi4>:
  407138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40713c:	468c      	mov	ip, r1
  40713e:	460d      	mov	r5, r1
  407140:	4604      	mov	r4, r0
  407142:	9e08      	ldr	r6, [sp, #32]
  407144:	2b00      	cmp	r3, #0
  407146:	d151      	bne.n	4071ec <__udivmoddi4+0xb4>
  407148:	428a      	cmp	r2, r1
  40714a:	4617      	mov	r7, r2
  40714c:	d96d      	bls.n	40722a <__udivmoddi4+0xf2>
  40714e:	fab2 fe82 	clz	lr, r2
  407152:	f1be 0f00 	cmp.w	lr, #0
  407156:	d00b      	beq.n	407170 <__udivmoddi4+0x38>
  407158:	f1ce 0c20 	rsb	ip, lr, #32
  40715c:	fa01 f50e 	lsl.w	r5, r1, lr
  407160:	fa20 fc0c 	lsr.w	ip, r0, ip
  407164:	fa02 f70e 	lsl.w	r7, r2, lr
  407168:	ea4c 0c05 	orr.w	ip, ip, r5
  40716c:	fa00 f40e 	lsl.w	r4, r0, lr
  407170:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407174:	0c25      	lsrs	r5, r4, #16
  407176:	fbbc f8fa 	udiv	r8, ip, sl
  40717a:	fa1f f987 	uxth.w	r9, r7
  40717e:	fb0a cc18 	mls	ip, sl, r8, ip
  407182:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407186:	fb08 f309 	mul.w	r3, r8, r9
  40718a:	42ab      	cmp	r3, r5
  40718c:	d90a      	bls.n	4071a4 <__udivmoddi4+0x6c>
  40718e:	19ed      	adds	r5, r5, r7
  407190:	f108 32ff 	add.w	r2, r8, #4294967295
  407194:	f080 8123 	bcs.w	4073de <__udivmoddi4+0x2a6>
  407198:	42ab      	cmp	r3, r5
  40719a:	f240 8120 	bls.w	4073de <__udivmoddi4+0x2a6>
  40719e:	f1a8 0802 	sub.w	r8, r8, #2
  4071a2:	443d      	add	r5, r7
  4071a4:	1aed      	subs	r5, r5, r3
  4071a6:	b2a4      	uxth	r4, r4
  4071a8:	fbb5 f0fa 	udiv	r0, r5, sl
  4071ac:	fb0a 5510 	mls	r5, sl, r0, r5
  4071b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4071b4:	fb00 f909 	mul.w	r9, r0, r9
  4071b8:	45a1      	cmp	r9, r4
  4071ba:	d909      	bls.n	4071d0 <__udivmoddi4+0x98>
  4071bc:	19e4      	adds	r4, r4, r7
  4071be:	f100 33ff 	add.w	r3, r0, #4294967295
  4071c2:	f080 810a 	bcs.w	4073da <__udivmoddi4+0x2a2>
  4071c6:	45a1      	cmp	r9, r4
  4071c8:	f240 8107 	bls.w	4073da <__udivmoddi4+0x2a2>
  4071cc:	3802      	subs	r0, #2
  4071ce:	443c      	add	r4, r7
  4071d0:	eba4 0409 	sub.w	r4, r4, r9
  4071d4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4071d8:	2100      	movs	r1, #0
  4071da:	2e00      	cmp	r6, #0
  4071dc:	d061      	beq.n	4072a2 <__udivmoddi4+0x16a>
  4071de:	fa24 f40e 	lsr.w	r4, r4, lr
  4071e2:	2300      	movs	r3, #0
  4071e4:	6034      	str	r4, [r6, #0]
  4071e6:	6073      	str	r3, [r6, #4]
  4071e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4071ec:	428b      	cmp	r3, r1
  4071ee:	d907      	bls.n	407200 <__udivmoddi4+0xc8>
  4071f0:	2e00      	cmp	r6, #0
  4071f2:	d054      	beq.n	40729e <__udivmoddi4+0x166>
  4071f4:	2100      	movs	r1, #0
  4071f6:	e886 0021 	stmia.w	r6, {r0, r5}
  4071fa:	4608      	mov	r0, r1
  4071fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407200:	fab3 f183 	clz	r1, r3
  407204:	2900      	cmp	r1, #0
  407206:	f040 808e 	bne.w	407326 <__udivmoddi4+0x1ee>
  40720a:	42ab      	cmp	r3, r5
  40720c:	d302      	bcc.n	407214 <__udivmoddi4+0xdc>
  40720e:	4282      	cmp	r2, r0
  407210:	f200 80fa 	bhi.w	407408 <__udivmoddi4+0x2d0>
  407214:	1a84      	subs	r4, r0, r2
  407216:	eb65 0503 	sbc.w	r5, r5, r3
  40721a:	2001      	movs	r0, #1
  40721c:	46ac      	mov	ip, r5
  40721e:	2e00      	cmp	r6, #0
  407220:	d03f      	beq.n	4072a2 <__udivmoddi4+0x16a>
  407222:	e886 1010 	stmia.w	r6, {r4, ip}
  407226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40722a:	b912      	cbnz	r2, 407232 <__udivmoddi4+0xfa>
  40722c:	2701      	movs	r7, #1
  40722e:	fbb7 f7f2 	udiv	r7, r7, r2
  407232:	fab7 fe87 	clz	lr, r7
  407236:	f1be 0f00 	cmp.w	lr, #0
  40723a:	d134      	bne.n	4072a6 <__udivmoddi4+0x16e>
  40723c:	1beb      	subs	r3, r5, r7
  40723e:	0c3a      	lsrs	r2, r7, #16
  407240:	fa1f fc87 	uxth.w	ip, r7
  407244:	2101      	movs	r1, #1
  407246:	fbb3 f8f2 	udiv	r8, r3, r2
  40724a:	0c25      	lsrs	r5, r4, #16
  40724c:	fb02 3318 	mls	r3, r2, r8, r3
  407250:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407254:	fb0c f308 	mul.w	r3, ip, r8
  407258:	42ab      	cmp	r3, r5
  40725a:	d907      	bls.n	40726c <__udivmoddi4+0x134>
  40725c:	19ed      	adds	r5, r5, r7
  40725e:	f108 30ff 	add.w	r0, r8, #4294967295
  407262:	d202      	bcs.n	40726a <__udivmoddi4+0x132>
  407264:	42ab      	cmp	r3, r5
  407266:	f200 80d1 	bhi.w	40740c <__udivmoddi4+0x2d4>
  40726a:	4680      	mov	r8, r0
  40726c:	1aed      	subs	r5, r5, r3
  40726e:	b2a3      	uxth	r3, r4
  407270:	fbb5 f0f2 	udiv	r0, r5, r2
  407274:	fb02 5510 	mls	r5, r2, r0, r5
  407278:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40727c:	fb0c fc00 	mul.w	ip, ip, r0
  407280:	45a4      	cmp	ip, r4
  407282:	d907      	bls.n	407294 <__udivmoddi4+0x15c>
  407284:	19e4      	adds	r4, r4, r7
  407286:	f100 33ff 	add.w	r3, r0, #4294967295
  40728a:	d202      	bcs.n	407292 <__udivmoddi4+0x15a>
  40728c:	45a4      	cmp	ip, r4
  40728e:	f200 80b8 	bhi.w	407402 <__udivmoddi4+0x2ca>
  407292:	4618      	mov	r0, r3
  407294:	eba4 040c 	sub.w	r4, r4, ip
  407298:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40729c:	e79d      	b.n	4071da <__udivmoddi4+0xa2>
  40729e:	4631      	mov	r1, r6
  4072a0:	4630      	mov	r0, r6
  4072a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4072a6:	f1ce 0420 	rsb	r4, lr, #32
  4072aa:	fa05 f30e 	lsl.w	r3, r5, lr
  4072ae:	fa07 f70e 	lsl.w	r7, r7, lr
  4072b2:	fa20 f804 	lsr.w	r8, r0, r4
  4072b6:	0c3a      	lsrs	r2, r7, #16
  4072b8:	fa25 f404 	lsr.w	r4, r5, r4
  4072bc:	ea48 0803 	orr.w	r8, r8, r3
  4072c0:	fbb4 f1f2 	udiv	r1, r4, r2
  4072c4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4072c8:	fb02 4411 	mls	r4, r2, r1, r4
  4072cc:	fa1f fc87 	uxth.w	ip, r7
  4072d0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4072d4:	fb01 f30c 	mul.w	r3, r1, ip
  4072d8:	42ab      	cmp	r3, r5
  4072da:	fa00 f40e 	lsl.w	r4, r0, lr
  4072de:	d909      	bls.n	4072f4 <__udivmoddi4+0x1bc>
  4072e0:	19ed      	adds	r5, r5, r7
  4072e2:	f101 30ff 	add.w	r0, r1, #4294967295
  4072e6:	f080 808a 	bcs.w	4073fe <__udivmoddi4+0x2c6>
  4072ea:	42ab      	cmp	r3, r5
  4072ec:	f240 8087 	bls.w	4073fe <__udivmoddi4+0x2c6>
  4072f0:	3902      	subs	r1, #2
  4072f2:	443d      	add	r5, r7
  4072f4:	1aeb      	subs	r3, r5, r3
  4072f6:	fa1f f588 	uxth.w	r5, r8
  4072fa:	fbb3 f0f2 	udiv	r0, r3, r2
  4072fe:	fb02 3310 	mls	r3, r2, r0, r3
  407302:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407306:	fb00 f30c 	mul.w	r3, r0, ip
  40730a:	42ab      	cmp	r3, r5
  40730c:	d907      	bls.n	40731e <__udivmoddi4+0x1e6>
  40730e:	19ed      	adds	r5, r5, r7
  407310:	f100 38ff 	add.w	r8, r0, #4294967295
  407314:	d26f      	bcs.n	4073f6 <__udivmoddi4+0x2be>
  407316:	42ab      	cmp	r3, r5
  407318:	d96d      	bls.n	4073f6 <__udivmoddi4+0x2be>
  40731a:	3802      	subs	r0, #2
  40731c:	443d      	add	r5, r7
  40731e:	1aeb      	subs	r3, r5, r3
  407320:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407324:	e78f      	b.n	407246 <__udivmoddi4+0x10e>
  407326:	f1c1 0720 	rsb	r7, r1, #32
  40732a:	fa22 f807 	lsr.w	r8, r2, r7
  40732e:	408b      	lsls	r3, r1
  407330:	fa05 f401 	lsl.w	r4, r5, r1
  407334:	ea48 0303 	orr.w	r3, r8, r3
  407338:	fa20 fe07 	lsr.w	lr, r0, r7
  40733c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407340:	40fd      	lsrs	r5, r7
  407342:	ea4e 0e04 	orr.w	lr, lr, r4
  407346:	fbb5 f9fc 	udiv	r9, r5, ip
  40734a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40734e:	fb0c 5519 	mls	r5, ip, r9, r5
  407352:	fa1f f883 	uxth.w	r8, r3
  407356:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40735a:	fb09 f408 	mul.w	r4, r9, r8
  40735e:	42ac      	cmp	r4, r5
  407360:	fa02 f201 	lsl.w	r2, r2, r1
  407364:	fa00 fa01 	lsl.w	sl, r0, r1
  407368:	d908      	bls.n	40737c <__udivmoddi4+0x244>
  40736a:	18ed      	adds	r5, r5, r3
  40736c:	f109 30ff 	add.w	r0, r9, #4294967295
  407370:	d243      	bcs.n	4073fa <__udivmoddi4+0x2c2>
  407372:	42ac      	cmp	r4, r5
  407374:	d941      	bls.n	4073fa <__udivmoddi4+0x2c2>
  407376:	f1a9 0902 	sub.w	r9, r9, #2
  40737a:	441d      	add	r5, r3
  40737c:	1b2d      	subs	r5, r5, r4
  40737e:	fa1f fe8e 	uxth.w	lr, lr
  407382:	fbb5 f0fc 	udiv	r0, r5, ip
  407386:	fb0c 5510 	mls	r5, ip, r0, r5
  40738a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40738e:	fb00 f808 	mul.w	r8, r0, r8
  407392:	45a0      	cmp	r8, r4
  407394:	d907      	bls.n	4073a6 <__udivmoddi4+0x26e>
  407396:	18e4      	adds	r4, r4, r3
  407398:	f100 35ff 	add.w	r5, r0, #4294967295
  40739c:	d229      	bcs.n	4073f2 <__udivmoddi4+0x2ba>
  40739e:	45a0      	cmp	r8, r4
  4073a0:	d927      	bls.n	4073f2 <__udivmoddi4+0x2ba>
  4073a2:	3802      	subs	r0, #2
  4073a4:	441c      	add	r4, r3
  4073a6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4073aa:	eba4 0408 	sub.w	r4, r4, r8
  4073ae:	fba0 8902 	umull	r8, r9, r0, r2
  4073b2:	454c      	cmp	r4, r9
  4073b4:	46c6      	mov	lr, r8
  4073b6:	464d      	mov	r5, r9
  4073b8:	d315      	bcc.n	4073e6 <__udivmoddi4+0x2ae>
  4073ba:	d012      	beq.n	4073e2 <__udivmoddi4+0x2aa>
  4073bc:	b156      	cbz	r6, 4073d4 <__udivmoddi4+0x29c>
  4073be:	ebba 030e 	subs.w	r3, sl, lr
  4073c2:	eb64 0405 	sbc.w	r4, r4, r5
  4073c6:	fa04 f707 	lsl.w	r7, r4, r7
  4073ca:	40cb      	lsrs	r3, r1
  4073cc:	431f      	orrs	r7, r3
  4073ce:	40cc      	lsrs	r4, r1
  4073d0:	6037      	str	r7, [r6, #0]
  4073d2:	6074      	str	r4, [r6, #4]
  4073d4:	2100      	movs	r1, #0
  4073d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073da:	4618      	mov	r0, r3
  4073dc:	e6f8      	b.n	4071d0 <__udivmoddi4+0x98>
  4073de:	4690      	mov	r8, r2
  4073e0:	e6e0      	b.n	4071a4 <__udivmoddi4+0x6c>
  4073e2:	45c2      	cmp	sl, r8
  4073e4:	d2ea      	bcs.n	4073bc <__udivmoddi4+0x284>
  4073e6:	ebb8 0e02 	subs.w	lr, r8, r2
  4073ea:	eb69 0503 	sbc.w	r5, r9, r3
  4073ee:	3801      	subs	r0, #1
  4073f0:	e7e4      	b.n	4073bc <__udivmoddi4+0x284>
  4073f2:	4628      	mov	r0, r5
  4073f4:	e7d7      	b.n	4073a6 <__udivmoddi4+0x26e>
  4073f6:	4640      	mov	r0, r8
  4073f8:	e791      	b.n	40731e <__udivmoddi4+0x1e6>
  4073fa:	4681      	mov	r9, r0
  4073fc:	e7be      	b.n	40737c <__udivmoddi4+0x244>
  4073fe:	4601      	mov	r1, r0
  407400:	e778      	b.n	4072f4 <__udivmoddi4+0x1bc>
  407402:	3802      	subs	r0, #2
  407404:	443c      	add	r4, r7
  407406:	e745      	b.n	407294 <__udivmoddi4+0x15c>
  407408:	4608      	mov	r0, r1
  40740a:	e708      	b.n	40721e <__udivmoddi4+0xe6>
  40740c:	f1a8 0802 	sub.w	r8, r8, #2
  407410:	443d      	add	r5, r7
  407412:	e72b      	b.n	40726c <__udivmoddi4+0x134>

00407414 <__aeabi_idiv0>:
  407414:	4770      	bx	lr
  407416:	bf00      	nop
  407418:	454c4449 	.word	0x454c4449
  40741c:	00000000 	.word	0x00000000
  407420:	51726d54 	.word	0x51726d54
  407424:	00000000 	.word	0x00000000
  407428:	20726d54 	.word	0x20726d54
  40742c:	00637653 	.word	0x00637653
  407430:	0a05000d 	.word	0x0a05000d
  407434:	0000004b 	.word	0x0000004b
  407438:	00001932 	.word	0x00001932
  40743c:	0e00008b 	.word	0x0e00008b
  407440:	32800008 	.word	0x32800008
  407444:	030a0205 	.word	0x030a0205
  407448:	0f022003 	.word	0x0f022003
  40744c:	00000a0f 	.word	0x00000a0f
  407450:	18180000 	.word	0x18180000
  407454:	00002020 	.word	0x00002020
  407458:	0a000000 	.word	0x0a000000
  40745c:	02020000 	.word	0x02020000
  407460:	18180000 	.word	0x18180000
  407464:	00030000 	.word	0x00030000
  407468:	00000000 	.word	0x00000000
  40746c:	18010002 	.word	0x18010002
  407470:	1e1e1e1e 	.word	0x1e1e1e1e
  407474:	1e1e1e1e 	.word	0x1e1e1e1e
  407478:	1e1e1e1e 	.word	0x1e1e1e1e
  40747c:	00001e1e 	.word	0x00001e1e
	...

00407490 <image_data_soneca>:
  407490:	ffffffff ffffffff ffffffff ffffffff     ................
  4074a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4074b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4074c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4074d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4074e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4074f0:	ffffffff ffffffff ffffffff ffffffff     ................
  407500:	ffffffff ffffffff ffffffff ffffffff     ................
  407510:	ffffffff 1ebbbbbb 03031e1e 0f0f0f03     ................
  407520:	ea4f4f4f ffffeaea ffffffff ffffffff     OOO.............
  407530:	ffffffff ffffffff ffffffff ffffffff     ................
  407540:	ffffffff ffffffff ffffffff ffffffff     ................
  407550:	ffffffff ffffffff ffffffff ffffffff     ................
  407560:	ffffffff ffffffff ffffffff ffffffff     ................
  407570:	ffffffff ffffffff ffffffff ffffffff     ................
  407580:	ffffffff ffffffff ffffffff ffffffff     ................
  407590:	ffffffff ffffffff ffffffff ffffffff     ................
  4075a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4075b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4075c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4075d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4075e0:	17ffffff 00001717 00000000 00000000     ................
  4075f0:	0a0a0000 5454540a fff9f9f9 ffffffff     .....TTT........
  407600:	ffffffff ffffffff ffffffff ffffffff     ................
  407610:	ffffffff ffffffff ffffffff ffffffff     ................
  407620:	ffffffff ffffffff ffffffff ffffffff     ................
  407630:	ffffffff ffffffff ffffffff ffffffff     ................
  407640:	ffffffff ffffffff ffffffff ffffffff     ................
  407650:	ffffffff ffffffff ffffffff ffffffff     ................
  407660:	ffffffff ffffffff ffffffff ffffffff     ................
  407670:	ffffffff ffffffff ffffffff ffffffff     ................
  407680:	ffffffff ffffffff ffffffff ffffffff     ................
  407690:	ffffffff ffffffff ffffffff ffffffff     ................
  4076a0:	ffffffff ffffffff ffffffff cdffffff     ................
  4076b0:	0000cdcd 00000000 00000000 00000000     ................
  4076c0:	00000000 14000000 8d8d1414 ffffff8d     ................
  4076d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4076e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4076f0:	ffffffff ffffffff ffffffff ffffffff     ................
  407700:	ffffffff ffffffff ffffffff ffffffff     ................
  407710:	ffffffff ffffffff ffffffff ffffffff     ................
  407720:	ffffffff ffffffff ffffffff ffffffff     ................
  407730:	ffffffff ffffffff ffffffff ffffffff     ................
  407740:	ffffffff ffffffff ffffffff ffffffff     ................
  407750:	ffffffff ffffffff ffffffff ffffffff     ................
  407760:	ffffffff ffffffff ffffffff ffffffff     ................
  407770:	ffffffff ffffffff ffffffff eaeaffff     ................
  407780:	030303ea 00000000 00000000 00000000     ................
	...
  407798:	01010100 f03c3c3c fffff0f0 ffffffff     ....<<<.........
  4077a8:	ffffffff ffffffff ffffffff ffffffff     ................
  4077b8:	ffffffff ffffffff ffffffff ffffffff     ................
  4077c8:	ffffffff ffffffff ffffffff ffffffff     ................
  4077d8:	ffffffff ffffffff ffffffff ffffffff     ................
  4077e8:	ffffffff ffffffff ffffffff ffffffff     ................
  4077f8:	ffffffff ffffffff ffffffff ffffffff     ................
  407808:	ffffffff ffffffff ffffffff ffffffff     ................
  407818:	ffffffff ffffffff ffffffff ffffffff     ................
  407828:	ffffffff ffffffff ffffffff ffffffff     ................
  407838:	ffffffff ffffffff ffffffff ffffffff     ................
  407848:	ffffffff ffffffff 00252525 00000000     ........%%%.....
	...
  40786c:	14140000 b9b9b914 ffffffff ffffffff     ................
  40787c:	ffffffff ffffffff ffffffff ffffffff     ................
  40788c:	ffffffff ffffffff ffffffff ffffffff     ................
  40789c:	ffffffff ffffffff ffffffff ffffffff     ................
  4078ac:	ffffffff ffffffff ffffffff ffffffff     ................
  4078bc:	ffffffff ffffffff ffffffff ffffffff     ................
  4078cc:	ffffffff ffffffff ffffffff ffffffff     ................
  4078dc:	ffffffff ffffffff ffffffff ffffffff     ................
  4078ec:	ffffffff ffffffff ffffffff ffffffff     ................
  4078fc:	ffffffff ffffffff ffffffff ffffffff     ................
  40790c:	ffffffff ffffffff ffffffff ffffffff     ................
  40791c:	78ffffff 00007878 00000000 00000000     ...xxx..........
	...
  407940:	82090909 ffff8282 ffffffff ffffffff     ................
  407950:	ffffffff ffffffff ffffffff ffffffff     ................
  407960:	ffffffff ffffffff ffffffff ffffffff     ................
  407970:	ffffffff ffffffff ffffffff ffffffff     ................
  407980:	ffffffff ffffffff ffffffff ededffff     ................
  407990:	3f3f3fed 1e141414 85851e1e ffffff85     .???............
  4079a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4079b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4079c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4079d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4079e0:	ffffffff ffffffff ffffffff fcfcffff     ................
  4079f0:	0c0c0cfc 00000000 00000000 00000000     ................
	...
  407a10:	03030000 6b6b6b03 ffffffff ffffffff     .....kkk........
  407a20:	ffffffff ffffffff ffffffff ffffffff     ................
  407a30:	ffffffff ffffffff ffffffff ffffffff     ................
  407a40:	ffffffff ffffffff ffffffff ffffffff     ................
  407a50:	ffffffff ffffffff ffffffff 303030ff     .............000
	...
  407a68:	01010100 f9414141 fffff9f9 ffffffff     ....AAA.........
  407a78:	ffffffff ffffffff ffffffff ffffffff     ................
  407a88:	ffffffff ffffffff ffffffff ffffffff     ................
  407a98:	ffffffff ffffffff ffffffff ffffffff     ................
  407aa8:	ffffffff ffffffff ffffffff ffffffff     ................
  407ab8:	ffffffff ffffffff 00343434 00000000     ........444.....
	...
  407ae4:	5f010101 ffff5f5f ffffffff ffffffff     ...___..........
  407af4:	ffffffff ffffffff ffffffff ffffffff     ................
  407b04:	ffffffff ffffffff ffffffff ffffffff     ................
  407b14:	ffffffff ffffffff ffffffff ffffffff     ................
  407b24:	ffffffff ffffffff 00040404 00000000     ................
	...
  407b3c:	1b1b0000 c4c4c41b ffffffff ffffffff     ................
  407b4c:	ffffffff ffffffff ffffffff ffffffff     ................
  407b5c:	c9ffffff 7474c9c9 9e9e9e74 ffffffff     ......ttt.......
  407b6c:	ffffffff ffffffff ffffffff ffffffff     ................
  407b7c:	ffffffff ffffffff ffffffff ffffffff     ................
  407b8c:	73ffffff 00007373 00000000 00000000     ...sss..........
	...
  407bb4:	02020000 6b6b6b02 ffffffff ffffffff     .....kkk........
  407bc4:	ffffffff ffffffff ffffffff ffffffff     ................
  407bd4:	ffffffff ffffffff ffffffff ffffffff     ................
  407be4:	ffffffff ffffffff ffffffff ffffffff     ................
  407bf4:	ffffffff 00f6f6f6 00000000 00000000     ................
	...
  407c10:	7b090909 ffff7b7b ffffffff ffffffff     ...{{{..........
  407c20:	ffffffff d0d0d0ff 1b555555 01011b1b     ........UUU.....
  407c30:	00000001 30000000 ffff3030 ffffffff     .......000......
  407c40:	ffffffff ffffffff ffffffff ffffffff     ................
  407c50:	ffffffff ffffffff ffffffff e2e2ffff     ................
  407c60:	030303e2 00000000 00000000 00000000     ................
  407c70:	1b1a1a1a 00001b1b 00000000 00000000     ................
	...
  407c88:	82030303 ffff8282 ffffffff ffffffff     ................
  407c98:	ffffffff ffffffff ffffffff ffffffff     ................
  407ca8:	ffffffff ffffffff ffffffff ffffffff     ................
  407cb8:	ffffffff ffffffff ffffffff ffffffff     ................
  407cc8:	0000ffff 00000000 00000000 00000000     ................
	...
  407ce0:	01010000 3f3f3f01 d5f9f9f9 5a5ad5d5     .....???......ZZ
  407cf0:	1e1e1e5a 00020202 00000000 00000000     Z...............
	...
  407d08:	78787800 ffffffff ffffffff ffffffff     .xxx............
  407d18:	ffffffff ffffffff ffffffff ffffffff     ................
  407d28:	ffffffff ffffffff 00131313 00000000     ................
  407d38:	00000000 0f000000 f3f30f0f 2e2e2ef3     ................
	...
  407d58:	07070000 b5b5b507 ffffffff ffffffff     ................
  407d68:	ffffffff ffffffff ffffffff ffffffff     ................
  407d78:	ffffffff ffffffff ffffffff ffffffff     ................
  407d88:	ffffffff ffffffff ffffffff ffffffff     ................
  407d98:	010101ff 00000000 00000000 00000000     ................
	...
  407db4:	0d000000 02020d0d 00000002 00000000     ................
	...
  407dd8:	ff4a4a4a ffffffff ffffffff ffffffff     JJJ.............
  407de8:	ffffffff ffffffff ffffffff ffffffff     ................
  407df8:	ffffffff 27ffffff 00002727 00000000     .......'''......
  407e08:	00000000 02020000 f3f3f302 34ffffff     ...............4
  407e18:	00003434 00000000 00000000 00000000     44..............
  407e28:	00000000 f0141414 fffff0f0 ffffffff     ................
  407e38:	ffffffff ffffffff ffffffff ffffffff     ................
  407e48:	ffffffff ffffffff ffffffff ffffffff     ................
  407e58:	ffffffff ffffffff ffffffff ffffffff     ................
  407e68:	00020202 00000000 00000000 00000000     ................
	...
  407ea4:	76000000 ffff7676 ffffffff ffffffff     ...vvv..........
  407eb4:	ffffffff ffffffff ffffffff ffffffff     ................
  407ec4:	ffffffff ffffffff 4141ffff 00000041     ..........AAA...
	...
  407ee0:	ffa8a8a8 fcfcffff 282828fc 00000000     .........(((....
	...
  407efc:	3b3b0000 ffffff3b ffffffff ffffffff     ..;;;...........
  407f0c:	ffffffff ffffffff ffffffff ffffffff     ................
  407f1c:	ffffffff ffffffff ffffffff ffffffff     ................
  407f2c:	ffffffff ffffffff 03ffffff 00000303     ................
	...
  407f70:	06000000 f3f30606 fffffff3 ffffffff     ................
  407f80:	ffffffff ffffffff ffffffff ffffffff     ................
  407f90:	ffffffff ffffffff ffffffff 5d5d5dff     .............]]]
	...
  407fac:	89000000 ffff8989 ffffffff 1ef3f3f3     ................
  407fbc:	00001e1e 00000000 00000000 00000000     ................
  407fcc:	01010100 ff898989 ffffffff ffffffff     ................
  407fdc:	ffffffff ffffffff ffffffff ffffffff     ................
  407fec:	ffffffff ffffffff ffffffff ffffffff     ................
  407ffc:	ffffffff ffffffff 0404ffff 00000004     ................
	...
  408014:	0a0a0a00 00010101 00000000 00000000     ................
	...
  408040:	2c2c0000 ffffff2c ffffffff ffffffff     ..,,,...........
  408050:	ffffffff ffffffff ffffffff ffffffff     ................
  408060:	ffffffff ffffffff ffffffff 006b6b6b     ............kkk.
	...
  40807c:	77770000 ffffff77 ffffffff d5d5ffff     ..www...........
  40808c:	0b0b0bd5 00000000 00000000 00000000     ................
  40809c:	12000000 f6f61212 fffffff6 ffffffff     ................
  4080ac:	ffffffff ffffffff ffffffff ffffffff     ................
  4080bc:	ffffffff ffffffff ffffffff ffffffff     ................
  4080cc:	ffffffff ffffffff 050505ff 00000000     ................
	...
  4080e4:	84282828 0a0a8484 0000000a 00000000     (((.............
	...
  4080fc:	01000000 00000101 00000000 00000000     ................
  40810c:	00000000 78787800 ffffffff ffffffff     .....xxx........
  40811c:	ffffffff ffffffff ffffffff ffffffff     ................
  40812c:	ffffffff ffffffff ffffffff 7cffffff     ...............|
  40813c:	00007c7c 00000000 00000000 00000000     ||..............
  40814c:	67676700 ffffffff ffffffff ffffffff     .ggg............
  40815c:	01858585 00000101 00000000 00000000     ................
  40816c:	00000000 51515100 ffffffff ffffffff     .....QQQ........
  40817c:	ffffffff ffffffff ffffffff ffffffff     ................
  40818c:	ffffffff ffffffff ffffffff ffffffff     ................
  40819c:	ffffffff cdcdcdff 00040404 00000000     ................
  4081ac:	00000000 27000000 ffff2727 cdcdcdff     .......'''......
  4081bc:	00232323 00000000 0d0d0d00 933c3c3c     ###.........<<<.
  4081cc:	05059393 00000005 00000000 00000000     ................
  4081dc:	07070700 fff6f6f6 ffffffff ffffffff     ................
  4081ec:	ffffffff ffffffff ffffffff ffffffff     ................
  4081fc:	ffffffff ffffffff ffffffff 8989ffff     ................
  40820c:	00000089 00000000 00000000 00000000     ................
  40821c:	ff5e5e5e ffffffff ffffffff ffffffff     ^^^.............
  40822c:	3d3dffff 0000003d 00000000 00000000     ..===...........
  40823c:	00000000 e7090909 ffffe7e7 ffffffff     ................
  40824c:	ffffffff ffffffff ffffffff ffffffff     ................
  40825c:	ffffffff ffffffff ffffffff ffffffff     ................
  40826c:	777777ff 000a0a0a 00000000 00000000     .www............
  40827c:	00000000 25250000 ffffff25 ffffffff     ......%%%.......
  40828c:	c4c4ffff bbbbbbc4 ffffffff 6d6dffff     ..............mm
  40829c:	0000006d 00000000 00000000 00000000     m...............
  4082ac:	ff303030 ffffffff ffffffff ffffffff     000.............
  4082bc:	ffffffff ffffffff ffffffff ffffffff     ................
  4082cc:	ffffffff ffffffff ffffffff 787878ff     .............xxx
	...
  4082e8:	6b000000 ffff6b6b ffffffff ffffffff     ...kkk..........
  4082f8:	ffffffff edededff 000c0c0c 00000000     ................
	...
  408310:	4a4a0000 ffffff4a ffffffff ffffffff     ..JJJ...........
  408320:	ffffffff ffffffff ffffffff ffffffff     ................
  408330:	ffffffff eaeaffff 343434ea 00010101     .........444....
	...
  408350:	2e2e2e00 ffffffff ffffffff ffffffff     ................
  408360:	ffffffff ffffffff 272727ff 00000000     .........'''....
	...
  408378:	7e000000 ffff7e7e ffffffff ffffffff     ...~~~..........
  408388:	ffffffff ffffffff ffffffff ffffffff     ................
  408398:	ffffffff ffffffff ffffffff ffffffff     ................
  4083a8:	00696969 00000000 00000000 00000000     iii.............
  4083b8:	7b7b0000 ffffff7b ffffffff ffffffff     ..{{{...........
  4083c8:	ffffffff 62ffffff 00006262 00000000     .......bbb......
	...
  4083e0:	0a0a0a00 fff3f3f3 ffffffff ffffffff     ................
  4083f0:	ffffffff ffffffff ffffffff ffffffff     ................
  408400:	9b9bffff 1111119b 00000000 00000000     ................
	...
  40841c:	01010100 ff868686 ffffffff ffffffff     ................
  40842c:	ffffffff ffffffff ffffffff 00060606     ................
	...
  408444:	03000000 eded0303 ffffffed ffffffff     ................
  408454:	ffffffff ffffffff ffffffff ffffffff     ................
  408464:	ffffffff ffffffff ffffffff ffffffff     ................
  408474:	58ffffff 00005858 00000000 00000000     ...XXX..........
  408484:	00000000 8e8e8e00 ffffffff ffffffff     ................
  408494:	ffffffff ffffffff ffffffff 151515ff     ................
	...
  4084b0:	68000000 ffff6868 ffffffff ffffffff     ...hhh..........
  4084c0:	ffffffff ffffffff fcffffff 4c4cfcfc     ..............LL
  4084d0:	0303034c 00000000 00000000 00000000     L...............
	...
  4084e8:	06060600 ff6c6c6c ffffffff ffffffff     ....lll.........
  4084f8:	ffffffff ffffffff ffffffff 03ffffff     ................
  408508:	00000303 00000000 00000000 00000000     ................
  408518:	37373700 ffffffff ffffffff ffffffff     .777............
  408528:	ffffffff ffffffff ffffffff ffffffff     ................
  408538:	ffffffff ffffffff ffffffff 3b3bffff     ..............;;
  408548:	0000003b 00000000 00000000 00000000     ;...............
  408558:	ffb9b9b9 ffffffff ffffffff ffffffff     ................
  408568:	ffffffff ffffffff 00646464 00000000     ........ddd.....
	...
  408580:	1d1d0000 ffffff1d ffffffff ffffffff     ................
  408590:	ffffffff ffffffff 2a2affff 0000002a     ..........***...
	...
  4085b4:	1b1b1b00 ffbbbbbb ffffffff ffffffff     ................
  4085c4:	ffffffff ffffffff ffffffff ffffffff     ................
  4085d4:	2b2bffff 0000002b 00000000 00000000     ..+++...........
  4085e4:	00000000 70000000 ffff7070 ffffffff     .......ppp......
  4085f4:	ffffffff ffffffff ffffffff ffffffff     ................
  408604:	ffffffff ffffffff ffffffff ffffffff     ................
  408614:	222222ff 00000000 00000000 00000000     ."""............
  408624:	fc040404 fffffcfc ffffffff ffffffff     ................
  408634:	ffffffff ffffffff f6ffffff 0b0bf6f6     ................
  408644:	0000000b 00000000 00000000 01010100     ................
  408654:	ffc4c4c4 ffffffff ffffffff ffffffff     ................
  408664:	9191ffff 00000091 00000000 00000000     ................
	...
  408680:	05050500 bd4f4f4f ffffbdbd ffffffff     ....OOO.........
  408690:	ffffffff ffffffff ffffffff ffffffff     ................
  4086a0:	ffffffff d7d7d7ff 000c0c0c 00000000     ................
	...
  4086b8:	06060000 b9b9b906 ffffffff ffffffff     ................
  4086c8:	ffffffff ffffffff ffffffff ffffffff     ................
  4086d8:	ffffffff ffffffff ffffffff 000f0f0f     ................
	...
  4086f0:	13000000 ffff1313 ffffffff ffffffff     ................
  408700:	ffffffff ffffffff ffffffff ffffffff     ................
  408710:	404040ff 00000000 00000000 00000000     .@@@............
  408720:	52000000 ffff5252 ffffffff ffffffff     ...RRR..........
  408730:	ffffffff 6b6b6bff 00000000 00000000     .....kkk........
	...
  408754:	01010000 15151501 ff5a5a5a ffffffff     ........ZZZ.....
  408764:	ffffffff ffffffff ffffffff ffffffff     ................
  408774:	8fffffff 02028f8f 00000002 00000000     ................
	...
  40878c:	f3171717 fffff3f3 ffffffff ffffffff     ................
  40879c:	ffffffff ffffffff ffffffff ffffffff     ................
  4087ac:	ffffffff 00c6c6c6 00000000 00000000     ................
  4087bc:	00000000 27270000 ffffff27 ffffffff     ......'''.......
  4087cc:	ffffffff ffffffff ffffffff ffffffff     ................
  4087dc:	ffffffff 00a5a5a5 00000000 00000000     ................
  4087ec:	00000000 20200000 ffffff20 ffffffff     ......   .......
  4087fc:	ffffffff ffffffff 04c4c4c4 00000404     ................
	...
  40882c:	4c4c0000 ffffff4c ffffffff d0d0ffff     ..LLL...........
  40883c:	515151d0 44444444 44444444 14141444     .QQQDDDDDDDDD...
	...
  40885c:	39390000 ffffff39 ffffffff ffffffff     ..999...........
  40886c:	ffffffff ffffffff ffffffff ffffffff     ................
  40887c:	61ffffff 00006161 00000000 00000000     ...aaa..........
  40888c:	00000000 52525200 ffffffff ffffffff     .....RRR........
  40889c:	ffffffff ffffffff ffffffff ffffffff     ................
  4088ac:	ffffffff 0d0dffff 0000000d 00000000     ................
  4088bc:	00000000 05050500 fff6f6f6 ffffffff     ................
  4088cc:	ffffffff ffffffff 6f6fffff 0909096f     ..........ooo...
	...
  4088fc:	0a0a0a00 fffcfcfc b9b9ffff 0a0a0ab9     ................
	...
  40892c:	01010100 ff767676 ffffffff ffffffff     ....vvv.........
  40893c:	ffffffff ffffffff ffffffff ffffffff     ................
  40894c:	2a2affff 0000002a 00000000 00000000     ..***...........
  40895c:	00000000 ffa8a8a8 ffffffff ffffffff     ................
  40896c:	ffffffff ffffffff ffffffff ffffffff     ................
  40897c:	ffffffff 343434ff 00000000 00000000     .....444........
  40898c:	00000000 96000000 ffff9696 ffffffff     ................
  40899c:	ffffffff ffffffff ffffffff 7bf6f6f6     ...............{
  4089ac:	32327b7b 0b0b0b32 00000000 00000000     {{222...........
	...
  4089cc:	8e000000 f9f98e8e 181818f9 00000000     ................
	...
  4089fc:	12000000 ffff1212 ffffffff ffffffff     ................
  408a0c:	ffffffff ffffffff ffffffff e7e7ffff     ................
  408a1c:	050505e7 00000000 00000000 00000000     ................
  408a2c:	ff0a0a0a ffffffff ffffffff ffffffff     ................
  408a3c:	ffffffff ffffffff ffffffff ffffffff     ................
  408a4c:	ffffffff 006b6b6b 00000000 00000000     ....kkk.........
  408a5c:	00000000 5a5a0000 ffffff5a ffffffff     ......ZZZ.......
  408a6c:	ffffffff ffffffff ffffffff ffffffff     ................
  408a7c:	ffffffff 96ffffff 3f3f9696 1212123f     ..........???...
	...
  408a9c:	3b3b0000 4545453b 00000000 00000000     ..;;;EEE........
	...
  408acc:	03030000 ffffff03 ffffffff ffffffff     ................
  408adc:	ffffffff ffffffff ffffffff 626262ff     .............bbb
	...
  408af8:	30000000 ffff3030 ffffffff ffffffff     ...000..........
  408b08:	ffffffff ffffffff ffffffff ffffffff     ................
  408b18:	ffffffff afffffff 0000afaf 00000000     ................
	...
  408b30:	34343400 ffffffff ffffffff ffffffff     .444............
  408b40:	ffffffff ffffffff ffffffff ffffffff     ................
  408b50:	ffffffff ffffffff afffffff 0303afaf     ................
  408b60:	00000003 00000000 00000000 0a0a0a00     ................
  408b70:	00020202 00000000 00000000 00000000     ................
	...
  408b9c:	1b1b1b00 ffffffff ffffffff ffffffff     ................
  408bac:	ffffffff ffffffff ffffffff 001a1a1a     ................
	...
  408bc8:	88880000 ffffff88 ffffffff ffffffff     ................
  408bd8:	ffffffff ffffffff ffffffff ffffffff     ................
  408be8:	ffffffff fcfcffff 040404fc 00000000     ................
	...
  408c00:	ff202020 ffffffff ffffffff ffffffff        .............
  408c10:	ffffffff ffffffff ffffffff ffffffff     ................
  408c20:	ffffffff ffffffff ffffffff 1e1e1eff     ................
	...
  408c68:	11111100 ffafafaf ffffffff ffffffff     ................
  408c78:	ffffffff ffffffff ffffffff 00868686     ................
	...
  408c94:	0d0d0000 ffffff0d ffffffff ffffffff     ................
  408ca4:	ffffffff ffffffff ffffffff ffffffff     ................
  408cb4:	ffffffff ffffffff ffffffff 00141414     ................
	...
  408ccc:	13000000 ffff1313 ffffffff ffffffff     ................
  408cdc:	ffffffff ffffffff ffffffff ffffffff     ................
  408cec:	ffffffff ffffffff ffffffff ffffffff     ................
  408cfc:	00555555 00000000 00000000 00000000     UUU.............
	...
  408d18:	01010000 74747401 abcdcdcd abababab     .....ttt........
  408d28:	abababab abababab 9393abab ababab93     ................
  408d38:	fffcfcfc ffffffff ffffffff ffffffff     ................
  408d48:	ffffffff ffffffff 1effffff 00001e1e     ................
	...
  408d64:	44444400 ffffffff ffffffff ffffffff     .DDD............
  408d74:	ffffffff ffffffff ffffffff ffffffff     ................
  408d84:	ffffffff ffffffff 1dffffff 00001d1d     ................
	...
  408d9c:	09090000 ffffff09 ffffffff ffffffff     ................
  408dac:	ffffffff ffffffff ffffffff ffffffff     ................
  408dbc:	ffffffff ffffffff ffffffff cbffffff     ................
  408dcc:	0101cbcb 00000001 00000000 00000000     ................
	...
  408de8:	39393900 ffffffff ffffffff ffffffff     .999............
  408df8:	ffffffff ffffffff ffffffff ffffffff     ................
  408e08:	ffffffff ffffffff ffffffff ffffffff     ................
  408e18:	ffffffff 76ffffff 00007676 00000000     .......vvv......
	...
  408e30:	05050500 ffd5d5d5 ffffffff ffffffff     ................
  408e40:	ffffffff ffffffff ffffffff ffffffff     ................
  408e50:	ffffffff ffffffff ffffffff 2525ffff     ..............%%
  408e60:	00000025 00000000 00000000 05050500     %...............
  408e70:	ffffffff ffffffff ffffffff ffffffff     ................
  408e80:	ffffffff ffffffff ffffffff ffffffff     ................
  408e90:	ffffffff ffffffff ffffffff 171717ff     ................
	...
  408eb4:	12121200 ffededed ffffffff ffffffff     ................
  408ec4:	ffffffff ffffffff ffffffff ffffffff     ................
  408ed4:	ffffffff ffffffff ffffffff ffffffff     ................
  408ee4:	ffffffff edffffff 0f0feded 0000000f     ................
	...
  408f00:	ff3d3d3d ffffffff ffffffff ffffffff     ===.............
  408f10:	ffffffff ffffffff ffffffff ffffffff     ................
  408f20:	ffffffff ffffffff ffffffff 2c2c2cff     .............,,,
	...
  408f3c:	ff020202 ffffffff ffffffff ffffffff     ................
  408f4c:	ffffffff ffffffff ffffffff ffffffff     ................
  408f5c:	ffffffff ffffffff ffffffff ffffffff     ................
  408f6c:	00474747 00000000 00000000 00000000     GGG.............
  408f7c:	00000000 03030300 ffa0a0a0 ffffffff     ................
  408f8c:	ffffffff ffffffff ffffffff ffffffff     ................
  408f9c:	ffffffff ffffffff ffffffff ffffffff     ................
  408fac:	ffffffff ffffffff ffffffff 3d3dffff     ..............==
  408fbc:	0000003d 00000000 00000000 00000000     =...............
  408fcc:	cd050505 ffffcdcd ffffffff ffffffff     ................
  408fdc:	ffffffff ffffffff ffffffff ffffffff     ................
  408fec:	ffffffff ffffffff ffffffff ffffffff     ................
  408ffc:	002e2e2e 00000000 00000000 02000000     ................
  40900c:	ffff0202 ffffffff ffffffff ffffffff     ................
  40901c:	ffffffff ffffffff ffffffff ffffffff     ................
  40902c:	ffffffff ffffffff ffffffff a9ffffff     ................
  40903c:	0000a9a9 00000000 00000000 00000000     ................
  40904c:	00000000 ff515151 ffffffff ffffffff     ....QQQ.........
  40905c:	ffffffff ffffffff ffffffff ffffffff     ................
  40906c:	ffffffff ffffffff ffffffff ffffffff     ................
  40907c:	ffffffff ffffffff 7c7cffff 0101017c     ..........|||...
	...
  409098:	4f000000 ffff4f4f ffffffff ffffffff     ...OOO..........
  4090a8:	ffffffff ffffffff ffffffff ffffffff     ................
  4090b8:	ffffffff ffffffff ffffffff ffffffff     ................
  4090c8:	27ffffff 00002727 00000000 00000000     ...'''..........
  4090d8:	06060000 ffffff06 ffffffff ffffffff     ................
  4090e8:	ffffffff ffffffff ffffffff ffffffff     ................
  4090f8:	ffffffff ffffffff ffffffff ffffffff     ................
  409108:	ffffffff 111111ff 00000000 00000000     ................
  409118:	00000000 ff1e1e1e ffffffff ffffffff     ................
  409128:	ffffffff ffffffff ffffffff ffffffff     ................
  409138:	ffffffff ffffffff ffffffff ffffffff     ................
  409148:	ffffffff ffffffff bfbfffff 090909bf     ................
	...
  409164:	13000000 f6f61313 fffffff6 ffffffff     ................
  409174:	ffffffff ffffffff ffffffff ffffffff     ................
  409184:	ffffffff ffffffff ffffffff ffffffff     ................
  409194:	ffffffff 2020ffff 00000020 00000000     ......   .......
  4091a4:	00000000 0b0b0b00 ffffffff ffffffff     ................
  4091b4:	ffffffff ffffffff ffffffff ffffffff     ................
  4091c4:	ffffffff ffffffff ffffffff ffffffff     ................
  4091d4:	ffffffff ffffffff 02767676 00000202     ........vvv.....
  4091e4:	00000000 c60d0d0d ffffc6c6 ffffffff     ................
  4091f4:	ffffffff ffffffff ffffffff ffffffff     ................
  409204:	ffffffff ffffffff ffffffff ffffffff     ................
  409214:	ffffffff ffffffff d7d7ffff 111111d7     ................
	...
  409230:	02000000 8d8d0202 ffffff8d ffffffff     ................
  409240:	ffffffff ffffffff ffffffff ffffffff     ................
  409250:	ffffffff ffffffff ffffffff ffffffff     ................
  409260:	ffffffff ffffffff 151515ff 00000000     ................
	...
  409278:	ff111111 ffffffff ffffffff ffffffff     ................
  409288:	ffffffff ffffffff ffffffff ffffffff     ................
  409298:	ffffffff ffffffff ffffffff ffffffff     ................
  4092a8:	ffffffff a8a8ffff 474747a8 da545454     .........GGGTTT.
  4092b8:	ffffdada ffffffff ffffffff ffffffff     ................
  4092c8:	ffffffff ffffffff ffffffff ffffffff     ................
  4092d8:	ffffffff ffffffff ffffffff ffffffff     ................
  4092e8:	eaeaffff 1a1a1aea 00000000 00000000     ................
	...
  409300:	47470000 ffffff47 ffffffff ffffffff     ..GGG...........
  409310:	ffffffff ffffffff ffffffff ffffffff     ................
  409320:	ffffffff ffffffff ffffffff ffffffff     ................
  409330:	ffffffff ffffffff 00050505 00000000     ................
  409340:	00000000 20000000 ffff2020 ffffffff     .......   ......
  409350:	ffffffff ffffffff ffffffff ffffffff     ................
  409360:	ffffffff ffffffff ffffffff ffffffff     ................
  409370:	ffffffff ffffffff ffffffff ffffffff     ................
  409380:	ffffffff ffffffff ffffffff ffffffff     ................
  409390:	ffffffff ffffffff ffffffff ffffffff     ................
  4093a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4093b0:	ffffffff dcdcffff 1b1b1bdc 00000000     ................
	...
  4093cc:	1e1e0000 fcfcfc1e ffffffff ffffffff     ................
  4093dc:	ffffffff ffffffff ffffffff ffffffff     ................
  4093ec:	ffffffff ffffffff ffffffff ffffffff     ................
  4093fc:	ffffffff ffffffff 00c4c4c4 00000000     ................
	...
  409414:	38380000 ffffff38 ffffffff ffffffff     ..888...........
  409424:	ffffffff ffffffff ffffffff ffffffff     ................
  409434:	ffffffff ffffffff ffffffff ffffffff     ................
  409444:	ffffffff ffffffff ffffffff ffffffff     ................
  409454:	ffffffff ffffffff ffffffff ffffffff     ................
  409464:	ffffffff ffffffff ffffffff ffffffff     ................
  409474:	ffffffff ffffffff ffffffff bfbfffff     ................
  409484:	111111bf 00000000 00000000 00000000     ................
  409494:	00000000 0f0f0000 cdcdcd0f ffffffff     ................
  4094a4:	ffffffff ffffffff ffffffff ffffffff     ................
  4094b4:	ffffffff ffffffff ffffffff ffffffff     ................
  4094c4:	ffffffff ffffffff ffffffff 73ffffff     ...............s
  4094d4:	00007373 00000000 00000000 00000000     ss..............
  4094e4:	57575700 ffffffff ffffffff ffffffff     .WWW............
  4094f4:	ffffffff ffffffff ffffffff ffffffff     ................
  409504:	ffffffff ffffffff ffffffff ffffffff     ................
  409514:	ffffffff ffffffff ffffffff ffffffff     ................
  409524:	ffffffff ffffffff ffffffff ffffffff     ................
  409534:	ffffffff ffffffff ffffffff ffffffff     ................
  409544:	ffffffff ffffffff 7a7affff 0909097a     ..........zzz...
	...
  409564:	0a0a0000 b3b3b30a ffffffff ffffffff     ................
  409574:	ffffffff ffffffff ffffffff ffffffff     ................
  409584:	ffffffff ffffffff ffffffff ffffffff     ................
  409594:	ffffffff ffffffff ffffffff 3636ffff     ..............66
  4095a4:	00000036 00000000 00000000 00000000     6...............
  4095b4:	ff8e8e8e ffffffff ffffffff ffffffff     ................
  4095c4:	ffffffff ffffffff ffffffff ffffffff     ................
  4095d4:	ffffffff ffffffff ffffffff ffffffff     ................
  4095e4:	ffffffff ffffffff ffffffff ffffffff     ................
  4095f4:	ffffffff ffffffff ffffffff ffffffff     ................
  409604:	ffffffff ffffffff ffffffff ffffffff     ................
  409614:	edffffff 3d3deded 0101013d 00000000     ......===.......
	...
  409630:	06060000 9b9b9b06 ffffffff ffffffff     ................
  409640:	ffffffff ffffffff ffffffff ffffffff     ................
  409650:	ffffffff ffffffff ffffffff ffffffff     ................
  409660:	ffffffff ffffffff ffffffff ffffffff     ................
  409670:	131313ff 00000000 00000000 00000000     ................
  409680:	f6050505 fffff6f6 ffffffff ffffffff     ................
  409690:	ffffffff ffffffff ffffffff ffffffff     ................
  4096a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4096b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4096c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4096d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4096e0:	77ffffff 0d0d7777 0000000d 00000000     ...www..........
	...
  4096fc:	0a0a0000 9b9b9b0a ffffffff ffffffff     ................
  40970c:	ffffffff ffffffff ffffffff ffffffff     ................
  40971c:	ffffffff ffffffff ffffffff ffffffff     ................
  40972c:	ffffffff ffffffff ffffffff ffffffff     ................
  40973c:	b7b7b7ff 00010101 00000000 00000000     ................
  40974c:	20000000 ffff2020 ffffffff d7ffffff     ...   ..........
  40975c:	eaead7d7 ffffffea ffffffff ffffffff     ................
  40976c:	ffffffff ffffffff ffffffff ffffffff     ................
  40977c:	ffffffff ffffffff ffffffff ffffffff     ................
  40978c:	ffffffff ffffffff ffffffff ffffffff     ................
  40979c:	ffffffff ffffffff ffffffff ffffffff     ................
  4097ac:	1e868686 00001e1e 00000000 00000000     ................
	...
  4097c8:	0f0f0000 b3b3b30f ffffffff ffffffff     ................
  4097d8:	ffffffff ffffffff ffffffff ffffffff     ................
  4097e8:	ffffffff ffffffff ffffffff ffffffff     ................
  4097f8:	ffffffff ffffffff ffffffff ffffffff     ................
  409808:	ffffffff 00444444 00000000 00000000     ....DDD.........
  409818:	00000000 4c4c0000 ffffff4c 17bbbbbb     ......LLL.......
  409828:	00001717 03030300 78252525 fcfc7878     ........%%%xxx..
  409838:	fffffffc ffffffff ffffffff ffffffff     ................
  409848:	ffffffff ffffffff ffffffff ffffffff     ................
  409858:	ffffffff ffffffff ffffffff ffffffff     ................
  409868:	ffffffff ffffffff e7e7ffff 616161e7     .............aaa
  409878:	001a1a1a 00000000 00000000 00000000     ................
	...
  409894:	1e1e0000 cdcdcd1e ffffffff ffffffff     ................
  4098a4:	ffffffff ffffffff ffffffff ffffffff     ................
  4098b4:	ffffffff ffffffff ffffffff ffffffff     ................
  4098c4:	ffffffff ffffffff ffffffff ffffffff     ................
  4098d4:	ffffffff 0fffffff 00000f0f 00000000     ................
  4098e4:	00000000 01010000 bdbdbd01 1effffff     ................
  4098f4:	00001e1e 00000000 00000000 00000000     ................
  409904:	0c0c0c00 73343434 e2e27373 ffffffe2     ....444sss......
  409914:	ffffffff ffffffff ffffffff ffffffff     ................
  409924:	ffffffff ffffffff ffffffff ffffffff     ................
  409934:	ffffffff 61c6c6c6 2a2a6161 0505052a     .......aaa***...
	...
  40995c:	02000000 47470202 fcfcfc47 ffffffff     ......GGG.......
  40996c:	ffffffff ffffffff ffffffff ffffffff     ................
  40997c:	ffffffff ffffffff ffffffff ffffffff     ................
  40998c:	ffffffff ffffffff ffffffff ffffffff     ................
  40999c:	ffffffff ffffffff 74ffffff 00007474     ...........ttt..
	...
  4099b8:	1c1c1c00 ffffffff 0303ffff 00000003     ................
	...
  4099dc:	03030300 27141414 42422727 5e5e5e42     .......'''BBB^^^
  4099ec:	7b6b6b6b 8e8e7b7b 7777778e 5a696969     kkk{{{...wwwiiiZ
  4099fc:	3b3b5a5a 2323233b 000f0f0f 00000000     ZZ;;;###........
	...
  409a28:	13000000 8d8d1313 ffffff8d ffffffff     ................
  409a38:	ffffffff ffffffff ffffffff ffffffff     ................
  409a48:	ffffffff ffffffff ffffffff ffffffff     ................
  409a58:	ffffffff ffffffff ffffffff ffffffff     ................
  409a68:	ffffffff ffffffff ffffffff 1717ffff     ................
  409a78:	00000017 00000000 00000000 00000000     ................
  409a88:	ff5d5d5d ffffffff 0f0f0fff 00000000     ]]].............
	...
  409af4:	4e050505 f6f64e4e fffffff6 ffffffff     ...NNN..........
  409b04:	ffffffff ffffffff ffffffff ffffffff     ................
  409b14:	ffffffff ffffffff ffffffff ffffffff     ................
  409b24:	ffffffff ffffffff ffffffff ffffffff     ................
  409b34:	ffffffff ffffffff ffffffff 7a7affff     ..............zz
  409b44:	0000007a 00000000 00000000 00000000     z...............
  409b54:	e7090909 ffffe7e7 ffffffff 004e4e4e     ............NNN.
	...
  409bbc:	04040400 cd373737 ffffcdcd ffffffff     ....777.........
  409bcc:	ffffffff ffffffff ffffffff ffffffff     ................
  409bdc:	ffffffff ffffffff ffffffff ffffffff     ................
  409bec:	ffffffff ffffffff ffffffff ffffffff     ................
  409bfc:	ffffffff ffffffff ffffffff ffffffff     ................
  409c0c:	f3f3ffff 101010f3 00000000 00000000     ................
  409c1c:	00000000 47000000 ffff4747 ffffffff     .......GGG......
  409c2c:	eaffffff 0a0aeaea 0000000a 00000000     ................
	...
  409c84:	0d0d0000 4444440d ffd7d7d7 ffffffff     .....DDD........
  409c94:	ffffffff ffffffff ffffffff ffffffff     ................
  409ca4:	ffffffff ffffffff ffffffff ffffffff     ................
  409cb4:	ffffffff ffffffff ffffffff ffffffff     ................
  409cc4:	ffffffff ffffffff ffffffff ffffffff     ................
  409cd4:	ffffffff ffffffff 464646ff 00000000     .........FFF....
	...
  409cec:	07000000 dfdf0707 ffffffdf ffffffff     ................
  409cfc:	ffffffff 545454ff 00000000 00000000     .....TTT........
	...
  409d4c:	300a0a0a 88883030 ffffff88 ffffffff     ...000..........
  409d5c:	ffffffff ffffffff ffffffff ffffffff     ................
  409d6c:	ffffffff ffffffff ffffffff ffffffff     ................
  409d7c:	ffffffff ffffffff ffffffff ffffffff     ................
  409d8c:	ffffffff ffffffff ffffffff ffffffff     ................
  409d9c:	ffffffff ffffffff ffffffff 9b9b9bff     ................
  409dac:	00030303 00000000 00000000 00000000     ................
  409dbc:	4a4a0000 ffffff4a ffffffff ffffffff     ..JJJ...........
  409dcc:	ffffffff 14f9f9f9 00001414 00000000     ................
	...
  409de8:	0f1a1a1a 02020f0f 00000002 00000000     ................
	...
  409e0c:	13040404 27271313 52525227 ffa8a8a8     ......'''RRR....
  409e1c:	ffffffff ffffffff ffffffff ffffffff     ................
  409e2c:	ffffffff ffffffff ffffffff ffffffff     ................
  409e3c:	ffffffff ffffffff ffffffff ffffffff     ................
  409e4c:	ffffffff ffffffff ffffffff ffffffff     ................
  409e5c:	ffffffff ffffffff ffffffff ffffffff     ................
  409e6c:	ffffffff ffffffff dfdfdfff 000f0f0f     ................
	...
  409e88:	11110000 f3f3f311 ffffffff ffffffff     ................
  409e98:	ffffffff ffffffff 8a8affff 0101018a     ................
	...
  409eb4:	1b000000 f0f01b1b f3f3f3f0 8aa5a5a5     ................
  409ec4:	76768a8a 65656576 6b626262 78786b6b     ..vvveeebbbkkkxx
  409ed4:	8e8e8e78 ffb9b9b9 ffffffff ffffffff     x...............
  409ee4:	ffffffff ffffffff ffffffff ffffffff     ................
  409ef4:	ffffffff ffffffff ffffffff ffffffff     ................
  409f04:	ffffffff ffffffff ffffffff ffffffff     ................
  409f14:	ffffffff ffffffff ffffffff ffffffff     ................
  409f24:	ffffffff ffffffff ffffffff ffffffff     ................
  409f34:	ffffffff ffffffff ffffffff fcfcfcff     ................
  409f44:	00252525 00000000 00000000 00000000     %%%.............
  409f54:	00000000 84848400 ffffffff ffffffff     ................
  409f64:	ffffffff ffffffff ffffffff ffffffff     ................
  409f74:	003c3c3c 00000000 00000000 00000000     <<<.............
  409f84:	00000000 2a2a2a00 ffffffff ffffffff     .....***........
  409f94:	ffffffff ffffffff ffffffff ffffffff     ................
  409fa4:	ffffffff ffffffff ffffffff ffffffff     ................
  409fb4:	ffffffff ffffffff ffffffff ffffffff     ................
  409fc4:	ffffffff ffffffff ffffffff ffffffff     ................
  409fd4:	ffffffff ffffffff ffffffff ffffffff     ................
  409fe4:	ffffffff ffffffff ffffffff ffffffff     ................
  409ff4:	ffffffff ffffffff ffffffff ffffffff     ................
  40a004:	ffffffff ffffffff ffffffff 00343434     ............444.
	...
  40a024:	32323200 ffffffff ffffffff ffffffff     .222............
  40a034:	ffffffff ffffffff ffffffff f0ffffff     ................
  40a044:	1414f0f0 00000014 00000000 00000000     ................
  40a054:	00000000 34000000 fcfc3434 fffffffc     .......444......
  40a064:	ffffffff ffffffff ffffffff ffffffff     ................
  40a074:	ffffffff ffffffff ffffffff ffffffff     ................
  40a084:	ffffffff ffffffff ffffffff ffffffff     ................
  40a094:	ffffffff ffffffff ffffffff ffffffff     ................
  40a0a4:	ffffffff ffffffff ffffffff ffffffff     ................
  40a0b4:	ffffffff ffffffff ffffffff ffffffff     ................
  40a0c4:	ffffffff ffffffff ffffffff ffffffff     ................
  40a0d4:	ffffffff ffffffff 00404040 00000000     ........@@@.....
	...
  40a0f0:	14141400 ffededed ffffffff ffffffff     ................
  40a100:	ffffffff ffffffff ffffffff ffffffff     ................
  40a110:	ffffffff b7b7b7ff 00090909 00000000     ................
	...
  40a12c:	28282800 fff3f3f3 ffffffff ffffffff     .(((............
  40a13c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a14c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a15c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a16c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a17c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a18c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a19c:	ffffffff ffffffff fcfcfcff 00323232     ............222.
	...
  40a1bc:	05050500 ffadadad ffffffff ffffffff     ................
  40a1cc:	ffffffff ffffffff ffffffff ffffffff     ................
  40a1dc:	ffffffff ffffffff 82ffffff 03038282     ................
  40a1ec:	00000003 00000000 00000000 00000000     ................
  40a1fc:	1e000000 d5d51e1e ffffffd5 ffffffff     ................
  40a20c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a21c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a22c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a23c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a24c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a25c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a26c:	ffffffff dfdfdfff 00232323 00000000     ........###.....
	...
  40a288:	03030300 ff7c7c7c ffffffff ffffffff     ....|||.........
  40a298:	ffffffff ffffffff ffffffff ffffffff     ................
  40a2a8:	ffffffff ffffffff ffffffff ffffffff     ................
  40a2b8:	6b6b6bff 00010101 00000000 00000000     .kkk............
	...
  40a2d0:	0a0a0a00 ff818181 ffffffff ffffffff     ................
  40a2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a300:	ffffffff ffffffff ffffffff ffffffff     ................
  40a310:	ffffffff ffffffff ffffffff ffffffff     ................
  40a320:	ffffffff ffffffff ffffffff ffffffff     ................
  40a330:	ffffffff ffffffff ffffffff a0a0a0ff     ................
  40a340:	00101010 00000000 00000000 00000000     ................
  40a350:	00000000 01010100 ff646464 ffffffff     ........ddd.....
  40a360:	ffffffff ffffffff ffffffff ffffffff     ................
  40a370:	ffffffff ffffffff ffffffff ffffffff     ................
  40a380:	ffffffff ffffffff 5effffff 01015e5e     ...........^^^..
  40a390:	00000001 00000000 00000000 00000000     ................
  40a3a0:	01000000 3d3d0101 e7e7e73d ffffffff     ......===.......
  40a3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a400:	ffffffff f0f0ffff 464646f0 00030303     .........FFF....
	...
  40a420:	01010100 ff545454 ffffffff ffffffff     ....TTT.........
  40a430:	ffffffff ffffffff ffffffff ffffffff     ................
  40a440:	ffffffff ffffffff ffffffff ffffffff     ................
  40a450:	ffffffff ffffffff ffffffff 6b6b6bff     .............kkk
  40a460:	00030303 00000000 00000000 00000000     ................
	...
  40a478:	620b0b0b ffff6262 ffffffff ffffffff     ...bbb..........
  40a488:	ffffffff ffffffff ffffffff ffffffff     ................
  40a498:	ffffffff ffffffff ffffffff ffffffff     ................
  40a4a8:	ffffffff ffffffff ffffffff ffffffff     ................
  40a4b8:	ffffffff ffffffff ffffffff ffffffff     ................
  40a4c8:	ffffffff ffffffff 7878ffff 0f0f0f78     ..........xxx...
	...
  40a4ec:	03030300 ff656565 ffffffff ffffffff     ....eee.........
  40a4fc:	ffffffff ffffffff ffffffff ffffffff     ................
  40a50c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a51c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a52c:	82ffffff 07078282 00000007 00000000     ................
	...
  40a54c:	15151500 f3646464 fffff3f3 ffffffff     ....ddd.........
  40a55c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a56c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a57c:	ffffffff ffffffff ffffffff ffffffff     ................
  40a58c:	ffffffff ffffffff ffffffff 74ffffff     ...............t
  40a59c:	17177474 00000017 00000000 00000000     tt..............
	...
  40a5b8:	05050500 ff7c7c7c ffffffff ffffffff     ....|||.........
  40a5c8:	ffffffff ffffffff ffffffff ffffffff     ................
  40a5d8:	ffffffff ffffffff ffffffff ffffffff     ................
  40a5e8:	ffffffff ffffffff ffffffff ffffffff     ................
  40a5f8:	ffffffff ffffffff b7b7b7ff 00141414     ................
	...
  40a620:	0a0a0000 4040400a ffa5a5a5 ffffffff     .....@@@........
  40a630:	ffffffff ffffffff ffffffff ffffffff     ................
  40a640:	ffffffff ffffffff ffffffff ffffffff     ................
  40a650:	ffffffff ffffffff ffffffff ffffffff     ................
  40a660:	b7b7b7ff 0f444444 00000f0f 00000000     ....DDD.........
	...
  40a684:	14141400 ffafafaf ffffffff ffffffff     ................
  40a694:	ffffffff ffffffff ffffffff ffffffff     ................
  40a6a4:	ffffffff ffffffff ffffffff ffffffff     ................
  40a6b4:	ffffffff ffffffff ffffffff ffffffff     ................
  40a6c4:	ffffffff ffffffff ffffffff f0ffffff     ................
  40a6d4:	3a3af0f0 0101013a 00000000 00000000     ..:::...........
	...
  40a6f8:	0d0d0000 3434340d ad6b6b6b ffffadad     .....444kkk.....
  40a708:	ffffffff ffffffff ffffffff ffffffff     ................
  40a718:	ffffffff ffffffff ffffffff 71c6c6c6     ...............q
  40a728:	36367171 13131336 00010101 00000000     qq666...........
	...
  40a750:	32323200 ffededed ffffffff ffffffff     .222............
  40a760:	ffffffff ffffffff ffffffff ffffffff     ................
  40a770:	ffffffff ffffffff ffffffff ffffffff     ................
  40a780:	ffffffff ffffffff ffffffff ffffffff     ................
  40a790:	ffffffff ffffffff ffffffff ffffffff     ................
  40a7a0:	ffffffff ffffffff 12888888 00001212     ................
	...
  40a7d4:	04040400 1d141414 25251d1d 2c2c2c25     ..........%%%,,,
  40a7e4:	272e2e2e 20202727 15151520 00050505     ...'''   .......
	...
  40a818:	11110000 84848411 ffffffff ffffffff     ................
  40a828:	ffffffff ffffffff ffffffff ffffffff     ................
  40a838:	ffffffff ffffffff ffffffff ffffffff     ................
  40a848:	ffffffff ffffffff ffffffff ffffffff     ................
  40a858:	ffffffff ffffffff ffffffff ffffffff     ................
  40a868:	ffffffff ffffffff ffffffff ffffffff     ................
  40a878:	f6f6ffff 4f4f4ff6 00090909 00000000     .....OOO........
	...
  40a8e0:	07000000 4a4a0707 f3f3f34a ffffffff     ......JJJ.......
  40a8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40a900:	ffffffff ffffffff ffffffff ffffffff     ................
  40a910:	ffffffff ffffffff ffffffff ffffffff     ................
  40a920:	ffffffff ffffffff ffffffff ffffffff     ................
  40a930:	ffffffff ffffffff ffffffff ffffffff     ................
  40a940:	ffffffff ffffffff ffffffff e4ffffff     ................
  40a950:	4949e4e4 0a0a0a49 00000000 00000000     ..III...........
	...
  40a9ac:	47090909 dfdf4747 ffffffdf ffffffff     ...GGG..........
  40a9bc:	ffffffff ffffffff ffffffff ffffffff     ................
  40a9cc:	ffffffff ffffffff ffffffff ffffffff     ................
  40a9dc:	ffffffff ffffffff ffffffff ffffffff     ................
  40a9ec:	ffffffff ffffffff ffffffff ffffffff     ................
  40a9fc:	ffffffff ffffffff ffffffff ffffffff     ................
  40aa0c:	ffffffff ffffffff ffffffff ffffffff     ................
  40aa1c:	ffffffff ffffffff 67f6f6f6 1c1c6767     ...........ggg..
  40aa2c:	0101011c 00000000 00000000 00000000     ................
	...
  40aa70:	01010000 1c1c1c01 e75c5c5c ffffe7e7     ........\\\.....
  40aa80:	ffffffff ffffffff ffffffff ffffffff     ................
  40aa90:	ffffffff ffffffff ffffffff ffffffff     ................
  40aaa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aab0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aac0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aad0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aae0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aaf0:	ffffffff ffffffff ffffffff 51c9c9c9     ...............Q
  40ab00:	20205151 05050520 00000000 00000000     QQ   ...........
	...
  40ab38:	20050505 4c4c2020 bdbdbd4c ffffffff     ...   LLL.......
  40ab48:	ffffffff ffffffff ffffffff ffffffff     ................
  40ab58:	ffffffff ffffffff ffffffff ffffffff     ................
  40ab68:	ffffffff ffffffff ffffffff ffffffff     ................
  40ab78:	ffffffff ffffffff ffffffff ffffffff     ................
  40ab88:	ffffffff ffffffff ffffffff ffffffff     ................
  40ab98:	ffffffff ffffffff ffffffff ffffffff     ................
  40aba8:	ffffffff ffffffff ffffffff ffffffff     ................
  40abb8:	ffffffff ffffffff ffffffff ffffffff     ................
  40abc8:	ffffffff ffffffff ffffffff 96f6f6f6     ................
  40abd8:	5a5a9696 3434345a 131e1e1e 09091313     ..ZZZ444........
  40abe8:	05050509 02010101 06060202 0c0c0c06     ................
  40abf8:	20111111 37372020 55555537 f68f8f8f     ...   777UUU....
  40ac08:	fffff6f6 ffffffff ffffffff ffffffff     ................
  40ac18:	ffffffff ffffffff ffffffff ffffffff     ................
  40ac28:	ffffffff ffffffff ffffffff ffffffff     ................
  40ac38:	ffffffff ffffffff ffffffff ffffffff     ................
  40ac48:	ffffffff ffffffff ffffffff ffffffff     ................
  40ac58:	00ffffff 0074786d 6c696146 74206465     ....mxt.Failed t
  40ac68:	7263206f 65746165 73657420 656c2074     o create test le
  40ac78:	61742064 0a0d6b73 00000000 0064636c     d task......lcd.
  40ac88:	70747562 0073756c 000a6425 64253a78     butplus.%d..x:%d
  40ac98:	253a7920 00000a64 63617473 766f206b      y:%d...stack ov
  40aca8:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....

0040acb8 <_global_impure_ptr>:
  40acb8:	20400020 33323130 37363534 42413938      .@ 0123456789AB
  40acc8:	46454443 00000000 33323130 37363534     CDEF....01234567
  40acd8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40ace8:	0000296c                                l)..

0040acec <blanks.7217>:
  40acec:	20202020 20202020 20202020 20202020                     

0040acfc <zeroes.7218>:
  40acfc:	30303030 30303030 30303030 30303030     0000000000000000
  40ad0c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040ad1c <_ctype_>:
  40ad1c:	20202000 20202020 28282020 20282828     .         ((((( 
  40ad2c:	20202020 20202020 20202020 20202020                     
  40ad3c:	10108820 10101010 10101010 10101010      ...............
  40ad4c:	04040410 04040404 10040404 10101010     ................
  40ad5c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40ad6c:	01010101 01010101 01010101 10101010     ................
  40ad7c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40ad8c:	02020202 02020202 02020202 10101010     ................
  40ad9c:	00000020 00000000 00000000 00000000      ...............
	...

0040ae20 <_init>:
  40ae20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ae22:	bf00      	nop
  40ae24:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ae26:	bc08      	pop	{r3}
  40ae28:	469e      	mov	lr, r3
  40ae2a:	4770      	bx	lr

0040ae2c <__init_array_start>:
  40ae2c:	00405d79 	.word	0x00405d79

0040ae30 <__frame_dummy_init_array_entry>:
  40ae30:	0040018d                                ..@.

0040ae34 <_fini>:
  40ae34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ae36:	bf00      	nop
  40ae38:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ae3a:	bc08      	pop	{r3}
  40ae3c:	469e      	mov	lr, r3
  40ae3e:	4770      	bx	lr

0040ae40 <__fini_array_start>:
  40ae40:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <last_state.11983>:
20400014:	00ff 0000                                   ....

20400018 <_impure_ptr>:
20400018:	0020 2040 0000 0000                          .@ ....

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__malloc_av_>:
	...
20400450:	0448 2040 0448 2040 0450 2040 0450 2040     H.@ H.@ P.@ P.@ 
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....

20400854 <__malloc_trim_threshold>:
20400854:	0000 0002                                   ....

20400858 <__atexit_recursive_mutex>:
20400858:	c88c 2040                                   ..@ 

2040085c <__global_locale>:
2040085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040091c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040093c:	6e71 0040 6801 0040 0000 0000 ad1c 0040     qn@..h@.......@.
2040094c:	ad18 0040 ac80 0040 ac80 0040 ac80 0040     ..@...@...@...@.
2040095c:	ac80 0040 ac80 0040 ac80 0040 ac80 0040     ..@...@...@...@.
2040096c:	ac80 0040 ac80 0040 ffff ffff ffff ffff     ..@...@.........
2040097c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
