// Seed: 653792437
module module_0 ();
  logic [1 : -1] id_1;
  wire id_2;
  ;
  parameter id_3 = -1;
  wire id_4;
  genvar id_5;
  generate
    assign id_1 = id_2 < id_1;
  endgenerate
  parameter id_6 = 1'b0;
  assign id_1 = id_1;
  parameter id_7 = (id_6);
  assign id_1 = -1'h0;
  localparam id_8 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    output supply0 id_8,
    output wire id_9,
    input supply1 id_10,
    input uwire id_11
);
  wire id_13;
  wire id_14, id_15;
  module_0 modCall_1 ();
  assign id_8 = id_6;
endmodule
