<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: ARM Cortex-Mx</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">ARM Cortex-Mx<div class="ingroups"><a class="el" href="group__ports.html">Ports</a> &raquo; <a class="el" href="group__iar.html">IAR Ports</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for ARM Cortex-Mx:</div>
<div class="dyncontent">
<div class="center"><img src="group__IAR__ARMCMx.png" border="0" usemap="#group____IAR____ARMCMx" alt=""/></div>
<map name="group____IAR____ARMCMx" id="group____IAR____ARMCMx">
<area shape="rect" href="group__IAR__ARMCMx__STARTUP.html" title=" " alt="" coords="341,5,463,31"/>
<area shape="rect" href="group__IAR__ARMCMx__CONF.html" title=" " alt="" coords="320,55,484,80"/>
<area shape="rect" href="group__iar.html" title="Ports for the IAR compiler." alt="" coords="5,104,87,129"/>
<area shape="rect" title=" " alt="" coords="135,104,259,129"/>
<area shape="rect" href="group__IAR__ARMCMx__CORE.html" title=" " alt="" coords="307,104,497,129"/>
<area shape="rect" href="group__IAR__ARMCMx__NVIC.html" title=" " alt="" coords="348,153,456,179"/>
<area shape="rect" href="group__IAR__ARMCMx__SPECIFIC.html" title=" " alt="" coords="308,203,496,228"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__IAR__ARMCMx__CONF"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IAR__ARMCMx__CONF.html">Configuration Options</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__IAR__ARMCMx__CORE"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IAR__ARMCMx__CORE.html">Core Port Implementation</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__IAR__ARMCMx__STARTUP"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IAR__ARMCMx__STARTUP.html">Startup Support</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__IAR__ARMCMx__NVIC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IAR__ARMCMx__NVIC.html">NVIC Support</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__IAR__ARMCMx__SPECIFIC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IAR__ARMCMx__SPECIFIC.html">Specific Implementations</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ARM Cortex-Mx port for the IAR compiler.</p>
<h1><a class="anchor" id="IAR_ARMCMx_INTRO"></a>
Introduction</h1>
<p>This port supports all the cores implementing the ARMv6-M and ARMv7-M architectures.</p>
<h1><a class="anchor" id="IAR_ARMCMx_MODES"></a>
Kernel Modes</h1>
<p>The Cortex-Mx port supports two distinct kernel modes:</p><ul>
<li><b>Advanced Kernel</b> mode. In this mode the kernel only masks interrupt sources with priorities below or equal to the <code>CORTEX_BASEPRI_KERNEL</code> level. Higher priorities are not affected by the kernel critical sections and can be used for fast interrupts. This mode is not available in the ARMv6-M architecture which does not support priority masking.</li>
<li><b>Compact Kernel</b> mode. In this mode the kernel handles IRQ priorities in a simplified way, all interrupt sources are disabled when the kernel enters into a critical zone and re-enabled on exit. This is simple and adequate for most applications, this mode results in a more compact and faster kernel.</li>
</ul>
<p>The selection of the mode is performed using the port configuration option <code>CORTEX_SIMPLIFIED_PRIORITY</code>. Apart from the different handling of interrupts there are no other differences between the two modes. The kernel API is exactly the same.</p>
<h1><a class="anchor" id="IAR_ARMCMx_STATES_A"></a>
System logical states in Compact Kernel mode</h1>
<p>The ChibiOS/RT logical <a class="el" href="concepts.html#system_states">System States</a> are mapped as follow in Compact Kernel mode:</p><ul>
<li><b>Init</b>. This state is represented by the startup code and the initialization code before <code><a class="el" href="group__system_gafe2c7de6567e98e487e009e81e3be10b.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code> is executed. It has not a special hardware state associated.</li>
<li><b>Normal</b>. This is the state the system has after executing <code><a class="el" href="group__system_gafe2c7de6567e98e487e009e81e3be10b.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code>. In this state interrupts are enabled. The processor is running in thread-privileged mode.</li>
<li><b>Suspended</b>. In this state the interrupt sources are globally disabled. The processor is running in thread-privileged mode. In this mode this state is not different from the <b>Disabled</b> state.</li>
<li><b>Disabled</b>. In this state the interrupt sources are globally disabled. The processor is running in thread-privileged mode. In this mode this state is not different from the <b>Suspended</b> state.</li>
<li><b>Sleep</b>. This state is entered with the execution of the specific instruction <code><b>wfi</b></code>.</li>
<li><b>S-Locked</b>. In this state the interrupt sources are globally disabled. The processor is running in thread-privileged mode.</li>
<li><b>I-Locked</b>. In this state the interrupt sources are globally disabled. The processor is running in exception-privileged mode.</li>
<li><b>Serving Regular Interrupt</b>. In this state the interrupt sources are not globally masked but only interrupts with higher priority can preempt the current handler. The processor is running in exception-privileged mode.</li>
<li><b>Serving Fast Interrupt</b>. Not implemented in compact kernel mode.</li>
<li><b>Serving Non-Maskable Interrupt</b>. The Cortex-Mx has a specific asynchronous NMI vector and several synchronous fault vectors that can be considered belonging to this category.</li>
<li><b>Halted</b>. Implemented as an infinite loop after globally masking all the maskable interrupt sources. The ARM state is whatever the processor was running when <code><a class="el" href="group__system_gad43b78f160a2c983792af3041cc4a536.html#gad43b78f160a2c983792af3041cc4a536" title="Halts the system.">chSysHalt()</a></code> was invoked.</li>
</ul>
<h1><a class="anchor" id="IAR_ARMCMx_STATES_B"></a>
System logical states in Advanced Kernel mode</h1>
<p>The ChibiOS/RT logical <a class="el" href="concepts.html#system_states">System States</a> are mapped as follow in the Advanced Kernel mode:</p><ul>
<li><b>Init</b>. This state is represented by the startup code and the initialization code before <code><a class="el" href="group__system_gafe2c7de6567e98e487e009e81e3be10b.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code> is executed. It has not a special hardware state associated.</li>
<li><b>Normal</b>. This is the state the system has after executing <code><a class="el" href="group__system_gafe2c7de6567e98e487e009e81e3be10b.html#gafe2c7de6567e98e487e009e81e3be10b" title="ChibiOS/RT initialization.">chSysInit()</a></code>. In this state the ARM Cortex-Mx has the BASEPRI register set at <code>CORTEX_BASEPRI_USER</code> level, interrupts are not masked. The processor is running in thread-privileged mode.</li>
<li><b>Suspended</b>. In this state the interrupt sources are not globally masked but the BASEPRI register is set to <code>CORTEX_BASEPRI_KERNEL</code> thus masking any interrupt source with lower or equal priority. The processor is running in thread-privileged mode.</li>
<li><b>Disabled</b>. Interrupt sources are globally masked. The processor is running in thread-privileged mode.</li>
<li><b>Sleep</b>. This state is entered with the execution of the specific instruction <code><b>wfi</b></code>.</li>
<li><b>S-Locked</b>. In this state the interrupt sources are not globally masked but the BASEPRI register is set to <code>CORTEX_BASEPRI_KERNEL</code> thus masking any interrupt source with lower or equal priority. The processor is running in thread-privileged mode.</li>
<li><b>I-Locked</b>. In this state the interrupt sources are not globally masked but the BASEPRI register is set to <code>CORTEX_BASEPRI_KERNEL</code> thus masking any interrupt source with lower or equal priority. The processor is running in exception-privileged mode.</li>
<li><b>Serving Regular Interrupt</b>. In this state the interrupt sources are not globally masked but only interrupts with higher priority can preempt the current handler. The processor is running in exception-privileged mode.</li>
<li><b>Serving Fast Interrupt</b>. Fast interrupts are defined as interrupt sources having higher priority level than the kernel (<code>CORTEX_BASEPRI_KERNEL</code>). In this state is not possible to switch to the I-Locked state because fast interrupts can preempt the kernel critical zone.<br  />
 This state is not implemented in the ARMv6-M implementation because priority masking is not present in this architecture.</li>
<li><b>Serving Non-Maskable Interrupt</b>. The Cortex-Mx has a specific asynchronous NMI vector and several synchronous fault vectors that can be considered belonging to this category.</li>
<li><b>Halted</b>. Implemented as an infinite loop after globally masking all the maskable interrupt sources. The ARM state is whatever the processor was running when <code><a class="el" href="group__system_gad43b78f160a2c983792af3041cc4a536.html#gad43b78f160a2c983792af3041cc4a536" title="Halts the system.">chSysHalt()</a></code> was invoked.</li>
</ul>
<h1><a class="anchor" id="IAR_ARMCMx_NOTES"></a>
ARM Cortex-Mx/IAR port notes</h1>
<p>The ARM Cortex-Mx port is organized as follow:</p><ul>
<li>The <code><a class="el" href="group__ARMCMx__STARTUP.html#ga6288eba0f8e8ad3ab1544ad731eb7667" title="Application main() function.">main()</a></code> function is invoked in thread-privileged mode.</li>
<li>Each thread has a private process stack, the system has a single main stack where all the interrupts and exceptions are processed.</li>
<li>The threads are started in thread-privileged mode.</li>
<li>Interrupt nesting and the other advanced core/NVIC features are supported.</li>
<li>The Cortex-Mx port is perfectly generic, support for more devices can be easily added by adding a subdirectory under <code>./os/ports/IAR/ARMCMx</code> and giving it the name of the new device, then copy the files from another device into the new directory and customize them for the new device.</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
