<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="calculadora.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comparador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="comparador_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="concatenacion_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_principal.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="modulo_principal.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="modulo_principal.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="modulo_principal.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="modulo_principal.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="modulo_principal.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="modulo_principal.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_principal.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="modulo_principal.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="modulo_principal.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="modulo_principal.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="modulo_principal.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="modulo_principal.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="modulo_principal.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_principal.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="modulo_principal.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="modulo_principal.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="modulo_principal.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="modulo_principal.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="modulo_principal.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="modulo_principal.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_principal.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="modulo_principal.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="modulo_principal.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_principal_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_principal_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_principal_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modulo_principal_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_principal_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_principal_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_principal_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="modulo_principal_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="modulo_principal_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="modulo_principal_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_principal_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_principal_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="modulo_principal_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="modulo_principal_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_principal_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplicar_0_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_plexor_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="restador_5bits_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="suma_0_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sumador_5bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1676244938" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1676244938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676262752" xil_pn:in_ck="-6444187970117154909" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1676262752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clock_de_500hz.v"/>
      <outfile xil_pn:name="comparador.v"/>
      <outfile xil_pn:name="concatenacion.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="display_7s.v"/>
      <outfile xil_pn:name="modulo_principal.v"/>
      <outfile xil_pn:name="multiplicar_0.v"/>
      <outfile xil_pn:name="mux_plexor.v"/>
      <outfile xil_pn:name="resta_0.v"/>
      <outfile xil_pn:name="restador_5bits.v"/>
      <outfile xil_pn:name="suma_0.v"/>
      <outfile xil_pn:name="sumador_5bits.v"/>
    </transform>
    <transform xil_pn:end_ts="1676263025" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-615212114735041377" xil_pn:start_ts="1676263025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676263025" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1435899575187073629" xil_pn:start_ts="1676263025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676244939" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-991915743209051290" xil_pn:start_ts="1676244939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676262752" xil_pn:in_ck="-6444187970117154909" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1676262752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clock_de_500hz.v"/>
      <outfile xil_pn:name="comparador.v"/>
      <outfile xil_pn:name="concatenacion.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="display_7s.v"/>
      <outfile xil_pn:name="modulo_principal.v"/>
      <outfile xil_pn:name="multiplicar_0.v"/>
      <outfile xil_pn:name="mux_plexor.v"/>
      <outfile xil_pn:name="resta_0.v"/>
      <outfile xil_pn:name="restador_5bits.v"/>
      <outfile xil_pn:name="suma_0.v"/>
      <outfile xil_pn:name="sumador_5bits.v"/>
    </transform>
    <transform xil_pn:end_ts="1676263027" xil_pn:in_ck="-6444187970117154909" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-777168977588152899" xil_pn:start_ts="1676263025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="comparador_beh.prj"/>
      <outfile xil_pn:name="comparador_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1676263027" xil_pn:in_ck="-470663532523588578" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2598085905284634496" xil_pn:start_ts="1676263027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="comparador_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3983401063261057158" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-991915743209051290" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2949671552011629704" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675807242" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8232287500003572016" xil_pn:start_ts="1675807242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679326830" xil_pn:in_ck="-6444187970117154909" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1853692732442866613" xil_pn:start_ts="1679326824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="modulo_principal.lso"/>
      <outfile xil_pn:name="modulo_principal.ngc"/>
      <outfile xil_pn:name="modulo_principal.ngr"/>
      <outfile xil_pn:name="modulo_principal.prj"/>
      <outfile xil_pn:name="modulo_principal.stx"/>
      <outfile xil_pn:name="modulo_principal.syr"/>
      <outfile xil_pn:name="modulo_principal.xst"/>
      <outfile xil_pn:name="modulo_principal_beh.prj"/>
      <outfile xil_pn:name="modulo_principal_stx_beh.prj"/>
      <outfile xil_pn:name="modulo_principal_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1676298549" xil_pn:in_ck="-3905443854371166118" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6355572468989049139" xil_pn:start_ts="1676298549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679326835" xil_pn:in_ck="-2482430711093329263" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6239519794702366791" xil_pn:start_ts="1679326830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="modulo_principal.bld"/>
      <outfile xil_pn:name="modulo_principal.ngd"/>
      <outfile xil_pn:name="modulo_principal_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1679326841" xil_pn:in_ck="-2482430711093329262" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1679326835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="modulo_principal.pcf"/>
      <outfile xil_pn:name="modulo_principal_map.map"/>
      <outfile xil_pn:name="modulo_principal_map.mrp"/>
      <outfile xil_pn:name="modulo_principal_map.ncd"/>
      <outfile xil_pn:name="modulo_principal_map.ngm"/>
      <outfile xil_pn:name="modulo_principal_map.xrpt"/>
      <outfile xil_pn:name="modulo_principal_summary.xml"/>
      <outfile xil_pn:name="modulo_principal_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679326850" xil_pn:in_ck="4515627103132764843" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1679326841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="modulo_principal.ncd"/>
      <outfile xil_pn:name="modulo_principal.pad"/>
      <outfile xil_pn:name="modulo_principal.par"/>
      <outfile xil_pn:name="modulo_principal.ptwx"/>
      <outfile xil_pn:name="modulo_principal.unroutes"/>
      <outfile xil_pn:name="modulo_principal.xpi"/>
      <outfile xil_pn:name="modulo_principal_pad.csv"/>
      <outfile xil_pn:name="modulo_principal_pad.txt"/>
      <outfile xil_pn:name="modulo_principal_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1679326914" xil_pn:in_ck="3462737797343185076" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="4970201210546912173" xil_pn:start_ts="1679326905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="modulo_principal.bgn"/>
      <outfile xil_pn:name="modulo_principal.bin"/>
      <outfile xil_pn:name="modulo_principal.bit"/>
      <outfile xil_pn:name="modulo_principal.drc"/>
      <outfile xil_pn:name="modulo_principal.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1679326850" xil_pn:in_ck="-2482430711093329394" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1679326846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="modulo_principal.twr"/>
      <outfile xil_pn:name="modulo_principal.twx"/>
    </transform>
  </transforms>

</generated_project>
