// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convDSPOpt_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        vec_V_V_dout,
        vec_V_V_empty_n,
        vec_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state12 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] vec_V_V_dout;
input   vec_V_V_empty_n;
output   vec_V_V_read;
output  [15:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vec_V_V_read;
reg out_V_V_write;
reg reps_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] conv_6_inc_new_V_0_address0;
reg    conv_6_inc_new_V_0_ce0;
wire   [10:0] conv_6_inc_new_V_0_q0;
wire   [4:0] conv_6_inc_new_V_0_address1;
reg    conv_6_inc_new_V_0_ce1;
wire   [10:0] conv_6_inc_new_V_0_q1;
wire   [4:0] conv_6_bias_new_V_0_address0;
reg    conv_6_bias_new_V_0_ce0;
wire   [19:0] conv_6_bias_new_V_0_q0;
wire   [4:0] conv_6_bias_new_V_0_address1;
reg    conv_6_bias_new_V_0_ce1;
wire   [19:0] conv_6_bias_new_V_0_q1;
wire   [4:0] conv_6_inc_new_V_1_address0;
reg    conv_6_inc_new_V_1_ce0;
wire   [10:0] conv_6_inc_new_V_1_q0;
wire   [4:0] conv_6_inc_new_V_1_address1;
reg    conv_6_inc_new_V_1_ce1;
wire   [10:0] conv_6_inc_new_V_1_q1;
wire   [4:0] conv_6_bias_new_V_1_address0;
reg    conv_6_bias_new_V_1_ce0;
wire   [19:0] conv_6_bias_new_V_1_q0;
wire   [4:0] conv_6_bias_new_V_1_address1;
reg    conv_6_bias_new_V_1_ce1;
wire   [19:0] conv_6_bias_new_V_1_q1;
wire   [10:0] conv_6_w_new_V_0_2_address0;
reg    conv_6_w_new_V_0_2_ce0;
wire   [15:0] conv_6_w_new_V_0_2_q0;
wire   [10:0] conv_6_w_new_V_0_1_address0;
reg    conv_6_w_new_V_0_1_ce0;
wire   [15:0] conv_6_w_new_V_0_1_q0;
wire   [10:0] conv_6_w_new_V_0_0_address0;
reg    conv_6_w_new_V_0_0_ce0;
wire   [15:0] conv_6_w_new_V_0_0_q0;
wire   [10:0] conv_6_w_new_V_1_2_address0;
reg    conv_6_w_new_V_1_2_ce0;
wire   [15:0] conv_6_w_new_V_1_2_q0;
wire   [10:0] conv_6_w_new_V_1_1_address0;
reg    conv_6_w_new_V_1_1_ce0;
wire   [15:0] conv_6_w_new_V_1_1_q0;
wire   [10:0] conv_6_w_new_V_1_0_address0;
reg    conv_6_w_new_V_1_0_ce0;
wire   [15:0] conv_6_w_new_V_1_0_q0;
reg    vec_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln392_reg_2599;
reg   [0:0] icmp_ln392_reg_2599_pp0_iter1_reg;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] o_out_reg_2744;
reg   [0:0] o_out_reg_2744_pp0_iter7_reg;
reg    reps_blk_n;
reg   [46:0] indvar_flatten143_reg_427;
reg   [15:0] indvar_flatten33_reg_438;
reg   [5:0] peIdx_0_i_reg_449;
reg   [9:0] indvar_flatten_reg_460;
reg   [5:0] infoldIdx_0_i_reg_471;
reg   [4:0] w_0_i_reg_482;
reg   [31:0] reps_read_reg_2562;
reg    ap_block_state1;
wire   [46:0] bound46_fu_533_p2;
reg   [46:0] bound46_reg_2568;
wire    ap_CS_fsm_state2;
wire   [4:0] trunc_ln404_fu_539_p1;
reg   [4:0] trunc_ln404_reg_2573;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln392_fu_551_p2;
reg   [0:0] icmp_ln392_reg_2599_pp0_iter2_reg;
reg   [0:0] icmp_ln392_reg_2599_pp0_iter3_reg;
reg   [0:0] icmp_ln392_reg_2599_pp0_iter4_reg;
reg   [0:0] icmp_ln392_reg_2599_pp0_iter5_reg;
wire   [46:0] add_ln392_5_fu_556_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln393_fu_562_p2;
reg   [0:0] icmp_ln393_reg_2608;
reg   [0:0] icmp_ln393_reg_2608_pp0_iter1_reg;
wire   [0:0] xor_ln393_fu_576_p2;
reg   [0:0] xor_ln393_reg_2619;
wire   [0:0] and_ln393_18_fu_600_p2;
reg   [0:0] and_ln393_18_reg_2624;
reg   [0:0] and_ln393_18_reg_2624_pp0_iter1_reg;
wire   [5:0] peIdx_fu_606_p2;
reg   [5:0] peIdx_reg_2635;
wire   [0:0] or_ln393_fu_612_p2;
reg   [0:0] or_ln393_reg_2640;
wire   [4:0] trunc_ln404_5_fu_618_p1;
reg   [4:0] trunc_ln404_5_reg_2645;
wire   [0:0] or_ln393_5_fu_628_p2;
reg   [0:0] or_ln393_5_reg_2651;
wire   [0:0] and_ln393_20_fu_634_p2;
reg   [0:0] and_ln393_20_reg_2656;
wire   [5:0] select_ln393_116_fu_640_p3;
wire   [5:0] select_ln399_fu_660_p3;
reg   [5:0] select_ln399_reg_2667;
reg   [5:0] select_ln399_reg_2667_pp0_iter1_reg;
reg   [5:0] select_ln399_reg_2667_pp0_iter2_reg;
reg   [5:0] select_ln399_reg_2667_pp0_iter3_reg;
reg   [5:0] select_ln399_reg_2667_pp0_iter4_reg;
wire   [5:0] infoldIdx_fu_668_p2;
wire   [9:0] select_ln394_5_fu_680_p3;
wire   [15:0] select_ln393_117_fu_694_p3;
reg   [10:0] conv_6_inc_new_V_0_l_reg_2689;
reg    ap_enable_reg_pp0_iter1;
reg   [19:0] conv_6_bias_new_V_0_1_reg_2694;
reg   [10:0] conv_6_inc_new_V_1_l_reg_2699;
reg   [19:0] conv_6_bias_new_V_1_1_reg_2704;
wire   [19:0] add_ln1353_fu_730_p2;
reg   [19:0] add_ln1353_reg_2709;
wire   [19:0] add_ln1353_46_fu_736_p2;
reg   [19:0] add_ln1353_46_reg_2714;
wire   [4:0] select_ln394_fu_833_p3;
wire   [0:0] o_out_fu_848_p2;
reg   [0:0] o_out_reg_2744_pp0_iter2_reg;
reg   [0:0] o_out_reg_2744_pp0_iter3_reg;
reg   [0:0] o_out_reg_2744_pp0_iter4_reg;
reg   [0:0] o_out_reg_2744_pp0_iter5_reg;
reg   [0:0] o_out_reg_2744_pp0_iter6_reg;
wire   [10:0] select_ln393_110_fu_910_p3;
reg   [10:0] select_ln393_110_reg_2778;
reg   [10:0] select_ln393_110_reg_2778_pp0_iter3_reg;
reg   [10:0] select_ln393_110_reg_2778_pp0_iter4_reg;
reg   [10:0] select_ln393_110_reg_2778_pp0_iter5_reg;
wire   [19:0] select_ln393_111_fu_917_p3;
reg   [19:0] select_ln393_111_reg_2783;
reg   [19:0] select_ln393_111_reg_2783_pp0_iter3_reg;
reg   [19:0] select_ln393_111_reg_2783_pp0_iter4_reg;
reg   [19:0] select_ln393_111_reg_2783_pp0_iter5_reg;
reg   [19:0] select_ln393_111_reg_2783_pp0_iter6_reg;
wire   [19:0] select_ln393_112_fu_930_p3;
reg   [19:0] select_ln393_112_reg_2788;
reg   [19:0] select_ln393_112_reg_2788_pp0_iter3_reg;
reg   [19:0] select_ln393_112_reg_2788_pp0_iter4_reg;
reg   [19:0] select_ln393_112_reg_2788_pp0_iter5_reg;
reg   [19:0] select_ln393_112_reg_2788_pp0_iter6_reg;
wire   [10:0] select_ln393_113_fu_937_p3;
reg   [10:0] select_ln393_113_reg_2793;
reg   [10:0] select_ln393_113_reg_2793_pp0_iter3_reg;
reg   [10:0] select_ln393_113_reg_2793_pp0_iter4_reg;
reg   [10:0] select_ln393_113_reg_2793_pp0_iter5_reg;
wire   [19:0] select_ln393_114_fu_944_p3;
reg   [19:0] select_ln393_114_reg_2798;
reg   [19:0] select_ln393_114_reg_2798_pp0_iter3_reg;
reg   [19:0] select_ln393_114_reg_2798_pp0_iter4_reg;
reg   [19:0] select_ln393_114_reg_2798_pp0_iter5_reg;
reg   [19:0] select_ln393_114_reg_2798_pp0_iter6_reg;
wire   [19:0] select_ln393_115_fu_957_p3;
reg   [19:0] select_ln393_115_reg_2803;
reg   [19:0] select_ln393_115_reg_2803_pp0_iter3_reg;
reg   [19:0] select_ln393_115_reg_2803_pp0_iter4_reg;
reg   [19:0] select_ln393_115_reg_2803_pp0_iter5_reg;
reg   [19:0] select_ln393_115_reg_2803_pp0_iter6_reg;
wire   [3:0] trunc_ln647_fu_964_p1;
reg   [3:0] trunc_ln647_reg_2808;
reg   [3:0] p_Result_78_i_i_reg_2813;
reg   [3:0] p_Result_1_i_i_reg_2818;
reg   [3:0] p_Result_78_1_i_i_reg_2823;
reg   [3:0] p_Result_2_i_i_reg_2828;
reg   [3:0] p_Result_78_2_i_i_reg_2833;
reg   [3:0] p_Result_3_i_i_reg_2838;
reg   [3:0] p_Result_78_3_i_i_reg_2843;
wire   [25:0] wpacks_0_0_V_fu_1084_p2;
reg  signed [25:0] wpacks_0_0_V_reg_2848;
wire   [25:0] wpacks_0_1_V_fu_1154_p2;
reg  signed [25:0] wpacks_0_1_V_reg_2853;
wire   [25:0] wpacks_0_2_V_fu_1224_p2;
reg  signed [25:0] wpacks_0_2_V_reg_2858;
wire   [25:0] wpacks_0_3_V_fu_1294_p2;
reg  signed [25:0] wpacks_0_3_V_reg_2863;
wire   [25:0] wpacks_1_0_V_fu_1346_p2;
reg  signed [25:0] wpacks_1_0_V_reg_2868;
wire   [25:0] wpacks_1_1_V_fu_1416_p2;
reg  signed [25:0] wpacks_1_1_V_reg_2873;
wire   [25:0] wpacks_1_2_V_fu_1486_p2;
reg  signed [25:0] wpacks_1_2_V_reg_2878;
wire   [25:0] wpacks_1_3_V_fu_1556_p2;
reg  signed [25:0] wpacks_1_3_V_reg_2883;
wire  signed [40:0] mul_ln1352_fu_2434_p2;
reg  signed [40:0] mul_ln1352_reg_2888;
wire  signed [40:0] mul_ln1352_49_fu_2441_p2;
reg  signed [40:0] mul_ln1352_49_reg_2893;
wire   [20:0] trunc_ln700_fu_1608_p1;
reg   [20:0] trunc_ln700_reg_2898;
wire   [20:0] trunc_ln700_95_fu_1611_p1;
reg   [20:0] trunc_ln700_95_reg_2903;
wire  signed [40:0] mul_ln1352_50_fu_2448_p2;
reg  signed [40:0] mul_ln1352_50_reg_2908;
wire   [20:0] trunc_ln700_96_fu_1621_p1;
reg   [20:0] trunc_ln700_96_reg_2913;
wire  signed [40:0] mul_ln1352_51_fu_2455_p2;
reg  signed [40:0] mul_ln1352_51_reg_2918;
wire   [20:0] trunc_ln700_97_fu_1631_p1;
reg   [20:0] trunc_ln700_97_reg_2923;
wire  signed [40:0] mul_ln1352_52_fu_2462_p2;
reg  signed [40:0] mul_ln1352_52_reg_2928;
wire  signed [40:0] mul_ln1352_53_fu_2469_p2;
reg  signed [40:0] mul_ln1352_53_reg_2933;
wire   [20:0] trunc_ln700_98_fu_1640_p1;
reg   [20:0] trunc_ln700_98_reg_2938;
wire   [20:0] trunc_ln700_99_fu_1643_p1;
reg   [20:0] trunc_ln700_99_reg_2943;
wire  signed [40:0] mul_ln1352_54_fu_2476_p2;
reg  signed [40:0] mul_ln1352_54_reg_2948;
wire   [20:0] trunc_ln700_100_fu_1649_p1;
reg   [20:0] trunc_ln700_100_reg_2953;
wire  signed [40:0] mul_ln1352_55_fu_2483_p2;
reg  signed [40:0] mul_ln1352_55_reg_2958;
wire   [20:0] trunc_ln700_101_fu_1655_p1;
reg   [20:0] trunc_ln700_101_reg_2963;
wire  signed [41:0] add_ln700_fu_1664_p2;
reg  signed [41:0] add_ln700_reg_2968;
wire  signed [41:0] add_ln700_139_fu_1680_p2;
reg  signed [41:0] add_ln700_139_reg_2974;
reg   [0:0] tmp_64_reg_2980;
wire  signed [41:0] add_ln700_101_fu_1710_p2;
reg  signed [41:0] add_ln700_101_reg_2985;
wire  signed [41:0] add_ln700_145_fu_1726_p2;
reg  signed [41:0] add_ln700_145_reg_2991;
reg   [0:0] tmp_67_reg_2997;
reg   [17:0] firPartialRes0_V_0_3_5_reg_3002;
reg   [17:0] firPartialRes0_V_1_3_5_reg_3007;
reg   [17:0] firPartialRes1_0_V_s_reg_3012;
reg   [17:0] firPartialRes1_1_V_s_reg_3017;
wire   [0:0] o_clear_fu_1774_p2;
reg   [0:0] o_clear_reg_3022;
wire   [10:0] add_ln78_22_fu_1840_p2;
reg   [10:0] add_ln78_22_reg_3030;
reg   [9:0] tmp_reg_3035;
reg   [0:0] tmp_66_reg_3040;
wire  signed [17:0] add_ln398_fu_1880_p2;
reg  signed [17:0] add_ln398_reg_3045;
wire  signed [17:0] outPartialArr0_0_V_fu_1894_p2;
reg  signed [17:0] outPartialArr0_0_V_reg_3050;
wire   [10:0] add_ln78_25_fu_1961_p2;
reg   [10:0] add_ln78_25_reg_3055;
reg   [9:0] tmp_s_reg_3060;
reg   [0:0] tmp_69_reg_3065;
wire  signed [17:0] add_ln398_6_fu_2001_p2;
reg  signed [17:0] add_ln398_6_reg_3070;
wire  signed [17:0] outPartialArr0_1_V_fu_2015_p2;
reg  signed [17:0] outPartialArr0_1_V_reg_3075;
wire  signed [28:0] ret_V_fu_2490_p2;
reg  signed [28:0] ret_V_reg_3080;
wire  signed [28:0] ret_V_70_fu_2496_p2;
reg  signed [28:0] ret_V_70_reg_3086;
wire  signed [28:0] ret_V_73_fu_2502_p2;
reg  signed [28:0] ret_V_73_reg_3092;
wire  signed [28:0] ret_V_76_fu_2508_p2;
reg  signed [28:0] ret_V_76_reg_3098;
wire   [3:0] res_V_fu_2231_p3;
reg   [3:0] res_V_reg_3104;
wire   [3:0] res_V_14_fu_2293_p3;
reg   [3:0] res_V_14_reg_3109;
wire   [3:0] res_V_15_fu_2355_p3;
reg   [3:0] res_V_15_reg_3114;
wire   [3:0] res_V_16_fu_2417_p3;
reg   [3:0] res_V_16_reg_3119;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire   [63:0] zext_ln458_fu_543_p1;
wire   [63:0] zext_ln458_5_fu_802_p1;
wire   [63:0] zext_ln404_8_fu_864_p1;
reg   [17:0] firPartialRes0_V_0_3_fu_198;
wire   [17:0] select_ln398_31_fu_2076_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes0_V_0_3_5;
reg   [17:0] firPartialRes0_V_1_3_fu_202;
wire   [17:0] select_ln398_35_fu_2119_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes0_V_1_3_5;
reg   [17:0] firPartialRes1_0_V_5_fu_206;
wire   [17:0] firPartialRes1_0_V_fu_2083_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes1_0_V_s;
reg   [17:0] firPartialRes1_1_V_5_fu_210;
wire   [17:0] firPartialRes1_1_V_fu_2126_p3;
reg   [17:0] ap_sig_allocacmp_firPartialRes1_1_V_s;
reg   [17:0] outPartialArr0_0_V_5_fu_214;
reg   [17:0] outPartialArr0_1_V_5_fu_218;
reg   [17:0] outPartialArr1_V_0_3_fu_222;
reg   [17:0] outPartialArr1_V_1_3_fu_226;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln392_5_fu_498_p2;
wire   [31:0] shl_ln392_fu_493_p2;
wire   [31:0] add_ln392_fu_503_p2;
wire   [45:0] tmp_90_fu_509_p3;
wire   [40:0] tmp_91_fu_521_p3;
wire   [46:0] p_shl230_fu_529_p1;
wire   [46:0] p_shl_fu_517_p1;
wire   [0:0] icmp_ln395_fu_582_p2;
wire   [0:0] icmp_ln394_fu_594_p2;
wire   [5:0] select_ln393_fu_568_p3;
wire   [0:0] xor_ln393_5_fu_622_p2;
wire   [0:0] and_ln393_17_fu_588_p2;
wire   [0:0] or_ln399_fu_648_p2;
wire   [0:0] or_ln399_5_fu_654_p2;
wire   [9:0] add_ln394_5_fu_674_p2;
wire   [15:0] add_ln393_5_fu_688_p2;
wire   [10:0] shl_ln_fu_702_p3;
wire   [8:0] shl_ln404_4_fu_713_p3;
wire   [11:0] zext_ln404_fu_709_p1;
wire   [11:0] zext_ln404_7_fu_720_p1;
wire   [11:0] sub_ln404_fu_724_p2;
wire   [0:0] icmp_ln399_fu_749_p2;
wire   [10:0] shl_ln404_mid1_fu_767_p3;
wire   [8:0] shl_ln404_4_mid1_fu_778_p3;
wire   [11:0] zext_ln404_13_fu_774_p1;
wire   [11:0] zext_ln404_14_fu_785_p1;
wire   [11:0] sub_ln404_5_fu_789_p2;
wire   [11:0] select_ln393_101_fu_742_p3;
wire   [0:0] and_ln393_fu_755_p2;
wire   [4:0] select_ln393_108_fu_760_p3;
wire   [4:0] w_fu_814_p2;
wire   [0:0] icmp_ln399_8_fu_820_p2;
wire   [0:0] and_ln393_19_fu_809_p2;
wire   [0:0] icmp_ln399_4_fu_843_p2;
wire   [0:0] select_ln399_5_fu_826_p3;
wire   [11:0] select_ln393_109_fu_795_p3;
wire   [11:0] zext_ln395_fu_840_p1;
wire   [11:0] add_ln404_fu_854_p2;
wire  signed [31:0] sext_ln404_fu_860_p1;
wire   [10:0] select_ln393_102_fu_874_p3;
wire   [19:0] select_ln393_103_fu_880_p3;
wire   [19:0] add_ln1353_47_fu_924_p2;
wire   [19:0] select_ln393_104_fu_886_p3;
wire   [10:0] select_ln393_105_fu_892_p3;
wire   [19:0] select_ln393_106_fu_898_p3;
wire   [19:0] add_ln1353_48_fu_951_p2;
wire   [19:0] select_ln393_107_fu_904_p3;
wire   [3:0] trunc_ln68_fu_1042_p1;
wire   [3:0] trunc_ln68_11_fu_1054_p1;
wire   [14:0] shl_ln68_s_fu_1058_p3;
wire   [3:0] trunc_ln647_21_fu_1038_p1;
wire  signed [15:0] sext_ln68_fu_1066_p1;
wire  signed [15:0] sext_ln68_169_fu_1070_p1;
wire   [15:0] add_ln68_fu_1074_p2;
wire   [25:0] shl_ln1_fu_1046_p3;
wire  signed [25:0] sext_ln68_170_fu_1080_p1;
wire   [3:0] tmp_92_fu_1100_p4;
wire   [3:0] tmp_93_fu_1118_p4;
wire   [14:0] shl_ln68_70_fu_1128_p3;
wire   [3:0] p_Result_1_i8_i_fu_1090_p4;
wire  signed [15:0] sext_ln68_171_fu_1136_p1;
wire  signed [15:0] sext_ln68_172_fu_1140_p1;
wire   [15:0] add_ln68_77_fu_1144_p2;
wire   [25:0] shl_ln68_69_fu_1110_p3;
wire  signed [25:0] sext_ln68_173_fu_1150_p1;
wire   [3:0] tmp_94_fu_1170_p4;
wire   [3:0] tmp_95_fu_1188_p4;
wire   [14:0] shl_ln68_72_fu_1198_p3;
wire   [3:0] p_Result_2_i9_i_fu_1160_p4;
wire  signed [15:0] sext_ln68_174_fu_1206_p1;
wire  signed [15:0] sext_ln68_175_fu_1210_p1;
wire   [15:0] add_ln68_79_fu_1214_p2;
wire   [25:0] shl_ln68_71_fu_1180_p3;
wire  signed [25:0] sext_ln68_176_fu_1220_p1;
wire   [3:0] tmp_96_fu_1240_p4;
wire   [3:0] tmp_97_fu_1258_p4;
wire   [14:0] shl_ln68_74_fu_1268_p3;
wire   [3:0] p_Result_3_i10_i_fu_1230_p4;
wire  signed [15:0] sext_ln68_177_fu_1276_p1;
wire  signed [15:0] sext_ln68_178_fu_1280_p1;
wire   [15:0] add_ln68_81_fu_1284_p2;
wire   [25:0] shl_ln68_73_fu_1250_p3;
wire  signed [25:0] sext_ln68_179_fu_1290_p1;
wire   [3:0] trunc_ln68_12_fu_1304_p1;
wire   [3:0] trunc_ln68_13_fu_1316_p1;
wire   [14:0] shl_ln68_76_fu_1320_p3;
wire   [3:0] trunc_ln647_22_fu_1300_p1;
wire  signed [15:0] sext_ln68_180_fu_1328_p1;
wire  signed [15:0] sext_ln68_181_fu_1332_p1;
wire   [15:0] add_ln68_83_fu_1336_p2;
wire   [25:0] shl_ln68_75_fu_1308_p3;
wire  signed [25:0] sext_ln68_182_fu_1342_p1;
wire   [3:0] tmp_98_fu_1362_p4;
wire   [3:0] tmp_99_fu_1380_p4;
wire   [14:0] shl_ln68_78_fu_1390_p3;
wire   [3:0] p_Result_1_i25_i_fu_1352_p4;
wire  signed [15:0] sext_ln68_183_fu_1398_p1;
wire  signed [15:0] sext_ln68_184_fu_1402_p1;
wire   [15:0] add_ln68_85_fu_1406_p2;
wire   [25:0] shl_ln68_77_fu_1372_p3;
wire  signed [25:0] sext_ln68_185_fu_1412_p1;
wire   [3:0] tmp_100_fu_1432_p4;
wire   [3:0] tmp_101_fu_1450_p4;
wire   [14:0] shl_ln68_80_fu_1460_p3;
wire   [3:0] p_Result_2_i35_i_fu_1422_p4;
wire  signed [15:0] sext_ln68_186_fu_1468_p1;
wire  signed [15:0] sext_ln68_187_fu_1472_p1;
wire   [15:0] add_ln68_87_fu_1476_p2;
wire   [25:0] shl_ln68_79_fu_1442_p3;
wire  signed [25:0] sext_ln68_188_fu_1482_p1;
wire   [3:0] tmp_102_fu_1502_p4;
wire   [3:0] tmp_103_fu_1520_p4;
wire   [14:0] shl_ln68_82_fu_1530_p3;
wire   [3:0] p_Result_3_i45_i_fu_1492_p4;
wire  signed [15:0] sext_ln68_189_fu_1538_p1;
wire  signed [15:0] sext_ln68_190_fu_1542_p1;
wire   [15:0] add_ln68_89_fu_1546_p2;
wire   [25:0] shl_ln68_81_fu_1512_p3;
wire  signed [25:0] sext_ln68_191_fu_1552_p1;
wire   [14:0] ipack_0_V_fu_1562_p4;
wire   [14:0] ipack_1_V_fu_1570_p4;
wire   [14:0] ipack_2_V_fu_1578_p4;
wire   [14:0] ipack_3_V_fu_1586_p4;
wire  signed [41:0] sext_ln700_fu_1661_p1;
wire  signed [41:0] sext_ln215_67_fu_1658_p1;
wire  signed [41:0] sext_ln700_74_fu_1670_p1;
wire  signed [41:0] sext_ln700_75_fu_1677_p1;
wire   [20:0] add_ln700_141_fu_1686_p2;
wire   [20:0] add_ln700_138_fu_1673_p2;
wire   [20:0] add_ln700_142_fu_1690_p2;
wire  signed [41:0] sext_ln700_77_fu_1707_p1;
wire  signed [41:0] sext_ln215_72_fu_1704_p1;
wire  signed [41:0] sext_ln700_79_fu_1716_p1;
wire  signed [41:0] sext_ln700_80_fu_1723_p1;
wire   [20:0] add_ln700_147_fu_1732_p2;
wire   [20:0] add_ln700_144_fu_1719_p2;
wire   [20:0] add_ln700_148_fu_1736_p2;
wire  signed [42:0] sext_ln700_76_fu_1782_p1;
wire  signed [42:0] sext_ln700_73_fu_1779_p1;
wire   [41:0] add_ln700_140_fu_1785_p2;
wire   [10:0] p_Result_i_i_i_i2_s_fu_1799_p4;
wire   [10:0] zext_ln78_fu_1809_p1;
wire   [0:0] tmp_65_fu_1828_p3;
wire   [10:0] p_Result_i_i_i_i4_s_fu_1818_p4;
wire   [10:0] zext_ln78_22_fu_1836_p1;
wire   [42:0] add_ln700_97_fu_1789_p2;
wire   [10:0] trunc_ln647_23_fu_1795_p1;
wire   [10:0] add_ln78_fu_1812_p2;
wire   [17:0] select_ln398_fu_1872_p3;
wire  signed [17:0] sext_ln68_193_fu_1868_p1;
wire   [17:0] select_ln398_30_fu_1886_p3;
wire  signed [17:0] sext_ln68_192_fu_1864_p1;
wire  signed [42:0] sext_ln700_81_fu_1903_p1;
wire  signed [42:0] sext_ln700_78_fu_1900_p1;
wire   [41:0] add_ln700_146_fu_1906_p2;
wire   [10:0] p_Result_i_i_i_i2_3_fu_1920_p4;
wire   [10:0] zext_ln78_24_fu_1930_p1;
wire   [0:0] tmp_68_fu_1949_p3;
wire   [10:0] p_Result_i_i_i_i4_3_fu_1939_p4;
wire   [10:0] zext_ln78_25_fu_1957_p1;
wire   [42:0] add_ln700_103_fu_1910_p2;
wire   [10:0] trunc_ln647_24_fu_1916_p1;
wire   [10:0] add_ln78_24_fu_1933_p2;
wire   [17:0] select_ln398_33_fu_1993_p3;
wire  signed [17:0] sext_ln68_197_fu_1989_p1;
wire   [17:0] select_ln398_34_fu_2007_p3;
wire  signed [17:0] sext_ln68_196_fu_1985_p1;
wire  signed [10:0] sext_ln647_fu_2047_p1;
wire   [10:0] zext_ln78_23_fu_2050_p1;
wire   [10:0] add_ln78_23_fu_2053_p2;
wire  signed [17:0] firPartialRes0_0_V_fu_2059_p1;
wire  signed [17:0] sext_ln68_195_fu_2062_p1;
wire   [17:0] firPartialRes0_0_V_5_fu_2066_p2;
wire   [17:0] add_ln700_100_fu_2071_p2;
wire  signed [10:0] sext_ln647_12_fu_2090_p1;
wire   [10:0] zext_ln78_26_fu_2093_p1;
wire   [10:0] add_ln78_26_fu_2096_p2;
wire  signed [17:0] firPartialRes0_1_V_fu_2102_p1;
wire  signed [17:0] sext_ln68_199_fu_2105_p1;
wire   [17:0] firPartialRes0_1_V_5_fu_2109_p2;
wire   [17:0] add_ln700_106_fu_2114_p2;
wire  signed [29:0] sext_ln393_fu_2165_p1;
wire  signed [29:0] sext_ln1352_fu_2177_p1;
wire   [29:0] ret_V_79_fu_2180_p2;
wire  signed [28:0] sext_ln393_16_fu_2168_p1;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_69_fu_2192_p2;
wire   [9:0] tmp_70_fu_2197_p4;
wire   [0:0] icmp_ln895_52_fu_2207_p2;
wire   [3:0] trunc_ln_fu_2213_p4;
wire   [0:0] icmp_ln895_fu_2186_p2;
wire   [3:0] select_ln192_fu_2223_p3;
wire  signed [29:0] sext_ln1352_12_fu_2239_p1;
wire   [29:0] ret_V_80_fu_2242_p2;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_72_fu_2254_p2;
wire   [9:0] tmp_71_fu_2259_p4;
wire   [0:0] icmp_ln895_54_fu_2269_p2;
wire   [3:0] trunc_ln214_s_fu_2275_p4;
wire   [0:0] icmp_ln895_53_fu_2248_p2;
wire   [3:0] select_ln192_14_fu_2285_p3;
wire  signed [29:0] sext_ln393_17_fu_2171_p1;
wire  signed [29:0] sext_ln1352_13_fu_2301_p1;
wire   [29:0] ret_V_81_fu_2304_p2;
wire  signed [28:0] sext_ln393_18_fu_2174_p1;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_75_fu_2316_p2;
wire   [9:0] tmp_72_fu_2321_p4;
wire   [0:0] icmp_ln895_56_fu_2331_p2;
wire   [3:0] trunc_ln214_2_fu_2337_p4;
wire   [0:0] icmp_ln895_55_fu_2310_p2;
wire   [3:0] select_ln192_15_fu_2347_p3;
wire  signed [29:0] sext_ln1352_14_fu_2363_p1;
wire   [29:0] ret_V_82_fu_2366_p2;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_78_fu_2378_p2;
wire   [9:0] tmp_73_fu_2383_p4;
wire   [0:0] icmp_ln895_58_fu_2393_p2;
wire   [3:0] trunc_ln214_3_fu_2399_p4;
wire   [0:0] icmp_ln895_57_fu_2372_p2;
wire   [3:0] select_ln192_16_fu_2409_p3;
wire   [14:0] mul_ln1352_fu_2434_p1;
wire   [40:0] zext_ln215_fu_1597_p1;
wire   [14:0] mul_ln1352_49_fu_2441_p1;
wire   [40:0] zext_ln215_33_fu_1604_p1;
wire   [14:0] mul_ln1352_50_fu_2448_p1;
wire   [40:0] zext_ln215_34_fu_1617_p1;
wire   [14:0] mul_ln1352_51_fu_2455_p1;
wire   [40:0] zext_ln215_35_fu_1627_p1;
wire   [14:0] mul_ln1352_52_fu_2462_p1;
wire   [14:0] mul_ln1352_53_fu_2469_p1;
wire   [14:0] mul_ln1352_54_fu_2476_p1;
wire   [14:0] mul_ln1352_55_fu_2483_p1;
wire   [10:0] ret_V_fu_2490_p0;
wire   [28:0] zext_ln393_fu_2041_p1;
wire   [10:0] ret_V_70_fu_2496_p0;
wire   [10:0] ret_V_73_fu_2502_p0;
wire   [28:0] zext_ln393_13_fu_2044_p1;
wire   [10:0] ret_V_76_fu_2508_p0;
wire    ap_CS_fsm_state12;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

convDSPOpt_2_convdpG #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_6_inc_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_inc_new_V_0_address0),
    .ce0(conv_6_inc_new_V_0_ce0),
    .q0(conv_6_inc_new_V_0_q0),
    .address1(conv_6_inc_new_V_0_address1),
    .ce1(conv_6_inc_new_V_0_ce1),
    .q1(conv_6_inc_new_V_0_q1)
);

convDSPOpt_2_convdqG #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_6_bias_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_bias_new_V_0_address0),
    .ce0(conv_6_bias_new_V_0_ce0),
    .q0(conv_6_bias_new_V_0_q0),
    .address1(conv_6_bias_new_V_0_address1),
    .ce1(conv_6_bias_new_V_0_ce1),
    .q1(conv_6_bias_new_V_0_q1)
);

convDSPOpt_2_convdrG #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_6_inc_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_inc_new_V_1_address0),
    .ce0(conv_6_inc_new_V_1_ce0),
    .q0(conv_6_inc_new_V_1_q0),
    .address1(conv_6_inc_new_V_1_address1),
    .ce1(conv_6_inc_new_V_1_ce1),
    .q1(conv_6_inc_new_V_1_q1)
);

convDSPOpt_2_convdsG #(
    .DataWidth( 20 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
conv_6_bias_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_bias_new_V_1_address0),
    .ce0(conv_6_bias_new_V_1_ce0),
    .q0(conv_6_bias_new_V_1_q0),
    .address1(conv_6_bias_new_V_1_address1),
    .ce1(conv_6_bias_new_V_1_ce1),
    .q1(conv_6_bias_new_V_1_q1)
);

convDSPOpt_2_convdtH #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_6_w_new_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_w_new_V_0_2_address0),
    .ce0(conv_6_w_new_V_0_2_ce0),
    .q0(conv_6_w_new_V_0_2_q0)
);

convDSPOpt_2_convduH #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_6_w_new_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_w_new_V_0_1_address0),
    .ce0(conv_6_w_new_V_0_1_ce0),
    .q0(conv_6_w_new_V_0_1_q0)
);

convDSPOpt_2_convdvH #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_6_w_new_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_w_new_V_0_0_address0),
    .ce0(conv_6_w_new_V_0_0_ce0),
    .q0(conv_6_w_new_V_0_0_q0)
);

convDSPOpt_2_convdwH #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_6_w_new_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_w_new_V_1_2_address0),
    .ce0(conv_6_w_new_V_1_2_ce0),
    .q0(conv_6_w_new_V_1_2_q0)
);

convDSPOpt_2_convdxH #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_6_w_new_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_w_new_V_1_1_address0),
    .ce0(conv_6_w_new_V_1_1_ce0),
    .q0(conv_6_w_new_V_1_1_q0)
);

convDSPOpt_2_convdyH #(
    .DataWidth( 16 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
conv_6_w_new_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_6_w_new_V_1_0_address0),
    .ce0(conv_6_w_new_V_1_0_ce0),
    .q0(conv_6_w_new_V_1_0_q0)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U635(
    .din0(wpacks_0_0_V_reg_2848),
    .din1(mul_ln1352_fu_2434_p1),
    .dout(mul_ln1352_fu_2434_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U636(
    .din0(wpacks_0_1_V_reg_2853),
    .din1(mul_ln1352_49_fu_2441_p1),
    .dout(mul_ln1352_49_fu_2441_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U637(
    .din0(wpacks_0_2_V_reg_2858),
    .din1(mul_ln1352_50_fu_2448_p1),
    .dout(mul_ln1352_50_fu_2448_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U638(
    .din0(wpacks_0_3_V_reg_2863),
    .din1(mul_ln1352_51_fu_2455_p1),
    .dout(mul_ln1352_51_fu_2455_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U639(
    .din0(wpacks_1_0_V_reg_2868),
    .din1(mul_ln1352_52_fu_2462_p1),
    .dout(mul_ln1352_52_fu_2462_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U640(
    .din0(wpacks_1_1_V_reg_2873),
    .din1(mul_ln1352_53_fu_2469_p1),
    .dout(mul_ln1352_53_fu_2469_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U641(
    .din0(wpacks_1_2_V_reg_2878),
    .din1(mul_ln1352_54_fu_2476_p1),
    .dout(mul_ln1352_54_fu_2476_p2)
);

ultra_net_mul_mulbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 41 ))
ultra_net_mul_mulbml_U642(
    .din0(wpacks_1_3_V_reg_2883),
    .din1(mul_ln1352_55_fu_2483_p1),
    .dout(mul_ln1352_55_fu_2483_p2)
);

ultra_net_mul_mulc8D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
ultra_net_mul_mulc8D_U643(
    .din0(ret_V_fu_2490_p0),
    .din1(outPartialArr0_0_V_reg_3050),
    .dout(ret_V_fu_2490_p2)
);

ultra_net_mul_mulc8D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
ultra_net_mul_mulc8D_U644(
    .din0(ret_V_70_fu_2496_p0),
    .din1(add_ln398_reg_3045),
    .dout(ret_V_70_fu_2496_p2)
);

ultra_net_mul_mulc8D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
ultra_net_mul_mulc8D_U645(
    .din0(ret_V_73_fu_2502_p0),
    .din1(outPartialArr0_1_V_reg_3075),
    .dout(ret_V_73_fu_2502_p2)
);

ultra_net_mul_mulc8D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
ultra_net_mul_mulc8D_U646(
    .din0(ret_V_76_fu_2508_p0),
    .din1(add_ln398_6_reg_3070),
    .dout(ret_V_76_fu_2508_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd0))) begin
        indvar_flatten143_reg_427 <= add_ln392_5_fu_556_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten143_reg_427 <= 47'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd0))) begin
        indvar_flatten33_reg_438 <= select_ln393_117_fu_694_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten33_reg_438 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd0))) begin
        indvar_flatten_reg_460 <= select_ln394_5_fu_680_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_460 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd0))) begin
        infoldIdx_0_i_reg_471 <= infoldIdx_fu_668_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        infoldIdx_0_i_reg_471 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd0))) begin
        peIdx_0_i_reg_449 <= select_ln393_116_fu_640_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        peIdx_0_i_reg_449 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_reg_2599 == 1'd0))) begin
        w_0_i_reg_482 <= select_ln394_fu_833_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_0_i_reg_482 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln393_18_reg_2624) & (icmp_ln393_reg_2608 == 1'd0))) begin
        add_ln1353_46_reg_2714 <= add_ln1353_46_fu_736_p2;
        add_ln1353_reg_2709 <= add_ln1353_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2599_pp0_iter4_reg == 1'd0))) begin
        add_ln398_6_reg_3070 <= add_ln398_6_fu_2001_p2;
        add_ln398_reg_3045 <= add_ln398_fu_1880_p2;
        add_ln78_22_reg_3030 <= add_ln78_22_fu_1840_p2;
        add_ln78_25_reg_3055 <= add_ln78_25_fu_1961_p2;
        firPartialRes0_V_0_3_5_reg_3002 <= ap_sig_allocacmp_firPartialRes0_V_0_3_5;
        firPartialRes0_V_1_3_5_reg_3007 <= ap_sig_allocacmp_firPartialRes0_V_1_3_5;
        firPartialRes1_0_V_s_reg_3012 <= ap_sig_allocacmp_firPartialRes1_0_V_s;
        firPartialRes1_1_V_s_reg_3017 <= ap_sig_allocacmp_firPartialRes1_1_V_s;
        o_clear_reg_3022 <= o_clear_fu_1774_p2;
        outPartialArr0_0_V_reg_3050 <= outPartialArr0_0_V_fu_1894_p2;
        outPartialArr0_1_V_reg_3075 <= outPartialArr0_1_V_fu_2015_p2;
        tmp_66_reg_3040 <= add_ln700_140_fu_1785_p2[32'd32];
        tmp_69_reg_3065 <= add_ln700_146_fu_1906_p2[32'd32];
        tmp_reg_3035 <= {{add_ln700_97_fu_1789_p2[42:33]}};
        tmp_s_reg_3060 <= {{add_ln700_103_fu_1910_p2[42:33]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2599_pp0_iter3_reg == 1'd0))) begin
        add_ln700_101_reg_2985 <= add_ln700_101_fu_1710_p2;
        add_ln700_139_reg_2974 <= add_ln700_139_fu_1680_p2;
        add_ln700_145_reg_2991 <= add_ln700_145_fu_1726_p2;
        add_ln700_reg_2968 <= add_ln700_fu_1664_p2;
        tmp_64_reg_2980 <= add_ln700_142_fu_1690_p2[32'd10];
        tmp_67_reg_2997 <= add_ln700_148_fu_1736_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_fu_551_p2 == 1'd0))) begin
        and_ln393_18_reg_2624 <= and_ln393_18_fu_600_p2;
        and_ln393_20_reg_2656 <= and_ln393_20_fu_634_p2;
        icmp_ln393_reg_2608 <= icmp_ln393_fu_562_p2;
        or_ln393_5_reg_2651 <= or_ln393_5_fu_628_p2;
        or_ln393_reg_2640 <= or_ln393_fu_612_p2;
        peIdx_reg_2635 <= peIdx_fu_606_p2;
        select_ln399_reg_2667 <= select_ln399_fu_660_p3;
        trunc_ln404_5_reg_2645 <= trunc_ln404_5_fu_618_p1;
        xor_ln393_reg_2619 <= xor_ln393_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln393_18_reg_2624_pp0_iter1_reg <= and_ln393_18_reg_2624;
        icmp_ln392_reg_2599 <= icmp_ln392_fu_551_p2;
        icmp_ln392_reg_2599_pp0_iter1_reg <= icmp_ln392_reg_2599;
        icmp_ln393_reg_2608_pp0_iter1_reg <= icmp_ln393_reg_2608;
        select_ln399_reg_2667_pp0_iter1_reg <= select_ln399_reg_2667;
        trunc_ln404_reg_2573 <= trunc_ln404_fu_539_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound46_reg_2568[46 : 10] <= bound46_fu_533_p2[46 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_bias_new_V_0_1_reg_2694 <= conv_6_bias_new_V_0_q0;
        conv_6_bias_new_V_1_1_reg_2704 <= conv_6_bias_new_V_1_q0;
        conv_6_inc_new_V_0_l_reg_2689 <= conv_6_inc_new_V_0_q0;
        conv_6_inc_new_V_1_l_reg_2699 <= conv_6_inc_new_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter5_reg == 1'd0))) begin
        firPartialRes0_V_0_3_fu_198 <= select_ln398_31_fu_2076_p3;
        firPartialRes0_V_1_3_fu_202 <= select_ln398_35_fu_2119_p3;
        firPartialRes1_0_V_5_fu_206 <= firPartialRes1_0_V_fu_2083_p3;
        firPartialRes1_1_V_5_fu_210 <= firPartialRes1_1_V_fu_2126_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln392_reg_2599_pp0_iter2_reg <= icmp_ln392_reg_2599_pp0_iter1_reg;
        icmp_ln392_reg_2599_pp0_iter3_reg <= icmp_ln392_reg_2599_pp0_iter2_reg;
        icmp_ln392_reg_2599_pp0_iter4_reg <= icmp_ln392_reg_2599_pp0_iter3_reg;
        icmp_ln392_reg_2599_pp0_iter5_reg <= icmp_ln392_reg_2599_pp0_iter4_reg;
        o_out_reg_2744_pp0_iter2_reg <= o_out_reg_2744;
        o_out_reg_2744_pp0_iter3_reg <= o_out_reg_2744_pp0_iter2_reg;
        o_out_reg_2744_pp0_iter4_reg <= o_out_reg_2744_pp0_iter3_reg;
        o_out_reg_2744_pp0_iter5_reg <= o_out_reg_2744_pp0_iter4_reg;
        o_out_reg_2744_pp0_iter6_reg <= o_out_reg_2744_pp0_iter5_reg;
        o_out_reg_2744_pp0_iter7_reg <= o_out_reg_2744_pp0_iter6_reg;
        select_ln393_110_reg_2778_pp0_iter3_reg <= select_ln393_110_reg_2778;
        select_ln393_110_reg_2778_pp0_iter4_reg <= select_ln393_110_reg_2778_pp0_iter3_reg;
        select_ln393_110_reg_2778_pp0_iter5_reg <= select_ln393_110_reg_2778_pp0_iter4_reg;
        select_ln393_111_reg_2783_pp0_iter3_reg <= select_ln393_111_reg_2783;
        select_ln393_111_reg_2783_pp0_iter4_reg <= select_ln393_111_reg_2783_pp0_iter3_reg;
        select_ln393_111_reg_2783_pp0_iter5_reg <= select_ln393_111_reg_2783_pp0_iter4_reg;
        select_ln393_111_reg_2783_pp0_iter6_reg <= select_ln393_111_reg_2783_pp0_iter5_reg;
        select_ln393_112_reg_2788_pp0_iter3_reg <= select_ln393_112_reg_2788;
        select_ln393_112_reg_2788_pp0_iter4_reg <= select_ln393_112_reg_2788_pp0_iter3_reg;
        select_ln393_112_reg_2788_pp0_iter5_reg <= select_ln393_112_reg_2788_pp0_iter4_reg;
        select_ln393_112_reg_2788_pp0_iter6_reg <= select_ln393_112_reg_2788_pp0_iter5_reg;
        select_ln393_113_reg_2793_pp0_iter3_reg <= select_ln393_113_reg_2793;
        select_ln393_113_reg_2793_pp0_iter4_reg <= select_ln393_113_reg_2793_pp0_iter3_reg;
        select_ln393_113_reg_2793_pp0_iter5_reg <= select_ln393_113_reg_2793_pp0_iter4_reg;
        select_ln393_114_reg_2798_pp0_iter3_reg <= select_ln393_114_reg_2798;
        select_ln393_114_reg_2798_pp0_iter4_reg <= select_ln393_114_reg_2798_pp0_iter3_reg;
        select_ln393_114_reg_2798_pp0_iter5_reg <= select_ln393_114_reg_2798_pp0_iter4_reg;
        select_ln393_114_reg_2798_pp0_iter6_reg <= select_ln393_114_reg_2798_pp0_iter5_reg;
        select_ln393_115_reg_2803_pp0_iter3_reg <= select_ln393_115_reg_2803;
        select_ln393_115_reg_2803_pp0_iter4_reg <= select_ln393_115_reg_2803_pp0_iter3_reg;
        select_ln393_115_reg_2803_pp0_iter5_reg <= select_ln393_115_reg_2803_pp0_iter4_reg;
        select_ln393_115_reg_2803_pp0_iter6_reg <= select_ln393_115_reg_2803_pp0_iter5_reg;
        select_ln399_reg_2667_pp0_iter2_reg <= select_ln399_reg_2667_pp0_iter1_reg;
        select_ln399_reg_2667_pp0_iter3_reg <= select_ln399_reg_2667_pp0_iter2_reg;
        select_ln399_reg_2667_pp0_iter4_reg <= select_ln399_reg_2667_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2599_pp0_iter2_reg == 1'd0))) begin
        mul_ln1352_49_reg_2893 <= mul_ln1352_49_fu_2441_p2;
        mul_ln1352_50_reg_2908 <= mul_ln1352_50_fu_2448_p2;
        mul_ln1352_51_reg_2918 <= mul_ln1352_51_fu_2455_p2;
        mul_ln1352_52_reg_2928 <= mul_ln1352_52_fu_2462_p2;
        mul_ln1352_53_reg_2933 <= mul_ln1352_53_fu_2469_p2;
        mul_ln1352_54_reg_2948 <= mul_ln1352_54_fu_2476_p2;
        mul_ln1352_55_reg_2958 <= mul_ln1352_55_fu_2483_p2;
        mul_ln1352_reg_2888 <= mul_ln1352_fu_2434_p2;
        trunc_ln700_100_reg_2953 <= trunc_ln700_100_fu_1649_p1;
        trunc_ln700_101_reg_2963 <= trunc_ln700_101_fu_1655_p1;
        trunc_ln700_95_reg_2903 <= trunc_ln700_95_fu_1611_p1;
        trunc_ln700_96_reg_2913 <= trunc_ln700_96_fu_1621_p1;
        trunc_ln700_97_reg_2923 <= trunc_ln700_97_fu_1631_p1;
        trunc_ln700_98_reg_2938 <= trunc_ln700_98_fu_1640_p1;
        trunc_ln700_99_reg_2943 <= trunc_ln700_99_fu_1643_p1;
        trunc_ln700_reg_2898 <= trunc_ln700_fu_1608_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln392_reg_2599 == 1'd0))) begin
        o_out_reg_2744 <= o_out_fu_848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter4_reg == 1'd0))) begin
        outPartialArr0_0_V_5_fu_214 <= outPartialArr0_0_V_fu_1894_p2;
        outPartialArr0_1_V_5_fu_218 <= outPartialArr0_1_V_fu_2015_p2;
        outPartialArr1_V_0_3_fu_222 <= add_ln398_fu_1880_p2;
        outPartialArr1_V_1_3_fu_226 <= add_ln398_6_fu_2001_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0))) begin
        p_Result_1_i_i_reg_2818 <= {{vec_V_V_dout[7:4]}};
        p_Result_2_i_i_reg_2828 <= {{vec_V_V_dout[11:8]}};
        p_Result_3_i_i_reg_2838 <= {{vec_V_V_dout[15:12]}};
        p_Result_78_1_i_i_reg_2823 <= {{vec_V_V_dout[23:20]}};
        p_Result_78_2_i_i_reg_2833 <= {{vec_V_V_dout[27:24]}};
        p_Result_78_3_i_i_reg_2843 <= {{vec_V_V_dout[31:28]}};
        p_Result_78_i_i_reg_2813 <= {{vec_V_V_dout[19:16]}};
        select_ln393_110_reg_2778 <= select_ln393_110_fu_910_p3;
        select_ln393_111_reg_2783 <= select_ln393_111_fu_917_p3;
        select_ln393_112_reg_2788 <= select_ln393_112_fu_930_p3;
        select_ln393_113_reg_2793 <= select_ln393_113_fu_937_p3;
        select_ln393_114_reg_2798 <= select_ln393_114_fu_944_p3;
        select_ln393_115_reg_2803 <= select_ln393_115_fu_957_p3;
        trunc_ln647_reg_2808 <= trunc_ln647_fu_964_p1;
        wpacks_0_0_V_reg_2848 <= wpacks_0_0_V_fu_1084_p2;
        wpacks_0_1_V_reg_2853 <= wpacks_0_1_V_fu_1154_p2;
        wpacks_0_2_V_reg_2858 <= wpacks_0_2_V_fu_1224_p2;
        wpacks_0_3_V_reg_2863 <= wpacks_0_3_V_fu_1294_p2;
        wpacks_1_0_V_reg_2868 <= wpacks_1_0_V_fu_1346_p2;
        wpacks_1_1_V_reg_2873 <= wpacks_1_1_V_fu_1416_p2;
        wpacks_1_2_V_reg_2878 <= wpacks_1_2_V_fu_1486_p2;
        wpacks_1_3_V_reg_2883 <= wpacks_1_3_V_fu_1556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read_reg_2562 <= reps_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_2744_pp0_iter6_reg == 1'd1))) begin
        res_V_14_reg_3109 <= res_V_14_fu_2293_p3;
        res_V_15_reg_3114 <= res_V_15_fu_2355_p3;
        res_V_16_reg_3119 <= res_V_16_fu_2417_p3;
        res_V_reg_3104 <= res_V_fu_2231_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_2744_pp0_iter5_reg == 1'd1))) begin
        ret_V_70_reg_3086 <= ret_V_70_fu_2496_p2;
        ret_V_73_reg_3092 <= ret_V_73_fu_2502_p2;
        ret_V_76_reg_3098 <= ret_V_76_fu_2508_p2;
        ret_V_reg_3080 <= ret_V_fu_2490_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes0_V_0_3_5 = select_ln398_31_fu_2076_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes0_V_0_3_5 = firPartialRes0_V_0_3_fu_198;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes0_V_1_3_5 = select_ln398_35_fu_2119_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes0_V_1_3_5 = firPartialRes0_V_1_3_fu_202;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes1_0_V_s = firPartialRes1_0_V_fu_2083_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes1_0_V_s = firPartialRes1_0_V_5_fu_206;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_firPartialRes1_1_V_s = firPartialRes1_1_V_fu_2126_p3;
    end else begin
        ap_sig_allocacmp_firPartialRes1_1_V_s = firPartialRes1_1_V_5_fu_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_bias_new_V_0_ce0 = 1'b1;
    end else begin
        conv_6_bias_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_bias_new_V_0_ce1 = 1'b1;
    end else begin
        conv_6_bias_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_bias_new_V_1_ce0 = 1'b1;
    end else begin
        conv_6_bias_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_bias_new_V_1_ce1 = 1'b1;
    end else begin
        conv_6_bias_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_inc_new_V_0_ce0 = 1'b1;
    end else begin
        conv_6_inc_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_inc_new_V_0_ce1 = 1'b1;
    end else begin
        conv_6_inc_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_inc_new_V_1_ce0 = 1'b1;
    end else begin
        conv_6_inc_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_inc_new_V_1_ce1 = 1'b1;
    end else begin
        conv_6_inc_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_w_new_V_0_0_ce0 = 1'b1;
    end else begin
        conv_6_w_new_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_w_new_V_0_1_ce0 = 1'b1;
    end else begin
        conv_6_w_new_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_w_new_V_0_2_ce0 = 1'b1;
    end else begin
        conv_6_w_new_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_w_new_V_1_0_ce0 = 1'b1;
    end else begin
        conv_6_w_new_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_w_new_V_1_1_ce0 = 1'b1;
    end else begin
        conv_6_w_new_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_6_w_new_V_1_2_ce0 = 1'b1;
    end else begin
        conv_6_w_new_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2744_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2744_pp0_iter7_reg == 1'd1))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        vec_V_V_blk_n = vec_V_V_empty_n;
    end else begin
        vec_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0))) begin
        vec_V_V_read = 1'b1;
    end else begin
        vec_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b0)) | ((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_46_fu_736_p2 = (20'd16384 + conv_6_bias_new_V_1_q0);

assign add_ln1353_47_fu_924_p2 = (20'd16384 + conv_6_bias_new_V_0_q1);

assign add_ln1353_48_fu_951_p2 = (20'd16384 + conv_6_bias_new_V_1_q1);

assign add_ln1353_fu_730_p2 = (20'd16384 + conv_6_bias_new_V_0_q0);

assign add_ln392_5_fu_556_p2 = (47'd1 + indvar_flatten143_reg_427);

assign add_ln392_fu_503_p2 = (shl_ln392_5_fu_498_p2 + shl_ln392_fu_493_p2);

assign add_ln393_5_fu_688_p2 = (indvar_flatten33_reg_438 + 16'd1);

assign add_ln394_5_fu_674_p2 = (indvar_flatten_reg_460 + 10'd1);

assign add_ln398_6_fu_2001_p2 = ($signed(select_ln398_33_fu_1993_p3) + $signed(sext_ln68_197_fu_1989_p1));

assign add_ln398_fu_1880_p2 = ($signed(select_ln398_fu_1872_p3) + $signed(sext_ln68_193_fu_1868_p1));

assign add_ln404_fu_854_p2 = (select_ln393_109_fu_795_p3 + zext_ln395_fu_840_p1);

assign add_ln68_77_fu_1144_p2 = ($signed(sext_ln68_171_fu_1136_p1) + $signed(sext_ln68_172_fu_1140_p1));

assign add_ln68_79_fu_1214_p2 = ($signed(sext_ln68_174_fu_1206_p1) + $signed(sext_ln68_175_fu_1210_p1));

assign add_ln68_81_fu_1284_p2 = ($signed(sext_ln68_177_fu_1276_p1) + $signed(sext_ln68_178_fu_1280_p1));

assign add_ln68_83_fu_1336_p2 = ($signed(sext_ln68_180_fu_1328_p1) + $signed(sext_ln68_181_fu_1332_p1));

assign add_ln68_85_fu_1406_p2 = ($signed(sext_ln68_183_fu_1398_p1) + $signed(sext_ln68_184_fu_1402_p1));

assign add_ln68_87_fu_1476_p2 = ($signed(sext_ln68_186_fu_1468_p1) + $signed(sext_ln68_187_fu_1472_p1));

assign add_ln68_89_fu_1546_p2 = ($signed(sext_ln68_189_fu_1538_p1) + $signed(sext_ln68_190_fu_1542_p1));

assign add_ln68_fu_1074_p2 = ($signed(sext_ln68_fu_1066_p1) + $signed(sext_ln68_169_fu_1070_p1));

assign add_ln700_100_fu_2071_p2 = ($signed(firPartialRes1_0_V_s_reg_3012) + $signed(sext_ln68_195_fu_2062_p1));

assign add_ln700_101_fu_1710_p2 = ($signed(sext_ln700_77_fu_1707_p1) + $signed(sext_ln215_72_fu_1704_p1));

assign add_ln700_103_fu_1910_p2 = ($signed(sext_ln700_81_fu_1903_p1) + $signed(sext_ln700_78_fu_1900_p1));

assign add_ln700_106_fu_2114_p2 = ($signed(firPartialRes1_1_V_s_reg_3017) + $signed(sext_ln68_199_fu_2105_p1));

assign add_ln700_138_fu_1673_p2 = (trunc_ln700_reg_2898 + trunc_ln700_95_reg_2903);

assign add_ln700_139_fu_1680_p2 = ($signed(sext_ln700_74_fu_1670_p1) + $signed(sext_ln700_75_fu_1677_p1));

assign add_ln700_140_fu_1785_p2 = ($signed(add_ln700_reg_2968) + $signed(add_ln700_139_reg_2974));

assign add_ln700_141_fu_1686_p2 = (trunc_ln700_96_reg_2913 + trunc_ln700_97_reg_2923);

assign add_ln700_142_fu_1690_p2 = (add_ln700_141_fu_1686_p2 + add_ln700_138_fu_1673_p2);

assign add_ln700_144_fu_1719_p2 = (trunc_ln700_98_reg_2938 + trunc_ln700_99_reg_2943);

assign add_ln700_145_fu_1726_p2 = ($signed(sext_ln700_79_fu_1716_p1) + $signed(sext_ln700_80_fu_1723_p1));

assign add_ln700_146_fu_1906_p2 = ($signed(add_ln700_101_reg_2985) + $signed(add_ln700_145_reg_2991));

assign add_ln700_147_fu_1732_p2 = (trunc_ln700_100_reg_2953 + trunc_ln700_101_reg_2963);

assign add_ln700_148_fu_1736_p2 = (add_ln700_147_fu_1732_p2 + add_ln700_144_fu_1719_p2);

assign add_ln700_97_fu_1789_p2 = ($signed(sext_ln700_76_fu_1782_p1) + $signed(sext_ln700_73_fu_1779_p1));

assign add_ln700_fu_1664_p2 = ($signed(sext_ln700_fu_1661_p1) + $signed(sext_ln215_67_fu_1658_p1));

assign add_ln78_22_fu_1840_p2 = (p_Result_i_i_i_i4_s_fu_1818_p4 + zext_ln78_22_fu_1836_p1);

assign add_ln78_23_fu_2053_p2 = ($signed(sext_ln647_fu_2047_p1) + $signed(zext_ln78_23_fu_2050_p1));

assign add_ln78_24_fu_1933_p2 = (p_Result_i_i_i_i2_3_fu_1920_p4 + zext_ln78_24_fu_1930_p1);

assign add_ln78_25_fu_1961_p2 = (p_Result_i_i_i_i4_3_fu_1939_p4 + zext_ln78_25_fu_1957_p1);

assign add_ln78_26_fu_2096_p2 = ($signed(sext_ln647_12_fu_2090_p1) + $signed(zext_ln78_26_fu_2093_p1));

assign add_ln78_fu_1812_p2 = (p_Result_i_i_i_i2_s_fu_1799_p4 + zext_ln78_fu_1809_p1);

assign and_ln393_17_fu_588_p2 = (xor_ln393_fu_576_p2 & icmp_ln395_fu_582_p2);

assign and_ln393_18_fu_600_p2 = (xor_ln393_fu_576_p2 & icmp_ln394_fu_594_p2);

assign and_ln393_19_fu_809_p2 = (or_ln393_5_reg_2651 & and_ln393_fu_755_p2);

assign and_ln393_20_fu_634_p2 = (or_ln393_5_fu_628_p2 & and_ln393_17_fu_588_p2);

assign and_ln393_fu_755_p2 = (xor_ln393_reg_2619 & icmp_ln399_fu_749_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2744_pp0_iter7_reg == 1'd1)) | ((vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2744_pp0_iter7_reg == 1'd1)) | ((vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (o_out_reg_2744_pp0_iter7_reg == 1'd1)) | ((vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter8 = ((out_V_V_full_n == 1'b0) & (o_out_reg_2744_pp0_iter7_reg == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_2599_pp0_iter1_reg == 1'd0));
end

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound46_fu_533_p2 = (p_shl230_fu_529_p1 + p_shl_fu_517_p1);

assign conv_6_bias_new_V_0_address0 = zext_ln458_fu_543_p1;

assign conv_6_bias_new_V_0_address1 = zext_ln458_5_fu_802_p1;

assign conv_6_bias_new_V_1_address0 = zext_ln458_fu_543_p1;

assign conv_6_bias_new_V_1_address1 = zext_ln458_5_fu_802_p1;

assign conv_6_inc_new_V_0_address0 = zext_ln458_fu_543_p1;

assign conv_6_inc_new_V_0_address1 = zext_ln458_5_fu_802_p1;

assign conv_6_inc_new_V_1_address0 = zext_ln458_fu_543_p1;

assign conv_6_inc_new_V_1_address1 = zext_ln458_5_fu_802_p1;

assign conv_6_w_new_V_0_0_address0 = zext_ln404_8_fu_864_p1;

assign conv_6_w_new_V_0_1_address0 = zext_ln404_8_fu_864_p1;

assign conv_6_w_new_V_0_2_address0 = zext_ln404_8_fu_864_p1;

assign conv_6_w_new_V_1_0_address0 = zext_ln404_8_fu_864_p1;

assign conv_6_w_new_V_1_1_address0 = zext_ln404_8_fu_864_p1;

assign conv_6_w_new_V_1_2_address0 = zext_ln404_8_fu_864_p1;

assign firPartialRes0_0_V_5_fu_2066_p2 = ($signed(firPartialRes0_V_0_3_5_reg_3002) + $signed(firPartialRes0_0_V_fu_2059_p1));

assign firPartialRes0_0_V_fu_2059_p1 = $signed(add_ln78_22_reg_3030);

assign firPartialRes0_1_V_5_fu_2109_p2 = ($signed(firPartialRes0_V_1_3_5_reg_3007) + $signed(firPartialRes0_1_V_fu_2102_p1));

assign firPartialRes0_1_V_fu_2102_p1 = $signed(add_ln78_25_reg_3055);

assign firPartialRes1_0_V_fu_2083_p3 = ((o_clear_reg_3022[0:0] === 1'b1) ? sext_ln68_195_fu_2062_p1 : add_ln700_100_fu_2071_p2);

assign firPartialRes1_1_V_fu_2126_p3 = ((o_clear_reg_3022[0:0] === 1'b1) ? sext_ln68_199_fu_2105_p1 : add_ln700_106_fu_2114_p2);

assign icmp_ln392_fu_551_p2 = ((indvar_flatten143_reg_427 == bound46_reg_2568) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_562_p2 = ((indvar_flatten33_reg_438 == 16'd16896) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_594_p2 = ((indvar_flatten_reg_460 == 10'd528) ? 1'b1 : 1'b0);

assign icmp_ln395_fu_582_p2 = ((infoldIdx_0_i_reg_471 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln399_4_fu_843_p2 = ((select_ln399_reg_2667 == 6'd47) ? 1'b1 : 1'b0);

assign icmp_ln399_8_fu_820_p2 = ((w_fu_814_p2 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_749_p2 = ((w_0_i_reg_482 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_52_fu_2207_p2 = ((tmp_70_fu_2197_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_53_fu_2248_p2 = (($signed(ret_V_80_fu_2242_p2) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_54_fu_2269_p2 = ((tmp_71_fu_2259_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_55_fu_2310_p2 = (($signed(ret_V_81_fu_2304_p2) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_56_fu_2331_p2 = ((tmp_72_fu_2321_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_57_fu_2372_p2 = (($signed(ret_V_82_fu_2366_p2) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_58_fu_2393_p2 = ((tmp_73_fu_2383_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2186_p2 = (($signed(ret_V_79_fu_2180_p2) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign infoldIdx_fu_668_p2 = (select_ln399_fu_660_p3 + 6'd1);

assign ipack_0_V_fu_1562_p4 = {{{p_Result_78_i_i_reg_2813}, {7'd0}}, {trunc_ln647_reg_2808}};

assign ipack_1_V_fu_1570_p4 = {{{p_Result_78_1_i_i_reg_2823}, {7'd0}}, {p_Result_1_i_i_reg_2818}};

assign ipack_2_V_fu_1578_p4 = {{{p_Result_78_2_i_i_reg_2833}, {7'd0}}, {p_Result_2_i_i_reg_2828}};

assign ipack_3_V_fu_1586_p4 = {{{p_Result_78_3_i_i_reg_2843}, {7'd0}}, {p_Result_3_i_i_reg_2838}};

assign mul_ln1352_49_fu_2441_p1 = zext_ln215_33_fu_1604_p1;

assign mul_ln1352_50_fu_2448_p1 = zext_ln215_34_fu_1617_p1;

assign mul_ln1352_51_fu_2455_p1 = zext_ln215_35_fu_1627_p1;

assign mul_ln1352_52_fu_2462_p1 = zext_ln215_fu_1597_p1;

assign mul_ln1352_53_fu_2469_p1 = zext_ln215_33_fu_1604_p1;

assign mul_ln1352_54_fu_2476_p1 = zext_ln215_34_fu_1617_p1;

assign mul_ln1352_55_fu_2483_p1 = zext_ln215_35_fu_1627_p1;

assign mul_ln1352_fu_2434_p1 = zext_ln215_fu_1597_p1;

assign o_clear_fu_1774_p2 = ((select_ln399_reg_2667_pp0_iter4_reg == 6'd0) ? 1'b1 : 1'b0);

assign o_out_fu_848_p2 = (select_ln399_5_fu_826_p3 & icmp_ln399_4_fu_843_p2);

assign or_ln393_5_fu_628_p2 = (xor_ln393_5_fu_622_p2 | icmp_ln393_fu_562_p2);

assign or_ln393_fu_612_p2 = (icmp_ln393_fu_562_p2 | and_ln393_18_fu_600_p2);

assign or_ln399_5_fu_654_p2 = (or_ln399_fu_648_p2 | icmp_ln393_fu_562_p2);

assign or_ln399_fu_648_p2 = (and_ln393_20_fu_634_p2 | and_ln393_18_fu_600_p2);

assign outPartialArr0_0_V_fu_1894_p2 = ($signed(select_ln398_30_fu_1886_p3) + $signed(sext_ln68_192_fu_1864_p1));

assign outPartialArr0_1_V_fu_2015_p2 = ($signed(select_ln398_34_fu_2007_p3) + $signed(sext_ln68_196_fu_1985_p1));

assign out_V_V_din = {{{{res_V_16_reg_3119}, {res_V_14_reg_3109}}, {res_V_15_reg_3114}}, {res_V_reg_3104}};

assign p_Result_1_i25_i_fu_1352_p4 = {{conv_6_w_new_V_1_2_q0[7:4]}};

assign p_Result_1_i8_i_fu_1090_p4 = {{conv_6_w_new_V_0_2_q0[7:4]}};

assign p_Result_2_i35_i_fu_1422_p4 = {{conv_6_w_new_V_1_2_q0[11:8]}};

assign p_Result_2_i9_i_fu_1160_p4 = {{conv_6_w_new_V_0_2_q0[11:8]}};

assign p_Result_3_i10_i_fu_1230_p4 = {{conv_6_w_new_V_0_2_q0[15:12]}};

assign p_Result_3_i45_i_fu_1492_p4 = {{conv_6_w_new_V_1_2_q0[15:12]}};

assign p_Result_i_i_i_i2_3_fu_1920_p4 = {{add_ln700_146_fu_1906_p2[21:11]}};

assign p_Result_i_i_i_i2_s_fu_1799_p4 = {{add_ln700_140_fu_1785_p2[21:11]}};

assign p_Result_i_i_i_i4_3_fu_1939_p4 = {{add_ln700_146_fu_1906_p2[32:22]}};

assign p_Result_i_i_i_i4_s_fu_1818_p4 = {{add_ln700_140_fu_1785_p2[32:22]}};

assign p_shl230_fu_529_p1 = tmp_91_fu_521_p3;

assign p_shl_fu_517_p1 = tmp_90_fu_509_p3;

assign peIdx_fu_606_p2 = (6'd1 + select_ln393_fu_568_p3);

assign res_V_14_fu_2293_p3 = ((icmp_ln895_53_fu_2248_p2[0:0] === 1'b1) ? select_ln192_14_fu_2285_p3 : 4'd0);

assign res_V_15_fu_2355_p3 = ((icmp_ln895_55_fu_2310_p2[0:0] === 1'b1) ? select_ln192_15_fu_2347_p3 : 4'd0);

assign res_V_16_fu_2417_p3 = ((icmp_ln895_57_fu_2372_p2[0:0] === 1'b1) ? select_ln192_16_fu_2409_p3 : 4'd0);

assign res_V_fu_2231_p3 = ((icmp_ln895_fu_2186_p2[0:0] === 1'b1) ? select_ln192_fu_2223_p3 : 4'd0);

assign ret_V_69_fu_2192_p2 = ($signed(ret_V_reg_3080) + $signed(sext_ln393_16_fu_2168_p1));

assign ret_V_70_fu_2496_p0 = zext_ln393_fu_2041_p1;

assign ret_V_72_fu_2254_p2 = ($signed(ret_V_70_reg_3086) + $signed(sext_ln393_16_fu_2168_p1));

assign ret_V_73_fu_2502_p0 = zext_ln393_13_fu_2044_p1;

assign ret_V_75_fu_2316_p2 = ($signed(ret_V_73_reg_3092) + $signed(sext_ln393_18_fu_2174_p1));

assign ret_V_76_fu_2508_p0 = zext_ln393_13_fu_2044_p1;

assign ret_V_78_fu_2378_p2 = ($signed(ret_V_76_reg_3098) + $signed(sext_ln393_18_fu_2174_p1));

assign ret_V_79_fu_2180_p2 = ($signed(sext_ln393_fu_2165_p1) + $signed(sext_ln1352_fu_2177_p1));

assign ret_V_80_fu_2242_p2 = ($signed(sext_ln393_fu_2165_p1) + $signed(sext_ln1352_12_fu_2239_p1));

assign ret_V_81_fu_2304_p2 = ($signed(sext_ln393_17_fu_2171_p1) + $signed(sext_ln1352_13_fu_2301_p1));

assign ret_V_82_fu_2366_p2 = ($signed(sext_ln393_17_fu_2171_p1) + $signed(sext_ln1352_14_fu_2363_p1));

assign ret_V_fu_2490_p0 = zext_ln393_fu_2041_p1;

assign select_ln192_14_fu_2285_p3 = ((icmp_ln895_54_fu_2269_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_s_fu_2275_p4);

assign select_ln192_15_fu_2347_p3 = ((icmp_ln895_56_fu_2331_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_2_fu_2337_p4);

assign select_ln192_16_fu_2409_p3 = ((icmp_ln895_58_fu_2393_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_3_fu_2399_p4);

assign select_ln192_fu_2223_p3 = ((icmp_ln895_52_fu_2207_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln_fu_2213_p4);

assign select_ln393_101_fu_742_p3 = ((icmp_ln393_reg_2608[0:0] === 1'b1) ? 12'd0 : sub_ln404_fu_724_p2);

assign select_ln393_102_fu_874_p3 = ((icmp_ln393_reg_2608_pp0_iter1_reg[0:0] === 1'b1) ? 11'd744 : conv_6_inc_new_V_0_l_reg_2689);

assign select_ln393_103_fu_880_p3 = ((icmp_ln393_reg_2608_pp0_iter1_reg[0:0] === 1'b1) ? 20'd152683 : conv_6_bias_new_V_0_1_reg_2694);

assign select_ln393_104_fu_886_p3 = ((icmp_ln393_reg_2608_pp0_iter1_reg[0:0] === 1'b1) ? 20'd169067 : add_ln1353_reg_2709);

assign select_ln393_105_fu_892_p3 = ((icmp_ln393_reg_2608_pp0_iter1_reg[0:0] === 1'b1) ? 11'd731 : conv_6_inc_new_V_1_l_reg_2699);

assign select_ln393_106_fu_898_p3 = ((icmp_ln393_reg_2608_pp0_iter1_reg[0:0] === 1'b1) ? 20'd273043 : conv_6_bias_new_V_1_1_reg_2704);

assign select_ln393_107_fu_904_p3 = ((icmp_ln393_reg_2608_pp0_iter1_reg[0:0] === 1'b1) ? 20'd289427 : add_ln1353_46_reg_2714);

assign select_ln393_108_fu_760_p3 = ((or_ln393_reg_2640[0:0] === 1'b1) ? 5'd0 : w_0_i_reg_482);

assign select_ln393_109_fu_795_p3 = ((and_ln393_18_reg_2624[0:0] === 1'b1) ? sub_ln404_5_fu_789_p2 : select_ln393_101_fu_742_p3);

assign select_ln393_110_fu_910_p3 = ((and_ln393_18_reg_2624_pp0_iter1_reg[0:0] === 1'b1) ? conv_6_inc_new_V_0_q1 : select_ln393_102_fu_874_p3);

assign select_ln393_111_fu_917_p3 = ((and_ln393_18_reg_2624_pp0_iter1_reg[0:0] === 1'b1) ? conv_6_bias_new_V_0_q1 : select_ln393_103_fu_880_p3);

assign select_ln393_112_fu_930_p3 = ((and_ln393_18_reg_2624_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_47_fu_924_p2 : select_ln393_104_fu_886_p3);

assign select_ln393_113_fu_937_p3 = ((and_ln393_18_reg_2624_pp0_iter1_reg[0:0] === 1'b1) ? conv_6_inc_new_V_1_q1 : select_ln393_105_fu_892_p3);

assign select_ln393_114_fu_944_p3 = ((and_ln393_18_reg_2624_pp0_iter1_reg[0:0] === 1'b1) ? conv_6_bias_new_V_1_q1 : select_ln393_106_fu_898_p3);

assign select_ln393_115_fu_957_p3 = ((and_ln393_18_reg_2624_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_48_fu_951_p2 : select_ln393_107_fu_904_p3);

assign select_ln393_116_fu_640_p3 = ((and_ln393_18_fu_600_p2[0:0] === 1'b1) ? peIdx_fu_606_p2 : select_ln393_fu_568_p3);

assign select_ln393_117_fu_694_p3 = ((icmp_ln393_fu_562_p2[0:0] === 1'b1) ? 16'd1 : add_ln393_5_fu_688_p2);

assign select_ln393_fu_568_p3 = ((icmp_ln393_fu_562_p2[0:0] === 1'b1) ? 6'd0 : peIdx_0_i_reg_449);

assign select_ln394_5_fu_680_p3 = ((or_ln393_fu_612_p2[0:0] === 1'b1) ? 10'd1 : add_ln394_5_fu_674_p2);

assign select_ln394_fu_833_p3 = ((and_ln393_20_reg_2656[0:0] === 1'b1) ? w_fu_814_p2 : select_ln393_108_fu_760_p3);

assign select_ln398_30_fu_1886_p3 = ((o_clear_fu_1774_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes0_V_0_3_5 : outPartialArr0_0_V_5_fu_214);

assign select_ln398_31_fu_2076_p3 = ((o_clear_reg_3022[0:0] === 1'b1) ? firPartialRes0_0_V_fu_2059_p1 : firPartialRes0_0_V_5_fu_2066_p2);

assign select_ln398_33_fu_1993_p3 = ((o_clear_fu_1774_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes1_1_V_s : outPartialArr1_V_1_3_fu_226);

assign select_ln398_34_fu_2007_p3 = ((o_clear_fu_1774_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes0_V_1_3_5 : outPartialArr0_1_V_5_fu_218);

assign select_ln398_35_fu_2119_p3 = ((o_clear_reg_3022[0:0] === 1'b1) ? firPartialRes0_1_V_fu_2102_p1 : firPartialRes0_1_V_5_fu_2109_p2);

assign select_ln398_fu_1872_p3 = ((o_clear_fu_1774_p2[0:0] === 1'b1) ? ap_sig_allocacmp_firPartialRes1_0_V_s : outPartialArr1_V_0_3_fu_222);

assign select_ln399_5_fu_826_p3 = ((and_ln393_20_reg_2656[0:0] === 1'b1) ? icmp_ln399_8_fu_820_p2 : and_ln393_19_fu_809_p2);

assign select_ln399_fu_660_p3 = ((or_ln399_5_fu_654_p2[0:0] === 1'b1) ? 6'd0 : infoldIdx_0_i_reg_471);

assign sext_ln1352_12_fu_2239_p1 = ret_V_70_reg_3086;

assign sext_ln1352_13_fu_2301_p1 = ret_V_73_reg_3092;

assign sext_ln1352_14_fu_2363_p1 = ret_V_76_reg_3098;

assign sext_ln1352_fu_2177_p1 = ret_V_reg_3080;

assign sext_ln215_67_fu_1658_p1 = mul_ln1352_reg_2888;

assign sext_ln215_72_fu_1704_p1 = mul_ln1352_52_reg_2928;

assign sext_ln393_16_fu_2168_p1 = $signed(select_ln393_112_reg_2788_pp0_iter6_reg);

assign sext_ln393_17_fu_2171_p1 = $signed(select_ln393_114_reg_2798_pp0_iter6_reg);

assign sext_ln393_18_fu_2174_p1 = $signed(select_ln393_115_reg_2803_pp0_iter6_reg);

assign sext_ln393_fu_2165_p1 = $signed(select_ln393_111_reg_2783_pp0_iter6_reg);

assign sext_ln404_fu_860_p1 = $signed(add_ln404_fu_854_p2);

assign sext_ln647_12_fu_2090_p1 = $signed(tmp_s_reg_3060);

assign sext_ln647_fu_2047_p1 = $signed(tmp_reg_3035);

assign sext_ln68_169_fu_1070_p1 = $signed(trunc_ln647_21_fu_1038_p1);

assign sext_ln68_170_fu_1080_p1 = $signed(add_ln68_fu_1074_p2);

assign sext_ln68_171_fu_1136_p1 = $signed(shl_ln68_70_fu_1128_p3);

assign sext_ln68_172_fu_1140_p1 = $signed(p_Result_1_i8_i_fu_1090_p4);

assign sext_ln68_173_fu_1150_p1 = $signed(add_ln68_77_fu_1144_p2);

assign sext_ln68_174_fu_1206_p1 = $signed(shl_ln68_72_fu_1198_p3);

assign sext_ln68_175_fu_1210_p1 = $signed(p_Result_2_i9_i_fu_1160_p4);

assign sext_ln68_176_fu_1220_p1 = $signed(add_ln68_79_fu_1214_p2);

assign sext_ln68_177_fu_1276_p1 = $signed(shl_ln68_74_fu_1268_p3);

assign sext_ln68_178_fu_1280_p1 = $signed(p_Result_3_i10_i_fu_1230_p4);

assign sext_ln68_179_fu_1290_p1 = $signed(add_ln68_81_fu_1284_p2);

assign sext_ln68_180_fu_1328_p1 = $signed(shl_ln68_76_fu_1320_p3);

assign sext_ln68_181_fu_1332_p1 = $signed(trunc_ln647_22_fu_1300_p1);

assign sext_ln68_182_fu_1342_p1 = $signed(add_ln68_83_fu_1336_p2);

assign sext_ln68_183_fu_1398_p1 = $signed(shl_ln68_78_fu_1390_p3);

assign sext_ln68_184_fu_1402_p1 = $signed(p_Result_1_i25_i_fu_1352_p4);

assign sext_ln68_185_fu_1412_p1 = $signed(add_ln68_85_fu_1406_p2);

assign sext_ln68_186_fu_1468_p1 = $signed(shl_ln68_80_fu_1460_p3);

assign sext_ln68_187_fu_1472_p1 = $signed(p_Result_2_i35_i_fu_1422_p4);

assign sext_ln68_188_fu_1482_p1 = $signed(add_ln68_87_fu_1476_p2);

assign sext_ln68_189_fu_1538_p1 = $signed(shl_ln68_82_fu_1530_p3);

assign sext_ln68_190_fu_1542_p1 = $signed(p_Result_3_i45_i_fu_1492_p4);

assign sext_ln68_191_fu_1552_p1 = $signed(add_ln68_89_fu_1546_p2);

assign sext_ln68_192_fu_1864_p1 = $signed(trunc_ln647_23_fu_1795_p1);

assign sext_ln68_193_fu_1868_p1 = $signed(add_ln78_fu_1812_p2);

assign sext_ln68_195_fu_2062_p1 = $signed(add_ln78_23_fu_2053_p2);

assign sext_ln68_196_fu_1985_p1 = $signed(trunc_ln647_24_fu_1916_p1);

assign sext_ln68_197_fu_1989_p1 = $signed(add_ln78_24_fu_1933_p2);

assign sext_ln68_199_fu_2105_p1 = $signed(add_ln78_26_fu_2096_p2);

assign sext_ln68_fu_1066_p1 = $signed(shl_ln68_s_fu_1058_p3);

assign sext_ln700_73_fu_1779_p1 = add_ln700_reg_2968;

assign sext_ln700_74_fu_1670_p1 = mul_ln1352_50_reg_2908;

assign sext_ln700_75_fu_1677_p1 = mul_ln1352_51_reg_2918;

assign sext_ln700_76_fu_1782_p1 = add_ln700_139_reg_2974;

assign sext_ln700_77_fu_1707_p1 = mul_ln1352_53_reg_2933;

assign sext_ln700_78_fu_1900_p1 = add_ln700_101_reg_2985;

assign sext_ln700_79_fu_1716_p1 = mul_ln1352_54_reg_2948;

assign sext_ln700_80_fu_1723_p1 = mul_ln1352_55_reg_2958;

assign sext_ln700_81_fu_1903_p1 = add_ln700_145_reg_2991;

assign sext_ln700_fu_1661_p1 = mul_ln1352_49_reg_2893;

assign shl_ln1_fu_1046_p3 = {{trunc_ln68_fu_1042_p1}, {22'd0}};

assign shl_ln392_5_fu_498_p2 = reps_read_reg_2562 << 32'd1;

assign shl_ln392_fu_493_p2 = reps_read_reg_2562 << 32'd3;

assign shl_ln404_4_fu_713_p3 = {{trunc_ln404_reg_2573}, {4'd0}};

assign shl_ln404_4_mid1_fu_778_p3 = {{trunc_ln404_5_reg_2645}, {4'd0}};

assign shl_ln404_mid1_fu_767_p3 = {{trunc_ln404_5_reg_2645}, {6'd0}};

assign shl_ln68_69_fu_1110_p3 = {{tmp_92_fu_1100_p4}, {22'd0}};

assign shl_ln68_70_fu_1128_p3 = {{tmp_93_fu_1118_p4}, {11'd0}};

assign shl_ln68_71_fu_1180_p3 = {{tmp_94_fu_1170_p4}, {22'd0}};

assign shl_ln68_72_fu_1198_p3 = {{tmp_95_fu_1188_p4}, {11'd0}};

assign shl_ln68_73_fu_1250_p3 = {{tmp_96_fu_1240_p4}, {22'd0}};

assign shl_ln68_74_fu_1268_p3 = {{tmp_97_fu_1258_p4}, {11'd0}};

assign shl_ln68_75_fu_1308_p3 = {{trunc_ln68_12_fu_1304_p1}, {22'd0}};

assign shl_ln68_76_fu_1320_p3 = {{trunc_ln68_13_fu_1316_p1}, {11'd0}};

assign shl_ln68_77_fu_1372_p3 = {{tmp_98_fu_1362_p4}, {22'd0}};

assign shl_ln68_78_fu_1390_p3 = {{tmp_99_fu_1380_p4}, {11'd0}};

assign shl_ln68_79_fu_1442_p3 = {{tmp_100_fu_1432_p4}, {22'd0}};

assign shl_ln68_80_fu_1460_p3 = {{tmp_101_fu_1450_p4}, {11'd0}};

assign shl_ln68_81_fu_1512_p3 = {{tmp_102_fu_1502_p4}, {22'd0}};

assign shl_ln68_82_fu_1530_p3 = {{tmp_103_fu_1520_p4}, {11'd0}};

assign shl_ln68_s_fu_1058_p3 = {{trunc_ln68_11_fu_1054_p1}, {11'd0}};

assign shl_ln_fu_702_p3 = {{trunc_ln404_reg_2573}, {6'd0}};

assign sub_ln404_5_fu_789_p2 = (zext_ln404_13_fu_774_p1 - zext_ln404_14_fu_785_p1);

assign sub_ln404_fu_724_p2 = (zext_ln404_fu_709_p1 - zext_ln404_7_fu_720_p1);

assign tmp_100_fu_1432_p4 = {{conv_6_w_new_V_1_0_q0[11:8]}};

assign tmp_101_fu_1450_p4 = {{conv_6_w_new_V_1_1_q0[11:8]}};

assign tmp_102_fu_1502_p4 = {{conv_6_w_new_V_1_0_q0[15:12]}};

assign tmp_103_fu_1520_p4 = {{conv_6_w_new_V_1_1_q0[15:12]}};

assign tmp_65_fu_1828_p3 = add_ln700_140_fu_1785_p2[32'd21];

assign tmp_68_fu_1949_p3 = add_ln700_146_fu_1906_p2[32'd21];

assign tmp_70_fu_2197_p4 = {{ret_V_69_fu_2192_p2[28:19]}};

assign tmp_71_fu_2259_p4 = {{ret_V_72_fu_2254_p2[28:19]}};

assign tmp_72_fu_2321_p4 = {{ret_V_75_fu_2316_p2[28:19]}};

assign tmp_73_fu_2383_p4 = {{ret_V_78_fu_2378_p2[28:19]}};

assign tmp_90_fu_509_p3 = {{add_ln392_fu_503_p2}, {14'd0}};

assign tmp_91_fu_521_p3 = {{add_ln392_fu_503_p2}, {9'd0}};

assign tmp_92_fu_1100_p4 = {{conv_6_w_new_V_0_0_q0[7:4]}};

assign tmp_93_fu_1118_p4 = {{conv_6_w_new_V_0_1_q0[7:4]}};

assign tmp_94_fu_1170_p4 = {{conv_6_w_new_V_0_0_q0[11:8]}};

assign tmp_95_fu_1188_p4 = {{conv_6_w_new_V_0_1_q0[11:8]}};

assign tmp_96_fu_1240_p4 = {{conv_6_w_new_V_0_0_q0[15:12]}};

assign tmp_97_fu_1258_p4 = {{conv_6_w_new_V_0_1_q0[15:12]}};

assign tmp_98_fu_1362_p4 = {{conv_6_w_new_V_1_0_q0[7:4]}};

assign tmp_99_fu_1380_p4 = {{conv_6_w_new_V_1_1_q0[7:4]}};

assign trunc_ln214_2_fu_2337_p4 = {{ret_V_75_fu_2316_p2[18:15]}};

assign trunc_ln214_3_fu_2399_p4 = {{ret_V_78_fu_2378_p2[18:15]}};

assign trunc_ln214_s_fu_2275_p4 = {{ret_V_72_fu_2254_p2[18:15]}};

assign trunc_ln404_5_fu_618_p1 = peIdx_fu_606_p2[4:0];

assign trunc_ln404_fu_539_p1 = peIdx_0_i_reg_449[4:0];

assign trunc_ln647_21_fu_1038_p1 = conv_6_w_new_V_0_2_q0[3:0];

assign trunc_ln647_22_fu_1300_p1 = conv_6_w_new_V_1_2_q0[3:0];

assign trunc_ln647_23_fu_1795_p1 = add_ln700_140_fu_1785_p2[10:0];

assign trunc_ln647_24_fu_1916_p1 = add_ln700_146_fu_1906_p2[10:0];

assign trunc_ln647_fu_964_p1 = vec_V_V_dout[3:0];

assign trunc_ln68_11_fu_1054_p1 = conv_6_w_new_V_0_1_q0[3:0];

assign trunc_ln68_12_fu_1304_p1 = conv_6_w_new_V_1_0_q0[3:0];

assign trunc_ln68_13_fu_1316_p1 = conv_6_w_new_V_1_1_q0[3:0];

assign trunc_ln68_fu_1042_p1 = conv_6_w_new_V_0_0_q0[3:0];

assign trunc_ln700_100_fu_1649_p1 = mul_ln1352_54_fu_2476_p2[20:0];

assign trunc_ln700_101_fu_1655_p1 = mul_ln1352_55_fu_2483_p2[20:0];

assign trunc_ln700_95_fu_1611_p1 = mul_ln1352_49_fu_2441_p2[20:0];

assign trunc_ln700_96_fu_1621_p1 = mul_ln1352_50_fu_2448_p2[20:0];

assign trunc_ln700_97_fu_1631_p1 = mul_ln1352_51_fu_2455_p2[20:0];

assign trunc_ln700_98_fu_1640_p1 = mul_ln1352_52_fu_2462_p2[20:0];

assign trunc_ln700_99_fu_1643_p1 = mul_ln1352_53_fu_2469_p2[20:0];

assign trunc_ln700_fu_1608_p1 = mul_ln1352_fu_2434_p2[20:0];

assign trunc_ln_fu_2213_p4 = {{ret_V_69_fu_2192_p2[18:15]}};

assign w_fu_814_p2 = (5'd2 + select_ln393_108_fu_760_p3);

assign wpacks_0_0_V_fu_1084_p2 = ($signed(shl_ln1_fu_1046_p3) + $signed(sext_ln68_170_fu_1080_p1));

assign wpacks_0_1_V_fu_1154_p2 = ($signed(shl_ln68_69_fu_1110_p3) + $signed(sext_ln68_173_fu_1150_p1));

assign wpacks_0_2_V_fu_1224_p2 = ($signed(shl_ln68_71_fu_1180_p3) + $signed(sext_ln68_176_fu_1220_p1));

assign wpacks_0_3_V_fu_1294_p2 = ($signed(shl_ln68_73_fu_1250_p3) + $signed(sext_ln68_179_fu_1290_p1));

assign wpacks_1_0_V_fu_1346_p2 = ($signed(shl_ln68_75_fu_1308_p3) + $signed(sext_ln68_182_fu_1342_p1));

assign wpacks_1_1_V_fu_1416_p2 = ($signed(shl_ln68_77_fu_1372_p3) + $signed(sext_ln68_185_fu_1412_p1));

assign wpacks_1_2_V_fu_1486_p2 = ($signed(shl_ln68_79_fu_1442_p3) + $signed(sext_ln68_188_fu_1482_p1));

assign wpacks_1_3_V_fu_1556_p2 = ($signed(shl_ln68_81_fu_1512_p3) + $signed(sext_ln68_191_fu_1552_p1));

assign xor_ln393_5_fu_622_p2 = (icmp_ln394_fu_594_p2 ^ 1'd1);

assign xor_ln393_fu_576_p2 = (icmp_ln393_fu_562_p2 ^ 1'd1);

assign zext_ln215_33_fu_1604_p1 = ipack_1_V_fu_1570_p4;

assign zext_ln215_34_fu_1617_p1 = ipack_2_V_fu_1578_p4;

assign zext_ln215_35_fu_1627_p1 = ipack_3_V_fu_1586_p4;

assign zext_ln215_fu_1597_p1 = ipack_0_V_fu_1562_p4;

assign zext_ln393_13_fu_2044_p1 = select_ln393_113_reg_2793_pp0_iter5_reg;

assign zext_ln393_fu_2041_p1 = select_ln393_110_reg_2778_pp0_iter5_reg;

assign zext_ln395_fu_840_p1 = select_ln399_reg_2667;

assign zext_ln404_13_fu_774_p1 = shl_ln404_mid1_fu_767_p3;

assign zext_ln404_14_fu_785_p1 = shl_ln404_4_mid1_fu_778_p3;

assign zext_ln404_7_fu_720_p1 = shl_ln404_4_fu_713_p3;

assign zext_ln404_8_fu_864_p1 = $unsigned(sext_ln404_fu_860_p1);

assign zext_ln404_fu_709_p1 = shl_ln_fu_702_p3;

assign zext_ln458_5_fu_802_p1 = peIdx_reg_2635;

assign zext_ln458_fu_543_p1 = peIdx_0_i_reg_449;

assign zext_ln78_22_fu_1836_p1 = tmp_65_fu_1828_p3;

assign zext_ln78_23_fu_2050_p1 = tmp_66_reg_3040;

assign zext_ln78_24_fu_1930_p1 = tmp_67_reg_2997;

assign zext_ln78_25_fu_1957_p1 = tmp_68_fu_1949_p3;

assign zext_ln78_26_fu_2093_p1 = tmp_69_reg_3065;

assign zext_ln78_fu_1809_p1 = tmp_64_reg_2980;

always @ (posedge ap_clk) begin
    bound46_reg_2568[9:0] <= 10'b0000000000;
end

endmodule //convDSPOpt_2
