/*
 * @file mcg.cpp (180.ARM_Peripherals/Startup_Code/mcg.cpp)
 *
 * Generic MCG based on MK20, MK28, MKL25
 *    1 FLL (FRDIV=/1-/128, /32-/1024, /1280, /1536)
 *    1 PLL (VCO PRDIV=/1-/24, VDIV=pll_vdiv_min+x) (pll_vdiv_min=x16,x24)
 *
 *  Created on: 04/03/2012
 *      Author: podonoghue
 */
#include "string.h"
#include "derivative.h"
#include "system.h"
#include "stdbool.h"
#include "pin_mapping.h"
#include "sim.h"
#include "osc.h"
#include "rtc.h"

#include "mcg.h"
/*
 * *****************************
 * *** DO NOT EDIT THIS FILE ***
 * *****************************
 *
 * This file is generated automatically.
 * Any manual changes will be lost.
 */
extern "C" uint32_t SystemCoreClock;
extern "C" uint32_t SystemBusClock;

namespace USBDM {

#ifndef SIM_CLKDIV1_OUTDIV2
#define SIM_CLKDIV1_OUTDIV2(x) (0)
#endif

#ifndef SIM_CLKDIV1_OUTDIV3
#define SIM_CLKDIV1_OUTDIV3(x) (0)
#endif

ClockChangeCallback *Mcg::clockChangeCallbackQueue = nullptr;

/**
 * Table of clock settings
 */
const ClockInfo Mcg::clockInfo[] = {
   {  // ClockConfig_RUN_PEE_48MHz (McgClockMode_PEE)

      /// SIM CLKDIV1 System Clock Divider Register 1
      SIM_CLKDIV1_OUTDIV4(3) | // Flash Clock Divider (OUTDIV4) - Divide by [1-16] - /4
      SIM_CLKDIV1_OUTDIV2(1) | // Bus Clock Divider (OUTDIV2) - Divide by [1-16] - /2
      SIM_CLKDIV1_OUTDIV1(1),  // Core & System Clock Divider (OUTDIV1) - Divide by [1-16] - /2

      Sim::DefaultSopt2Values[ClockConfig_RUN_PEE_48MHz].sopt2,

      /// Clock Mode
      McgClockMode_PEE,  // Default Clock Mode - PLL Engaged External (PEE)

      /// Run Mode
      SmcRunMode_Normal,  // Run mode - Normal RUN

      /// Control Register 1 - Excluding CLKS, IREFS
      McgFllPrescale_HighDivBy512 | // FLL External Reference Divider - /512 (high)
      McgIrClkEn_Enabled | // Internal Reference Clock [MCGIRCLK] - Enabled
      McgIrefs_DisabledInStop,  // Internal Reference [MCGIRCLK] Stop Enable - IR disabled in STOP

      /// Control Register 2 - Excluding LP, FCTRIM
      McgOsc0LossOfClockAction_Interrupt | // OSC0 Action on Loss of Clock - Interrupt request
      McgRange0_VeryHigh | // Frequency Range Select - Very High range
      OscMode_LowPowerOscillator | // OSC0 mode - Low Power Oscillator
      McgIrClkSrc_Fast,  // Internal Reference Clock [MCGIRCLK] Source - Fast internal reference clock

      /// Control Register 4 - Excluding FCTRIM, SCFTRIM
      McgFllLockRangeWidth_Wide | // DMX32 DCO lock range - Wide
      McgFllLockRange_High,  // DCO Range Select - High (x2560/x2929, 80-100/96 MHz)

      /// Control Register 5
      McgPllEnable_AsNeeded | // PLL0 Enable - PLL active as needed
      McgPllStopEnable_DisabledInStop | // PLL Stop Enable - PLL0 is disabled in any Stop mode
      MCG_C5_PRDIV0(3),  // PLL0 External Reference Divider

      /// Control Register 6
      PllLossOfClockInterrupt_Disabled | // PLL Loss of Lock Interrupt Enable - No interrupt request
      McgPllFllSelect_PLL | // FLL/PLL Clock selection for MCGOUTCLK when CLKS=0 - PLL is selected
      McgOsc0ClockMonitor_Disabled | // OSC0 Clock Monitor Enable - Clock monitor disabled
      MCG_C6_VDIV0(0),  // PLL0 VCO Divider (VDIV0)

      /// Status and Control Register
      McgFastInternalClockDivider_DivBy1,  // Fast Internal Clock [FIRC] Reference Divider - /1

      /// Control Register 7
      McgErcSelect_OscClk,  // MCG External reference clock - OSC0 Clock

      /// Control Register 8
      McgOsc1LossOfClockAction_Interrupt | // OSC1 (RTC) Loss of Clock Reset Enable - Interrupt request
      McgOsc1ClockMonitor_Disabled | // OSC1 (RTC) Clock Monitor Enable - Clock monitor disabled
      PllLossOfClockReset_Disabled,  // PLL Loss of Lock Reset Enable - Interrupt request

   },

};

/** MCGFFCLK - Fixed frequency clock (input to FLL) */
volatile uint32_t SystemMcgFFClock;

/** MCGOUTCLK - Primary output from MCG, various sources */
volatile uint32_t SystemMcgOutClock;

/** MCGFLLCLK - Output of FLL */
volatile uint32_t SystemMcgFllClock;

/** MCGPLLCLK - Output of PLL */
volatile uint32_t SystemMcgPllClock;

#if USBDM_ERRATA_E2448
/**
 *  Change SIM->CLKDIV1 value
 *  Disables flash prefetch
 *
 * @param simClkDiv1 - Value to write to SIM->CLKDIV1 register
 *
 * @note This routine must be placed in RAM
 */
__attribute__ ((section(".ram_functions")))
__attribute__((long_call))
static void setSysDividers(uint32_t simClkDiv1) {
#if defined(FMC_PFAPR_M2PFD_MASK)
   // Save original PFAPR
   uint32_t temp  = FMC->PFAPR;
   // Disable prefetch
   FMC->PFAPR   = FMC->PFAPR | FMC_PFAPR_M0PFD_MASK | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M2PFD_MASK | FMC_PFAPR_M3PFD_MASK;
   // Give any current prefetch time to finish
   for (int t=0;t<10;t++) {
      __asm__ volatile("nop");
   }
#endif
   // Change CLKDIV1
   SIM->CLKDIV1 = simClkDiv1;
#if defined(FMC_PFAPR_M2PFD_MASK)
   // Restore original PFAPR
   FMC->PFAPR   = temp;
#endif
}
#else
/**
 *  Change SIM->CLKDIV1 value
 *
 * @param simClkDiv1 - Value to write to SIM->CLKDIV1 register
 */
static void setSysDividers(uint32_t simClkDiv1) {
   // Change CLKDIV1
   SIM->CLKDIV1 = simClkDiv1;
}
#endif

/** Callback for programmatically set handler */
MCGCallbackFunction Mcg::callback = {0};

/** Current clock mode (FEI out of reset) */
McgClockMode Mcg::currentClockMode = McgClockMode_FEI;

constexpr McgClockMode clockTransitionTable[][8] = {
   /* from to => FEI                FEE,               FBI,               BLPI,              FBE,              BLPE,               PBE,               PEE */
   /* FEI,  */ { McgClockMode_FBI,  McgClockMode_FBE,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE, },
   /* FEE,  */ { McgClockMode_FBI,  McgClockMode_FBE,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE, },
   /* FBI,  */ { McgClockMode_FEI,  McgClockMode_FBE,  McgClockMode_FBI,  McgClockMode_BLPI, McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE, },
   /* BLPI, */ { McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBI, },
   /* FBE,  */ { McgClockMode_FBI,  McgClockMode_FEE,  McgClockMode_FBI,  McgClockMode_FBI,  McgClockMode_FBE,  McgClockMode_BLPE, McgClockMode_PBE,  McgClockMode_PBE, },
   /* BLPE, */ { McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_PBE,  McgClockMode_PBE, },
   /* PBE,  */ { McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_FBE,  McgClockMode_BLPE, McgClockMode_FBE,  McgClockMode_PEE, },
   /* PEE,  */ { McgClockMode_PBE,  McgClockMode_PBE,  McgClockMode_PBE,  McgClockMode_PBE,  McgClockMode_PBE,  McgClockMode_PBE,  McgClockMode_PBE,  McgClockMode_PBE, },
};

constexpr bool initialwrite[] =
   /* initial => FEI,   FEE,   FBI,   BLPI,  FBE,   BLPE,   PBE     PEE*/
   /* */       { false, false, true,  false, true,  false,  false,  false, };

/**
 * Get name for clock mode
 *
 * @return Pointer to static string
 */
const char *Mcg::getClockModeName(McgClockMode clockMode) {
   static const char *modeNames[] {
         "FEI",
         "FEE",
         "FBI",
         "BLPI",
         "FBE",
         "BLPE",
         "PBE",
         "PEE",
   };

   if ((unsigned)clockMode>=(sizeof(modeNames)/sizeof(modeNames[0]))) {
      return "Illegal";
   }
   return modeNames[clockMode];
}

/**
 * Write main MCG registers from clockInfo
 * - Clock monitors are masked out
 * - PLL is not selected (C6.PLLS=0)
 * - Not low power (C2.LP = 0 since clockInfo.C2 does not include LP)
 * - TRIM bits are preserved (C2.FCFTRIM, C4.FCTRIM, C4.SCFTRIM)
 * - Bugfix version: Errata e7993
 *
 * @param clockInfo  Clock settings information
 * @param bugFix     Mask to flip MCG.C4 value
 */
void Mcg::writeMainRegs(const ClockInfo &clockInfo, uint8_t bugFix) {

#if defined(MCG_C7_OSCSEL)
   // Select OSCCLK Source (input clock to PLL/FLL and possibly MCGOUTCLK)
   mcg->C7 = clockInfo.c7; // OSCSEL = 0,1,2 -> XTAL/XTAL32/IRC48M
#endif

#if defined(MCG_C6_VDIV0_MASK)
   // Select PLL multiplier (VDIV0 - divider in PLL loop) - clear clock monitors and PLLS
   mcg->C6 = clockInfo.c6&MCG_C6_VDIV0_MASK;
#endif

#if defined(MCG_C5_PRDIV0_MASK)
   // Set PLL prescaler (PRDIV), PLL enables (PLLCLKEN0, PLLSTEN0)
   mcg->C5 = clockInfo.c5;
#endif

   // Select RANGE0, HGO0, EREFS0, IRCS (LOCRE0 is included but has no affect as CME0=0 )
   // Not low power as (C2.LP = 0)
#if defined(MCG_C2_FCFTRIM_MASK)
   // Preserve FCTRIM
   mcg->C2 = (mcg->C2 & (MCG_C2_FCFTRIM_MASK))|clockInfo.c2;
#else
   mcg->C2 = clockInfo.c2;
#endif
   // Set FLL Parameters DMX32, DRST_DRS,
   // Preserve FCTRIM, SCFTRIM
   mcg->C4 = (mcg->C4 & (MCG_C4_FCTRIM_MASK|MCG_C4_SCFTRIM_MASK))|(clockInfo.c4^bugFix);
};

/**
 * Transition from current clock mode to mode given
 *
 * @param[in]  clockInfo Clock mode to transition to
 *
 * @return E_NO_ERROR          on success
 * @return E_CLOCK_INIT_FAILED on failure
 */
ErrorCode Mcg::clockTransition(const ClockInfo &clockInfo) {

   // Notify of clock changes (before)
   notifyBeforeClockChange();

   McgClockMode finalMode = clockInfo.clockMode;

#ifdef USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK
   if (clockInfo.c7&&MCG_C7_OSCSEL_MASK) {
      // Note IRC48M Internal Oscillator automatically enable if MCG_C7_OSCSEL = 2
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_USBOTG_MASK;
      USB0->CLK_RECOVER_IRC_EN = USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK|USB_CLK_RECOVER_IRC_EN_REG_EN_MASK;
   }
#endif

   // Set conservative clock dividers
   setSysDividers(SIM_CLKDIV1_OUTDIV1(0)|SIM_CLKDIV1_OUTDIV2(1)|SIM_CLKDIV1_OUTDIV3(2)|SIM_CLKDIV1_OUTDIV4(3));

   // Set Fast Internal Clock divider (FCRDIV)
   mcg->SC = clockInfo.sc;

   // Disable clock monitors while clocks change
   mcg->C6 = mcg->C6&~(MCG_C6_LOLIE0_MASK|MCG_C6_CME0_MASK);
#ifdef MCG_C8_CME1
   mcg->C8 = 0;
#endif
   int transitionCount = 0;
   if (initialwrite[currentClockMode]) {
      // Initial update of registers in bypassed modes
      writeMainRegs(clockInfo, 0);
   }
   do {
      McgClockMode next = clockTransitionTable[currentClockMode][finalMode];

      switch (next) {

         case McgClockMode_FEI: // From FBI or startup

            // Note: C2, C4, C6 and C7 set up in FBI or default from reset

            mcg->C1 =
                  MCG_C1_CLKS(0b00)   | // CLKS     = 0     -> MCGOUTCLK = Output of FLL/PLL (depends on mcg_c6.PLLS)
                  MCG_C1_IREFS(1)     | // IREFS    = 1     -> FLL source = Slow IRC
                  clockInfo.c1;         // FRDIV, IRCLKEN, IREFSTEN

            // Wait for S_IREFST to indicate FLL Reference has switched to IRC
            // Wait for S_CLKST to indicating that OUTCLK has switched to FLL
            do {
               __asm__("nop");
            } while ((mcg->S & (MCG_S_CLKST_MASK|MCG_S_IREFST_MASK)) != (MCG_S_CLKST(0)|MCG_S_IREFST(1)));
            break;

         case McgClockMode_FEE: // from FBE

            // Note: C2, C4, C6 and C7 set up in FBE

            mcg->C1 =
                  MCG_C1_CLKS(0b00)   | // CLKS     = 0     -> MCGOUTCLK = Output of FLL/PLL (depends on mcg_c6.PLLS)
                  MCG_C1_IREFS(0)     | // IREFS    = 0     -> FLL source = External reference clock
                  clockInfo.c1;         // FRDIV, IRCLKEN, IREFSTEN

            // Wait for S_IREFST to indicate FLL Reference has switched to ERC
            // Wait for S_CLKST to indicating that MCGOUTCLK has switched to FLL
            do {
               __asm__("nop");
            } while ((mcg->S & (MCG_S_CLKST_MASK|MCG_S_IREFST_MASK)) != (MCG_S_CLKST(0)|MCG_S_IREFST(0)));
            break;

         case McgClockMode_FBI: // from BLPI, FEI, FEE, FBE

            mcg->C1 =
                  MCG_C1_CLKS(0b01)   | // CLKS     = 1     -> MCGOUTCLK = Internal reference clock is selected
                  MCG_C1_IREFS(1)     | // IREFS    = 1     -> FLL source = Slow IRC
                  clockInfo.c1;         // FRDIV, IRCLKEN, IREFSTEN

#if USBDM_ERRATA_E7993
            writeMainRegs(clockInfo, MCG_C4_DMX32_MASK);
#else
            writeMainRegs(clockInfo, 0);
#endif

            // Wait for S_CLKST to indicating that MCGOUTCLK has switched to IRC
            // Wait for S_IREFST to indicate FLL Reference has switched to IRC
            do {
               __asm__("nop");
            } while ((mcg->S & (MCG_S_CLKST_MASK|MCG_S_IREFST_MASK)) != (MCG_S_CLKST(1)|MCG_S_IREFST(1)));

#if USBDM_ERRATA_E7993
            writeMainRegs(clockInfo, 0);
#endif

            break;

         case McgClockMode_FBE: // from FEI, FEE, FBI, BLPE, PBE

            mcg->C1 =
                  MCG_C1_CLKS(0b10)   | // CLKS     = 2     -> MCGOUTCLK = External reference clock
                  MCG_C1_IREFS(0)     | // IREFS    = 0     -> FLL source = External reference clock
                  clockInfo.c1;         // FRDIV, IRCLKEN, IREFSTEN

#if USBDM_ERRATA_E7993
            writeMainRegs(clockInfo, MCG_C4_DMX32_MASK);
#else
            writeMainRegs(clockInfo, 0);
#endif
            // Wait for S_CLKST to indicating that MCGOUTCLK has switched to ERC
            // Wait for S_IREFST to indicate FLL Reference has switched to ERC
            do {
               __asm__("nop");
            } while ((mcg->S & (MCG_S_CLKST_MASK|MCG_S_IREFST_MASK)) != (MCG_S_CLKST(2)|MCG_S_IREFST(0)));

#if USBDM_ERRATA_E7993
            writeMainRegs(clockInfo, 0);
#endif
            break;

         case McgClockMode_PBE: // from FBE, BLPE, PEE

            mcg->C1 =
                  MCG_C1_CLKS(0b10)   | // CLKS     = 2     -> MCGOUTCLK = External reference clock
                  MCG_C1_IREFS(0)     | // IREFS    = 0     -> FLL source = External reference clock
                  clockInfo.c1;         // FRDIV, IRCLKEN, IREFSTEN

            writeMainRegs(clockInfo, 0);

            // Enable PLL and select as available MCGOUTCLK choice
            mcg->C6 = mcg->C6 | MCG_C6_PLLS_MASK;

            // Wait for S_PLLST to indicate PLL is switched to External reference clock
            while ((mcg->S&MCG_S_PLLST_MASK) == 0) {
               __asm__("nop");
            }
            break;

         case McgClockMode_PEE: // from PBE
            mcg->C1 =
                  MCG_C1_CLKS(0b00)   | // CLKS     = 0     -> MCGOUTCLK = Output of FLL/PLL (depends on mcg_c6.PLLS)
                  MCG_C1_IREFS(0)     | // IREFS    = 0     -> FLL source = External reference clock
                  clockInfo.c1;         // FRDIV, IRCLKEN, IREFSTEN
            break;

         case McgClockMode_BLPE: // from FBE, PBE (registers differ depending on transition)
            // Fall through - no break

         case McgClockMode_BLPI: // from FBI
            // Set LP (low-power)
            mcg->C2 = mcg->C2|MCG_C2_LP(1);
            break;
      }
      // Wait for oscillator stable (if used)
      if (clockInfo.c2&MCG_C2_EREFS0_MASK) {
         do {
            __asm__("nop");
         } while ((mcg->S & MCG_S_OSCINIT0_MASK) == 0);
      }
      currentClockMode = next;

      // Maximum number of transitions is 4
      if (transitionCount++>5) {
         return setErrorCode(E_CLOCK_INIT_FAILED);
      }
   } while (currentClockMode != finalMode);

   // Main clock dividers
   setSysDividers(clockInfo.clkdiv1);

#ifdef SIM_CLKDIV3_PLLFLLDIV
   // Peripheral clock divider
   SimInfo::setPeripheralClockDivider((SimPeripheralClockDivider)clockInfo.clkdiv3);
#endif

   // Clock sources
   SIM->SOPT2 = clockInfo.sopt2;

   SystemCoreClockUpdate();

#if defined(SIM_CLKDIV2_USBDIV)
   SimInfo::updateUsbClockDivider();
#endif

   // Enable clock monitors
#if defined(MCG_C2_FCFTRIM)
   mcg->C2 = (mcg->C2 & (MCG_C2_FCFTRIM_MASK|MCG_C2_LP_MASK))|clockInfo.c2; // Preserve FCFTRIM & LP
#else
   mcg->C2 = (mcg->C2 & (MCG_C2_LP_MASK))|clockInfo.c2; // Preserve LP
#endif
   mcg->C6 = clockInfo.c6;
#ifdef MCG_C8_CME1
   mcg->C8 = clockInfo.c8;
#endif

   // Notify of clock changes (after)
   notifyAfterClockChange();

   return E_NO_ERROR;
}

/**
 * Get Slow IRC clock frequency
 */
unsigned getSlowIrcFrequency() {

   if ((SMC->PMCTRL&SMC_PMCTRL_RUNM_MASK) == SmcRunMode_VeryLowPower) {
      // Disabled in VLPR
      return 0;
   }
   return McgInfo::system_slow_irc_clock;
}

/**
 * Update SystemCoreClock variable
 *
 * Updates the SystemCoreClock variable with current core Clock retrieved from CPU registers.
 */
void Mcg::SystemCoreClockUpdate(void) {
#if false || !defined(MCG_C7_OSCSEL)
   const bool lowRange = ((mcg->C2&MCG_C2_RANGE0_MASK) == MCG_C2_RANGE0(0));
#else
   // Selection of RTC as MCG clock input also forces low-range dividers
   const bool lowRange = ((mcg->C2&MCG_C2_RANGE0_MASK) == MCG_C2_RANGE0(0)) || ((mcg->C7&MCG_C7_OSCSEL_MASK) ==  MCG_C7_OSCSEL(1));
#endif

   // MCG external reference clock
   uint32_t mcg_erc_clock = McgInfo::getExternalReferenceClock();

   // Calculate SystemMcgFFClock
   if ((mcg->C1&MCG_C1_IREFS_MASK) == 0) {
      // External reference clock is selected with FRDIV divider
      unsigned divisor = 1;
      if (!lowRange) {
         switch (mcg->C1&MCG_C1_FRDIV_MASK) {
            default              : divisor = 32; break;
            case MCG_C1_FRDIV(6) : divisor = 20; break;
            case MCG_C1_FRDIV(7) : divisor = 12; break;
         }
      }
      divisor *= (1<<((mcg->C1&MCG_C1_FRDIV_MASK)>>MCG_C1_FRDIV_SHIFT));
      SystemMcgFFClock = mcg_erc_clock / divisor;
   }
   else {
      // Slow internal reference clock is selected
      SystemMcgFFClock = getSlowIrcFrequency();
   }

   uint32_t mcgFllClock = 0;
   uint32_t mcgPllClock = 0;

   if ((mcg->C2&MCG_C2_LP_MASK) == 0) {
      // Calculate FLL clock if active
      mcgFllClock = SystemMcgFFClock *
      /**/                ((mcg->C4&MCG_C4_DMX32_MASK)?732:640) *
      /**/                (((mcg->C4&MCG_C4_DRST_DRS_MASK)>>MCG_C4_DRST_DRS_SHIFT)+1);

#ifdef MCG_C11_PLLCS_MASK
      if ((mcg->C11 & MCG_C11_PLLCS_MASK) !=  0) {
         mcgPllClock = Usbphy1Info::getClockFrequency();
      }
      else {
#endif
      // Calculate PLL based clock if active
      mcgPllClock  = (mcg_erc_clock/10)*(((mcg->C6&MCG_C6_VDIV0_MASK)>>MCG_C6_VDIV0_SHIFT)+McgInfo::pll_vdiv_min);
      mcgPllClock /= ((mcg->C5&MCG_C5_PRDIV0_MASK)>>MCG_C5_PRDIV0_SHIFT)+1;
      mcgPllClock *= (10/McgInfo::pll_post_divider);
#ifdef MCG_C11_PLLCS_MASK
      }
#endif
   }

   SystemMcgFllClock = 0;
   SystemMcgPllClock = 0;

   switch (mcg->S&MCG_S_CLKST_MASK) {
      default:
         break;
      case MCG_S_CLKST(0) : // FLL
         SystemMcgOutClock = mcgFllClock;
         SystemMcgFllClock = mcgFllClock;
         break;
      case MCG_S_CLKST(1) : // Internal Reference Clock
         SystemMcgOutClock = McgInfo::getInternalReferenceClock();
         break;
      case MCG_S_CLKST(2) : // External Reference Clock
         SystemMcgOutClock = mcg_erc_clock;
         break;
      case MCG_S_CLKST(3) : // PLL
         SystemMcgOutClock = mcgPllClock;
         SystemMcgPllClock = mcgPllClock;
         break;
   }
   if (mcg->C5&MCG_C5_PLLCLKEN0_MASK) {
      SystemMcgPllClock = mcgPllClock;
   }
   SimInfo::updateSystemClocks(SystemMcgOutClock);
}

/**
 * Initialise MCG to default settings.
 */
void Mcg::defaultConfigure() {

#if !defined(INITIAL_CLOCK_STATE)
// Needed for use with a boot-loader that changes the clock
#define INITIAL_CLOCK_STATE McgClockMode_FEI;
#endif

   currentClockMode = INITIAL_CLOCK_STATE;

   // Transition to desired clock mode
   clockTransition(clockInfo[ClockConfig_default]);

   Sim::initRegs();

   enableNvicInterrupts();

   SystemCoreClockUpdate();
}

} // end namespace USBDM

/**
 * Sets up the clock out of RESET
 */
extern "C"
void clock_initialise(void) {

   USBDM::Osc0::initialise();
   USBDM::Rtc::initialise();

   USBDM::Mcg::initialise();
}

