<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/opt/anaconda3/envs/verilog/share/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="c" filename="/opt/anaconda3/envs/verilog/share/verilator/include/verilated_std_waiver.vlt" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="e" filename="example2.v" language="1800-2023"/>
  </files>
  <module_files>
    <file id="e" filename="example2.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="e,2,8,2,20" name="sync_counter" submodname="sync_counter" hier="sync_counter"/>
  </cells>
  <netlist>
    <module loc="e,2,8,2,20" name="sync_counter" origName="sync_counter">
      <var loc="e,3,22,3,25" name="clk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="e,4,22,4,27" name="rst_n" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="rst_n"/>
      <var loc="e,5,22,5,27" name="count" dtype_id="2" dir="output" pinIndex="3" vartype="logic" origName="count"/>
      <always loc="e,8,3,8,9">
        <sentree loc="e,8,10,8,11">
          <senitem loc="e,8,12,8,19" edgeType="POS">
            <varref loc="e,8,20,8,23" name="clk" dtype_id="1"/>
          </senitem>
          <senitem loc="e,8,27,8,34" edgeType="NEG">
            <varref loc="e,8,35,8,40" name="rst_n" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="e,8,42,8,47">
          <assigndly loc="e,12,13,12,15" dtype_id="2">
            <cond loc="e,12,22,12,23" dtype_id="2">
              <varref loc="e,9,10,9,15" name="rst_n" dtype_id="1"/>
              <add loc="e,12,22,12,23" dtype_id="2">
                <const loc="e,12,22,12,23" name="4&apos;h1" dtype_id="2"/>
                <varref loc="e,12,16,12,21" name="count" dtype_id="2"/>
              </add>
              <const loc="e,10,16,10,23" name="4&apos;h0" dtype_id="2"/>
            </cond>
            <varref loc="e,12,7,12,12" name="count" dtype_id="2"/>
          </assigndly>
        </begin>
      </always>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,53,22,53,24" id="1" name="logic"/>
      <voiddtype loc="d,54,21,54,30" id="3"/>
      <basicdtype loc="e,5,10,5,13" id="2" name="logic" left="3" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
