
---------- Begin Simulation Statistics ----------
final_tick                               896266003500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385975                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742556                       # Number of bytes of host memory used
host_op_rate                                   742957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.08                       # Real time elapsed on the host
host_tick_rate                             3459363354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     192488388                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.896266                       # Number of seconds simulated
sim_ticks                                896266003500                       # Number of ticks simulated
system.cpu.Branches                          16571561                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     192488388                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1792532007                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1792532007                       # Number of busy cycles
system.cpu.num_cc_register_reads             81835637                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            60222781                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     15047786                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66496627                       # Number of float alu accesses
system.cpu.num_fp_insts                      66496627                       # number of float instructions
system.cpu.num_fp_register_reads             66315530                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              230472                       # number of times the floating registers were written
system.cpu.num_func_calls                      728549                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             192358075                       # Number of integer alu accesses
system.cpu.num_int_insts                    192358075                       # number of integer instructions
system.cpu.num_int_register_reads           406121087                       # number of times the integer registers were read
system.cpu.num_int_register_writes          105617266                       # number of times the integer registers were written
system.cpu.num_load_insts                     9629660                       # Number of load instructions
system.cpu.num_mem_refs                      79976048                       # number of memory refs
system.cpu.num_store_insts                   70346388                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                134960      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                 112237228     58.30%     58.37% # Class of executed instruction
system.cpu.op_class::IntMult                     4655      0.00%     58.37% # Class of executed instruction
system.cpu.op_class::IntDiv                    157058      0.08%     58.45% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1111      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                     5540      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     58.45% # Class of executed instruction
system.cpu.op_class::SimdCvt                     5360      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdMisc                    8531      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  22      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   4      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     58.46% # Class of executed instruction
system.cpu.op_class::MemRead                  9422039      4.89%     63.35% # Class of executed instruction
system.cpu.op_class::MemWrite                 4083123      2.12%     65.48% # Class of executed instruction
system.cpu.op_class::FloatMemRead              207621      0.11%     65.58% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66263265     34.42%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  192532578                       # Class of executed instruction
system.cpu.workload.numSyscalls                   156                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8272126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16577096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8513455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          905                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17027933                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            905                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     71531067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71531067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     71531067                       # number of overall hits
system.cpu.dcache.overall_hits::total        71531067                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8401098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8401098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8401098                       # number of overall misses
system.cpu.dcache.overall_misses::total       8401098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 684792247000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 684792247000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 684792247000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 684792247000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     79932165                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     79932165                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     79932165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     79932165                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.105103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.105103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81512.231734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81512.231734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81512.231734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81512.231734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8359466                       # number of writebacks
system.cpu.dcache.writebacks::total           8359466                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8401098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8401098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8401098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8401098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 676391149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 676391149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 676391149000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 676391149000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.105103                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.105103                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.105103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.105103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80512.231734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80512.231734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80512.231734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80512.231734                       # average overall mshr miss latency
system.cpu.dcache.replacements                8400586                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9556406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9556406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        73333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         73333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1925688000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1925688000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9629739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9629739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26259.501180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26259.501180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        73333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        73333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1852355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1852355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25259.501180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25259.501180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     61974661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       61974661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8327765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8327765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 682866559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 682866559000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70302426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70302426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.118456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.118456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81998.778664                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81998.778664                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8327765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8327765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 674538794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 674538794000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.118456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80998.778664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80998.778664                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.965954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            79932165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8401098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.514490                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.965954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         168265428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        168265428                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9629790                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    70346409                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21558                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        177044                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    138333750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        138333750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    138333750                       # number of overall hits
system.cpu.icache.overall_hits::total       138333750                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       113380                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         113380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       113380                       # number of overall misses
system.cpu.icache.overall_misses::total        113380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1609314000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1609314000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1609314000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1609314000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    138447130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    138447130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    138447130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    138447130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000819                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000819                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000819                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000819                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14193.984830                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14193.984830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14193.984830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14193.984830                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       112869                       # number of writebacks
system.cpu.icache.writebacks::total            112869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       113380                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       113380                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       113380                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       113380                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1495934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1495934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1495934000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1495934000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000819                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000819                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000819                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000819                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13193.984830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13193.984830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13193.984830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13193.984830                       # average overall mshr miss latency
system.cpu.icache.replacements                 112869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    138333750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       138333750                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       113380                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        113380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1609314000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1609314000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    138447130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    138447130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000819                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000819                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14193.984830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14193.984830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       113380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       113380                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1495934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1495934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13193.984830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13193.984830                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.219475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           138447130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            113380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1221.089522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.219475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.945741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.945741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         277007640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        277007640                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   138447184                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 896266003500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               111458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                98050                       # number of demand (read+write) hits
system.l2.demand_hits::total                   209508                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              111458                       # number of overall hits
system.l2.overall_hits::.cpu.data               98050                       # number of overall hits
system.l2.overall_hits::total                  209508                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8303048                       # number of demand (read+write) misses
system.l2.demand_misses::total                8304970                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1922                       # number of overall misses
system.l2.overall_misses::.cpu.data           8303048                       # number of overall misses
system.l2.overall_misses::total               8304970                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    153993500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 662751973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662905966500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    153993500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 662751973000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662905966500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           113380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8401098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8514478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          113380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8401098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8514478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.016952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975394                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.016952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975394                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80121.488033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79820.322971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79820.392668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80121.488033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79820.322971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79820.392668                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8269004                       # number of writebacks
system.l2.writebacks::total                   8269004                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8303048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8304970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8303048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8304970                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134773500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 579721493000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579856266500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    134773500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 579721493000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 579856266500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.016952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.016952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975394                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70121.488033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69820.322971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69820.392668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70121.488033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69820.322971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69820.392668                       # average overall mshr miss latency
system.l2.replacements                        8273029                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8359466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8359466                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8359466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8359466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       112869                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           112869                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       112869                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       112869                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             37323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8290442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8290442                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 661654877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  661654877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8327765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8327765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79809.360828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79809.360828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8290442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8290442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 578750457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 578750457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69809.360828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69809.360828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         111458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             111458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153993500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153993500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       113380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         113380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.016952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80121.488033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80121.488033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.016952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70121.488033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70121.488033                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1097096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1097096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        73333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         73333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.171901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.171901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87029.668412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87029.668412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    971036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    971036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.171901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.171901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77029.668412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77029.668412                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32656.605280                       # Cycle average of tags in use
system.l2.tags.total_refs                    17027930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8305797                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.050126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.396591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.742137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32574.466551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996601                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31333                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 144529253                       # Number of tag accesses
system.l2.tags.data_accesses                144529253                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8269004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8303048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003310906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       516705                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       516705                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24579545                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7766707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8304970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8269004                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8304970                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8269004                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8304970                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8269004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8304969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 514128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 516718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 516715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 516711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 516708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 516712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 516726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 516712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 519400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 516714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 516707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 516707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 516705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 516705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 516708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 516705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       516705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.072929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.006527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.874003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       516702    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        516705                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       516705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.086055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515915     99.85%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              615      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        516705                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               531518080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529216256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    593.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    590.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  896265863500                       # Total gap between requests
system.mem_ctrls.avgGap                      54076.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       123008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    531395072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    529214848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 137244.969149384910                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 592898837.984319448471                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 590466274.446836113930                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8303048                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8269004                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56098500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 241315129250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21971759051000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29187.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29063.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2657122.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       123008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    531395072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     531518080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       123008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       123008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    529216256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    529216256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8303048                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8304970                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8269004                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8269004                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       137245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    592898838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        593036083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       137245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       137245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    590467845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       590467845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    590467845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       137245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    592898838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1183503928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8304970                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8268982                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       518850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       518843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       518934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       518887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       519022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       519154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       519298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       519133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       519330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       519475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       519298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       519076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       519092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       518938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       518931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       518709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       516520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       516593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       516619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       516587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       516760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       516894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       517116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       516946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       517185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       517239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       516967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       516873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       516887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       516675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       516608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       516513                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             85653040250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           41524850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       241371227750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10313.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29063.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7652124                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7671764                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1250062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   848.544152                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   715.653231                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.540846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        79140      6.33%      6.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36022      2.88%      9.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48361      3.87%     13.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47295      3.78%     16.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34425      2.75%     19.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55462      4.44%     24.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31498      2.52%     26.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71816      5.74%     32.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     67.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1250062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             531518080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          529214848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              593.036083                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              590.466274                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4464185040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2372770620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    29646143940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21579662700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 70749981120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 205637298300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 170997894240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  505447935960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   563.948576                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 438511576250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29928080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 427826347250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4461271920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2371214670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    29651341860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21584423340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 70749981120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 205538153070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 171081384960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  505437770940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   563.937234                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 438729154000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29928080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 427608769500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8269004                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3122                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8290442                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8290442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14528                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     24882066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     24882066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               24882066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1060734336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1060734336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1060734336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8304970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8304970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8304970                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         49654098000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43657424000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            186713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16628470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       112869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8327765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8327765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        113380                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        73333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       339629                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25202782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              25542411                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     14479936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1072676096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1087156032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8273029                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529216256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16787507                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007346                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16786601     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    906      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16787507                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 896266003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        16986301500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         170070000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12601647000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
