Classic Timing Analyzer report for FPGA_Main
Mon Feb 18 00:56:46 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'set_bit'
  8. Clock Hold: 'set_bit'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                  ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.411 ns                         ; reset                                 ; Instruction_Set:comb_3|pulse_count[1]  ; --         ; set_bit  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.514 ns                         ; Instruction_Set:comb_3|mbed_data[3]   ; mbed_data[3]                           ; set_bit    ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.617 ns                        ; input_bit                             ; Instruction_Set:comb_3|mbed_data[0]    ; --         ; set_bit  ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 185.08 MHz ( period = 5.403 ns ) ; Servo_Driver:launcher|counter[0]      ; Servo_Driver:launcher|pulse            ; clk        ; clk      ; 0            ;
; Clock Setup: 'set_bit'       ; N/A                                      ; None          ; 236.97 MHz ( period = 4.220 ns ) ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[0]    ; set_bit    ; set_bit  ; 0            ;
; Clock Hold: 'set_bit'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[3] ; set_bit    ; set_bit  ; 79           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                       ;                                        ;            ;          ; 79           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; set_bit         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; Servo_Driver:turntable|counter[0] ; Servo_Driver:turntable|pulse ; clk        ; clk      ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; 185.08 MHz ( period = 5.403 ns )                    ; Servo_Driver:launcher|counter[0]  ; Servo_Driver:launcher|pulse  ; clk        ; clk      ; None                        ; None                      ; 5.161 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; Servo_Driver:launcher|counter[1]  ; Servo_Driver:launcher|pulse  ; clk        ; clk      ; None                        ; None                      ; 5.050 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; Servo_Driver:turntable|counter[1] ; Servo_Driver:turntable|pulse ; clk        ; clk      ; None                        ; None                      ; 5.047 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; Servo_Driver:turntable|counter[2] ; Servo_Driver:turntable|pulse ; clk        ; clk      ; None                        ; None                      ; 5.030 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; Servo_Driver:launcher|counter[2]  ; Servo_Driver:launcher|pulse  ; clk        ; clk      ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; extension_timer[14]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; extension_timer[0]                ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; extension_timer[3]                ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; extension_timer[12]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.20 MHz ( period = 4.995 ns )                    ; extension_timer[13]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.56 MHz ( period = 4.986 ns )                    ; extension_timer[2]                ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; extension_timer[10]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; extension_timer[8]                ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; extension_timer[9]                ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; extension_timer[4]                ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[7]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[10]          ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[9]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[8]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[11]          ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[12]          ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[4]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[6]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[5]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[0]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[3]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[1]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 204.00 MHz ( period = 4.902 ns )                    ; extension_timer[14]               ; extension_timer[2]           ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; extension_timer[20]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 205.89 MHz ( period = 4.857 ns )                    ; extension_timer[11]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[24]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[25]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[23]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[20]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[21]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[22]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[19]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[16]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[17]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[18]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[13]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[14]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; extension_timer[21]               ; extension_timer[15]          ; clk        ; clk      ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[7]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[10]          ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[9]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[8]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[11]          ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[12]          ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[4]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[6]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[5]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[0]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[3]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; extension_timer[0]                ; extension_timer[1]           ; clk        ; clk      ; None                        ; None                      ; 4.608 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'set_bit'                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                  ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[6]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.143 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[5]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.143 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[4]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.143 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[2]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.143 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[1]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.143 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[0]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.143 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[6]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.105 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[5]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.105 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[4]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.105 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[2]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.105 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[1]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.105 ns                ;
; N/A   ; 239.12 MHz ( period = 4.182 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[0]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.105 ns                ;
; N/A   ; 252.40 MHz ( period = 3.962 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[6]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 252.40 MHz ( period = 3.962 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[5]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 252.40 MHz ( period = 3.962 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[4]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 252.40 MHz ( period = 3.962 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[2]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 252.40 MHz ( period = 3.962 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[1]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 252.40 MHz ( period = 3.962 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[0]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 254.58 MHz ( period = 3.928 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[3]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.435 ns                ;
; N/A   ; 257.07 MHz ( period = 3.890 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[3]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.397 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[6]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[5]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[4]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[2]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[1]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[0]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 263.71 MHz ( period = 3.792 ns )               ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.485 ns                ;
; N/A   ; 266.38 MHz ( period = 3.754 ns )               ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.466 ns                ;
; N/A   ; 271.15 MHz ( period = 3.688 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|pulse_count[2]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.449 ns                ;
; N/A   ; 272.48 MHz ( period = 3.670 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[3]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.177 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|pulse_count[2]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.414 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns )               ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.386 ns                ;
; N/A   ; 281.06 MHz ( period = 3.558 ns )               ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.784 ns                ;
; N/A   ; 283.61 MHz ( period = 3.526 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[3]     ; set_bit    ; set_bit  ; None                        ; None                      ; 4.033 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[6]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[5]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[4]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[2]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[1]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[0]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 286.53 MHz ( period = 3.490 ns )               ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.334 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; Instruction_Set:comb_3|mbed_data[5]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.324 ns                ;
; N/A   ; 291.21 MHz ( period = 3.434 ns )               ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.306 ns                ;
; N/A   ; 291.55 MHz ( period = 3.430 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|pulse_count[2]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.191 ns                ;
; N/A   ; 293.00 MHz ( period = 3.413 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|pulse_count[0]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 293.00 MHz ( period = 3.413 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|pulse_count[2]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 293.00 MHz ( period = 3.413 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|pulse_count[3]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 293.00 MHz ( period = 3.413 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|pulse_count[1]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 294.29 MHz ( period = 3.398 ns )               ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.704 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|pulse_count[1]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|sample           ; set_bit    ; set_bit  ; None                        ; None                      ; 3.132 ns                ;
; N/A   ; 296.56 MHz ( period = 3.372 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|pulse_count[0]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.133 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[10]    ; set_bit    ; set_bit  ; None                        ; None                      ; 3.259 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[8]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.259 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[9]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.259 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|mbed_data[7]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.259 ns                ;
; N/A   ; 299.85 MHz ( period = 3.335 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|pulse_count[1]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; 299.94 MHz ( period = 3.334 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|sample           ; set_bit    ; set_bit  ; None                        ; None                      ; 3.094 ns                ;
; N/A   ; 299.94 MHz ( period = 3.334 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|pulse_count[0]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 300.30 MHz ( period = 3.330 ns )               ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.254 ns                ;
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[10]    ; set_bit    ; set_bit  ; None                        ; None                      ; 3.221 ns                ;
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[8]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.221 ns                ;
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[9]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.221 ns                ;
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|mbed_data[7]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.221 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|pulse_count[2]   ; set_bit    ; set_bit  ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 305.44 MHz ( period = 3.274 ns )               ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.226 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.624 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[3]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.718 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns )               ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.174 ns                ;
; N/A   ; 321.03 MHz ( period = 3.115 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|pulse_count[1]   ; set_bit    ; set_bit  ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|sample           ; set_bit    ; set_bit  ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|pulse_count[0]   ; set_bit    ; set_bit  ; None                        ; None                      ; 2.875 ns                ;
; N/A   ; 323.94 MHz ( period = 3.087 ns )               ; Instruction_Set:comb_3|pulse_count[0] ; Instruction_Set:comb_3|pulse_count[3]   ; set_bit    ; set_bit  ; None                        ; None                      ; 2.848 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[10]    ; set_bit    ; set_bit  ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[8]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[9]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|mbed_data[7]     ; set_bit    ; set_bit  ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 324.89 MHz ( period = 3.078 ns )               ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.544 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns )               ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.095 ns                ;
; N/A   ; 332.01 MHz ( period = 3.012 ns )               ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.095 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.079 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|pulse_count[1]   ; set_bit    ; set_bit  ; None                        ; None                      ; 2.732 ns                ;
; N/A   ; 336.70 MHz ( period = 2.970 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|sample           ; set_bit    ; set_bit  ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 336.70 MHz ( period = 2.970 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|pulse_count[0]   ; set_bit    ; set_bit  ; None                        ; None                      ; 2.731 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[10]    ; set_bit    ; set_bit  ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[8]     ; set_bit    ; set_bit  ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[9]     ; set_bit    ; set_bit  ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|mbed_data[7]     ; set_bit    ; set_bit  ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 341.30 MHz ( period = 2.930 ns )               ; Instruction_Set:comb_3|pulse_count[1] ; Instruction_Set:comb_3|pulse_count[3]   ; set_bit    ; set_bit  ; None                        ; None                      ; 2.691 ns                ;
; N/A   ; 341.53 MHz ( period = 2.928 ns )               ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.053 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.043 ns                ;
; N/A   ; 350.63 MHz ( period = 2.852 ns )               ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 5.015 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.935 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[10]    ; set_bit    ; set_bit  ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[8]     ; set_bit    ; set_bit  ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[9]     ; set_bit    ; set_bit  ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|mbed_data[7]     ; set_bit    ; set_bit  ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; Instruction_Set:comb_3|mbed_data[5]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 394.94 MHz ( period = 2.532 ns )               ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.855 ns                ;
; N/A   ; 394.94 MHz ( period = 2.532 ns )               ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.855 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[3]   ; Instruction_Set:comb_3|mbed_data[4]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.582 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.788 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.760 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.724 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.708 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.708 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.082 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.628 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.552 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.548 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[6]   ; Instruction_Set:comb_3|mbed_data[7]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.432 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.352 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|pulse_count[2] ; Instruction_Set:comb_3|pulse_count[3]   ; set_bit    ; set_bit  ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.272 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[4]   ; Instruction_Set:comb_3|mbed_data[5]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[0]   ; Instruction_Set:comb_3|mbed_data[1]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[1]   ; Instruction_Set:comb_3|mbed_data[2]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[5]   ; Instruction_Set:comb_3|mbed_data[6]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.647 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[2]   ; Instruction_Set:comb_3|mbed_data[3]     ; set_bit    ; set_bit  ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[0]   ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.227 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[2]   ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.141 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[8]   ; Instruction_Set:comb_3|mbed_data[9]     ; set_bit    ; set_bit  ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Instruction_Set:comb_3|mbed_data[8]     ; set_bit    ; set_bit  ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[9]   ; Instruction_Set:comb_3|mbed_data[10]    ; set_bit    ; set_bit  ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.039 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[6]   ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                        ; None                      ; 4.015 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[1]   ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                        ; None                      ; 3.937 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|sample         ; Instruction_Set:comb_3|sample           ; set_bit    ; set_bit  ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|pulse_count[3] ; Instruction_Set:comb_3|pulse_count[3]   ; set_bit    ; set_bit  ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.879 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[7]   ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.810 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[5]   ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.758 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[3]   ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[4]   ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.696 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[5]   ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.678 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; Instruction_Set:comb_3|mbed_data[5]   ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                        ; None                      ; 3.598 ns                ;
+-------+------------------------------------------------+---------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'set_bit'                                                                                                                                                                                                                 ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[3]  ; set_bit    ; set_bit  ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[4]  ; set_bit    ; set_bit  ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[6]  ; set_bit    ; set_bit  ; None                       ; None                       ; 0.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[5]  ; set_bit    ; set_bit  ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[7]  ; set_bit    ; set_bit  ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[5]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[8]  ; set_bit    ; set_bit  ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[6]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[7]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[4]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[8]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[6]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[5]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[7]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[8]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[6]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[8]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[7]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[8]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[6] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[7]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[6] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[3] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 2.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[1] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 2.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[6] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[8]  ; set_bit    ; set_bit  ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[2] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 3.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[4] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[7] ; Servo_Driver:turntable|pulse_length[10] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[0] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[7] ; Servo_Driver:turntable|pulse_length[16] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[5] ; Servo_Driver:turntable|pulse_length[15] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[6] ; Servo_Driver:turntable|pulse_length[9]  ; set_bit    ; set_bit  ; None                       ; None                       ; 3.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[6] ; Servo_Driver:turntable|pulse_length[13] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[7] ; Servo_Driver:turntable|pulse_length[14] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[7] ; Servo_Driver:turntable|pulse_length[11] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instruction_Set:comb_3|mbed_data[7] ; Servo_Driver:turntable|pulse_length[12] ; set_bit    ; set_bit  ; None                       ; None                       ; 3.810 ns                 ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+-----------+---------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                    ; To Clock ;
+-------+--------------+------------+-----------+---------------------------------------+----------+
; N/A   ; None         ; 6.411 ns   ; reset     ; Instruction_Set:comb_3|pulse_count[0] ; set_bit  ;
; N/A   ; None         ; 6.411 ns   ; reset     ; Instruction_Set:comb_3|pulse_count[2] ; set_bit  ;
; N/A   ; None         ; 6.411 ns   ; reset     ; Instruction_Set:comb_3|pulse_count[3] ; set_bit  ;
; N/A   ; None         ; 6.411 ns   ; reset     ; Instruction_Set:comb_3|pulse_count[1] ; set_bit  ;
; N/A   ; None         ; 6.313 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[6]   ; set_bit  ;
; N/A   ; None         ; 6.313 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[5]   ; set_bit  ;
; N/A   ; None         ; 6.313 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[4]   ; set_bit  ;
; N/A   ; None         ; 6.313 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[2]   ; set_bit  ;
; N/A   ; None         ; 6.313 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[1]   ; set_bit  ;
; N/A   ; None         ; 6.313 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[0]   ; set_bit  ;
; N/A   ; None         ; 6.021 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[3]   ; set_bit  ;
; N/A   ; None         ; 5.432 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[10]  ; set_bit  ;
; N/A   ; None         ; 5.432 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[8]   ; set_bit  ;
; N/A   ; None         ; 5.432 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[9]   ; set_bit  ;
; N/A   ; None         ; 5.432 ns   ; reset     ; Instruction_Set:comb_3|mbed_data[7]   ; set_bit  ;
; N/A   ; None         ; 4.686 ns   ; reset     ; Instruction_Set:comb_3|sample         ; set_bit  ;
; N/A   ; None         ; 3.865 ns   ; input_bit ; Instruction_Set:comb_3|mbed_data[0]   ; set_bit  ;
+-------+--------------+------------+-----------+---------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------+
; tco                                                                                                     ;
+-------+--------------+------------+--------------------------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To              ; From Clock ;
+-------+--------------+------------+--------------------------------------+-----------------+------------+
; N/A   ; None         ; 9.514 ns   ; Instruction_Set:comb_3|mbed_data[3]  ; mbed_data[3]    ; set_bit    ;
; N/A   ; None         ; 9.408 ns   ; Instruction_Set:comb_3|mbed_data[5]  ; mbed_data[5]    ; set_bit    ;
; N/A   ; None         ; 8.920 ns   ; Instruction_Set:comb_3|mbed_data[4]  ; mbed_data[4]    ; set_bit    ;
; N/A   ; None         ; 8.804 ns   ; Instruction_Set:comb_3|mbed_data[1]  ; mbed_data[1]    ; set_bit    ;
; N/A   ; None         ; 8.766 ns   ; Instruction_Set:comb_3|mbed_data[6]  ; mbed_data[6]    ; set_bit    ;
; N/A   ; None         ; 8.601 ns   ; Instruction_Set:comb_3|mbed_data[2]  ; mbed_data[2]    ; set_bit    ;
; N/A   ; None         ; 8.376 ns   ; Instruction_Set:comb_3|mbed_data[7]  ; mbed_data[7]    ; set_bit    ;
; N/A   ; None         ; 8.259 ns   ; Instruction_Set:comb_3|mbed_data[0]  ; mbed_data[0]    ; set_bit    ;
; N/A   ; None         ; 8.182 ns   ; Instruction_Set:comb_3|mbed_data[9]  ; mbed_data[9]    ; set_bit    ;
; N/A   ; None         ; 8.011 ns   ; Servo_Driver:turntable|pulse         ; turntable_pulse ; clk        ;
; N/A   ; None         ; 7.970 ns   ; Instruction_Set:comb_3|mbed_data[10] ; mbed_data[10]   ; set_bit    ;
; N/A   ; None         ; 7.953 ns   ; Instruction_Set:comb_3|mbed_data[8]  ; mbed_data[8]    ; set_bit    ;
; N/A   ; None         ; 7.913 ns   ; Servo_Driver:launcher|pulse          ; launch_pulse    ; clk        ;
; N/A   ; None         ; 7.347 ns   ; enableTurntable~reg0                 ; enableTurntable ; clk        ;
; N/A   ; None         ; 7.276 ns   ; enableLauncher~reg0                  ; enableLauncher  ; clk        ;
; N/A   ; None         ; 7.189 ns   ; Instruction_Set:comb_3|sample        ; ready           ; set_bit    ;
+-------+--------------+------------+--------------------------------------+-----------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+-----------+---------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                    ; To Clock ;
+---------------+-------------+-----------+-----------+---------------------------------------+----------+
; N/A           ; None        ; -3.617 ns ; input_bit ; Instruction_Set:comb_3|mbed_data[0]   ; set_bit  ;
; N/A           ; None        ; -4.400 ns ; reset     ; Instruction_Set:comb_3|pulse_count[0] ; set_bit  ;
; N/A           ; None        ; -4.438 ns ; reset     ; Instruction_Set:comb_3|sample         ; set_bit  ;
; N/A           ; None        ; -4.700 ns ; reset     ; Instruction_Set:comb_3|pulse_count[1] ; set_bit  ;
; N/A           ; None        ; -4.705 ns ; reset     ; Instruction_Set:comb_3|pulse_count[2] ; set_bit  ;
; N/A           ; None        ; -4.705 ns ; reset     ; Instruction_Set:comb_3|pulse_count[3] ; set_bit  ;
; N/A           ; None        ; -5.184 ns ; reset     ; Instruction_Set:comb_3|mbed_data[10]  ; set_bit  ;
; N/A           ; None        ; -5.184 ns ; reset     ; Instruction_Set:comb_3|mbed_data[8]   ; set_bit  ;
; N/A           ; None        ; -5.184 ns ; reset     ; Instruction_Set:comb_3|mbed_data[9]   ; set_bit  ;
; N/A           ; None        ; -5.184 ns ; reset     ; Instruction_Set:comb_3|mbed_data[7]   ; set_bit  ;
; N/A           ; None        ; -5.773 ns ; reset     ; Instruction_Set:comb_3|mbed_data[3]   ; set_bit  ;
; N/A           ; None        ; -6.065 ns ; reset     ; Instruction_Set:comb_3|mbed_data[6]   ; set_bit  ;
; N/A           ; None        ; -6.065 ns ; reset     ; Instruction_Set:comb_3|mbed_data[5]   ; set_bit  ;
; N/A           ; None        ; -6.065 ns ; reset     ; Instruction_Set:comb_3|mbed_data[4]   ; set_bit  ;
; N/A           ; None        ; -6.065 ns ; reset     ; Instruction_Set:comb_3|mbed_data[2]   ; set_bit  ;
; N/A           ; None        ; -6.065 ns ; reset     ; Instruction_Set:comb_3|mbed_data[1]   ; set_bit  ;
; N/A           ; None        ; -6.065 ns ; reset     ; Instruction_Set:comb_3|mbed_data[0]   ; set_bit  ;
+---------------+-------------+-----------+-----------+---------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Feb 18 00:56:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "set_bit" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instruction_Set:comb_3|sample" as buffer
Info: Clock "clk" has Internal fmax of 185.08 MHz between source register "Servo_Driver:turntable|counter[0]" and destination register "Servo_Driver:turntable|pulse" (period= 5.403 ns)
    Info: + Longest register to register delay is 5.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N13; Fanout = 3; REG Node = 'Servo_Driver:turntable|counter[0]'
        Info: 2: + IC(0.383 ns) + CELL(0.455 ns) = 0.838 ns; Loc. = LCCOMB_X34_Y13_N8; Fanout = 2; COMB Node = 'Servo_Driver:turntable|LessThan0~2'
        Info: 3: + IC(0.560 ns) + CELL(0.517 ns) = 1.915 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.995 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~3'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.075 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~5'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.155 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~7'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.235 ns; Loc. = LCCOMB_X35_Y13_N8; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~9'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.315 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~11'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.395 ns; Loc. = LCCOMB_X35_Y13_N12; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~13'
        Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 2.569 ns; Loc. = LCCOMB_X35_Y13_N14; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~15'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.649 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~17'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.729 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~19'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.809 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~21'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.889 ns; Loc. = LCCOMB_X35_Y13_N22; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~23'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.969 ns; Loc. = LCCOMB_X35_Y13_N24; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~25'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.049 ns; Loc. = LCCOMB_X35_Y13_N26; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~27'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 3.507 ns; Loc. = LCCOMB_X35_Y13_N28; Fanout = 1; COMB Node = 'Servo_Driver:turntable|LessThan1~28'
        Info: 18: + IC(0.813 ns) + CELL(0.278 ns) = 4.598 ns; Loc. = LCCOMB_X34_Y12_N28; Fanout = 1; COMB Node = 'Servo_Driver:turntable|pulse~0'
        Info: 19: + IC(0.290 ns) + CELL(0.178 ns) = 5.066 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 1; COMB Node = 'Servo_Driver:turntable|pulse~1'
        Info: 20: + IC(0.000 ns) + CELL(0.096 ns) = 5.162 ns; Loc. = LCFF_X34_Y12_N21; Fanout = 2; REG Node = 'Servo_Driver:turntable|pulse'
        Info: Total cell delay = 3.116 ns ( 60.36 % )
        Info: Total interconnect delay = 2.046 ns ( 39.64 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.863 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X34_Y12_N21; Fanout = 2; REG Node = 'Servo_Driver:turntable|pulse'
            Info: Total cell delay = 1.628 ns ( 56.86 % )
            Info: Total interconnect delay = 1.235 ns ( 43.14 % )
        Info: - Longest clock path from clock "clk" to source register is 2.865 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X34_Y13_N13; Fanout = 3; REG Node = 'Servo_Driver:turntable|counter[0]'
            Info: Total cell delay = 1.628 ns ( 56.82 % )
            Info: Total interconnect delay = 1.237 ns ( 43.18 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "set_bit" has Internal fmax of 236.97 MHz between source register "Instruction_Set:comb_3|pulse_count[0]" and destination register "Instruction_Set:comb_3|mbed_data[6]" (period= 4.22 ns)
    Info: + Longest register to register delay is 4.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y7_N25; Fanout = 4; REG Node = 'Instruction_Set:comb_3|pulse_count[0]'
        Info: 2: + IC(1.185 ns) + CELL(0.545 ns) = 1.730 ns; Loc. = LCCOMB_X42_Y7_N30; Fanout = 5; COMB Node = 'Instruction_Set:comb_3|LessThan0~0'
        Info: 3: + IC(0.315 ns) + CELL(0.178 ns) = 2.223 ns; Loc. = LCCOMB_X42_Y7_N22; Fanout = 11; COMB Node = 'Instruction_Set:comb_3|mbed_data[0]~0'
        Info: 4: + IC(1.162 ns) + CELL(0.758 ns) = 4.143 ns; Loc. = LCFF_X39_Y9_N9; Fanout = 11; REG Node = 'Instruction_Set:comb_3|mbed_data[6]'
        Info: Total cell delay = 1.481 ns ( 35.75 % )
        Info: Total interconnect delay = 2.662 ns ( 64.25 % )
    Info: - Smallest clock skew is 0.162 ns
        Info: + Shortest clock path from clock "set_bit" to destination register is 3.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
            Info: 2: + IC(1.967 ns) + CELL(0.602 ns) = 3.403 ns; Loc. = LCFF_X39_Y9_N9; Fanout = 11; REG Node = 'Instruction_Set:comb_3|mbed_data[6]'
            Info: Total cell delay = 1.436 ns ( 42.20 % )
            Info: Total interconnect delay = 1.967 ns ( 57.80 % )
        Info: - Longest clock path from clock "set_bit" to source register is 3.241 ns
            Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
            Info: 2: + IC(1.805 ns) + CELL(0.602 ns) = 3.241 ns; Loc. = LCFF_X47_Y7_N25; Fanout = 4; REG Node = 'Instruction_Set:comb_3|pulse_count[0]'
            Info: Total cell delay = 1.436 ns ( 44.31 % )
            Info: Total interconnect delay = 1.805 ns ( 55.69 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 79 non-operational path(s) clocked by clock "set_bit" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instruction_Set:comb_3|mbed_data[0]" and destination pin or register "Servo_Driver:turntable|pulse_length[3]" for clock "set_bit" (Hold time is 2.298 ns)
    Info: + Largest clock skew is 3.839 ns
        Info: + Longest clock path from clock "set_bit" to destination register is 7.242 ns
            Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
            Info: 2: + IC(1.804 ns) + CELL(0.879 ns) = 3.517 ns; Loc. = LCFF_X47_Y7_N9; Fanout = 13; REG Node = 'Instruction_Set:comb_3|sample'
            Info: 3: + IC(2.140 ns) + CELL(0.000 ns) = 5.657 ns; Loc. = CLKCTRL_G13; Fanout = 28; COMB Node = 'Instruction_Set:comb_3|sample~clkctrl'
            Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 7.242 ns; Loc. = LCFF_X35_Y13_N31; Fanout = 1; REG Node = 'Servo_Driver:turntable|pulse_length[3]'
            Info: Total cell delay = 2.315 ns ( 31.97 % )
            Info: Total interconnect delay = 4.927 ns ( 68.03 % )
        Info: - Shortest clock path from clock "set_bit" to source register is 3.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
            Info: 2: + IC(1.967 ns) + CELL(0.602 ns) = 3.403 ns; Loc. = LCFF_X39_Y9_N5; Fanout = 14; REG Node = 'Instruction_Set:comb_3|mbed_data[0]'
            Info: Total cell delay = 1.436 ns ( 42.20 % )
            Info: Total interconnect delay = 1.967 ns ( 57.80 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.550 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y9_N5; Fanout = 14; REG Node = 'Instruction_Set:comb_3|mbed_data[0]'
        Info: 2: + IC(1.277 ns) + CELL(0.177 ns) = 1.454 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 1; COMB Node = 'Servo_Driver:turntable|pulse_length[3]~41'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.550 ns; Loc. = LCFF_X35_Y13_N31; Fanout = 1; REG Node = 'Servo_Driver:turntable|pulse_length[3]'
        Info: Total cell delay = 0.273 ns ( 17.61 % )
        Info: Total interconnect delay = 1.277 ns ( 82.39 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Instruction_Set:comb_3|pulse_count[0]" (data pin = "reset", clock pin = "set_bit") is 6.411 ns
    Info: + Longest pin to register delay is 9.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J18; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(6.541 ns) + CELL(0.545 ns) = 7.930 ns; Loc. = LCCOMB_X42_Y7_N24; Fanout = 4; COMB Node = 'Instruction_Set:comb_3|pulse_count[1]~1'
        Info: 3: + IC(1.002 ns) + CELL(0.758 ns) = 9.690 ns; Loc. = LCFF_X47_Y7_N25; Fanout = 4; REG Node = 'Instruction_Set:comb_3|pulse_count[0]'
        Info: Total cell delay = 2.147 ns ( 22.16 % )
        Info: Total interconnect delay = 7.543 ns ( 77.84 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "set_bit" to destination register is 3.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
        Info: 2: + IC(1.805 ns) + CELL(0.602 ns) = 3.241 ns; Loc. = LCFF_X47_Y7_N25; Fanout = 4; REG Node = 'Instruction_Set:comb_3|pulse_count[0]'
        Info: Total cell delay = 1.436 ns ( 44.31 % )
        Info: Total interconnect delay = 1.805 ns ( 55.69 % )
Info: tco from clock "set_bit" to destination pin "mbed_data[3]" through register "Instruction_Set:comb_3|mbed_data[3]" is 9.514 ns
    Info: + Longest clock path from clock "set_bit" to source register is 3.987 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
        Info: 2: + IC(2.551 ns) + CELL(0.602 ns) = 3.987 ns; Loc. = LCFF_X35_Y9_N29; Fanout = 10; REG Node = 'Instruction_Set:comb_3|mbed_data[3]'
        Info: Total cell delay = 1.436 ns ( 36.02 % )
        Info: Total interconnect delay = 2.551 ns ( 63.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y9_N29; Fanout = 10; REG Node = 'Instruction_Set:comb_3|mbed_data[3]'
        Info: 2: + IC(2.400 ns) + CELL(2.850 ns) = 5.250 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'mbed_data[3]'
        Info: Total cell delay = 2.850 ns ( 54.29 % )
        Info: Total interconnect delay = 2.400 ns ( 45.71 % )
Info: th for register "Instruction_Set:comb_3|mbed_data[0]" (data pin = "input_bit", clock pin = "set_bit") is -3.617 ns
    Info: + Longest clock path from clock "set_bit" to destination register is 3.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'
        Info: 2: + IC(1.967 ns) + CELL(0.602 ns) = 3.403 ns; Loc. = LCFF_X39_Y9_N5; Fanout = 14; REG Node = 'Instruction_Set:comb_3|mbed_data[0]'
        Info: Total cell delay = 1.436 ns ( 42.20 % )
        Info: Total interconnect delay = 1.967 ns ( 57.80 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L18; Fanout = 1; PIN Node = 'input_bit'
        Info: 2: + IC(6.059 ns) + CELL(0.413 ns) = 7.306 ns; Loc. = LCFF_X39_Y9_N5; Fanout = 14; REG Node = 'Instruction_Set:comb_3|mbed_data[0]'
        Info: Total cell delay = 1.247 ns ( 17.07 % )
        Info: Total interconnect delay = 6.059 ns ( 82.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Mon Feb 18 00:56:46 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


