#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 31 09:04:35 2023
# Process ID: 18424
# Current directory: E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17564 E:\Pycharmworkplace\VhdlSimulation\AtomicSystemGeneration\SystemProject\SSS0all\SSS0all.xpr
# Log file: E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/vivado.log
# Journal file: E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1456.949 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd}
Reading block design file <E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd>...
Adding component instance block -- xilinx.com:user:SSS0_wrapper:1.0 - SSS0_wrapper_0
Adding component instance block -- xilinx.com:user:G:1.0 - G_0
Adding component instance block -- xilinx.com:user:SS:1.0 - SS_0
Adding component instance block -- xilinx.com:user:DMC:1.0 - DMC_0
Adding component instance block -- xilinx.com:user:IT:1.0 - IT_0
Adding component instance block -- xilinx.com:user:TCT:1.0 - TCT_0
Successfully read diagram <SSS0all> from block design file <E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/SystemProject/SSS0all/SSS0all.srcs/sources_1/bd/SSS0all/SSS0all.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1456.949 ; gain = 0.000
close_project
open_project E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/32IT.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/32IT.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file E:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/32IT.srcs/sources_1/new/32IT.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/32IT.srcs/sources_1/new/32IT.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Pycharmworkplace/VhdlSimulation/AtomicSystemGeneration/DomainProject/causal_domain/32IT'.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 09:47:08 2023...
