0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/chour/Documents/INSA/yadp/PROJET_INFO.sim/sim_1/impl/timing/xsim/tb_micro_time_impl.v,1747239075,verilog,,,,counter_heightbits;glbl;micro;ram;registers;rom;seven_seg_controller,,,,,,,,
