//
// Generated by Bluespec Compiler, version 2013.01.beta5 (build 30325, 2013-01-23)
//
// On Tue Nov  5 12:45:30 EST 2013
//
//
// Ports:
// Name                         I/O  size props
// wciS0_SResp                    O     2 reg
// wciS0_SData                    O    32 reg
// wciS0_SThreadBusy              O     1
// wciS0_SFlag                    O     2
// wtiS0_SThreadBusy              O     1 reg
// wtiS0_SReset_n                 O     1
// wsiM0_MCmd                     O     3
// wsiM0_MReqLast                 O     1
// wsiM0_MBurstPrecise            O     1
// wsiM0_MBurstLength             O    12
// wsiM0_MData                    O    32 reg
// wsiM0_MByteEn                  O     4 reg
// wsiM0_MReqInfo                 O     8
// wsiM0_MReset_n                 O     1
// wsiS0_SThreadBusy              O     1
// wsiS0_SReset_n                 O     1
// cpClient_request_get           O    59 reg
// RDY_cpClient_request_get       O     1 reg
// RDY_cpClient_response_put      O     1 reg
// gmii_tx_txd                    O     8
// gmii_tx_tx_en                  O     1
// gmii_tx_tx_er                  O     1
// gmii_led                       O     1 reg
// CLK_gmii_tx_tx_clk             O     1 clock
// CLK_GATE_gmii_tx_tx_clk        O     1 const
// CLK_rxclkBnd                   O     1 clock
// CLK_GATE_rxclkBnd              O     1 const
// RST_N_gmii_rstn                O     1 reset
// CLK_gmii_rx_clk                I     1 clock
// CLK_sys1_clk                   I     1 clock
// RST_N_sys1_rst                 I     1 reset
// wciS0_Clk                      I     1 clock
// wciS0_MReset_n                 I     1 reset
// wciS0_MCmd                     I     3
// wciS0_MAddrSpace               I     1
// wciS0_MByteEn                  I     4
// wciS0_MAddr                    I    32
// wciS0_MData                    I    32
// wciS0_MFlag                    I     2 unused
// wtiS0_req                      I    67 reg
// wsiS0_MCmd                     I     3
// wsiS0_MBurstLength             I    12
// wsiS0_MData                    I    32
// wsiS0_MByteEn                  I     4
// wsiS0_MReqInfo                 I     8
// cpClient_response_put          I    40 reg
// gmii_rx_rxd_i                  I     8 reg
// gmii_rx_rx_dv_i                I     1 reg
// gmii_rx_rx_er_i                I     1 reg
// gmii_col_i                     I     1
// gmii_crs_i                     I     1
// gmii_intr_i                    I     1
// wsiM0_SThreadBusy              I     1 reg
// wsiM0_SReset_n                 I     1 reg
// wsiS0_MReqLast                 I     1
// wsiS0_MBurstPrecise            I     1
// wsiS0_MReset_n                 I     1 reg
// EN_cpClient_response_put       I     1
// EN_cpClient_request_get        I     1
// mdio_mdd                      IO     1 inout
// mdio_mdc                      IO     1 inout
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkGbeWorker(CLK_gmii_rx_clk,
		   CLK_sys1_clk,
		   RST_N_sys1_rst,
		   wciS0_Clk,
		   wciS0_MReset_n,

		   mdio_mdd,
		   mdio_mdc,

		   wciS0_MCmd,

		   wciS0_MAddrSpace,

		   wciS0_MByteEn,

		   wciS0_MAddr,

		   wciS0_MData,

		   wciS0_SResp,

		   wciS0_SData,

		   wciS0_SThreadBusy,

		   wciS0_SFlag,

		   wciS0_MFlag,

		   wtiS0_req,

		   wtiS0_SThreadBusy,

		   wtiS0_SReset_n,

		   wsiM0_MCmd,

		   wsiM0_MReqLast,

		   wsiM0_MBurstPrecise,

		   wsiM0_MBurstLength,

		   wsiM0_MData,

		   wsiM0_MByteEn,

		   wsiM0_MReqInfo,

		   wsiM0_SThreadBusy,

		   wsiM0_MReset_n,

		   wsiM0_SReset_n,

		   wsiS0_MCmd,

		   wsiS0_MReqLast,

		   wsiS0_MBurstPrecise,

		   wsiS0_MBurstLength,

		   wsiS0_MData,

		   wsiS0_MByteEn,

		   wsiS0_MReqInfo,

		   wsiS0_SThreadBusy,

		   wsiS0_SReset_n,

		   wsiS0_MReset_n,

		   EN_cpClient_request_get,
		   cpClient_request_get,
		   RDY_cpClient_request_get,

		   cpClient_response_put,
		   EN_cpClient_response_put,
		   RDY_cpClient_response_put,

		   gmii_rx_rxd_i,

		   gmii_rx_rx_dv_i,

		   gmii_rx_rx_er_i,

		   gmii_tx_txd,

		   gmii_tx_tx_en,

		   gmii_tx_tx_er,

		   gmii_col_i,

		   gmii_crs_i,

		   gmii_intr_i,

		   gmii_led,

		   CLK_gmii_tx_tx_clk,
		   CLK_GATE_gmii_tx_tx_clk,

		   CLK_rxclkBnd,
		   CLK_GATE_rxclkBnd,

		   RST_N_gmii_rstn);
  parameter [0 : 0] hasDebugLogic = 1'b0;
  input  CLK_gmii_rx_clk;
  input  CLK_sys1_clk;
  input  RST_N_sys1_rst;
  input  wciS0_Clk;
  input  wciS0_MReset_n;

  inout  mdio_mdd;
  inout  mdio_mdc;

  // action method wciS0_mCmd
  input  [2 : 0] wciS0_MCmd;

  // action method wciS0_mAddrSpace
  input  wciS0_MAddrSpace;

  // action method wciS0_mByteEn
  input  [3 : 0] wciS0_MByteEn;

  // action method wciS0_mAddr
  input  [31 : 0] wciS0_MAddr;

  // action method wciS0_mData
  input  [31 : 0] wciS0_MData;

  // value method wciS0_sResp
  output [1 : 0] wciS0_SResp;

  // value method wciS0_sData
  output [31 : 0] wciS0_SData;

  // value method wciS0_sThreadBusy
  output wciS0_SThreadBusy;

  // value method wciS0_sFlag
  output [1 : 0] wciS0_SFlag;

  // action method wciS0_mFlag
  input  [1 : 0] wciS0_MFlag;

  // action method wtiS0_put
  input  [66 : 0] wtiS0_req;

  // value method wtiS0_sThreadBusy
  output wtiS0_SThreadBusy;

  // value method wtiS0_sReset_n
  output wtiS0_SReset_n;

  // value method wsiM0_mCmd
  output [2 : 0] wsiM0_MCmd;

  // value method wsiM0_mReqLast
  output wsiM0_MReqLast;

  // value method wsiM0_mBurstPrecise
  output wsiM0_MBurstPrecise;

  // value method wsiM0_mBurstLength
  output [11 : 0] wsiM0_MBurstLength;

  // value method wsiM0_mData
  output [31 : 0] wsiM0_MData;

  // value method wsiM0_mByteEn
  output [3 : 0] wsiM0_MByteEn;

  // value method wsiM0_mReqInfo
  output [7 : 0] wsiM0_MReqInfo;

  // value method wsiM0_mDataInfo

  // action method wsiM0_sThreadBusy
  input  wsiM0_SThreadBusy;

  // value method wsiM0_mReset_n
  output wsiM0_MReset_n;

  // action method wsiM0_sReset_n
  input  wsiM0_SReset_n;

  // action method wsiS0_mCmd
  input  [2 : 0] wsiS0_MCmd;

  // action method wsiS0_mReqLast
  input  wsiS0_MReqLast;

  // action method wsiS0_mBurstPrecise
  input  wsiS0_MBurstPrecise;

  // action method wsiS0_mBurstLength
  input  [11 : 0] wsiS0_MBurstLength;

  // action method wsiS0_mData
  input  [31 : 0] wsiS0_MData;

  // action method wsiS0_mByteEn
  input  [3 : 0] wsiS0_MByteEn;

  // action method wsiS0_mReqInfo
  input  [7 : 0] wsiS0_MReqInfo;

  // action method wsiS0_mDataInfo

  // value method wsiS0_sThreadBusy
  output wsiS0_SThreadBusy;

  // value method wsiS0_sReset_n
  output wsiS0_SReset_n;

  // action method wsiS0_mReset_n
  input  wsiS0_MReset_n;

  // actionvalue method cpClient_request_get
  input  EN_cpClient_request_get;
  output [58 : 0] cpClient_request_get;
  output RDY_cpClient_request_get;

  // action method cpClient_response_put
  input  [39 : 0] cpClient_response_put;
  input  EN_cpClient_response_put;
  output RDY_cpClient_response_put;

  // action method gmii_rx_rxd
  input  [7 : 0] gmii_rx_rxd_i;

  // action method gmii_rx_rx_dv
  input  gmii_rx_rx_dv_i;

  // action method gmii_rx_rx_er
  input  gmii_rx_rx_er_i;

  // value method gmii_tx_txd
  output [7 : 0] gmii_tx_txd;

  // value method gmii_tx_tx_en
  output gmii_tx_tx_en;

  // value method gmii_tx_tx_er
  output gmii_tx_tx_er;

  // action method gmii_col
  input  gmii_col_i;

  // action method gmii_crs
  input  gmii_crs_i;

  // action method gmii_intr
  input  gmii_intr_i;

  // value method gmii_led
  output gmii_led;

  // oscillator and gates for output clock CLK_gmii_tx_tx_clk
  output CLK_gmii_tx_tx_clk;
  output CLK_GATE_gmii_tx_tx_clk;

  // oscillator and gates for output clock CLK_rxclkBnd
  output CLK_rxclkBnd;
  output CLK_GATE_rxclkBnd;

  // output resets
  output RST_N_gmii_rstn;

  // signals for module outputs
  wire [58 : 0] cpClient_request_get;
  wire [31 : 0] wciS0_SData, wsiM0_MData;
  wire [11 : 0] wsiM0_MBurstLength;
  wire [7 : 0] gmii_tx_txd, wsiM0_MReqInfo;
  wire [3 : 0] wsiM0_MByteEn;
  wire [2 : 0] wsiM0_MCmd;
  wire [1 : 0] wciS0_SFlag, wciS0_SResp;
  wire CLK_GATE_gmii_tx_tx_clk,
       CLK_GATE_rxclkBnd,
       CLK_gmii_tx_tx_clk,
       CLK_rxclkBnd,
       RDY_cpClient_request_get,
       RDY_cpClient_response_put,
       RST_N_gmii_rstn,
       gmii_led,
       gmii_tx_tx_en,
       gmii_tx_tx_er,
       wciS0_SThreadBusy,
       wsiM0_MBurstPrecise,
       wsiM0_MReqLast,
       wsiM0_MReset_n,
       wsiS0_SReset_n,
       wsiS0_SThreadBusy,
       wtiS0_SReset_n,
       wtiS0_SThreadBusy;

  // inlined wires
  wire [95 : 0] wsiM_extStatusW_wget, wsiS_extStatusW_wget;
  wire [71 : 0] wci_wslv_wciReq_wget;
  wire [66 : 0] wti_wtiReq_wget;
  wire [60 : 0] wsiM_reqFifo_x_wire_wget, wsiS_wsiReq_wget;
  wire [33 : 0] wci_wslv_respF_x_wire_wget;
  wire [31 : 0] wci_wci_Es_mAddr_w_wget,
		wci_wci_Es_mData_w_wget,
		wsi_Es_mData_w_wget;
  wire [11 : 0] wsi_Es_mBurstLength_w_wget;
  wire [7 : 0] wsi_Es_mReqInfo_w_wget;
  wire [3 : 0] wci_wci_Es_mByteEn_w_wget, wsi_Es_mByteEn_w_wget;
  wire [2 : 0] wci_wci_Es_mCmd_w_wget,
	       wci_wslv_wEdge_wget,
	       wsi_Es_mCmd_w_wget;
  wire mdi_pwTick_whas,
       wci_wci_Es_mAddrSpace_w_wget,
       wci_wci_Es_mAddrSpace_w_whas,
       wci_wci_Es_mAddr_w_whas,
       wci_wci_Es_mByteEn_w_whas,
       wci_wci_Es_mCmd_w_whas,
       wci_wci_Es_mData_w_whas,
       wci_wslv_ctlAckReg_1_wget,
       wci_wslv_ctlAckReg_1_whas,
       wci_wslv_reqF_r_clr_whas,
       wci_wslv_reqF_r_deq_whas,
       wci_wslv_reqF_r_enq_whas,
       wci_wslv_respF_dequeueing_whas,
       wci_wslv_respF_enqueueing_whas,
       wci_wslv_respF_x_wire_whas,
       wci_wslv_sFlagReg_1_wget,
       wci_wslv_sFlagReg_1_whas,
       wci_wslv_sThreadBusy_pw_whas,
       wci_wslv_wEdge_whas,
       wci_wslv_wciReq_whas,
       wci_wslv_wci_cfrd_pw_whas,
       wci_wslv_wci_cfwr_pw_whas,
       wci_wslv_wci_ctrl_pw_whas,
       wsiM_operateD_1_wget,
       wsiM_operateD_1_whas,
       wsiM_peerIsReady_1_wget,
       wsiM_peerIsReady_1_whas,
       wsiM_reqFifo_dequeueing_whas,
       wsiM_reqFifo_enqueueing_whas,
       wsiM_reqFifo_x_wire_whas,
       wsiM_sThreadBusy_pw_whas,
       wsiS_operateD_1_wget,
       wsiS_operateD_1_whas,
       wsiS_peerIsReady_1_wget,
       wsiS_peerIsReady_1_whas,
       wsiS_reqFifo_doResetClr_whas,
       wsiS_reqFifo_doResetDeq_whas,
       wsiS_reqFifo_doResetEnq_whas,
       wsiS_reqFifo_r_clr_whas,
       wsiS_reqFifo_r_deq_whas,
       wsiS_reqFifo_r_enq_whas,
       wsiS_sThreadBusy_dw_wget,
       wsiS_sThreadBusy_dw_whas,
       wsiS_wsiReq_whas,
       wsi_Es_mBurstLength_w_whas,
       wsi_Es_mBurstPrecise_w_whas,
       wsi_Es_mByteEn_w_whas,
       wsi_Es_mCmd_w_whas,
       wsi_Es_mDataInfo_w_whas,
       wsi_Es_mData_w_whas,
       wsi_Es_mReqInfo_w_whas,
       wsi_Es_mReqLast_w_whas,
       wti_operateD_1_wget,
       wti_operateD_1_whas,
       wti_wtiReq_whas;

  // register dcp_doInFlight
  reg dcp_doInFlight;
  wire dcp_doInFlight_D_IN, dcp_doInFlight_EN;

  // register dcp_lastResp
  reg [44 : 0] dcp_lastResp;
  wire [44 : 0] dcp_lastResp_D_IN;
  wire dcp_lastResp_EN;

  // register dcp_lastTag
  reg [8 : 0] dcp_lastTag;
  wire [8 : 0] dcp_lastTag_D_IN;
  wire dcp_lastTag_EN;

  // register gbeControl
  reg [31 : 0] gbeControl;
  wire [31 : 0] gbeControl_D_IN;
  wire gbeControl_EN;

  // register macAddress
  reg [47 : 0] macAddress;
  wire [47 : 0] macAddress_D_IN;
  wire macAddress_EN;

  // register mdi_rMDC
  reg mdi_rMDC;
  wire mdi_rMDC_D_IN, mdi_rMDC_EN;

  // register mdi_rMDD
  reg mdi_rMDD;
  wire mdi_rMDD_D_IN, mdi_rMDD_EN;

  // register mdi_rOutEn
  reg mdi_rOutEn;
  wire mdi_rOutEn_D_IN, mdi_rOutEn_EN;

  // register mdi_rPhyAddr
  reg [4 : 0] mdi_rPhyAddr;
  wire [4 : 0] mdi_rPhyAddr_D_IN;
  wire mdi_rPhyAddr_EN;

  // register mdi_rRegAddr
  reg [4 : 0] mdi_rRegAddr;
  wire [4 : 0] mdi_rRegAddr_D_IN;
  wire mdi_rRegAddr_EN;

  // register mdi_rState
  reg mdi_rState;
  wire mdi_rState_D_IN, mdi_rState_EN;

  // register mdi_rWrite
  reg mdi_rWrite;
  wire mdi_rWrite_D_IN, mdi_rWrite_EN;

  // register mdi_rWriteData
  reg [15 : 0] mdi_rWriteData;
  wire [15 : 0] mdi_rWriteData_D_IN;
  wire mdi_rWriteData_EN;

  // register mdi_vrReadData_0
  reg mdi_vrReadData_0;
  wire mdi_vrReadData_0_D_IN, mdi_vrReadData_0_EN;

  // register mdi_vrReadData_1
  reg mdi_vrReadData_1;
  wire mdi_vrReadData_1_D_IN, mdi_vrReadData_1_EN;

  // register mdi_vrReadData_10
  reg mdi_vrReadData_10;
  wire mdi_vrReadData_10_D_IN, mdi_vrReadData_10_EN;

  // register mdi_vrReadData_11
  reg mdi_vrReadData_11;
  wire mdi_vrReadData_11_D_IN, mdi_vrReadData_11_EN;

  // register mdi_vrReadData_12
  reg mdi_vrReadData_12;
  wire mdi_vrReadData_12_D_IN, mdi_vrReadData_12_EN;

  // register mdi_vrReadData_13
  reg mdi_vrReadData_13;
  wire mdi_vrReadData_13_D_IN, mdi_vrReadData_13_EN;

  // register mdi_vrReadData_14
  reg mdi_vrReadData_14;
  wire mdi_vrReadData_14_D_IN, mdi_vrReadData_14_EN;

  // register mdi_vrReadData_15
  reg mdi_vrReadData_15;
  wire mdi_vrReadData_15_D_IN, mdi_vrReadData_15_EN;

  // register mdi_vrReadData_2
  reg mdi_vrReadData_2;
  wire mdi_vrReadData_2_D_IN, mdi_vrReadData_2_EN;

  // register mdi_vrReadData_3
  reg mdi_vrReadData_3;
  wire mdi_vrReadData_3_D_IN, mdi_vrReadData_3_EN;

  // register mdi_vrReadData_4
  reg mdi_vrReadData_4;
  wire mdi_vrReadData_4_D_IN, mdi_vrReadData_4_EN;

  // register mdi_vrReadData_5
  reg mdi_vrReadData_5;
  wire mdi_vrReadData_5_D_IN, mdi_vrReadData_5_EN;

  // register mdi_vrReadData_6
  reg mdi_vrReadData_6;
  wire mdi_vrReadData_6_D_IN, mdi_vrReadData_6_EN;

  // register mdi_vrReadData_7
  reg mdi_vrReadData_7;
  wire mdi_vrReadData_7_D_IN, mdi_vrReadData_7_EN;

  // register mdi_vrReadData_8
  reg mdi_vrReadData_8;
  wire mdi_vrReadData_8_D_IN, mdi_vrReadData_8_EN;

  // register mdi_vrReadData_9
  reg mdi_vrReadData_9;
  wire mdi_vrReadData_9_D_IN, mdi_vrReadData_9_EN;

  // register phyResetWaitCnt
  reg [21 : 0] phyResetWaitCnt;
  wire [21 : 0] phyResetWaitCnt_D_IN;
  wire phyResetWaitCnt_EN;

  // register rxAbortEOPC
  reg [31 : 0] rxAbortEOPC;
  wire [31 : 0] rxAbortEOPC_D_IN;
  wire rxAbortEOPC_EN;

  // register rxCount
  reg [31 : 0] rxCount;
  wire [31 : 0] rxCount_D_IN;
  wire rxCount_EN;

  // register rxDCPCnt
  reg [31 : 0] rxDCPCnt;
  wire [31 : 0] rxDCPCnt_D_IN;
  wire rxDCPCnt_EN;

  // register rxDCPMesg
  reg [111 : 0] rxDCPMesg;
  wire [111 : 0] rxDCPMesg_D_IN;
  wire rxDCPMesg_EN;

  // register rxDCPMesgPos
  reg [4 : 0] rxDCPMesgPos;
  wire [4 : 0] rxDCPMesgPos_D_IN;
  wire rxDCPMesgPos_EN;

  // register rxDCPPLI
  reg [7 : 0] rxDCPPLI;
  wire [7 : 0] rxDCPPLI_D_IN;
  wire rxDCPPLI_EN;

  // register rxEmptyEOPC
  reg [31 : 0] rxEmptyEOPC;
  wire [31 : 0] rxEmptyEOPC_D_IN;
  wire rxEmptyEOPC_EN;

  // register rxHdrMatchCnt
  reg [31 : 0] rxHdrMatchCnt;
  wire [31 : 0] rxHdrMatchCnt_D_IN;
  wire rxHdrMatchCnt_EN;

  // register rxHdr_mCnt
  reg [3 : 0] rxHdr_mCnt;
  wire [3 : 0] rxHdr_mCnt_D_IN;
  wire rxHdr_mCnt_EN;

  // register rxHdr_pV
  reg [112 : 0] rxHdr_pV;
  wire [112 : 0] rxHdr_pV_D_IN;
  wire rxHdr_pV_EN;

  // register rxHdr_pos
  reg [3 : 0] rxHdr_pos;
  wire [3 : 0] rxHdr_pos_D_IN;
  wire rxHdr_pos_EN;

  // register rxHdr_sV
  reg [112 : 0] rxHdr_sV;
  wire [112 : 0] rxHdr_sV_D_IN;
  wire rxHdr_sV_EN;

  // register rxHeadCap
  reg [127 : 0] rxHeadCap;
  wire [127 : 0] rxHeadCap_D_IN;
  wire rxHeadCap_EN;

  // register rxLenCount
  reg [31 : 0] rxLenCount;
  wire [31 : 0] rxLenCount_D_IN;
  wire rxLenCount_EN;

  // register rxLenLast
  reg [31 : 0] rxLenLast;
  wire [31 : 0] rxLenLast_D_IN;
  wire rxLenLast_EN;

  // register rxOvfCount
  reg [31 : 0] rxOvfCount;
  wire [31 : 0] rxOvfCount_D_IN;
  wire rxOvfCount_EN;

  // register rxPipe
  reg [31 : 0] rxPipe;
  wire [31 : 0] rxPipe_D_IN;
  wire rxPipe_EN;

  // register rxPos
  reg [1 : 0] rxPos;
  wire [1 : 0] rxPos_D_IN;
  wire rxPos_EN;

  // register rxValidEOPC
  reg [31 : 0] rxValidEOPC;
  wire [31 : 0] rxValidEOPC_D_IN;
  wire rxValidEOPC_EN;

  // register rxValidNoEOPC
  reg [31 : 0] rxValidNoEOPC;
  wire [31 : 0] rxValidNoEOPC_D_IN;
  wire rxValidNoEOPC_EN;

  // register splitReadInFlight
  reg splitReadInFlight;
  wire splitReadInFlight_D_IN, splitReadInFlight_EN;

  // register txCount
  reg [31 : 0] txCount;
  wire [31 : 0] txCount_D_IN;
  wire txCount_EN;

  // register txDBGCnt
  reg [31 : 0] txDBGCnt;
  wire [31 : 0] txDBGCnt_D_IN;
  wire txDBGCnt_EN;

  // register txDBGPos
  reg [4 : 0] txDBGPos;
  wire [4 : 0] txDBGPos_D_IN;
  wire txDBGPos_EN;

  // register txDCPCnt
  reg [31 : 0] txDCPCnt;
  wire [31 : 0] txDCPCnt_D_IN;
  wire txDCPCnt_EN;

  // register txDCPPos
  reg [4 : 0] txDCPPos;
  wire [4 : 0] txDCPPos_D_IN;
  wire txDCPPos_EN;

  // register txUndCount
  reg [31 : 0] txUndCount;
  wire [31 : 0] txUndCount_D_IN;
  wire txUndCount_EN;

  // register wci_wslv_cEdge
  reg [2 : 0] wci_wslv_cEdge;
  wire [2 : 0] wci_wslv_cEdge_D_IN;
  wire wci_wslv_cEdge_EN;

  // register wci_wslv_cState
  reg [2 : 0] wci_wslv_cState;
  wire [2 : 0] wci_wslv_cState_D_IN;
  wire wci_wslv_cState_EN;

  // register wci_wslv_ctlAckReg
  reg wci_wslv_ctlAckReg;
  wire wci_wslv_ctlAckReg_D_IN, wci_wslv_ctlAckReg_EN;

  // register wci_wslv_ctlOpActive
  reg wci_wslv_ctlOpActive;
  wire wci_wslv_ctlOpActive_D_IN, wci_wslv_ctlOpActive_EN;

  // register wci_wslv_illegalEdge
  reg wci_wslv_illegalEdge;
  wire wci_wslv_illegalEdge_D_IN, wci_wslv_illegalEdge_EN;

  // register wci_wslv_isReset_isInReset
  reg wci_wslv_isReset_isInReset;
  wire wci_wslv_isReset_isInReset_D_IN, wci_wslv_isReset_isInReset_EN;

  // register wci_wslv_nState
  reg [2 : 0] wci_wslv_nState;
  reg [2 : 0] wci_wslv_nState_D_IN;
  wire wci_wslv_nState_EN;

  // register wci_wslv_reqF_countReg
  reg [1 : 0] wci_wslv_reqF_countReg;
  wire [1 : 0] wci_wslv_reqF_countReg_D_IN;
  wire wci_wslv_reqF_countReg_EN;

  // register wci_wslv_respF_cntr_r
  reg [1 : 0] wci_wslv_respF_cntr_r;
  wire [1 : 0] wci_wslv_respF_cntr_r_D_IN;
  wire wci_wslv_respF_cntr_r_EN;

  // register wci_wslv_respF_q_0
  reg [33 : 0] wci_wslv_respF_q_0;
  reg [33 : 0] wci_wslv_respF_q_0_D_IN;
  wire wci_wslv_respF_q_0_EN;

  // register wci_wslv_respF_q_1
  reg [33 : 0] wci_wslv_respF_q_1;
  reg [33 : 0] wci_wslv_respF_q_1_D_IN;
  wire wci_wslv_respF_q_1_EN;

  // register wci_wslv_sFlagReg
  reg wci_wslv_sFlagReg;
  wire wci_wslv_sFlagReg_D_IN, wci_wslv_sFlagReg_EN;

  // register wci_wslv_sThreadBusy_d
  reg wci_wslv_sThreadBusy_d;
  wire wci_wslv_sThreadBusy_d_D_IN, wci_wslv_sThreadBusy_d_EN;

  // register wsiM_burstKind
  reg [1 : 0] wsiM_burstKind;
  wire [1 : 0] wsiM_burstKind_D_IN;
  wire wsiM_burstKind_EN;

  // register wsiM_errorSticky
  reg wsiM_errorSticky;
  wire wsiM_errorSticky_D_IN, wsiM_errorSticky_EN;

  // register wsiM_iMesgCount
  reg [31 : 0] wsiM_iMesgCount;
  wire [31 : 0] wsiM_iMesgCount_D_IN;
  wire wsiM_iMesgCount_EN;

  // register wsiM_isReset_isInReset
  reg wsiM_isReset_isInReset;
  wire wsiM_isReset_isInReset_D_IN, wsiM_isReset_isInReset_EN;

  // register wsiM_operateD
  reg wsiM_operateD;
  wire wsiM_operateD_D_IN, wsiM_operateD_EN;

  // register wsiM_pMesgCount
  reg [31 : 0] wsiM_pMesgCount;
  wire [31 : 0] wsiM_pMesgCount_D_IN;
  wire wsiM_pMesgCount_EN;

  // register wsiM_peerIsReady
  reg wsiM_peerIsReady;
  wire wsiM_peerIsReady_D_IN, wsiM_peerIsReady_EN;

  // register wsiM_reqFifo_cntr_r
  reg [1 : 0] wsiM_reqFifo_cntr_r;
  wire [1 : 0] wsiM_reqFifo_cntr_r_D_IN;
  wire wsiM_reqFifo_cntr_r_EN;

  // register wsiM_reqFifo_q_0
  reg [60 : 0] wsiM_reqFifo_q_0;
  wire [60 : 0] wsiM_reqFifo_q_0_D_IN;
  wire wsiM_reqFifo_q_0_EN;

  // register wsiM_reqFifo_q_1
  reg [60 : 0] wsiM_reqFifo_q_1;
  wire [60 : 0] wsiM_reqFifo_q_1_D_IN;
  wire wsiM_reqFifo_q_1_EN;

  // register wsiM_sThreadBusy_d
  reg wsiM_sThreadBusy_d;
  wire wsiM_sThreadBusy_d_D_IN, wsiM_sThreadBusy_d_EN;

  // register wsiM_statusR
  reg [7 : 0] wsiM_statusR;
  wire [7 : 0] wsiM_statusR_D_IN;
  wire wsiM_statusR_EN;

  // register wsiM_tBusyCount
  reg [31 : 0] wsiM_tBusyCount;
  wire [31 : 0] wsiM_tBusyCount_D_IN;
  wire wsiM_tBusyCount_EN;

  // register wsiM_trafficSticky
  reg wsiM_trafficSticky;
  wire wsiM_trafficSticky_D_IN, wsiM_trafficSticky_EN;

  // register wsiS_burstKind
  reg [1 : 0] wsiS_burstKind;
  wire [1 : 0] wsiS_burstKind_D_IN;
  wire wsiS_burstKind_EN;

  // register wsiS_errorSticky
  reg wsiS_errorSticky;
  wire wsiS_errorSticky_D_IN, wsiS_errorSticky_EN;

  // register wsiS_iMesgCount
  reg [31 : 0] wsiS_iMesgCount;
  wire [31 : 0] wsiS_iMesgCount_D_IN;
  wire wsiS_iMesgCount_EN;

  // register wsiS_isReset_isInReset
  reg wsiS_isReset_isInReset;
  wire wsiS_isReset_isInReset_D_IN, wsiS_isReset_isInReset_EN;

  // register wsiS_mesgWordLength
  reg [11 : 0] wsiS_mesgWordLength;
  wire [11 : 0] wsiS_mesgWordLength_D_IN;
  wire wsiS_mesgWordLength_EN;

  // register wsiS_operateD
  reg wsiS_operateD;
  wire wsiS_operateD_D_IN, wsiS_operateD_EN;

  // register wsiS_pMesgCount
  reg [31 : 0] wsiS_pMesgCount;
  wire [31 : 0] wsiS_pMesgCount_D_IN;
  wire wsiS_pMesgCount_EN;

  // register wsiS_peerIsReady
  reg wsiS_peerIsReady;
  wire wsiS_peerIsReady_D_IN, wsiS_peerIsReady_EN;

  // register wsiS_reqFifo_countReg
  reg [1 : 0] wsiS_reqFifo_countReg;
  wire [1 : 0] wsiS_reqFifo_countReg_D_IN;
  wire wsiS_reqFifo_countReg_EN;

  // register wsiS_reqFifo_levelsValid
  reg wsiS_reqFifo_levelsValid;
  wire wsiS_reqFifo_levelsValid_D_IN, wsiS_reqFifo_levelsValid_EN;

  // register wsiS_statusR
  reg [7 : 0] wsiS_statusR;
  wire [7 : 0] wsiS_statusR_D_IN;
  wire wsiS_statusR_EN;

  // register wsiS_tBusyCount
  reg [31 : 0] wsiS_tBusyCount;
  wire [31 : 0] wsiS_tBusyCount_D_IN;
  wire wsiS_tBusyCount_EN;

  // register wsiS_trafficSticky
  reg wsiS_trafficSticky;
  wire wsiS_trafficSticky_D_IN, wsiS_trafficSticky_EN;

  // register wsiS_wordCount
  reg [11 : 0] wsiS_wordCount;
  wire [11 : 0] wsiS_wordCount_D_IN;
  wire wsiS_wordCount_EN;

  // register wti_isReset_isInReset
  reg wti_isReset_isInReset;
  wire wti_isReset_isInReset_D_IN, wti_isReset_isInReset_EN;

  // register wti_nowReq
  reg [66 : 0] wti_nowReq;
  wire [66 : 0] wti_nowReq_D_IN;
  wire wti_nowReq_EN;

  // register wti_operateD
  reg wti_operateD;
  wire wti_operateD_D_IN, wti_operateD_EN;

  // ports of submodule dcpRespF
  wire [44 : 0] dcpRespF_D_IN, dcpRespF_D_OUT;
  wire dcpRespF_CLR,
       dcpRespF_DEQ,
       dcpRespF_EMPTY_N,
       dcpRespF_ENQ,
       dcpRespF_FULL_N;

  // ports of submodule dcp_cpReqF
  wire [58 : 0] dcp_cpReqF_D_IN, dcp_cpReqF_D_OUT;
  wire dcp_cpReqF_CLR,
       dcp_cpReqF_DEQ,
       dcp_cpReqF_EMPTY_N,
       dcp_cpReqF_ENQ,
       dcp_cpReqF_FULL_N;

  // ports of submodule dcp_cpRespF
  wire [39 : 0] dcp_cpRespF_D_IN, dcp_cpRespF_D_OUT;
  wire dcp_cpRespF_CLR,
       dcp_cpRespF_DEQ,
       dcp_cpRespF_EMPTY_N,
       dcp_cpRespF_ENQ,
       dcp_cpRespF_FULL_N;

  // ports of submodule dcp_dcpReqF
  reg [78 : 0] dcp_dcpReqF_D_IN;
  wire [78 : 0] dcp_dcpReqF_D_OUT;
  wire dcp_dcpReqF_CLR,
       dcp_dcpReqF_DEQ,
       dcp_dcpReqF_EMPTY_N,
       dcp_dcpReqF_ENQ,
       dcp_dcpReqF_FULL_N;

  // ports of submodule dcp_dcpRespF
  wire [44 : 0] dcp_dcpRespF_D_IN, dcp_dcpRespF_D_OUT;
  wire dcp_dcpRespF_CLR,
       dcp_dcpRespF_DEQ,
       dcp_dcpRespF_EMPTY_N,
       dcp_dcpRespF_ENQ,
       dcp_dcpRespF_FULL_N;

  // ports of submodule gmac
  wire [9 : 0] gmac_rx_get, gmac_tx_put;
  wire [7 : 0] gmac_gmii_rx_rxd_i, gmac_gmii_tx_txd;
  wire gmac_CLK_gmii_tx_tx_clk,
       gmac_CLK_rxclkBnd,
       gmac_EN_rxOperate,
       gmac_EN_rx_get,
       gmac_EN_txOperate,
       gmac_EN_tx_put,
       gmac_RDY_rx_get,
       gmac_RDY_tx_put,
       gmac_gmii_col_i,
       gmac_gmii_crs_i,
       gmac_gmii_intr_i,
       gmac_gmii_led,
       gmac_gmii_rx_rx_dv_i,
       gmac_gmii_rx_rx_er_i,
       gmac_gmii_tx_tx_en,
       gmac_gmii_tx_tx_er,
       gmac_rxOverFlow,
       gmac_txUnderFlow;

  // ports of submodule mdi_fRequest
  wire [26 : 0] mdi_fRequest_D_IN, mdi_fRequest_D_OUT;
  wire mdi_fRequest_CLR,
       mdi_fRequest_DEQ,
       mdi_fRequest_EMPTY_N,
       mdi_fRequest_ENQ,
       mdi_fRequest_FULL_N;

  // ports of submodule mdi_fResponse
  wire [16 : 0] mdi_fResponse_D_IN, mdi_fResponse_D_OUT;
  wire mdi_fResponse_CLR,
       mdi_fResponse_DEQ,
       mdi_fResponse_EMPTY_N,
       mdi_fResponse_ENQ,
       mdi_fResponse_FULL_N;

  // ports of submodule mdi_rPlayIndex
  wire [7 : 0] mdi_rPlayIndex_DATA_A,
	       mdi_rPlayIndex_DATA_B,
	       mdi_rPlayIndex_DATA_C,
	       mdi_rPlayIndex_DATA_F,
	       mdi_rPlayIndex_Q_OUT;
  wire mdi_rPlayIndex_ADDA,
       mdi_rPlayIndex_ADDB,
       mdi_rPlayIndex_SETC,
       mdi_rPlayIndex_SETF;

  // ports of submodule mdi_rPrescaler
  wire [3 : 0] mdi_rPrescaler_DATA_A,
	       mdi_rPrescaler_DATA_B,
	       mdi_rPrescaler_DATA_C,
	       mdi_rPrescaler_DATA_F,
	       mdi_rPrescaler_Q_OUT;
  wire mdi_rPrescaler_ADDA,
       mdi_rPrescaler_ADDB,
       mdi_rPrescaler_SETC,
       mdi_rPrescaler_SETF;

  // ports of submodule mdi_tMDC
  wire mdi_tMDC_IO;

  // ports of submodule mdi_tMDD
  wire mdi_tMDD_IO, mdi_tMDD_O;

  // ports of submodule phyRst
  wire phyRst_ASSERT_IN, phyRst_OUT_RST;

  // ports of submodule rxDCPHdrF
  wire [111 : 0] rxDCPHdrF_D_IN;
  wire rxDCPHdrF_CLR,
       rxDCPHdrF_DEQ,
       rxDCPHdrF_EMPTY_N,
       rxDCPHdrF_ENQ,
       rxDCPHdrF_FULL_N;

  // ports of submodule txDBGF
  wire [31 : 0] txDBGF_D_IN;
  wire txDBGF_CLR, txDBGF_DEQ, txDBGF_ENQ, txDBGF_FULL_N;

  // ports of submodule txDCPHdrF
  wire [111 : 0] txDCPHdrF_D_IN;
  wire txDCPHdrF_CLR, txDCPHdrF_DEQ, txDCPHdrF_ENQ;

  // ports of submodule wci_wslv_reqF
  wire [71 : 0] wci_wslv_reqF_D_IN, wci_wslv_reqF_D_OUT;
  wire wci_wslv_reqF_CLR,
       wci_wslv_reqF_DEQ,
       wci_wslv_reqF_EMPTY_N,
       wci_wslv_reqF_ENQ;

  // ports of submodule wsiS_reqFifo
  wire [60 : 0] wsiS_reqFifo_D_IN;
  wire wsiS_reqFifo_CLR,
       wsiS_reqFifo_DEQ,
       wsiS_reqFifo_EMPTY_N,
       wsiS_reqFifo_ENQ,
       wsiS_reqFifo_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_rx_dcp,
       CAN_FIRE_RL_wci_cfwr,
       WILL_FIRE_RL_dcp_cp_response,
       WILL_FIRE_RL_dcp_dcp_request,
       WILL_FIRE_RL_mdi_run_frame,
       WILL_FIRE_RL_rx_data,
       WILL_FIRE_RL_rx_dcp,
       WILL_FIRE_RL_tx_dcp,
       WILL_FIRE_RL_wci_cfrd,
       WILL_FIRE_RL_wci_cfwr,
       WILL_FIRE_RL_wci_ctrl_EiI,
       WILL_FIRE_RL_wci_ctrl_IsO,
       WILL_FIRE_RL_wci_ctrl_OrE,
       WILL_FIRE_RL_wci_wslv_ctl_op_complete,
       WILL_FIRE_RL_wci_wslv_ctl_op_start,
       WILL_FIRE_RL_wci_wslv_respF_both,
       WILL_FIRE_RL_wci_wslv_respF_decCtr,
       WILL_FIRE_RL_wci_wslv_respF_incCtr,
       WILL_FIRE_RL_wsiM_reqFifo_deq,
       WILL_FIRE_RL_wsiS_reqFifo_enq,
       WILL_FIRE_RL_wsiS_reqFifo_reset;

  // inputs to muxes for submodule ports
  reg [44 : 0] MUX_dcp_dcpRespF_enq_1__VAL_1;
  reg [33 : 0] MUX_wci_wslv_respF_q_0_write_1__VAL_2;
  wire [112 : 0] MUX_rxHdr_sV_write_1__VAL_1;
  wire [44 : 0] MUX_dcp_dcpRespF_enq_1__VAL_2;
  wire [33 : 0] MUX_wci_wslv_respF_q_0_write_1__VAL_1,
		MUX_wci_wslv_respF_q_1_write_1__VAL_1,
		MUX_wci_wslv_respF_x_wire_wset_1__VAL_1,
		MUX_wci_wslv_respF_x_wire_wset_1__VAL_2,
		MUX_wci_wslv_respF_x_wire_wset_1__VAL_3;
  wire [26 : 0] MUX_mdi_fRequest_enq_1__VAL_1, MUX_mdi_fRequest_enq_1__VAL_2;
  wire [4 : 0] MUX_rxDCPMesgPos_write_1__VAL_1;
  wire [3 : 0] MUX_rxHdr_mCnt_write_1__VAL_1, MUX_rxHdr_pos_write_1__VAL_1;
  wire [1 : 0] MUX_wci_wslv_respF_cntr_r_write_1__VAL_2,
	       MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1;
  wire MUX_dcp_dcpRespF_enq_1__SEL_1,
       MUX_dcp_doInFlight_write_1__SEL_1,
       MUX_mdi_fRequest_enq_1__SEL_1,
       MUX_mdi_rState_write_1__SEL_1,
       MUX_mdi_rState_write_1__SEL_2,
       MUX_rxDCPMesgPos_write_1__SEL_1,
       MUX_rxDCPPLI_write_1__SEL_1,
       MUX_rxHdr_mCnt_write_1__SEL_1,
       MUX_rxHdr_pos_write_1__SEL_1,
       MUX_splitReadInFlight_write_1__SEL_1,
       MUX_wci_wslv_illegalEdge_write_1__SEL_1,
       MUX_wci_wslv_illegalEdge_write_1__VAL_1,
       MUX_wci_wslv_respF_q_0_write_1__SEL_1,
       MUX_wci_wslv_respF_q_0_write_1__SEL_2,
       MUX_wci_wslv_respF_q_1_write_1__SEL_1,
       MUX_wci_wslv_respF_q_1_write_1__SEL_2,
       MUX_wci_wslv_respF_x_wire_wset_1__SEL_1,
       MUX_wci_wslv_respF_x_wire_wset_1__SEL_3,
       MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3;

  // remaining internal signals
  reg [63 : 0] v__h101273, v__h3576, v__h3751, v__h3895, v__h80732, v__h81026;
  reg [31 : 0] IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005;
  reg [9 : 0] CASE_dcpRespFD_OUT_BITS_44_TO_43_0_CASE_txDCP_ETC__q11,
	      CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9,
	      CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8,
	      CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10;
  reg [7 : 0] CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2,
	      CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1,
	      SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691,
	      SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800,
	      tag__h71856;
  reg [4 : 0] CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q13;
  reg [1 : 0] CASE_dcp_dcpRespFD_OUT_BITS_44_TO_43_0_dcp_dc_ETC__q7,
	      CASE_dcp_lastResp_BITS_44_TO_43_0_dcp_lastResp_ETC__q6;
  reg CASE_SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCP_ETC__q5,
      CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q4,
      CASE_txDCPPos_0_gmacRDY_tx_put_1_gmacRDY_tx__ETC__q3,
      IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759;
  wire [194 : 0] _1434766110945527031733894725304609466537681244_ETC__q12,
		 _643371375338640__q14,
		 bs__h12646,
		 bs__h25405;
  wire [31 : 0] rdat___1__h81245,
		rdat___1__h81296,
		rdat___1__h81337,
		rdat___1__h81372,
		rdat___1__h81405,
		rdat___1__h81446,
		rdat___1__h81481,
		rdat___1__h81515,
		rdat___1__h81548,
		rdat___1__h81582,
		rdat___1__h81615,
		rdat___1__h81648,
		rdat___1__h81681,
		rdat___1__h81714,
		rdat___1__h81747,
		rdat___1__h81780,
		rdat___1__h81814,
		rdat___1__h81847,
		rdat___1__h81881,
		rdat___1__h81915,
		rdat___1__h81952,
		rdat___1__h81989,
		rdat___1__h84530,
		rdat___1__h87068,
		rdat___1__h89609,
		rdat___1__h92147,
		rdat___1__h94688,
		rdat___1__h96311,
		rdat___1__h97897,
		rdat___1__h99483,
		rdat__h81010,
		status__h80811,
		x__h71643;
  wire [15 : 0] x__h81091, x__h81249, x_data__h28682;
  wire [4 : 0] IF_txDCPPos_37_EQ_9_55_THEN_0_ELSE_txDCPPos_37_ETC___d835,
	       txDCPPos_37_PLUS_1___d833,
	       x__h71912,
	       x__h72062,
	       x__h74515;
  wire [2 : 0] d0__h12272,
	       d10__h12262,
	       d11__h12261,
	       d12__h12260,
	       d13__h12259,
	       d14__h12258,
	       d15__h12257,
	       d1__h12271,
	       d2__h12270,
	       d3__h12269,
	       d4__h12268,
	       d5__h12267,
	       d6__h12266,
	       d7__h12265,
	       d8__h12264,
	       d9__h12263,
	       pa0__h12249,
	       pa1__h12248,
	       pa2__h12247,
	       pa3__h12246,
	       pa4__h12245,
	       ra0__h12255,
	       ra1__h12254,
	       ra2__h12253,
	       ra3__h12252,
	       ra4__h12251;
  wire [1 : 0] wci_wslv_respF_cntr_r_8_MINUS_1___d27;
  wire IF_NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV__ETC___d767,
       IF_dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_ETC___d471,
       IF_dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_1_ETC___d469,
       NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d639,
       NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d790,
       SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d618,
       _dfoo1,
       _dfoo3,
       dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448,
       dcp_dcpReqF_first__38_BITS_71_TO_64_56_EQ_IF_d_ETC___d457,
       dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_40_ETC___d474,
       dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_1_42_ETC___d515,
       gmac_rx_get_64_BITS_9_TO_8_65_EQ_0_66_OR_gmac__ETC___d621,
       rxHdr_sV_52_BIT_112_53_OR_NOT_rxHdr_sV_52_BITS_ETC___d847,
       wci_wslv_reqF_i_notEmpty__2_AND_IF_wci_wslv_re_ETC___d877;

  // oscillator and gates for output clock CLK_gmii_tx_tx_clk
  assign CLK_gmii_tx_tx_clk = gmac_CLK_gmii_tx_tx_clk ;
  assign CLK_GATE_gmii_tx_tx_clk = 1'b1 ;

  // oscillator and gates for output clock CLK_rxclkBnd
  assign CLK_rxclkBnd = gmac_CLK_rxclkBnd ;
  assign CLK_GATE_rxclkBnd = 1'b1 ;

  // output resets
  assign RST_N_gmii_rstn = phyRst_OUT_RST ;

  // value method wciS0_sResp
  assign wciS0_SResp = wci_wslv_respF_q_0[33:32] ;

  // value method wciS0_sData
  assign wciS0_SData = wci_wslv_respF_q_0[31:0] ;

  // value method wciS0_sThreadBusy
  assign wciS0_SThreadBusy =
	     wci_wslv_reqF_countReg > 2'd1 || wci_wslv_isReset_isInReset ;

  // value method wciS0_sFlag
  assign wciS0_SFlag = { 1'd1, wci_wslv_sFlagReg } ;

  // value method wtiS0_sThreadBusy
  assign wtiS0_SThreadBusy = wti_isReset_isInReset ;

  // value method wtiS0_sReset_n
  assign wtiS0_SReset_n = !wti_isReset_isInReset && wti_operateD ;

  // value method wsiM0_mCmd
  assign wsiM0_MCmd = wsiM_sThreadBusy_d ? 3'd0 : wsiM_reqFifo_q_0[60:58] ;

  // value method wsiM0_mReqLast
  assign wsiM0_MReqLast = !wsiM_sThreadBusy_d && wsiM_reqFifo_q_0[57] ;

  // value method wsiM0_mBurstPrecise
  assign wsiM0_MBurstPrecise = !wsiM_sThreadBusy_d && wsiM_reqFifo_q_0[56] ;

  // value method wsiM0_mBurstLength
  assign wsiM0_MBurstLength =
	     wsiM_sThreadBusy_d ? 12'd0 : wsiM_reqFifo_q_0[55:44] ;

  // value method wsiM0_mData
  assign wsiM0_MData = wsiM_reqFifo_q_0[43:12] ;

  // value method wsiM0_mByteEn
  assign wsiM0_MByteEn = wsiM_reqFifo_q_0[11:8] ;

  // value method wsiM0_mReqInfo
  assign wsiM0_MReqInfo = wsiM_sThreadBusy_d ? 8'd0 : wsiM_reqFifo_q_0[7:0] ;

  // value method wsiM0_mReset_n
  assign wsiM0_MReset_n = !wsiM_isReset_isInReset && wsiM_operateD ;

  // value method wsiS0_sThreadBusy
  assign wsiS0_SThreadBusy =
	     !wsiS_sThreadBusy_dw_whas || wsiS_sThreadBusy_dw_wget ;

  // value method wsiS0_sReset_n
  assign wsiS0_SReset_n = !wsiS_isReset_isInReset && wsiS_operateD ;

  // actionvalue method cpClient_request_get
  assign cpClient_request_get = dcp_cpReqF_D_OUT ;
  assign RDY_cpClient_request_get = dcp_cpReqF_EMPTY_N ;

  // action method cpClient_response_put
  assign RDY_cpClient_response_put = dcp_cpRespF_FULL_N ;

  // value method gmii_tx_txd
  assign gmii_tx_txd = gmac_gmii_tx_txd ;

  // value method gmii_tx_tx_en
  assign gmii_tx_tx_en = gmac_gmii_tx_tx_en ;

  // value method gmii_tx_tx_er
  assign gmii_tx_tx_er = gmac_gmii_tx_tx_er ;

  // value method gmii_led
  assign gmii_led = gmac_gmii_led ;

  // submodule dcpRespF
  FIFO2 #(.width(32'd45), .guarded(32'd1)) dcpRespF(.RST(wciS0_MReset_n),
						    .CLK(wciS0_Clk),
						    .D_IN(dcpRespF_D_IN),
						    .ENQ(dcpRespF_ENQ),
						    .DEQ(dcpRespF_DEQ),
						    .CLR(dcpRespF_CLR),
						    .D_OUT(dcpRespF_D_OUT),
						    .FULL_N(dcpRespF_FULL_N),
						    .EMPTY_N(dcpRespF_EMPTY_N));

  // submodule dcp_cpReqF
  FIFO2 #(.width(32'd59), .guarded(32'd1)) dcp_cpReqF(.RST(wciS0_MReset_n),
						      .CLK(wciS0_Clk),
						      .D_IN(dcp_cpReqF_D_IN),
						      .ENQ(dcp_cpReqF_ENQ),
						      .DEQ(dcp_cpReqF_DEQ),
						      .CLR(dcp_cpReqF_CLR),
						      .D_OUT(dcp_cpReqF_D_OUT),
						      .FULL_N(dcp_cpReqF_FULL_N),
						      .EMPTY_N(dcp_cpReqF_EMPTY_N));

  // submodule dcp_cpRespF
  FIFO2 #(.width(32'd40), .guarded(32'd1)) dcp_cpRespF(.RST(wciS0_MReset_n),
						       .CLK(wciS0_Clk),
						       .D_IN(dcp_cpRespF_D_IN),
						       .ENQ(dcp_cpRespF_ENQ),
						       .DEQ(dcp_cpRespF_DEQ),
						       .CLR(dcp_cpRespF_CLR),
						       .D_OUT(dcp_cpRespF_D_OUT),
						       .FULL_N(dcp_cpRespF_FULL_N),
						       .EMPTY_N(dcp_cpRespF_EMPTY_N));

  // submodule dcp_dcpReqF
  FIFO2 #(.width(32'd79), .guarded(32'd1)) dcp_dcpReqF(.RST(wciS0_MReset_n),
						       .CLK(wciS0_Clk),
						       .D_IN(dcp_dcpReqF_D_IN),
						       .ENQ(dcp_dcpReqF_ENQ),
						       .DEQ(dcp_dcpReqF_DEQ),
						       .CLR(dcp_dcpReqF_CLR),
						       .D_OUT(dcp_dcpReqF_D_OUT),
						       .FULL_N(dcp_dcpReqF_FULL_N),
						       .EMPTY_N(dcp_dcpReqF_EMPTY_N));

  // submodule dcp_dcpRespF
  FIFO2 #(.width(32'd45), .guarded(32'd1)) dcp_dcpRespF(.RST(wciS0_MReset_n),
							.CLK(wciS0_Clk),
							.D_IN(dcp_dcpRespF_D_IN),
							.ENQ(dcp_dcpRespF_ENQ),
							.DEQ(dcp_dcpRespF_DEQ),
							.CLR(dcp_dcpRespF_CLR),
							.D_OUT(dcp_dcpRespF_D_OUT),
							.FULL_N(dcp_dcpRespF_FULL_N),
							.EMPTY_N(dcp_dcpRespF_EMPTY_N));

  // submodule gmac
  mkGMAC gmac(.CLK_rxClk(CLK_gmii_rx_clk),
	      .CLK_txClk(CLK_sys1_clk),
	      .CLK(wciS0_Clk),
	      .RST_N(wciS0_MReset_n),
	      .gmii_col_i(gmac_gmii_col_i),
	      .gmii_crs_i(gmac_gmii_crs_i),
	      .gmii_intr_i(gmac_gmii_intr_i),
	      .gmii_rx_rx_dv_i(gmac_gmii_rx_rx_dv_i),
	      .gmii_rx_rx_er_i(gmac_gmii_rx_rx_er_i),
	      .gmii_rx_rxd_i(gmac_gmii_rx_rxd_i),
	      .tx_put(gmac_tx_put),
	      .EN_rx_get(gmac_EN_rx_get),
	      .EN_tx_put(gmac_EN_tx_put),
	      .EN_rxOperate(gmac_EN_rxOperate),
	      .EN_txOperate(gmac_EN_txOperate),
	      .gmii_tx_txd(gmac_gmii_tx_txd),
	      .gmii_tx_tx_en(gmac_gmii_tx_tx_en),
	      .gmii_tx_tx_er(gmac_gmii_tx_tx_er),
	      .gmii_led(gmac_gmii_led),
	      .rx_get(gmac_rx_get),
	      .RDY_rx_get(gmac_RDY_rx_get),
	      .RDY_tx_put(gmac_RDY_tx_put),
	      .RDY_rxOperate(),
	      .RDY_txOperate(),
	      .rxOverFlow(gmac_rxOverFlow),
	      .RDY_rxOverFlow(),
	      .txUnderFlow(gmac_txUnderFlow),
	      .RDY_txUnderFlow(),
	      .phyInterrupt(),
	      .RDY_phyInterrupt(),
	      .CLK_gmii_tx_tx_clk(gmac_CLK_gmii_tx_tx_clk),
	      .CLK_GATE_gmii_tx_tx_clk(),
	      .CLK_rxclkBnd(gmac_CLK_rxclkBnd),
	      .CLK_GATE_rxclkBnd());

  // submodule mdi_fRequest
  FIFO2 #(.width(32'd27), .guarded(32'd1)) mdi_fRequest(.RST(wciS0_MReset_n),
							.CLK(wciS0_Clk),
							.D_IN(mdi_fRequest_D_IN),
							.ENQ(mdi_fRequest_ENQ),
							.DEQ(mdi_fRequest_DEQ),
							.CLR(mdi_fRequest_CLR),
							.D_OUT(mdi_fRequest_D_OUT),
							.FULL_N(mdi_fRequest_FULL_N),
							.EMPTY_N(mdi_fRequest_EMPTY_N));

  // submodule mdi_fResponse
  FIFO2 #(.width(32'd17), .guarded(32'd1)) mdi_fResponse(.RST(wciS0_MReset_n),
							 .CLK(wciS0_Clk),
							 .D_IN(mdi_fResponse_D_IN),
							 .ENQ(mdi_fResponse_ENQ),
							 .DEQ(mdi_fResponse_DEQ),
							 .CLR(mdi_fResponse_CLR),
							 .D_OUT(mdi_fResponse_D_OUT),
							 .FULL_N(mdi_fResponse_FULL_N),
							 .EMPTY_N(mdi_fResponse_EMPTY_N));

  // submodule mdi_rPlayIndex
  Counter #(.width(32'd8), .init(8'd0)) mdi_rPlayIndex(.CLK(wciS0_Clk),
						       .RST(wciS0_MReset_n),
						       .DATA_A(mdi_rPlayIndex_DATA_A),
						       .DATA_B(mdi_rPlayIndex_DATA_B),
						       .DATA_C(mdi_rPlayIndex_DATA_C),
						       .DATA_F(mdi_rPlayIndex_DATA_F),
						       .ADDA(mdi_rPlayIndex_ADDA),
						       .ADDB(mdi_rPlayIndex_ADDB),
						       .SETC(mdi_rPlayIndex_SETC),
						       .SETF(mdi_rPlayIndex_SETF),
						       .Q_OUT(mdi_rPlayIndex_Q_OUT));

  // submodule mdi_rPrescaler
  Counter #(.width(32'd4), .init(4'd6)) mdi_rPrescaler(.CLK(wciS0_Clk),
						       .RST(wciS0_MReset_n),
						       .DATA_A(mdi_rPrescaler_DATA_A),
						       .DATA_B(mdi_rPrescaler_DATA_B),
						       .DATA_C(mdi_rPrescaler_DATA_C),
						       .DATA_F(mdi_rPrescaler_DATA_F),
						       .ADDA(mdi_rPrescaler_ADDA),
						       .ADDB(mdi_rPrescaler_ADDB),
						       .SETC(mdi_rPrescaler_SETC),
						       .SETF(mdi_rPrescaler_SETF),
						       .Q_OUT(mdi_rPrescaler_Q_OUT));

  // submodule mdi_tMDC
  TriState #(.width(32'd1)) mdi_tMDC(.I(mdi_rMDC),
				     .OE(1'd1),
				     .O(),
				     .IO(mdio_mdc));

  // submodule mdi_tMDD
  TriState #(.width(32'd1)) mdi_tMDD(.I(mdi_rMDD),
				     .OE(mdi_rOutEn),
				     .O(mdi_tMDD_O),
				     .IO(mdio_mdd));

  // submodule phyRst
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) phyRst(.CLK(wciS0_Clk),
						     .RST(wciS0_MReset_n),
						     .DST_CLK(CLK_sys1_clk),
						     .ASSERT_IN(phyRst_ASSERT_IN),
						     .ASSERT_OUT(),
						     .OUT_RST(phyRst_OUT_RST));

  // submodule rxDCPHdrF
  FIFO2 #(.width(32'd112), .guarded(32'd1)) rxDCPHdrF(.RST(wciS0_MReset_n),
						      .CLK(wciS0_Clk),
						      .D_IN(rxDCPHdrF_D_IN),
						      .ENQ(rxDCPHdrF_ENQ),
						      .DEQ(rxDCPHdrF_DEQ),
						      .CLR(rxDCPHdrF_CLR),
						      .D_OUT(),
						      .FULL_N(rxDCPHdrF_FULL_N),
						      .EMPTY_N(rxDCPHdrF_EMPTY_N));

  // submodule txDBGF
  FIFO2 #(.width(32'd32), .guarded(32'd1)) txDBGF(.RST(wciS0_MReset_n),
						  .CLK(wciS0_Clk),
						  .D_IN(txDBGF_D_IN),
						  .ENQ(txDBGF_ENQ),
						  .DEQ(txDBGF_DEQ),
						  .CLR(txDBGF_CLR),
						  .D_OUT(),
						  .FULL_N(txDBGF_FULL_N),
						  .EMPTY_N());

  // submodule txDCPHdrF
  FIFO2 #(.width(32'd112), .guarded(32'd1)) txDCPHdrF(.RST(wciS0_MReset_n),
						      .CLK(wciS0_Clk),
						      .D_IN(txDCPHdrF_D_IN),
						      .ENQ(txDCPHdrF_ENQ),
						      .DEQ(txDCPHdrF_DEQ),
						      .CLR(txDCPHdrF_CLR),
						      .D_OUT(),
						      .FULL_N(),
						      .EMPTY_N());

  // submodule wci_wslv_reqF
  SizedFIFO #(.p1width(32'd72),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) wci_wslv_reqF(.RST(wciS0_MReset_n),
					     .CLK(wciS0_Clk),
					     .D_IN(wci_wslv_reqF_D_IN),
					     .ENQ(wci_wslv_reqF_ENQ),
					     .DEQ(wci_wslv_reqF_DEQ),
					     .CLR(wci_wslv_reqF_CLR),
					     .D_OUT(wci_wslv_reqF_D_OUT),
					     .FULL_N(),
					     .EMPTY_N(wci_wslv_reqF_EMPTY_N));

  // submodule wsiS_reqFifo
  SizedFIFO #(.p1width(32'd61),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) wsiS_reqFifo(.RST(wciS0_MReset_n),
					    .CLK(wciS0_Clk),
					    .D_IN(wsiS_reqFifo_D_IN),
					    .ENQ(wsiS_reqFifo_ENQ),
					    .DEQ(wsiS_reqFifo_DEQ),
					    .CLR(wsiS_reqFifo_CLR),
					    .D_OUT(),
					    .FULL_N(wsiS_reqFifo_FULL_N),
					    .EMPTY_N(wsiS_reqFifo_EMPTY_N));

  // rule RL_rx_dcp
  assign CAN_FIRE_RL_rx_dcp =
	     rxDCPHdrF_EMPTY_N &&
	     CASE_SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCP_ETC__q5 &&
	     wci_wslv_cState == 3'd2 ;
  assign WILL_FIRE_RL_rx_dcp = CAN_FIRE_RL_rx_dcp && !WILL_FIRE_RL_rx_data ;

  // rule RL_wci_cfwr
  assign CAN_FIRE_RL_wci_cfwr =
	     wci_wslv_respF_cntr_r != 2'd2 && wci_wslv_reqF_EMPTY_N &&
	     (wci_wslv_reqF_D_OUT[39] ?
		mdi_fRequest_FULL_N :
		wci_wslv_reqF_D_OUT[39:32] != 8'h20 || txDBGF_FULL_N) &&
	     wci_wslv_wci_cfwr_pw_whas ;
  assign WILL_FIRE_RL_wci_cfwr =
	     CAN_FIRE_RL_wci_cfwr && !WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;

  // rule RL_wci_wslv_ctl_op_start
  assign WILL_FIRE_RL_wci_wslv_ctl_op_start =
	     wci_wslv_reqF_EMPTY_N && wci_wslv_wci_ctrl_pw_whas &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;

  // rule RL_wci_ctrl_EiI
  assign WILL_FIRE_RL_wci_ctrl_EiI =
	     wci_wslv_wci_ctrl_pw_whas &&
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     wci_wslv_cState == 3'd0 &&
	     wci_wslv_reqF_D_OUT[36:34] == 3'd0 ;

  // rule RL_wci_ctrl_IsO
  assign WILL_FIRE_RL_wci_ctrl_IsO =
	     wci_wslv_wci_ctrl_pw_whas &&
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     wci_wslv_cState == 3'd1 &&
	     wci_wslv_reqF_D_OUT[36:34] == 3'd1 ;

  // rule RL_wci_ctrl_OrE
  assign WILL_FIRE_RL_wci_ctrl_OrE =
	     wci_wslv_wci_ctrl_pw_whas &&
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     wci_wslv_cState == 3'd2 &&
	     wci_wslv_reqF_D_OUT[36:34] == 3'd3 ;

  // rule RL_wsiM_reqFifo_deq
  assign WILL_FIRE_RL_wsiM_reqFifo_deq =
	     wsiM_reqFifo_cntr_r != 2'd0 && !wsiM_sThreadBusy_d ;

  // rule RL_wci_cfrd
  assign WILL_FIRE_RL_wci_cfrd =
	     wci_wslv_reqF_i_notEmpty__2_AND_IF_wci_wslv_re_ETC___d877 &&
	     wci_wslv_wci_cfrd_pw_whas &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     !WILL_FIRE_RL_wci_wslv_ctl_op_complete &&
	     !MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 ;

  // rule RL_rx_data
  assign WILL_FIRE_RL_rx_data =
	     gmac_RDY_rx_get &&
	     (rxHdr_sV[112] || rxHdr_sV[15:0] != 16'hF040 ||
	      rxDCPHdrF_FULL_N) &&
	     wci_wslv_cState == 3'd2 ;

  // rule RL_tx_dcp
  assign WILL_FIRE_RL_tx_dcp =
	     IF_NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV__ETC___d767 &&
	     wci_wslv_cState == 3'd2 &&
	     !WILL_FIRE_RL_rx_data ;

  // rule RL_wci_wslv_ctl_op_complete
  assign WILL_FIRE_RL_wci_wslv_ctl_op_complete =
	     wci_wslv_respF_cntr_r != 2'd2 && wci_wslv_ctlOpActive &&
	     wci_wslv_ctlAckReg &&
	     !MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 ;

  // rule RL_wci_wslv_respF_incCtr
  assign WILL_FIRE_RL_wci_wslv_respF_incCtr =
	     wci_wslv_respF_x_wire_whas && wci_wslv_respF_enqueueing_whas &&
	     !(wci_wslv_respF_cntr_r != 2'd0) ;

  // rule RL_wci_wslv_respF_decCtr
  assign WILL_FIRE_RL_wci_wslv_respF_decCtr =
	     wci_wslv_respF_cntr_r != 2'd0 &&
	     !wci_wslv_respF_enqueueing_whas ;

  // rule RL_wci_wslv_respF_both
  assign WILL_FIRE_RL_wci_wslv_respF_both =
	     wci_wslv_respF_x_wire_whas && wci_wslv_respF_cntr_r != 2'd0 &&
	     wci_wslv_respF_enqueueing_whas ;

  // rule RL_mdi_run_frame
  assign WILL_FIRE_RL_mdi_run_frame =
	     (mdi_rPlayIndex_Q_OUT != 8'd0 || mdi_rWrite ||
	      mdi_fResponse_FULL_N) &&
	     mdi_rState &&
	     mdi_rPrescaler_Q_OUT == 4'd0 ;

  // rule RL_dcp_dcp_request
  assign WILL_FIRE_RL_dcp_dcp_request =
	     dcp_dcpReqF_EMPTY_N &&
	     IF_dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_ETC___d471 ;

  // rule RL_dcp_cp_response
  assign WILL_FIRE_RL_dcp_cp_response =
	     dcp_dcpRespF_FULL_N && dcp_cpRespF_EMPTY_N &&
	     !WILL_FIRE_RL_dcp_dcp_request ;

  // rule RL_wsiS_reqFifo_enq
  assign WILL_FIRE_RL_wsiS_reqFifo_enq =
	     wsiS_reqFifo_FULL_N && wsiS_operateD && wsiS_peerIsReady &&
	     wsiS_wsiReq_wget[60:58] == 3'd1 ;

  // rule RL_wsiS_reqFifo_reset
  assign WILL_FIRE_RL_wsiS_reqFifo_reset =
	     WILL_FIRE_RL_wsiS_reqFifo_enq ||
	     MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3 ;

  // inputs to muxes for submodule ports
  assign MUX_dcp_dcpRespF_enq_1__SEL_1 =
	     WILL_FIRE_RL_dcp_dcp_request &&
	     dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_40_ETC___d474 ;
  assign MUX_dcp_doInFlight_write_1__SEL_1 =
	     WILL_FIRE_RL_dcp_dcp_request &&
	     (dcp_dcpReqF_D_OUT[78:77] == 2'd0 && dcp_dcpReqF_D_OUT[40] ||
	      dcp_dcpReqF_D_OUT[78:77] != 2'd0 &&
	      (dcp_dcpReqF_D_OUT[78:77] == 2'd1 && dcp_dcpReqF_D_OUT[76] ||
	       dcp_dcpReqF_D_OUT[78:77] != 2'd1 && dcp_dcpReqF_D_OUT[44])) ;
  assign MUX_mdi_fRequest_enq_1__SEL_1 =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF_D_OUT[39] ;
  assign MUX_mdi_rState_write_1__SEL_1 =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT == 8'd0 ;
  assign MUX_mdi_rState_write_1__SEL_2 = mdi_fRequest_EMPTY_N && !mdi_rState ;
  assign MUX_rxDCPMesgPos_write_1__SEL_1 =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d639 ;
  assign MUX_rxDCPPLI_write_1__SEL_1 =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d639 &&
	     rxDCPMesgPos == 5'd1 ;
  assign MUX_rxHdr_mCnt_write_1__SEL_1 =
	     WILL_FIRE_RL_rx_data &&
	     gmac_rx_get_64_BITS_9_TO_8_65_EQ_0_66_OR_gmac__ETC___d621 ;
  assign MUX_rxHdr_pos_write_1__SEL_1 =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     rxHdr_sV[112] ;
  assign MUX_splitReadInFlight_write_1__SEL_1 =
	     WILL_FIRE_RL_wci_cfrd && wci_wslv_reqF_D_OUT[39] ;
  assign MUX_wci_wslv_illegalEdge_write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     (wci_wslv_reqF_D_OUT[36:34] == 3'd0 && wci_wslv_cState != 3'd0 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd1 && wci_wslv_cState != 3'd1 &&
	      wci_wslv_cState != 3'd3 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd2 && wci_wslv_cState != 3'd2 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd3 && wci_wslv_cState != 3'd3 &&
	      wci_wslv_cState != 3'd2 &&
	      wci_wslv_cState != 3'd1 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd4 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd5 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd6 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd7) ;
  assign MUX_wci_wslv_respF_q_0_write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wslv_respF_both && _dfoo3 ;
  assign MUX_wci_wslv_respF_q_0_write_1__SEL_2 =
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_cntr_r == 2'd0 ;
  assign MUX_wci_wslv_respF_q_1_write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wslv_respF_both && _dfoo1 ;
  assign MUX_wci_wslv_respF_q_1_write_1__SEL_2 =
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_cntr_r == 2'd1 ;
  assign MUX_wci_wslv_respF_x_wire_wset_1__SEL_1 =
	     WILL_FIRE_RL_wci_cfrd && !wci_wslv_reqF_D_OUT[39] ;
  assign MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 =
	     wci_wslv_respF_cntr_r != 2'd2 && mdi_fResponse_EMPTY_N &&
	     !wci_wslv_wci_cfwr_pw_whas &&
	     splitReadInFlight ;
  assign MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3 =
	     wsiS_reqFifo_EMPTY_N && wci_wslv_cState == 3'd2 ;
  always@(dcp_dcpReqF_D_OUT or
	  CASE_dcp_lastResp_BITS_44_TO_43_0_dcp_lastResp_ETC__q6 or
	  dcp_lastResp)
  begin
    case (dcp_dcpReqF_D_OUT[78:77])
      2'd0:
	  MUX_dcp_dcpRespF_enq_1__VAL_1 =
	      { 2'd0,
		dcp_dcpReqF_D_OUT[40],
		32'h40000001,
		dcp_dcpReqF_D_OUT[39:32],
		2'd0 };
      2'd1:
	  MUX_dcp_dcpRespF_enq_1__VAL_1 =
	      { dcp_dcpReqF_D_OUT[78:77],
		32'hAAAAAAAA,
		dcp_dcpReqF_D_OUT[76],
		dcp_dcpReqF_D_OUT[71:64],
		2'd0 };
      default: MUX_dcp_dcpRespF_enq_1__VAL_1 =
		   { CASE_dcp_lastResp_BITS_44_TO_43_0_dcp_lastResp_ETC__q6,
		     dcp_lastResp[42:0] };
    endcase
  end
  assign MUX_dcp_dcpRespF_enq_1__VAL_2 =
	     { 2'd2,
	       dcp_doInFlight,
	       dcp_cpRespF_D_OUT[31:0],
	       dcp_cpRespF_D_OUT[39:32],
	       2'd0 } ;
  assign MUX_mdi_fRequest_enq_1__VAL_1 =
	     { 1'd1,
	       gbeControl[4:0],
	       wci_wslv_reqF_D_OUT[38:34],
	       wci_wslv_reqF_D_OUT[15:0] } ;
  assign MUX_mdi_fRequest_enq_1__VAL_2 =
	     { 1'd0, gbeControl[4:0], wci_wslv_reqF_D_OUT[38:18] } ;
  assign MUX_rxDCPMesgPos_write_1__VAL_1 = rxDCPMesgPos + 5'd1 ;
  assign MUX_rxHdr_mCnt_write_1__VAL_1 = rxHdr_mCnt + 4'd1 ;
  assign MUX_rxHdr_pos_write_1__VAL_1 =
	     (rxHdr_pos < 4'd14) ? rxHdr_pos + 4'd1 : 4'd14 ;
  assign MUX_rxHdr_sV_write_1__VAL_1 =
	     { rxHdr_pos != 4'd13, rxHdr_sV[103:0], gmac_rx_get[7:0] } ;
  assign MUX_wci_wslv_illegalEdge_write_1__VAL_1 =
	     wci_wslv_reqF_D_OUT[36:34] != 3'd4 &&
	     wci_wslv_reqF_D_OUT[36:34] != 3'd5 &&
	     wci_wslv_reqF_D_OUT[36:34] != 3'd6 ;
  assign MUX_wci_wslv_respF_cntr_r_write_1__VAL_2 =
	     wci_wslv_respF_cntr_r + 2'd1 ;
  assign MUX_wci_wslv_respF_q_0_write_1__VAL_1 =
	     (wci_wslv_respF_cntr_r == 2'd1) ?
	       MUX_wci_wslv_respF_q_0_write_1__VAL_2 :
	       wci_wslv_respF_q_1 ;
  always@(MUX_wci_wslv_respF_x_wire_wset_1__SEL_1 or
	  MUX_wci_wslv_respF_x_wire_wset_1__VAL_1 or
	  WILL_FIRE_RL_wci_wslv_ctl_op_complete or
	  MUX_wci_wslv_respF_x_wire_wset_1__VAL_2 or
	  MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 or
	  MUX_wci_wslv_respF_x_wire_wset_1__VAL_3 or WILL_FIRE_RL_wci_cfwr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_wslv_respF_x_wire_wset_1__SEL_1:
	  MUX_wci_wslv_respF_q_0_write_1__VAL_2 =
	      MUX_wci_wslv_respF_x_wire_wset_1__VAL_1;
      WILL_FIRE_RL_wci_wslv_ctl_op_complete:
	  MUX_wci_wslv_respF_q_0_write_1__VAL_2 =
	      MUX_wci_wslv_respF_x_wire_wset_1__VAL_2;
      MUX_wci_wslv_respF_x_wire_wset_1__SEL_3:
	  MUX_wci_wslv_respF_q_0_write_1__VAL_2 =
	      MUX_wci_wslv_respF_x_wire_wset_1__VAL_3;
      WILL_FIRE_RL_wci_cfwr:
	  MUX_wci_wslv_respF_q_0_write_1__VAL_2 = 34'h1C0DE4201;
      default: MUX_wci_wslv_respF_q_0_write_1__VAL_2 =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign MUX_wci_wslv_respF_q_1_write_1__VAL_1 =
	     (wci_wslv_respF_cntr_r == 2'd2) ?
	       MUX_wci_wslv_respF_q_0_write_1__VAL_2 :
	       34'h0AAAAAAAA ;
  assign MUX_wci_wslv_respF_x_wire_wset_1__VAL_1 = { 2'd1, rdat__h81010 } ;
  assign MUX_wci_wslv_respF_x_wire_wset_1__VAL_2 =
	     wci_wslv_illegalEdge ? 34'h3C0DE4202 : 34'h1C0DE4201 ;
  assign MUX_wci_wslv_respF_x_wire_wset_1__VAL_3 =
	     { 18'd65536, mdi_fResponse_D_OUT[15:0] } ;
  assign MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1 = wsiM_reqFifo_cntr_r - 2'd1 ;

  // inlined wires
  assign wci_wslv_wciReq_wget =
	     { wciS0_MCmd,
	       wciS0_MAddrSpace,
	       wciS0_MByteEn,
	       wciS0_MAddr,
	       wciS0_MData } ;
  assign wci_wslv_wciReq_whas = 1'd1 ;
  assign wci_wslv_respF_x_wire_wget = MUX_wci_wslv_respF_q_0_write_1__VAL_2 ;
  assign wci_wslv_respF_x_wire_whas =
	     WILL_FIRE_RL_wci_cfrd && !wci_wslv_reqF_D_OUT[39] ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete ||
	     MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 ||
	     WILL_FIRE_RL_wci_cfwr ;
  assign wci_wslv_wEdge_wget = wci_wslv_reqF_D_OUT[36:34] ;
  assign wci_wslv_wEdge_whas = WILL_FIRE_RL_wci_wslv_ctl_op_start ;
  assign wci_wslv_sFlagReg_1_wget = 1'b0 ;
  assign wci_wslv_sFlagReg_1_whas = 1'b0 ;
  assign wci_wslv_ctlAckReg_1_wget = 1'd1 ;
  assign wci_wslv_ctlAckReg_1_whas =
	     WILL_FIRE_RL_wci_ctrl_OrE || WILL_FIRE_RL_wci_ctrl_IsO ||
	     WILL_FIRE_RL_wci_ctrl_EiI ;
  assign wci_wci_Es_mCmd_w_wget = wciS0_MCmd ;
  assign wci_wci_Es_mCmd_w_whas = 1'd1 ;
  assign wci_wci_Es_mAddrSpace_w_wget = wciS0_MAddrSpace ;
  assign wci_wci_Es_mAddrSpace_w_whas = 1'd1 ;
  assign wci_wci_Es_mByteEn_w_wget = wciS0_MByteEn ;
  assign wci_wci_Es_mByteEn_w_whas = 1'd1 ;
  assign wci_wci_Es_mAddr_w_wget = wciS0_MAddr ;
  assign wci_wci_Es_mAddr_w_whas = 1'd1 ;
  assign wci_wci_Es_mData_w_wget = wciS0_MData ;
  assign wci_wci_Es_mData_w_whas = 1'd1 ;
  assign wti_wtiReq_wget = 67'h0 ;
  assign wti_wtiReq_whas = 1'b0 ;
  assign wti_operateD_1_wget = 1'b0 ;
  assign wti_operateD_1_whas = 1'b0 ;
  assign wsiM_reqFifo_x_wire_wget = 61'h0 ;
  assign wsiM_reqFifo_x_wire_whas = 1'b0 ;
  assign wsiM_operateD_1_wget = 1'd1 ;
  assign wsiM_operateD_1_whas =
	     wci_wslv_cState == 3'd2 && phyResetWaitCnt == 22'd0 ;
  assign wsiM_peerIsReady_1_wget = 1'd1 ;
  assign wsiM_peerIsReady_1_whas = wsiM0_SReset_n ;
  assign wsiS_wsiReq_wget =
	     { wsiS0_MCmd,
	       wsiS0_MReqLast,
	       wsiS0_MBurstPrecise,
	       wsiS0_MBurstLength,
	       wsiS0_MData,
	       wsiS0_MByteEn,
	       wsiS0_MReqInfo } ;
  assign wsiS_wsiReq_whas = 1'd1 ;
  assign wsiS_operateD_1_wget = 1'd1 ;
  assign wsiS_operateD_1_whas = wsiM_operateD_1_whas ;
  assign wsiS_peerIsReady_1_wget = 1'd1 ;
  assign wsiS_peerIsReady_1_whas = wsiS0_MReset_n ;
  assign wsiS_sThreadBusy_dw_wget = wsiS_reqFifo_countReg > 2'd1 ;
  assign wsiS_sThreadBusy_dw_whas =
	     wsiS_reqFifo_levelsValid && wsiS_operateD && wsiS_peerIsReady ;
  assign wsi_Es_mCmd_w_wget = wsiS0_MCmd ;
  assign wsi_Es_mCmd_w_whas = 1'd1 ;
  assign wsi_Es_mBurstLength_w_wget = wsiS0_MBurstLength ;
  assign wsi_Es_mBurstLength_w_whas = 1'd1 ;
  assign wsi_Es_mData_w_wget = wsiS0_MData ;
  assign wsi_Es_mData_w_whas = 1'd1 ;
  assign wsi_Es_mByteEn_w_wget = wsiS0_MByteEn ;
  assign wsi_Es_mByteEn_w_whas = 1'd1 ;
  assign wsi_Es_mReqInfo_w_wget = wsiS0_MReqInfo ;
  assign wsi_Es_mReqInfo_w_whas = 1'd1 ;
  assign wci_wslv_reqF_r_enq_whas = wci_wslv_wciReq_wget[71:69] != 3'd0 ;
  assign wci_wslv_reqF_r_deq_whas =
	     WILL_FIRE_RL_wci_cfrd || WILL_FIRE_RL_wci_cfwr ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_start ;
  assign wci_wslv_reqF_r_clr_whas = 1'b0 ;
  assign wci_wslv_respF_enqueueing_whas =
	     WILL_FIRE_RL_wci_cfrd && !wci_wslv_reqF_D_OUT[39] ||
	     MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 ||
	     WILL_FIRE_RL_wci_cfwr ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete ;
  assign wci_wslv_respF_dequeueing_whas = wci_wslv_respF_cntr_r != 2'd0 ;
  assign wci_wslv_sThreadBusy_pw_whas = 1'b0 ;
  assign wci_wslv_wci_cfwr_pw_whas =
	     wci_wslv_reqF_EMPTY_N && wci_wslv_reqF_D_OUT[68] &&
	     wci_wslv_reqF_D_OUT[71:69] == 3'd1 ;
  assign wci_wslv_wci_cfrd_pw_whas =
	     wci_wslv_reqF_EMPTY_N && wci_wslv_reqF_D_OUT[68] &&
	     wci_wslv_reqF_D_OUT[71:69] == 3'd2 ;
  assign wci_wslv_wci_ctrl_pw_whas =
	     wci_wslv_reqF_EMPTY_N && !wci_wslv_reqF_D_OUT[68] &&
	     wci_wslv_reqF_D_OUT[71:69] == 3'd2 ;
  assign wsiM_reqFifo_enqueueing_whas = 1'b0 ;
  assign wsiM_reqFifo_dequeueing_whas = WILL_FIRE_RL_wsiM_reqFifo_deq ;
  assign wsiM_sThreadBusy_pw_whas = wsiM0_SThreadBusy ;
  assign wsiS_reqFifo_r_enq_whas = WILL_FIRE_RL_wsiS_reqFifo_enq ;
  assign wsiS_reqFifo_r_deq_whas =
	     MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3 ;
  assign wsiS_reqFifo_r_clr_whas = 1'b0 ;
  assign wsiS_reqFifo_doResetEnq_whas = WILL_FIRE_RL_wsiS_reqFifo_enq ;
  assign wsiS_reqFifo_doResetDeq_whas =
	     MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3 ;
  assign wsiS_reqFifo_doResetClr_whas = 1'b0 ;
  assign mdi_pwTick_whas = mdi_rPrescaler_Q_OUT == 4'd0 ;
  assign wsi_Es_mReqLast_w_whas = wsiS0_MReqLast ;
  assign wsi_Es_mBurstPrecise_w_whas = wsiS0_MBurstPrecise ;
  assign wsi_Es_mDataInfo_w_whas = 1'd1 ;
  assign wsiM_extStatusW_wget =
	     { wsiM_pMesgCount, wsiM_iMesgCount, wsiM_tBusyCount } ;
  assign wsiS_extStatusW_wget =
	     { wsiS_pMesgCount, wsiS_iMesgCount, wsiS_tBusyCount } ;

  // register dcp_doInFlight
  assign dcp_doInFlight_D_IN = MUX_dcp_doInFlight_write_1__SEL_1 ;
  assign dcp_doInFlight_EN =
	     WILL_FIRE_RL_dcp_dcp_request &&
	     (dcp_dcpReqF_D_OUT[78:77] == 2'd0 && dcp_dcpReqF_D_OUT[40] ||
	      dcp_dcpReqF_D_OUT[78:77] != 2'd0 &&
	      (dcp_dcpReqF_D_OUT[78:77] == 2'd1 && dcp_dcpReqF_D_OUT[76] ||
	       dcp_dcpReqF_D_OUT[78:77] != 2'd1 && dcp_dcpReqF_D_OUT[44])) ||
	     WILL_FIRE_RL_dcp_cp_response ;

  // register dcp_lastResp
  assign dcp_lastResp_D_IN = MUX_dcp_dcpRespF_enq_1__VAL_2 ;
  assign dcp_lastResp_EN = WILL_FIRE_RL_dcp_cp_response && !dcp_doInFlight ;

  // register dcp_lastTag
  assign dcp_lastTag_D_IN =
	     { dcp_dcpReqF_D_OUT[78:77] != 2'd0,
	       (dcp_dcpReqF_D_OUT[78:77] == 2'd1) ?
		 dcp_dcpReqF_D_OUT[71:64] :
		 dcp_dcpReqF_D_OUT[39:32] } ;
  assign dcp_lastTag_EN =
	     WILL_FIRE_RL_dcp_dcp_request &&
	     (dcp_dcpReqF_D_OUT[78:77] == 2'd0 && !dcp_dcpReqF_D_OUT[40] ||
	      dcp_dcpReqF_D_OUT[78:77] != 2'd0 &&
	      (dcp_dcpReqF_D_OUT[78:77] == 2'd1 &&
	       (!dcp_dcpReqF_first__38_BITS_71_TO_64_56_EQ_IF_d_ETC___d457 ||
		!dcp_lastTag[8]) &&
	       !dcp_dcpReqF_D_OUT[76] ||
	       dcp_dcpReqF_D_OUT[78:77] != 2'd1 &&
	       (!dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448 ||
		!dcp_lastTag[8]) &&
	       !dcp_dcpReqF_D_OUT[44])) ;

  // register gbeControl
  assign gbeControl_D_IN = wci_wslv_reqF_D_OUT[31:0] ;
  assign gbeControl_EN =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF_D_OUT[39:32] == 8'h04 ;

  // register macAddress
  assign macAddress_D_IN = 48'h0 ;
  assign macAddress_EN = 1'b0 ;

  // register mdi_rMDC
  assign mdi_rMDC_D_IN =
	     _1434766110945527031733894725304609466537681244_ETC__q12[mdi_rPlayIndex_Q_OUT] ;
  assign mdi_rMDC_EN = WILL_FIRE_RL_mdi_run_frame ;

  // register mdi_rMDD
  assign mdi_rMDD_D_IN = bs__h12646[mdi_rPlayIndex_Q_OUT] ;
  assign mdi_rMDD_EN = WILL_FIRE_RL_mdi_run_frame ;

  // register mdi_rOutEn
  assign mdi_rOutEn_D_IN = bs__h25405[mdi_rPlayIndex_Q_OUT] ;
  assign mdi_rOutEn_EN = WILL_FIRE_RL_mdi_run_frame ;

  // register mdi_rPhyAddr
  assign mdi_rPhyAddr_D_IN = mdi_fRequest_D_OUT[25:21] ;
  assign mdi_rPhyAddr_EN = MUX_mdi_rState_write_1__SEL_2 ;

  // register mdi_rRegAddr
  assign mdi_rRegAddr_D_IN = mdi_fRequest_D_OUT[20:16] ;
  assign mdi_rRegAddr_EN = MUX_mdi_rState_write_1__SEL_2 ;

  // register mdi_rState
  assign mdi_rState_D_IN = !MUX_mdi_rState_write_1__SEL_1 ;
  assign mdi_rState_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT == 8'd0 ||
	     mdi_fRequest_EMPTY_N && !mdi_rState ;

  // register mdi_rWrite
  assign mdi_rWrite_D_IN = mdi_fRequest_D_OUT[26] ;
  assign mdi_rWrite_EN = MUX_mdi_rState_write_1__SEL_2 ;

  // register mdi_rWriteData
  assign mdi_rWriteData_D_IN = mdi_fRequest_D_OUT[15:0] ;
  assign mdi_rWriteData_EN = MUX_mdi_rState_write_1__SEL_2 ;

  // register mdi_vrReadData_0
  assign mdi_vrReadData_0_D_IN = mdi_tMDD_O ;
  assign mdi_vrReadData_0_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_1
  assign mdi_vrReadData_1_D_IN = mdi_vrReadData_0 ;
  assign mdi_vrReadData_1_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_10
  assign mdi_vrReadData_10_D_IN = mdi_vrReadData_9 ;
  assign mdi_vrReadData_10_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_11
  assign mdi_vrReadData_11_D_IN = mdi_vrReadData_10 ;
  assign mdi_vrReadData_11_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_12
  assign mdi_vrReadData_12_D_IN = mdi_vrReadData_11 ;
  assign mdi_vrReadData_12_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_13
  assign mdi_vrReadData_13_D_IN = mdi_vrReadData_12 ;
  assign mdi_vrReadData_13_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_14
  assign mdi_vrReadData_14_D_IN = mdi_vrReadData_13 ;
  assign mdi_vrReadData_14_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_15
  assign mdi_vrReadData_15_D_IN = mdi_vrReadData_14 ;
  assign mdi_vrReadData_15_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_2
  assign mdi_vrReadData_2_D_IN = mdi_vrReadData_1 ;
  assign mdi_vrReadData_2_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_3
  assign mdi_vrReadData_3_D_IN = mdi_vrReadData_2 ;
  assign mdi_vrReadData_3_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_4
  assign mdi_vrReadData_4_D_IN = mdi_vrReadData_3 ;
  assign mdi_vrReadData_4_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_5
  assign mdi_vrReadData_5_D_IN = mdi_vrReadData_4 ;
  assign mdi_vrReadData_5_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_6
  assign mdi_vrReadData_6_D_IN = mdi_vrReadData_5 ;
  assign mdi_vrReadData_6_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_7
  assign mdi_vrReadData_7_D_IN = mdi_vrReadData_6 ;
  assign mdi_vrReadData_7_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_8
  assign mdi_vrReadData_8_D_IN = mdi_vrReadData_7 ;
  assign mdi_vrReadData_8_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register mdi_vrReadData_9
  assign mdi_vrReadData_9_D_IN = mdi_vrReadData_8 ;
  assign mdi_vrReadData_9_EN =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT != 8'd0 &&
	     !mdi_rWrite &&
	     _643371375338640__q14[mdi_rPlayIndex_Q_OUT] ;

  // register phyResetWaitCnt
  assign phyResetWaitCnt_D_IN =
	     gbeControl[31] ? 22'd1250000 : phyResetWaitCnt - 22'd1 ;
  assign phyResetWaitCnt_EN =
	     gbeControl[31] || (phyResetWaitCnt ^ 22'h200000) > 22'd2097152 ;

  // register rxAbortEOPC
  assign rxAbortEOPC_D_IN = rxAbortEOPC + 32'd1 ;
  assign rxAbortEOPC_EN =
	     WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] != 2'd0 &&
	     gmac_rx_get[9:8] != 2'd1 &&
	     gmac_rx_get[9:8] != 2'd2 ;

  // register rxCount
  assign rxCount_D_IN = rxCount + 32'd1 ;
  assign rxCount_EN = WILL_FIRE_RL_rx_data ;

  // register rxDCPCnt
  assign rxDCPCnt_D_IN = 32'h0 ;
  assign rxDCPCnt_EN = 1'b0 ;

  // register rxDCPMesg
  assign rxDCPMesg_D_IN = { rxDCPMesg[103:0], gmac_rx_get[7:0] } ;
  assign rxDCPMesg_EN = MUX_rxDCPMesgPos_write_1__SEL_1 ;

  // register rxDCPMesgPos
  assign rxDCPMesgPos_D_IN =
	     MUX_rxDCPMesgPos_write_1__SEL_1 ?
	       MUX_rxDCPMesgPos_write_1__VAL_1 :
	       5'd0 ;
  assign rxDCPMesgPos_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d639 ||
	     WILL_FIRE_RL_rx_dcp ;

  // register rxDCPPLI
  assign rxDCPPLI_D_IN =
	     MUX_rxDCPPLI_write_1__SEL_1 ? gmac_rx_get[7:0] : 8'd255 ;
  assign rxDCPPLI_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d639 &&
	     rxDCPMesgPos == 5'd1 ||
	     WILL_FIRE_RL_rx_dcp ;

  // register rxEmptyEOPC
  assign rxEmptyEOPC_D_IN = rxEmptyEOPC + 32'd1 ;
  assign rxEmptyEOPC_EN = WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] == 2'd2 ;

  // register rxHdrMatchCnt
  assign rxHdrMatchCnt_D_IN =
	     (rxHdr_mCnt == 4'd14) ? rxHdrMatchCnt + 32'd1 : rxHdrMatchCnt ;
  assign rxHdrMatchCnt_EN = WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] != 2'd0 ;

  // register rxHdr_mCnt
  assign rxHdr_mCnt_D_IN =
	     MUX_rxHdr_mCnt_write_1__SEL_1 ?
	       MUX_rxHdr_mCnt_write_1__VAL_1 :
	       4'd0 ;
  assign rxHdr_mCnt_EN =
	     WILL_FIRE_RL_rx_data &&
	     gmac_rx_get_64_BITS_9_TO_8_65_EQ_0_66_OR_gmac__ETC___d621 ||
	     WILL_FIRE_RL_tx_dcp && !rxHdr_sV[112] &&
	     rxHdr_sV[15:0] == 16'hF040 &&
	     txDCPPos == 5'd13 ;

  // register rxHdr_pV
  assign rxHdr_pV_D_IN = { 1'd0, rxHdr_sV[103:0], gmac_rx_get[7:0] } ;
  assign rxHdr_pV_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     rxHdr_sV[112] &&
	     rxHdr_pos == 4'd13 ;

  // register rxHdr_pos
  assign rxHdr_pos_D_IN =
	     MUX_rxHdr_pos_write_1__SEL_1 ?
	       MUX_rxHdr_pos_write_1__VAL_1 :
	       4'd0 ;
  assign rxHdr_pos_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     rxHdr_sV[112] ||
	     WILL_FIRE_RL_tx_dcp && !rxHdr_sV[112] &&
	     rxHdr_sV[15:0] == 16'hF040 &&
	     txDCPPos == 5'd13 ;

  // register rxHdr_sV
  assign rxHdr_sV_D_IN =
	     MUX_rxHdr_pos_write_1__SEL_1 ?
	       MUX_rxHdr_sV_write_1__VAL_1 :
	       113'h10000000000000000000000000000 ;
  assign rxHdr_sV_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     rxHdr_sV[112] ||
	     WILL_FIRE_RL_tx_dcp && !rxHdr_sV[112] &&
	     rxHdr_sV[15:0] == 16'hF040 &&
	     txDCPPos == 5'd13 ;

  // register rxHeadCap
  assign rxHeadCap_D_IN = { rxHeadCap[119:0], gmac_rx_get[7:0] } ;
  assign rxHeadCap_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     rxLenCount < 32'd16 ;

  // register rxLenCount
  assign rxLenCount_D_IN = (gmac_rx_get[9:8] == 2'd0) ? x__h71643 : 32'd0 ;
  assign rxLenCount_EN = WILL_FIRE_RL_rx_data ;

  // register rxLenLast
  assign rxLenLast_D_IN = x__h71643 ;
  assign rxLenLast_EN = WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] != 2'd0 ;

  // register rxOvfCount
  assign rxOvfCount_D_IN = rxOvfCount + 32'd1 ;
  assign rxOvfCount_EN = gmac_rxOverFlow ;

  // register rxPipe
  assign rxPipe_D_IN = { rxPipe[23:0], gmac_rx_get[7:0] } ;
  assign rxPipe_EN =
	     WILL_FIRE_RL_rx_data &&
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) ;

  // register rxPos
  assign rxPos_D_IN = (gmac_rx_get[9:8] == 2'd0) ? rxPos + 2'd1 : 2'd0 ;
  assign rxPos_EN = WILL_FIRE_RL_rx_data ;

  // register rxValidEOPC
  assign rxValidEOPC_D_IN = rxValidEOPC + 32'd1 ;
  assign rxValidEOPC_EN = WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] == 2'd1 ;

  // register rxValidNoEOPC
  assign rxValidNoEOPC_D_IN = rxValidNoEOPC + 32'd1 ;
  assign rxValidNoEOPC_EN = WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] == 2'd0 ;

  // register splitReadInFlight
  assign splitReadInFlight_D_IN = MUX_splitReadInFlight_write_1__SEL_1 ;
  assign splitReadInFlight_EN =
	     WILL_FIRE_RL_wci_cfrd && wci_wslv_reqF_D_OUT[39] ||
	     MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 ;

  // register txCount
  assign txCount_D_IN = 32'h0 ;
  assign txCount_EN = 1'b0 ;

  // register txDBGCnt
  assign txDBGCnt_D_IN = 32'h0 ;
  assign txDBGCnt_EN = 1'b0 ;

  // register txDBGPos
  assign txDBGPos_D_IN = 5'h0 ;
  assign txDBGPos_EN = 1'b0 ;

  // register txDCPCnt
  assign txDCPCnt_D_IN = 32'h0 ;
  assign txDCPCnt_EN = 1'b0 ;

  // register txDCPPos
  assign txDCPPos_D_IN =
	     (!rxHdr_sV[112] && rxHdr_sV[15:0] == 16'hF040) ?
	       ((txDCPPos == 5'd13) ? 5'd0 : txDCPPos_37_PLUS_1___d833) :
	       CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q13 ;
  assign txDCPPos_EN = WILL_FIRE_RL_tx_dcp ;

  // register txUndCount
  assign txUndCount_D_IN = txUndCount + 32'd1 ;
  assign txUndCount_EN = gmac_txUnderFlow ;

  // register wci_wslv_cEdge
  assign wci_wslv_cEdge_D_IN = wci_wslv_reqF_D_OUT[36:34] ;
  assign wci_wslv_cEdge_EN = WILL_FIRE_RL_wci_wslv_ctl_op_start ;

  // register wci_wslv_cState
  assign wci_wslv_cState_D_IN = wci_wslv_nState ;
  assign wci_wslv_cState_EN =
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete && !wci_wslv_illegalEdge ;

  // register wci_wslv_ctlAckReg
  assign wci_wslv_ctlAckReg_D_IN = wci_wslv_ctlAckReg_1_whas ;
  assign wci_wslv_ctlAckReg_EN = 1'd1 ;

  // register wci_wslv_ctlOpActive
  assign wci_wslv_ctlOpActive_D_IN = !WILL_FIRE_RL_wci_wslv_ctl_op_complete ;
  assign wci_wslv_ctlOpActive_EN =
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_start ;

  // register wci_wslv_illegalEdge
  assign wci_wslv_illegalEdge_D_IN =
	     MUX_wci_wslv_illegalEdge_write_1__SEL_1 &&
	     MUX_wci_wslv_illegalEdge_write_1__VAL_1 ;
  assign wci_wslv_illegalEdge_EN =
	     MUX_wci_wslv_illegalEdge_write_1__SEL_1 ||
	     WILL_FIRE_RL_wci_wslv_ctl_op_complete && wci_wslv_illegalEdge ;

  // register wci_wslv_isReset_isInReset
  assign wci_wslv_isReset_isInReset_D_IN = 1'd0 ;
  assign wci_wslv_isReset_isInReset_EN = wci_wslv_isReset_isInReset ;

  // register wci_wslv_nState
  always@(wci_wslv_reqF_D_OUT)
  begin
    case (wci_wslv_reqF_D_OUT[36:34])
      3'd0: wci_wslv_nState_D_IN = 3'd1;
      3'd1: wci_wslv_nState_D_IN = 3'd2;
      3'd2: wci_wslv_nState_D_IN = 3'd3;
      default: wci_wslv_nState_D_IN = 3'd0;
    endcase
  end
  assign wci_wslv_nState_EN =
	     WILL_FIRE_RL_wci_wslv_ctl_op_start &&
	     (wci_wslv_reqF_D_OUT[36:34] == 3'd0 && wci_wslv_cState == 3'd0 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd1 &&
	      (wci_wslv_cState == 3'd1 || wci_wslv_cState == 3'd3) ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd2 && wci_wslv_cState == 3'd2 ||
	      wci_wslv_reqF_D_OUT[36:34] == 3'd3 &&
	      (wci_wslv_cState == 3'd3 || wci_wslv_cState == 3'd2 ||
	       wci_wslv_cState == 3'd1)) ;

  // register wci_wslv_reqF_countReg
  assign wci_wslv_reqF_countReg_D_IN =
	     (wci_wslv_wciReq_wget[71:69] != 3'd0) ?
	       wci_wslv_reqF_countReg + 2'd1 :
	       wci_wslv_reqF_countReg - 2'd1 ;
  assign wci_wslv_reqF_countReg_EN =
	     (wci_wslv_wciReq_wget[71:69] != 3'd0) !=
	     wci_wslv_reqF_r_deq_whas ;

  // register wci_wslv_respF_cntr_r
  assign wci_wslv_respF_cntr_r_D_IN =
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ?
	       wci_wslv_respF_cntr_r_8_MINUS_1___d27 :
	       MUX_wci_wslv_respF_cntr_r_write_1__VAL_2 ;
  assign wci_wslv_respF_cntr_r_EN =
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ||
	     WILL_FIRE_RL_wci_wslv_respF_incCtr ;

  // register wci_wslv_respF_q_0
  always@(MUX_wci_wslv_respF_q_0_write_1__SEL_1 or
	  MUX_wci_wslv_respF_q_0_write_1__VAL_1 or
	  MUX_wci_wslv_respF_q_0_write_1__SEL_2 or
	  MUX_wci_wslv_respF_q_0_write_1__VAL_2 or
	  WILL_FIRE_RL_wci_wslv_respF_decCtr or wci_wslv_respF_q_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_wslv_respF_q_0_write_1__SEL_1:
	  wci_wslv_respF_q_0_D_IN = MUX_wci_wslv_respF_q_0_write_1__VAL_1;
      MUX_wci_wslv_respF_q_0_write_1__SEL_2:
	  wci_wslv_respF_q_0_D_IN = MUX_wci_wslv_respF_q_0_write_1__VAL_2;
      WILL_FIRE_RL_wci_wslv_respF_decCtr:
	  wci_wslv_respF_q_0_D_IN = wci_wslv_respF_q_1;
      default: wci_wslv_respF_q_0_D_IN =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_wslv_respF_q_0_EN =
	     WILL_FIRE_RL_wci_wslv_respF_both && _dfoo3 ||
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_cntr_r == 2'd0 ||
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ;

  // register wci_wslv_respF_q_1
  always@(MUX_wci_wslv_respF_q_1_write_1__SEL_1 or
	  MUX_wci_wslv_respF_q_1_write_1__VAL_1 or
	  MUX_wci_wslv_respF_q_1_write_1__SEL_2 or
	  MUX_wci_wslv_respF_q_0_write_1__VAL_2 or
	  WILL_FIRE_RL_wci_wslv_respF_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_wslv_respF_q_1_write_1__SEL_1:
	  wci_wslv_respF_q_1_D_IN = MUX_wci_wslv_respF_q_1_write_1__VAL_1;
      MUX_wci_wslv_respF_q_1_write_1__SEL_2:
	  wci_wslv_respF_q_1_D_IN = MUX_wci_wslv_respF_q_0_write_1__VAL_2;
      WILL_FIRE_RL_wci_wslv_respF_decCtr:
	  wci_wslv_respF_q_1_D_IN = 34'h0AAAAAAAA;
      default: wci_wslv_respF_q_1_D_IN =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_wslv_respF_q_1_EN =
	     WILL_FIRE_RL_wci_wslv_respF_both && _dfoo1 ||
	     WILL_FIRE_RL_wci_wslv_respF_incCtr &&
	     wci_wslv_respF_cntr_r == 2'd1 ||
	     WILL_FIRE_RL_wci_wslv_respF_decCtr ;

  // register wci_wslv_sFlagReg
  assign wci_wslv_sFlagReg_D_IN = 1'b0 ;
  assign wci_wslv_sFlagReg_EN = 1'd1 ;

  // register wci_wslv_sThreadBusy_d
  assign wci_wslv_sThreadBusy_d_D_IN = 1'b0 ;
  assign wci_wslv_sThreadBusy_d_EN = 1'd1 ;

  // register wsiM_burstKind
  assign wsiM_burstKind_D_IN =
	     (wsiM_burstKind == 2'd0) ?
	       (wsiM_reqFifo_q_0[56] ? 2'd1 : 2'd2) :
	       2'd0 ;
  assign wsiM_burstKind_EN =
	     WILL_FIRE_RL_wsiM_reqFifo_deq &&
	     wsiM_reqFifo_q_0[60:58] == 3'd1 &&
	     (wsiM_burstKind == 2'd0 ||
	      (wsiM_burstKind == 2'd1 || wsiM_burstKind == 2'd2) &&
	      wsiM_reqFifo_q_0[57]) ;

  // register wsiM_errorSticky
  assign wsiM_errorSticky_D_IN = 1'b0 ;
  assign wsiM_errorSticky_EN = 1'b0 ;

  // register wsiM_iMesgCount
  assign wsiM_iMesgCount_D_IN = wsiM_iMesgCount + 32'd1 ;
  assign wsiM_iMesgCount_EN =
	     WILL_FIRE_RL_wsiM_reqFifo_deq &&
	     wsiM_reqFifo_q_0[60:58] == 3'd1 &&
	     wsiM_burstKind == 2'd2 &&
	     wsiM_reqFifo_q_0[57] ;

  // register wsiM_isReset_isInReset
  assign wsiM_isReset_isInReset_D_IN = 1'd0 ;
  assign wsiM_isReset_isInReset_EN = wsiM_isReset_isInReset ;

  // register wsiM_operateD
  assign wsiM_operateD_D_IN = wsiM_operateD_1_whas ;
  assign wsiM_operateD_EN = 1'd1 ;

  // register wsiM_pMesgCount
  assign wsiM_pMesgCount_D_IN = wsiM_pMesgCount + 32'd1 ;
  assign wsiM_pMesgCount_EN =
	     WILL_FIRE_RL_wsiM_reqFifo_deq &&
	     wsiM_reqFifo_q_0[60:58] == 3'd1 &&
	     wsiM_burstKind == 2'd1 &&
	     wsiM_reqFifo_q_0[57] ;

  // register wsiM_peerIsReady
  assign wsiM_peerIsReady_D_IN = wsiM0_SReset_n ;
  assign wsiM_peerIsReady_EN = 1'd1 ;

  // register wsiM_reqFifo_cntr_r
  assign wsiM_reqFifo_cntr_r_D_IN = MUX_wsiM_reqFifo_cntr_r_write_1__VAL_1 ;
  assign wsiM_reqFifo_cntr_r_EN = WILL_FIRE_RL_wsiM_reqFifo_deq ;

  // register wsiM_reqFifo_q_0
  assign wsiM_reqFifo_q_0_D_IN = wsiM_reqFifo_q_1 ;
  assign wsiM_reqFifo_q_0_EN = WILL_FIRE_RL_wsiM_reqFifo_deq ;

  // register wsiM_reqFifo_q_1
  assign wsiM_reqFifo_q_1_D_IN = 61'h00000AAAAAAAAA00 ;
  assign wsiM_reqFifo_q_1_EN = WILL_FIRE_RL_wsiM_reqFifo_deq ;

  // register wsiM_sThreadBusy_d
  assign wsiM_sThreadBusy_d_D_IN = wsiM0_SThreadBusy ;
  assign wsiM_sThreadBusy_d_EN = 1'd1 ;

  // register wsiM_statusR
  assign wsiM_statusR_D_IN =
	     { wsiM_isReset_isInReset,
	       !wsiM_peerIsReady,
	       !wsiM_operateD,
	       wsiM_errorSticky,
	       wsiM_burstKind != 2'd0,
	       wsiM_sThreadBusy_d,
	       1'd0,
	       wsiM_trafficSticky } ;
  assign wsiM_statusR_EN = 1'd1 ;

  // register wsiM_tBusyCount
  assign wsiM_tBusyCount_D_IN = wsiM_tBusyCount + 32'd1 ;
  assign wsiM_tBusyCount_EN =
	     wsiM_operateD && wsiM_peerIsReady && wsiM_sThreadBusy_d ;

  // register wsiM_trafficSticky
  assign wsiM_trafficSticky_D_IN = 1'd1 ;
  assign wsiM_trafficSticky_EN =
	     WILL_FIRE_RL_wsiM_reqFifo_deq &&
	     wsiM_reqFifo_q_0[60:58] == 3'd1 ;

  // register wsiS_burstKind
  assign wsiS_burstKind_D_IN =
	     (wsiS_burstKind == 2'd0) ?
	       (wsiS_wsiReq_wget[56] ? 2'd1 : 2'd2) :
	       2'd0 ;
  assign wsiS_burstKind_EN =
	     WILL_FIRE_RL_wsiS_reqFifo_enq &&
	     (wsiS_burstKind == 2'd0 ||
	      (wsiS_burstKind == 2'd1 || wsiS_burstKind == 2'd2) &&
	      wsiS_wsiReq_wget[57]) ;

  // register wsiS_errorSticky
  assign wsiS_errorSticky_D_IN = 1'b0 ;
  assign wsiS_errorSticky_EN = 1'b0 ;

  // register wsiS_iMesgCount
  assign wsiS_iMesgCount_D_IN = wsiS_iMesgCount + 32'd1 ;
  assign wsiS_iMesgCount_EN =
	     WILL_FIRE_RL_wsiS_reqFifo_enq && wsiS_burstKind == 2'd2 &&
	     wsiS_wsiReq_wget[57] ;

  // register wsiS_isReset_isInReset
  assign wsiS_isReset_isInReset_D_IN = 1'd0 ;
  assign wsiS_isReset_isInReset_EN = wsiS_isReset_isInReset ;

  // register wsiS_mesgWordLength
  assign wsiS_mesgWordLength_D_IN = wsiS_wordCount ;
  assign wsiS_mesgWordLength_EN =
	     WILL_FIRE_RL_wsiS_reqFifo_enq && wsiS_wsiReq_wget[57] ;

  // register wsiS_operateD
  assign wsiS_operateD_D_IN = wsiM_operateD_1_whas ;
  assign wsiS_operateD_EN = 1'd1 ;

  // register wsiS_pMesgCount
  assign wsiS_pMesgCount_D_IN = wsiS_pMesgCount + 32'd1 ;
  assign wsiS_pMesgCount_EN =
	     WILL_FIRE_RL_wsiS_reqFifo_enq && wsiS_burstKind == 2'd1 &&
	     wsiS_wsiReq_wget[57] ;

  // register wsiS_peerIsReady
  assign wsiS_peerIsReady_D_IN = wsiS0_MReset_n ;
  assign wsiS_peerIsReady_EN = 1'd1 ;

  // register wsiS_reqFifo_countReg
  assign wsiS_reqFifo_countReg_D_IN =
	     WILL_FIRE_RL_wsiS_reqFifo_enq ?
	       wsiS_reqFifo_countReg + 2'd1 :
	       wsiS_reqFifo_countReg - 2'd1 ;
  assign wsiS_reqFifo_countReg_EN =
	     WILL_FIRE_RL_wsiS_reqFifo_enq !=
	     MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3 ;

  // register wsiS_reqFifo_levelsValid
  assign wsiS_reqFifo_levelsValid_D_IN = WILL_FIRE_RL_wsiS_reqFifo_reset ;
  assign wsiS_reqFifo_levelsValid_EN =
	     wsiS_reqFifo_EMPTY_N && wci_wslv_cState == 3'd2 ||
	     WILL_FIRE_RL_wsiS_reqFifo_enq ||
	     WILL_FIRE_RL_wsiS_reqFifo_reset ;

  // register wsiS_statusR
  assign wsiS_statusR_D_IN =
	     { wsiS_isReset_isInReset,
	       !wsiS_peerIsReady,
	       !wsiS_operateD,
	       wsiS_errorSticky,
	       wsiS_burstKind != 2'd0,
	       !wsiS_sThreadBusy_dw_whas || wsiS_sThreadBusy_dw_wget,
	       1'd0,
	       wsiS_trafficSticky } ;
  assign wsiS_statusR_EN = 1'd1 ;

  // register wsiS_tBusyCount
  assign wsiS_tBusyCount_D_IN = wsiS_tBusyCount + 32'd1 ;
  assign wsiS_tBusyCount_EN =
	     wsiS_operateD && wsiS_peerIsReady &&
	     (!wsiS_sThreadBusy_dw_whas || wsiS_sThreadBusy_dw_wget) ;

  // register wsiS_trafficSticky
  assign wsiS_trafficSticky_D_IN = 1'd1 ;
  assign wsiS_trafficSticky_EN = WILL_FIRE_RL_wsiS_reqFifo_enq ;

  // register wsiS_wordCount
  assign wsiS_wordCount_D_IN =
	     wsiS_wsiReq_wget[57] ? 12'd1 : wsiS_wordCount + 12'd1 ;
  assign wsiS_wordCount_EN = WILL_FIRE_RL_wsiS_reqFifo_enq ;

  // register wti_isReset_isInReset
  assign wti_isReset_isInReset_D_IN = 1'd0 ;
  assign wti_isReset_isInReset_EN = wti_isReset_isInReset ;

  // register wti_nowReq
  assign wti_nowReq_D_IN = wtiS0_req ;
  assign wti_nowReq_EN = 1'd1 ;

  // register wti_operateD
  assign wti_operateD_D_IN = 1'b1 ;
  assign wti_operateD_EN = 1'd1 ;

  // submodule dcpRespF
  assign dcpRespF_D_IN =
	     { CASE_dcp_dcpRespFD_OUT_BITS_44_TO_43_0_dcp_dc_ETC__q7,
	       dcp_dcpRespF_D_OUT[42:0] } ;
  assign dcpRespF_ENQ =
	     dcp_dcpRespF_EMPTY_N && dcpRespF_FULL_N &&
	     wci_wslv_cState == 3'd2 ;
  assign dcpRespF_DEQ =
	     WILL_FIRE_RL_tx_dcp &&
	     rxHdr_sV_52_BIT_112_53_OR_NOT_rxHdr_sV_52_BITS_ETC___d847 ;
  assign dcpRespF_CLR = 1'b0 ;

  // submodule dcp_cpReqF
  assign dcp_cpReqF_D_IN =
	     { dcp_dcpReqF_D_OUT[78:77] != 2'd1,
	       (dcp_dcpReqF_D_OUT[78:77] == 2'd1) ?
		 { dcp_dcpReqF_D_OUT[23:2],
		   dcp_dcpReqF_D_OUT[75:72],
		   dcp_dcpReqF_D_OUT[63:32] } :
		 { 24'hAAAAAA,
		   dcp_dcpReqF_D_OUT[39:32],
		   dcp_dcpReqF_D_OUT[23:2],
		   dcp_dcpReqF_D_OUT[43:40] } } ;
  assign dcp_cpReqF_ENQ =
	     WILL_FIRE_RL_dcp_dcp_request &&
	     dcp_dcpReqF_D_OUT[78:77] != 2'd0 &&
	     dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_1_42_ETC___d515 ;
  assign dcp_cpReqF_DEQ = EN_cpClient_request_get ;
  assign dcp_cpReqF_CLR = 1'b0 ;

  // submodule dcp_cpRespF
  assign dcp_cpRespF_D_IN = cpClient_response_put ;
  assign dcp_cpRespF_ENQ = EN_cpClient_response_put ;
  assign dcp_cpRespF_DEQ = WILL_FIRE_RL_dcp_cp_response ;
  assign dcp_cpRespF_CLR = 1'b0 ;

  // submodule dcp_dcpReqF
  always@(SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 or
	  tag__h71856 or rxDCPMesg)
  begin
    case (SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4])
      2'd0:
	  dcp_dcpReqF_D_IN = { 39'h1555555554, tag__h71856, rxDCPMesg[31:0] };
      2'd1:
	  dcp_dcpReqF_D_IN =
	      { SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4],
		1'h0,
		SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[3:0],
		tag__h71856,
		rxDCPMesg[31:0],
		rxDCPMesg[63:32] };
      default: dcp_dcpReqF_D_IN =
		   { 35'h555555554,
		     SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[3:0],
		     tag__h71856,
		     rxDCPMesg[31:0] };
    endcase
  end
  assign dcp_dcpReqF_ENQ =
	     WILL_FIRE_RL_rx_dcp &&
	     (SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4] ==
	      2'd0 ||
	      SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4] ==
	      2'd1 ||
	      SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4] ==
	      2'd2) ;
  assign dcp_dcpReqF_DEQ = WILL_FIRE_RL_dcp_dcp_request ;
  assign dcp_dcpReqF_CLR = 1'b0 ;

  // submodule dcp_dcpRespF
  assign dcp_dcpRespF_D_IN =
	     MUX_dcp_dcpRespF_enq_1__SEL_1 ?
	       MUX_dcp_dcpRespF_enq_1__VAL_1 :
	       MUX_dcp_dcpRespF_enq_1__VAL_2 ;
  assign dcp_dcpRespF_ENQ =
	     WILL_FIRE_RL_dcp_dcp_request &&
	     dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_40_ETC___d474 ||
	     WILL_FIRE_RL_dcp_cp_response ;
  assign dcp_dcpRespF_DEQ =
	     dcp_dcpRespF_EMPTY_N && dcpRespF_FULL_N &&
	     wci_wslv_cState == 3'd2 ;
  assign dcp_dcpRespF_CLR = 1'b0 ;

  // submodule gmac
  assign gmac_gmii_col_i = gmii_col_i ;
  assign gmac_gmii_crs_i = gmii_crs_i ;
  assign gmac_gmii_intr_i = gmii_intr_i ;
  assign gmac_gmii_rx_rx_dv_i = gmii_rx_rx_dv_i ;
  assign gmac_gmii_rx_rx_er_i = gmii_rx_rx_er_i ;
  assign gmac_gmii_rx_rxd_i = gmii_rx_rxd_i ;
  assign gmac_tx_put =
	     (!rxHdr_sV[112] && rxHdr_sV[15:0] == 16'hF040) ?
	       { 2'd0,
		 SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 } :
	       CASE_dcpRespFD_OUT_BITS_44_TO_43_0_CASE_txDCP_ETC__q11 ;
  assign gmac_EN_rx_get = WILL_FIRE_RL_rx_data ;
  assign gmac_EN_tx_put =
	     WILL_FIRE_RL_tx_dcp &&
	     NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d790 ;
  assign gmac_EN_rxOperate =
	     wci_wslv_cState == 3'd2 && phyResetWaitCnt == 22'd0 ;
  assign gmac_EN_txOperate =
	     wci_wslv_cState == 3'd2 && phyResetWaitCnt == 22'd0 ;

  // submodule mdi_fRequest
  assign mdi_fRequest_D_IN =
	     MUX_mdi_fRequest_enq_1__SEL_1 ?
	       MUX_mdi_fRequest_enq_1__VAL_1 :
	       MUX_mdi_fRequest_enq_1__VAL_2 ;
  assign mdi_fRequest_ENQ =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF_D_OUT[39] ||
	     WILL_FIRE_RL_wci_cfrd && wci_wslv_reqF_D_OUT[39] ;
  assign mdi_fRequest_DEQ = MUX_mdi_rState_write_1__SEL_2 ;
  assign mdi_fRequest_CLR = 1'b0 ;

  // submodule mdi_fResponse
  assign mdi_fResponse_D_IN = { 1'd1, x_data__h28682 } ;
  assign mdi_fResponse_ENQ =
	     WILL_FIRE_RL_mdi_run_frame && mdi_rPlayIndex_Q_OUT == 8'd0 &&
	     !mdi_rWrite ;
  assign mdi_fResponse_DEQ = MUX_wci_wslv_respF_x_wire_wset_1__SEL_3 ;
  assign mdi_fResponse_CLR = 1'b0 ;

  // submodule mdi_rPlayIndex
  assign mdi_rPlayIndex_DATA_A = 8'h0 ;
  assign mdi_rPlayIndex_DATA_B = 8'd255 ;
  assign mdi_rPlayIndex_DATA_C = 8'h0 ;
  assign mdi_rPlayIndex_DATA_F = 8'd194 ;
  assign mdi_rPlayIndex_ADDA = 1'b0 ;
  assign mdi_rPlayIndex_ADDB = WILL_FIRE_RL_mdi_run_frame ;
  assign mdi_rPlayIndex_SETC = 1'b0 ;
  assign mdi_rPlayIndex_SETF = MUX_mdi_rState_write_1__SEL_2 ;

  // submodule mdi_rPrescaler
  assign mdi_rPrescaler_DATA_A = 4'h0 ;
  assign mdi_rPrescaler_DATA_B = 4'd15 ;
  assign mdi_rPrescaler_DATA_C = 4'h0 ;
  assign mdi_rPrescaler_DATA_F = 4'd6 ;
  assign mdi_rPrescaler_ADDA = 1'b0 ;
  assign mdi_rPrescaler_ADDB = mdi_rPrescaler_Q_OUT != 4'd0 ;
  assign mdi_rPrescaler_SETC = 1'b0 ;
  assign mdi_rPrescaler_SETF = mdi_rPrescaler_Q_OUT == 4'd0 ;

  // submodule phyRst
  assign phyRst_ASSERT_IN = gbeControl[31] ;

  // submodule rxDCPHdrF
  assign rxDCPHdrF_D_IN = rxHdr_sV[111:0] ;
  assign rxDCPHdrF_ENQ =
	     WILL_FIRE_RL_rx_data && gmac_rx_get[9:8] != 2'd0 &&
	     !rxHdr_sV[112] &&
	     rxHdr_sV[15:0] == 16'hF040 ;
  assign rxDCPHdrF_DEQ = WILL_FIRE_RL_rx_dcp ;
  assign rxDCPHdrF_CLR = 1'b0 ;

  // submodule txDBGF
  assign txDBGF_D_IN = wci_wslv_reqF_D_OUT[31:0] ;
  assign txDBGF_ENQ =
	     WILL_FIRE_RL_wci_cfwr && wci_wslv_reqF_D_OUT[39:32] == 8'h20 ;
  assign txDBGF_DEQ = 1'b0 ;
  assign txDBGF_CLR = 1'b0 ;

  // submodule txDCPHdrF
  assign txDCPHdrF_D_IN = 112'h0 ;
  assign txDCPHdrF_ENQ = 1'b0 ;
  assign txDCPHdrF_DEQ = 1'b0 ;
  assign txDCPHdrF_CLR = 1'b0 ;

  // submodule wci_wslv_reqF
  assign wci_wslv_reqF_D_IN = wci_wslv_wciReq_wget ;
  assign wci_wslv_reqF_ENQ = wci_wslv_wciReq_wget[71:69] != 3'd0 ;
  assign wci_wslv_reqF_DEQ = wci_wslv_reqF_r_deq_whas ;
  assign wci_wslv_reqF_CLR = 1'b0 ;

  // submodule wsiS_reqFifo
  assign wsiS_reqFifo_D_IN = wsiS_wsiReq_wget ;
  assign wsiS_reqFifo_ENQ = WILL_FIRE_RL_wsiS_reqFifo_enq ;
  assign wsiS_reqFifo_DEQ = MUX_wsiS_reqFifo_levelsValid_write_1__SEL_3 ;
  assign wsiS_reqFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV__ETC___d767 =
	     (!rxHdr_sV[112] && rxHdr_sV[15:0] == 16'hF040) ?
	       gmac_RDY_tx_put :
	       dcpRespF_EMPTY_N &&
	       CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q4 ;
  assign IF_dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_ETC___d471 =
	     (dcp_dcpReqF_D_OUT[78:77] == 2'd0) ?
	       dcp_dcpRespF_FULL_N :
	       (dcp_dcpReqF_D_OUT[78:77] == 2'd1 ||
		!dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448 ||
		!dcp_lastTag[8] ||
		dcp_dcpReqF_D_OUT[44] ||
		dcp_dcpRespF_FULL_N) &&
	       IF_dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_1_ETC___d469 ;
  assign IF_dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_1_ETC___d469 =
	     (dcp_dcpReqF_D_OUT[78:77] == 2'd1) ?
	       dcp_dcpRespF_FULL_N &&
	       (dcp_dcpReqF_first__38_BITS_71_TO_64_56_EQ_IF_d_ETC___d457 &&
		dcp_lastTag[8] &&
		!dcp_dcpReqF_D_OUT[76] ||
		dcp_cpReqF_FULL_N) :
	       dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448 &&
	       dcp_lastTag[8] &&
	       !dcp_dcpReqF_D_OUT[44] ||
	       dcp_cpReqF_FULL_N ;
  assign IF_txDCPPos_37_EQ_9_55_THEN_0_ELSE_txDCPPos_37_ETC___d835 =
	     (txDCPPos == 5'd9) ? 5'd0 : txDCPPos_37_PLUS_1___d833 ;
  assign NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d639 =
	     !rxHdr_sV[112] && rxHdr_sV[15:0] == 16'hF040 &&
	     { 3'd0, rxDCPMesgPos } < rxDCPPLI ;
  assign NOT_rxHdr_sV_52_BIT_112_53_33_AND_rxHdr_sV_52__ETC___d790 =
	     !rxHdr_sV[112] && rxHdr_sV[15:0] == 16'hF040 ||
	     dcpRespF_D_OUT[44:43] == 2'd0 &&
	     (txDCPPos == 5'd0 || txDCPPos == 5'd1 || txDCPPos == 5'd2 ||
	      txDCPPos == 5'd3 ||
	      txDCPPos == 5'd4 ||
	      txDCPPos == 5'd5 ||
	      txDCPPos == 5'd6 ||
	      txDCPPos == 5'd7 ||
	      txDCPPos == 5'd8 ||
	      txDCPPos == 5'd9) ||
	     dcpRespF_D_OUT[44:43] != 2'd0 &&
	     (dcpRespF_D_OUT[44:43] == 2'd1 &&
	      (txDCPPos == 5'd0 || txDCPPos == 5'd1 || txDCPPos == 5'd2 ||
	       txDCPPos == 5'd3 ||
	       txDCPPos == 5'd4 ||
	       txDCPPos == 5'd5) ||
	      dcpRespF_D_OUT[44:43] != 2'd1 &&
	      (txDCPPos == 5'd0 || txDCPPos == 5'd1 || txDCPPos == 5'd2 ||
	       txDCPPos == 5'd3 ||
	       txDCPPos == 5'd4 ||
	       txDCPPos == 5'd5 ||
	       txDCPPos == 5'd6 ||
	       txDCPPos == 5'd7 ||
	       txDCPPos == 5'd8 ||
	       txDCPPos == 5'd9)) ;
  assign SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d618 =
	     CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 ==
	     CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 ;
  assign _1434766110945527031733894725304609466537681244_ETC__q12 =
	     195'h2492492492492492492492492492492492492492492492492 ;
  assign _643371375338640__q14 =
	     195'h0000000000000000000000000000000000002492492492490 ;
  assign _dfoo1 =
	     wci_wslv_respF_cntr_r != 2'd2 ||
	     wci_wslv_respF_cntr_r_8_MINUS_1___d27 == 2'd1 ;
  assign _dfoo3 =
	     wci_wslv_respF_cntr_r != 2'd1 ||
	     wci_wslv_respF_cntr_r_8_MINUS_1___d27 == 2'd0 ;
  assign bs__h12646 =
	     { mdi_rWrite ?
		 108'hFFFFFFFFFFFFFFFFFFFFFFFF1C7 :
		 108'hFFFFFFFFFFFFFFFFFFFFFFFF1F8,
	       pa4__h12245,
	       pa3__h12246,
	       pa2__h12247,
	       pa1__h12248,
	       pa0__h12249,
	       ra4__h12251,
	       ra3__h12252,
	       ra2__h12253,
	       ra1__h12254,
	       ra0__h12255,
	       6'd56,
	       d15__h12257,
	       d14__h12258,
	       d13__h12259,
	       d12__h12260,
	       d11__h12261,
	       d10__h12262,
	       d9__h12263,
	       d8__h12264,
	       d7__h12265,
	       d6__h12266,
	       d5__h12267,
	       d4__h12268,
	       d3__h12269,
	       d2__h12270,
	       d1__h12271,
	       d0__h12272,
	       3'b111 } ;
  assign bs__h25405 =
	     mdi_rWrite ?
	       195'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 :
	       195'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000 ;
  assign d0__h12272 = {3{mdi_rWriteData[0]}} ;
  assign d10__h12262 = {3{mdi_rWriteData[10]}} ;
  assign d11__h12261 = {3{mdi_rWriteData[11]}} ;
  assign d12__h12260 = {3{mdi_rWriteData[12]}} ;
  assign d13__h12259 = {3{mdi_rWriteData[13]}} ;
  assign d14__h12258 = {3{mdi_rWriteData[14]}} ;
  assign d15__h12257 = {3{mdi_rWriteData[15]}} ;
  assign d1__h12271 = {3{mdi_rWriteData[1]}} ;
  assign d2__h12270 = {3{mdi_rWriteData[2]}} ;
  assign d3__h12269 = {3{mdi_rWriteData[3]}} ;
  assign d4__h12268 = {3{mdi_rWriteData[4]}} ;
  assign d5__h12267 = {3{mdi_rWriteData[5]}} ;
  assign d6__h12266 = {3{mdi_rWriteData[6]}} ;
  assign d7__h12265 = {3{mdi_rWriteData[7]}} ;
  assign d8__h12264 = {3{mdi_rWriteData[8]}} ;
  assign d9__h12263 = {3{mdi_rWriteData[9]}} ;
  assign dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448 =
	     dcp_dcpReqF_D_OUT[39:32] == dcp_lastTag[7:0] ;
  assign dcp_dcpReqF_first__38_BITS_71_TO_64_56_EQ_IF_d_ETC___d457 =
	     dcp_dcpReqF_D_OUT[71:64] == dcp_lastTag[7:0] ;
  assign dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_0_40_ETC___d474 =
	     dcp_dcpReqF_D_OUT[78:77] == 2'd0 ||
	     dcp_dcpReqF_D_OUT[78:77] == 2'd1 ||
	     dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448 &&
	     dcp_lastTag[8] &&
	     !dcp_dcpReqF_D_OUT[44] ;
  assign dcp_dcpReqF_first__38_BITS_78_TO_77_39_EQ_1_42_ETC___d515 =
	     dcp_dcpReqF_D_OUT[78:77] == 2'd1 &&
	     (!dcp_dcpReqF_first__38_BITS_71_TO_64_56_EQ_IF_d_ETC___d457 ||
	      !dcp_lastTag[8] ||
	      dcp_dcpReqF_D_OUT[76]) ||
	     dcp_dcpReqF_D_OUT[78:77] != 2'd1 &&
	     (!dcp_dcpReqF_first__38_BITS_39_TO_32_43_EQ_IF_d_ETC___d448 ||
	      !dcp_lastTag[8] ||
	      dcp_dcpReqF_D_OUT[44]) ;
  assign gmac_rx_get_64_BITS_9_TO_8_65_EQ_0_66_OR_gmac__ETC___d621 =
	     (gmac_rx_get[9:8] == 2'd0 || gmac_rx_get[9:8] == 2'd1) &&
	     rxHdr_sV[112] &&
	     !rxHdr_pV[112] &&
	     SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d618 ;
  assign pa0__h12249 = {3{mdi_rPhyAddr[0]}} ;
  assign pa1__h12248 = {3{mdi_rPhyAddr[1]}} ;
  assign pa2__h12247 = {3{mdi_rPhyAddr[2]}} ;
  assign pa3__h12246 = {3{mdi_rPhyAddr[3]}} ;
  assign pa4__h12245 = {3{mdi_rPhyAddr[4]}} ;
  assign ra0__h12255 = {3{mdi_rRegAddr[0]}} ;
  assign ra1__h12254 = {3{mdi_rRegAddr[1]}} ;
  assign ra2__h12253 = {3{mdi_rRegAddr[2]}} ;
  assign ra3__h12252 = {3{mdi_rRegAddr[3]}} ;
  assign ra4__h12251 = {3{mdi_rRegAddr[4]}} ;
  assign rdat___1__h81245 = hasDebugLogic ? { 16'd0, x__h81249 } : 32'd0 ;
  assign rdat___1__h81296 =
	     hasDebugLogic ? wsiS_extStatusW_wget[95:64] : 32'd0 ;
  assign rdat___1__h81337 =
	     hasDebugLogic ? wsiS_extStatusW_wget[63:32] : 32'd0 ;
  assign rdat___1__h81372 =
	     hasDebugLogic ? wsiS_extStatusW_wget[31:0] : 32'd0 ;
  assign rdat___1__h81405 =
	     hasDebugLogic ? wsiM_extStatusW_wget[95:64] : 32'd0 ;
  assign rdat___1__h81446 =
	     hasDebugLogic ? wsiM_extStatusW_wget[63:32] : 32'd0 ;
  assign rdat___1__h81481 = hasDebugLogic ? txDBGCnt : 32'd0 ;
  assign rdat___1__h81515 = hasDebugLogic ? rxCount : 32'd0 ;
  assign rdat___1__h81548 = hasDebugLogic ? txCount : 32'd0 ;
  assign rdat___1__h81582 = hasDebugLogic ? rxOvfCount : 32'd0 ;
  assign rdat___1__h81615 = hasDebugLogic ? txUndCount : 32'd0 ;
  assign rdat___1__h81648 = hasDebugLogic ? rxValidNoEOPC : 32'd0 ;
  assign rdat___1__h81681 = hasDebugLogic ? rxValidEOPC : 32'd0 ;
  assign rdat___1__h81714 = hasDebugLogic ? rxEmptyEOPC : 32'd0 ;
  assign rdat___1__h81747 = hasDebugLogic ? rxAbortEOPC : 32'd0 ;
  assign rdat___1__h81780 = hasDebugLogic ? rxDCPCnt : 32'd0 ;
  assign rdat___1__h81814 = hasDebugLogic ? rxHdrMatchCnt : 32'd0 ;
  assign rdat___1__h81847 = hasDebugLogic ? rxLenLast : 32'd0 ;
  assign rdat___1__h81881 = hasDebugLogic ? txDCPCnt : 32'd0 ;
  assign rdat___1__h81915 = hasDebugLogic ? { 28'd0, rxHdr_pos } : 32'd0 ;
  assign rdat___1__h81952 = hasDebugLogic ? { 28'd0, rxHdr_mCnt } : 32'd0 ;
  assign rdat___1__h81989 =
	     hasDebugLogic ? { 16'd0, rxHdr_sV[111:96] } : 32'd0 ;
  assign rdat___1__h84530 = hasDebugLogic ? rxHdr_sV[95:64] : 32'd0 ;
  assign rdat___1__h87068 =
	     hasDebugLogic ? { 16'd0, rxHdr_sV[63:48] } : 32'd0 ;
  assign rdat___1__h89609 = hasDebugLogic ? rxHdr_sV[47:16] : 32'd0 ;
  assign rdat___1__h92147 =
	     hasDebugLogic ? { 16'd0, rxHdr_sV[15:0] } : 32'd0 ;
  assign rdat___1__h94688 = hasDebugLogic ? rxHeadCap[127:96] : 32'd0 ;
  assign rdat___1__h96311 = hasDebugLogic ? rxHeadCap[95:64] : 32'd0 ;
  assign rdat___1__h97897 = hasDebugLogic ? rxHeadCap[63:32] : 32'd0 ;
  assign rdat___1__h99483 = hasDebugLogic ? rxHeadCap[31:0] : 32'd0 ;
  assign rdat__h81010 =
	     wci_wslv_reqF_D_OUT[39] ?
	       32'd0 :
	       IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 ;
  assign rxHdr_sV_52_BIT_112_53_OR_NOT_rxHdr_sV_52_BITS_ETC___d847 =
	     (rxHdr_sV[112] || rxHdr_sV[15:0] != 16'hF040) &&
	     (dcpRespF_D_OUT[44:43] == 2'd0 && txDCPPos == 5'd9 ||
	      dcpRespF_D_OUT[44:43] != 2'd0 &&
	      (dcpRespF_D_OUT[44:43] == 2'd1 && txDCPPos == 5'd5 ||
	       dcpRespF_D_OUT[44:43] != 2'd1 && txDCPPos == 5'd9)) ;
  assign status__h80811 = { 16'd0, x__h81091 } ;
  assign txDCPPos_37_PLUS_1___d833 = txDCPPos + 5'd1 ;
  assign wci_wslv_reqF_i_notEmpty__2_AND_IF_wci_wslv_re_ETC___d877 =
	     wci_wslv_reqF_EMPTY_N &&
	     (wci_wslv_reqF_D_OUT[39] ?
		mdi_fRequest_FULL_N :
		wci_wslv_respF_cntr_r != 2'd2) ;
  assign wci_wslv_respF_cntr_r_8_MINUS_1___d27 =
	     wci_wslv_respF_cntr_r - 2'd1 ;
  assign x__h71643 = rxLenCount + 32'd1 ;
  assign x__h71912 = rxDCPMesgPos - 5'd5 ;
  assign x__h72062 = rxDCPMesgPos - 5'd6 ;
  assign x__h74515 = 5'd13 - txDCPPos ;
  assign x__h81091 = { wsiM_statusR, wsiS_statusR } ;
  assign x__h81249 = { wsiS_statusR, wsiM_statusR } ;
  assign x_data__h28682 =
	     { mdi_vrReadData_15,
	       mdi_vrReadData_14,
	       mdi_vrReadData_13,
	       mdi_vrReadData_12,
	       mdi_vrReadData_11,
	       mdi_vrReadData_10,
	       mdi_vrReadData_9,
	       mdi_vrReadData_8,
	       mdi_vrReadData_7,
	       mdi_vrReadData_6,
	       mdi_vrReadData_5,
	       mdi_vrReadData_4,
	       mdi_vrReadData_3,
	       mdi_vrReadData_2,
	       mdi_vrReadData_1,
	       mdi_vrReadData_0 } ;
  always@(x__h72062 or rxDCPMesg)
  begin
    case (x__h72062)
      5'd0: tag__h71856 = rxDCPMesg[7:0];
      5'd1: tag__h71856 = rxDCPMesg[15:8];
      5'd2: tag__h71856 = rxDCPMesg[23:16];
      5'd3: tag__h71856 = rxDCPMesg[31:24];
      5'd4: tag__h71856 = rxDCPMesg[39:32];
      5'd5: tag__h71856 = rxDCPMesg[47:40];
      5'd6: tag__h71856 = rxDCPMesg[55:48];
      5'd7: tag__h71856 = rxDCPMesg[63:56];
      5'd8: tag__h71856 = rxDCPMesg[71:64];
      5'd9: tag__h71856 = rxDCPMesg[79:72];
      5'd10: tag__h71856 = rxDCPMesg[87:80];
      5'd11: tag__h71856 = rxDCPMesg[95:88];
      5'd12: tag__h71856 = rxDCPMesg[103:96];
      5'd13: tag__h71856 = rxDCPMesg[111:104];
      default: tag__h71856 = 8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(rxHdr_pos or rxHdr_sV)
  begin
    case (rxHdr_pos)
      4'd0:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[7:0];
      4'd1:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[15:8];
      4'd2:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[23:16];
      4'd3:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[31:24];
      4'd4:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[39:32];
      4'd5:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[47:40];
      4'd6:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[55:48];
      4'd7:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[63:56];
      4'd8:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[71:64];
      4'd9:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[79:72];
      4'd10:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[87:80];
      4'd11:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[95:88];
      4'd12:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[103:96];
      4'd13:
	  CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
	      rxHdr_sV[111:104];
      default: CASE_rxHdr_pos_0_rxHdr_sV_BITS_7_TO_0_1_rxHdr__ETC__q1 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(rxHdr_pos or rxHdr_pV)
  begin
    case (rxHdr_pos)
      4'd0:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[7:0];
      4'd1:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[15:8];
      4'd2:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[23:16];
      4'd3:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[31:24];
      4'd4:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[39:32];
      4'd5:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[47:40];
      4'd6:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[55:48];
      4'd7:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[63:56];
      4'd8:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[71:64];
      4'd9:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[79:72];
      4'd10:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[87:80];
      4'd11:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[95:88];
      4'd12:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[103:96];
      4'd13:
	  CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
	      rxHdr_pV[111:104];
      default: CASE_rxHdr_pos_0_rxHdr_pV_BITS_7_TO_0_1_rxHdr__ETC__q2 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(x__h71912 or rxDCPMesg)
  begin
    case (x__h71912)
      5'd0:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[7:0];
      5'd1:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[15:8];
      5'd2:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[23:16];
      5'd3:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[31:24];
      5'd4:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[39:32];
      5'd5:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[47:40];
      5'd6:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[55:48];
      5'd7:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[63:56];
      5'd8:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[71:64];
      5'd9:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[79:72];
      5'd10:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[87:80];
      5'd11:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[95:88];
      5'd12:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[103:96];
      5'd13:
	  SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
	      rxDCPMesg[111:104];
      default: SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(txDCPPos or gmac_RDY_tx_put or dcpRespF_EMPTY_N)
  begin
    case (txDCPPos)
      5'd0, 5'd1, 5'd2, 5'd3, 5'd4:
	  IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759 =
	      gmac_RDY_tx_put;
      5'd5, 5'd6, 5'd7, 5'd8:
	  IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759 =
	      gmac_RDY_tx_put && dcpRespF_EMPTY_N;
      default: IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759 =
		   txDCPPos != 5'd9 || gmac_RDY_tx_put && dcpRespF_EMPTY_N;
    endcase
  end
  always@(txDCPPos or gmac_RDY_tx_put)
  begin
    case (txDCPPos)
      5'd0, 5'd1, 5'd2, 5'd3, 5'd4:
	  CASE_txDCPPos_0_gmacRDY_tx_put_1_gmacRDY_tx__ETC__q3 =
	      gmac_RDY_tx_put;
      default: CASE_txDCPPos_0_gmacRDY_tx_put_1_gmacRDY_tx__ETC__q3 =
		   txDCPPos != 5'd5 || gmac_RDY_tx_put;
    endcase
  end
  always@(dcpRespF_D_OUT or
	  IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759 or
	  CASE_txDCPPos_0_gmacRDY_tx_put_1_gmacRDY_tx__ETC__q3)
  begin
    case (dcpRespF_D_OUT[44:43])
      2'd0:
	  CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q4 =
	      IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759;
      2'd1:
	  CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q4 =
	      CASE_txDCPPos_0_gmacRDY_tx_put_1_gmacRDY_tx__ETC__q3;
      default: CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q4 =
		   IF_txDCPPos_37_EQ_0_38_OR_txDCPPos_37_EQ_1_39__ETC___d759;
    endcase
  end
  always@(x__h74515 or rxHdr_sV or macAddress)
  begin
    case (x__h74515)
      5'd0:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[7:0];
      5'd1:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[15:8];
      5'd2:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      macAddress[7:0];
      5'd3:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      macAddress[15:8];
      5'd4:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      macAddress[23:16];
      5'd5:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      macAddress[31:24];
      5'd6:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      macAddress[39:32];
      5'd7:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      macAddress[47:40];
      5'd8:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[23:16];
      5'd9:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[31:24];
      5'd10:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[39:32];
      5'd11:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[47:40];
      5'd12:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[55:48];
      5'd13:
	  SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
	      rxHdr_sV[63:56];
      default: SEL_ARR_rxHdr_sV_52_BITS_7_TO_0_86_rxHdr_sV_52_ETC___d800 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691 or
	  dcp_dcpReqF_FULL_N)
  begin
    case (SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4])
      2'd0, 2'd1:
	  CASE_SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCP_ETC__q5 =
	      dcp_dcpReqF_FULL_N;
      default: CASE_SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCP_ETC__q5 =
		   SEL_ARR_rxDCPMesg_41_BITS_7_TO_0_75_rxDCPMesg__ETC___d691[5:4] !=
		   2'd2 ||
		   dcp_dcpReqF_FULL_N;
    endcase
  end
  always@(dcp_lastResp)
  begin
    case (dcp_lastResp[44:43])
      2'd0, 2'd1:
	  CASE_dcp_lastResp_BITS_44_TO_43_0_dcp_lastResp_ETC__q6 =
	      dcp_lastResp[44:43];
      default: CASE_dcp_lastResp_BITS_44_TO_43_0_dcp_lastResp_ETC__q6 = 2'd2;
    endcase
  end
  always@(wci_wslv_reqF_D_OUT or
	  status__h80811 or
	  gbeControl or
	  rdat___1__h81245 or
	  rdat___1__h81296 or
	  rdat___1__h81337 or
	  rdat___1__h81372 or
	  rdat___1__h81405 or
	  rdat___1__h81446 or
	  rdat___1__h81481 or
	  rdat___1__h81515 or
	  rdat___1__h81548 or
	  rdat___1__h81582 or
	  rdat___1__h81615 or
	  rdat___1__h81648 or
	  rdat___1__h81681 or
	  rdat___1__h81714 or
	  rdat___1__h81747 or
	  rdat___1__h81780 or
	  rdat___1__h81814 or
	  rdat___1__h81847 or
	  rdat___1__h81881 or
	  rdat___1__h81915 or
	  rdat___1__h81952 or
	  rdat___1__h81989 or
	  rdat___1__h84530 or
	  rdat___1__h87068 or
	  rdat___1__h89609 or
	  rdat___1__h92147 or
	  rdat___1__h94688 or
	  rdat___1__h96311 or rdat___1__h97897 or rdat___1__h99483)
  begin
    case (wci_wslv_reqF_D_OUT[39:32])
      8'h0:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      status__h80811;
      8'h04:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      gbeControl;
      8'h08:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81245;
      8'h0C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81296;
      8'h10:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81337;
      8'h14:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81372;
      8'h18:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81405;
      8'h1C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81446;
      8'h20:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81481;
      8'h24:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81515;
      8'h28:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81548;
      8'h2C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81582;
      8'h30:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81615;
      8'h34:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81648;
      8'h38:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81681;
      8'h3C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81714;
      8'h40:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81747;
      8'h44:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81780;
      8'h48:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81814;
      8'h4C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81847;
      8'h50:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81881;
      8'h54:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81915;
      8'h58:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81952;
      8'h5C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h81989;
      8'h60:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h84530;
      8'h64:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h87068;
      8'h68:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h89609;
      8'h6C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h92147;
      8'h70:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h94688;
      8'h74:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h96311;
      8'h78:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h97897;
      8'h7C:
	  IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
	      rdat___1__h99483;
      default: IF_wci_wslv_reqF_first__3_BITS_39_TO_32_52_EQ__ETC___d1005 =
		   32'd0;
    endcase
  end
  always@(dcp_dcpRespF_D_OUT)
  begin
    case (dcp_dcpRespF_D_OUT[44:43])
      2'd0, 2'd1:
	  CASE_dcp_dcpRespFD_OUT_BITS_44_TO_43_0_dcp_dc_ETC__q7 =
	      dcp_dcpRespF_D_OUT[44:43];
      default: CASE_dcp_dcpRespFD_OUT_BITS_44_TO_43_0_dcp_dc_ETC__q7 = 2'd2;
    endcase
  end
  always@(txDCPPos or dcpRespF_D_OUT)
  begin
    case (txDCPPos)
      5'd0, 5'd2, 5'd3:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 = 10'd0;
      5'd1: CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 = 10'd10;
      5'd4: CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 = 10'd51;
      5'd5:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 =
	      { 2'd0, dcpRespF_D_OUT[9:2] };
      5'd6:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 =
	      { 2'd0, dcpRespF_D_OUT[41:34] };
      5'd7:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 =
	      { 2'd0, dcpRespF_D_OUT[33:26] };
      5'd8:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 =
	      { 2'd0, dcpRespF_D_OUT[25:18] };
      default: CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 =
		   { 2'd1, dcpRespF_D_OUT[17:10] };
    endcase
  end
  always@(txDCPPos or dcpRespF_D_OUT)
  begin
    case (txDCPPos)
      5'd0, 5'd2, 5'd3:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 = 10'd0;
      5'd1: CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 = 10'd10;
      5'd4: CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 = 10'd49;
      5'd5:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 =
	      { 2'd0, dcpRespF_D_OUT[9:2] };
      5'd6:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 =
	      { 2'd0, dcpRespF_D_OUT[41:34] };
      5'd7:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 =
	      { 2'd0, dcpRespF_D_OUT[33:26] };
      5'd8:
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 =
	      { 2'd0, dcpRespF_D_OUT[25:18] };
      default: CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 =
		   { 2'd1, dcpRespF_D_OUT[17:10] };
    endcase
  end
  always@(txDCPPos or dcpRespF_D_OUT)
  begin
    case (txDCPPos)
      5'd0, 5'd2, 5'd3:
	  CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10 = 10'd0;
      5'd1: CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10 = 10'd6;
      5'd4: CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10 = 10'd50;
      default: CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10 =
		   { 2'd1, dcpRespF_D_OUT[9:2] };
    endcase
  end
  always@(dcpRespF_D_OUT or
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8 or
	  CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9 or
	  CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10)
  begin
    case (dcpRespF_D_OUT[44:43])
      2'd0:
	  CASE_dcpRespFD_OUT_BITS_44_TO_43_0_CASE_txDCP_ETC__q11 =
	      CASE_txDCPPos_0_0_1_10_2_0_3_0_4_49_5_0_CONCAT_ETC__q9;
      2'd1:
	  CASE_dcpRespFD_OUT_BITS_44_TO_43_0_CASE_txDCP_ETC__q11 =
	      CASE_txDCPPos_0_0_1_6_2_0_3_0_4_50_1_CONCAT_dc_ETC__q10;
      default: CASE_dcpRespFD_OUT_BITS_44_TO_43_0_CASE_txDCP_ETC__q11 =
		   CASE_txDCPPos_0_0_1_10_2_0_3_0_4_51_5_0_CONCAT_ETC__q8;
    endcase
  end
  always@(dcpRespF_D_OUT or
	  IF_txDCPPos_37_EQ_9_55_THEN_0_ELSE_txDCPPos_37_ETC___d835 or
	  txDCPPos or txDCPPos_37_PLUS_1___d833)
  begin
    case (dcpRespF_D_OUT[44:43])
      2'd0:
	  CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q13 =
	      IF_txDCPPos_37_EQ_9_55_THEN_0_ELSE_txDCPPos_37_ETC___d835;
      2'd1:
	  CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q13 =
	      (txDCPPos == 5'd5) ? 5'd0 : txDCPPos_37_PLUS_1___d833;
      default: CASE_dcpRespFD_OUT_BITS_44_TO_43_0_IF_txDCPPo_ETC__q13 =
		   IF_txDCPPos_37_EQ_9_55_THEN_0_ELSE_txDCPPos_37_ETC___d835;
    endcase
  end

  // handling of inlined registers

  always@(posedge wciS0_Clk)
  begin
    if (wciS0_MReset_n == `BSV_RESET_VALUE)
      begin
        dcp_doInFlight <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dcp_lastTag <= `BSV_ASSIGNMENT_DELAY 9'd170;
	gbeControl <= `BSV_ASSIGNMENT_DELAY 32'h00000107;
	macAddress <= `BSV_ASSIGNMENT_DELAY 48'h000A35420100;
	mdi_rMDC <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mdi_rMDD <= `BSV_ASSIGNMENT_DELAY 1'd1;
	mdi_rOutEn <= `BSV_ASSIGNMENT_DELAY 1'd1;
	mdi_rState <= `BSV_ASSIGNMENT_DELAY 1'd0;
	phyResetWaitCnt <= `BSV_ASSIGNMENT_DELAY 22'd1250000;
	rxAbortEOPC <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxDCPCnt <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxDCPMesgPos <= `BSV_ASSIGNMENT_DELAY 5'd0;
	rxDCPPLI <= `BSV_ASSIGNMENT_DELAY 8'd255;
	rxEmptyEOPC <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxHdrMatchCnt <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxHdr_mCnt <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rxHdr_pV <= `BSV_ASSIGNMENT_DELAY 113'h10000000000000000000000000000;
	rxHdr_pos <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rxHdr_sV <= `BSV_ASSIGNMENT_DELAY 113'h10000000000000000000000000000;
	rxHeadCap <= `BSV_ASSIGNMENT_DELAY 128'd0;
	rxLenCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxLenLast <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxOvfCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rxValidEOPC <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rxValidNoEOPC <= `BSV_ASSIGNMENT_DELAY 32'd0;
	splitReadInFlight <= `BSV_ASSIGNMENT_DELAY 1'd0;
	txCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	txDBGCnt <= `BSV_ASSIGNMENT_DELAY 32'd0;
	txDBGPos <= `BSV_ASSIGNMENT_DELAY 5'd0;
	txDCPCnt <= `BSV_ASSIGNMENT_DELAY 32'd0;
	txDCPPos <= `BSV_ASSIGNMENT_DELAY 5'd0;
	txUndCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wci_wslv_cEdge <= `BSV_ASSIGNMENT_DELAY 3'h2;
	wci_wslv_cState <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_wslv_ctlAckReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_ctlOpActive <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_illegalEdge <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_nState <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_wslv_reqF_countReg <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_wslv_respF_cntr_r <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_wslv_respF_q_0 <= `BSV_ASSIGNMENT_DELAY 34'h0AAAAAAAA;
	wci_wslv_respF_q_1 <= `BSV_ASSIGNMENT_DELAY 34'h0AAAAAAAA;
	wci_wslv_sFlagReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wslv_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY 1'd1;
	wsiM_burstKind <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wsiM_errorSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiM_iMesgCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wsiM_operateD <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiM_pMesgCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wsiM_peerIsReady <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiM_reqFifo_cntr_r <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wsiM_reqFifo_q_0 <= `BSV_ASSIGNMENT_DELAY 61'h00000AAAAAAAAA00;
	wsiM_reqFifo_q_1 <= `BSV_ASSIGNMENT_DELAY 61'h00000AAAAAAAAA00;
	wsiM_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY 1'd1;
	wsiM_tBusyCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wsiM_trafficSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiS_burstKind <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wsiS_errorSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiS_iMesgCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wsiS_operateD <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiS_pMesgCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wsiS_peerIsReady <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiS_reqFifo_countReg <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wsiS_reqFifo_levelsValid <= `BSV_ASSIGNMENT_DELAY 1'd1;
	wsiS_tBusyCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wsiS_trafficSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wsiS_wordCount <= `BSV_ASSIGNMENT_DELAY 12'd1;
      end
    else
      begin
        if (dcp_doInFlight_EN)
	  dcp_doInFlight <= `BSV_ASSIGNMENT_DELAY dcp_doInFlight_D_IN;
	if (dcp_lastTag_EN)
	  dcp_lastTag <= `BSV_ASSIGNMENT_DELAY dcp_lastTag_D_IN;
	if (gbeControl_EN)
	  gbeControl <= `BSV_ASSIGNMENT_DELAY gbeControl_D_IN;
	if (macAddress_EN)
	  macAddress <= `BSV_ASSIGNMENT_DELAY macAddress_D_IN;
	if (mdi_rMDC_EN) mdi_rMDC <= `BSV_ASSIGNMENT_DELAY mdi_rMDC_D_IN;
	if (mdi_rMDD_EN) mdi_rMDD <= `BSV_ASSIGNMENT_DELAY mdi_rMDD_D_IN;
	if (mdi_rOutEn_EN)
	  mdi_rOutEn <= `BSV_ASSIGNMENT_DELAY mdi_rOutEn_D_IN;
	if (mdi_rState_EN)
	  mdi_rState <= `BSV_ASSIGNMENT_DELAY mdi_rState_D_IN;
	if (phyResetWaitCnt_EN)
	  phyResetWaitCnt <= `BSV_ASSIGNMENT_DELAY phyResetWaitCnt_D_IN;
	if (rxAbortEOPC_EN)
	  rxAbortEOPC <= `BSV_ASSIGNMENT_DELAY rxAbortEOPC_D_IN;
	if (rxCount_EN) rxCount <= `BSV_ASSIGNMENT_DELAY rxCount_D_IN;
	if (rxDCPCnt_EN) rxDCPCnt <= `BSV_ASSIGNMENT_DELAY rxDCPCnt_D_IN;
	if (rxDCPMesgPos_EN)
	  rxDCPMesgPos <= `BSV_ASSIGNMENT_DELAY rxDCPMesgPos_D_IN;
	if (rxDCPPLI_EN) rxDCPPLI <= `BSV_ASSIGNMENT_DELAY rxDCPPLI_D_IN;
	if (rxEmptyEOPC_EN)
	  rxEmptyEOPC <= `BSV_ASSIGNMENT_DELAY rxEmptyEOPC_D_IN;
	if (rxHdrMatchCnt_EN)
	  rxHdrMatchCnt <= `BSV_ASSIGNMENT_DELAY rxHdrMatchCnt_D_IN;
	if (rxHdr_mCnt_EN)
	  rxHdr_mCnt <= `BSV_ASSIGNMENT_DELAY rxHdr_mCnt_D_IN;
	if (rxHdr_pV_EN) rxHdr_pV <= `BSV_ASSIGNMENT_DELAY rxHdr_pV_D_IN;
	if (rxHdr_pos_EN) rxHdr_pos <= `BSV_ASSIGNMENT_DELAY rxHdr_pos_D_IN;
	if (rxHdr_sV_EN) rxHdr_sV <= `BSV_ASSIGNMENT_DELAY rxHdr_sV_D_IN;
	if (rxHeadCap_EN) rxHeadCap <= `BSV_ASSIGNMENT_DELAY rxHeadCap_D_IN;
	if (rxLenCount_EN)
	  rxLenCount <= `BSV_ASSIGNMENT_DELAY rxLenCount_D_IN;
	if (rxLenLast_EN) rxLenLast <= `BSV_ASSIGNMENT_DELAY rxLenLast_D_IN;
	if (rxOvfCount_EN)
	  rxOvfCount <= `BSV_ASSIGNMENT_DELAY rxOvfCount_D_IN;
	if (rxPos_EN) rxPos <= `BSV_ASSIGNMENT_DELAY rxPos_D_IN;
	if (rxValidEOPC_EN)
	  rxValidEOPC <= `BSV_ASSIGNMENT_DELAY rxValidEOPC_D_IN;
	if (rxValidNoEOPC_EN)
	  rxValidNoEOPC <= `BSV_ASSIGNMENT_DELAY rxValidNoEOPC_D_IN;
	if (splitReadInFlight_EN)
	  splitReadInFlight <= `BSV_ASSIGNMENT_DELAY splitReadInFlight_D_IN;
	if (txCount_EN) txCount <= `BSV_ASSIGNMENT_DELAY txCount_D_IN;
	if (txDBGCnt_EN) txDBGCnt <= `BSV_ASSIGNMENT_DELAY txDBGCnt_D_IN;
	if (txDBGPos_EN) txDBGPos <= `BSV_ASSIGNMENT_DELAY txDBGPos_D_IN;
	if (txDCPCnt_EN) txDCPCnt <= `BSV_ASSIGNMENT_DELAY txDCPCnt_D_IN;
	if (txDCPPos_EN) txDCPPos <= `BSV_ASSIGNMENT_DELAY txDCPPos_D_IN;
	if (txUndCount_EN)
	  txUndCount <= `BSV_ASSIGNMENT_DELAY txUndCount_D_IN;
	if (wci_wslv_cEdge_EN)
	  wci_wslv_cEdge <= `BSV_ASSIGNMENT_DELAY wci_wslv_cEdge_D_IN;
	if (wci_wslv_cState_EN)
	  wci_wslv_cState <= `BSV_ASSIGNMENT_DELAY wci_wslv_cState_D_IN;
	if (wci_wslv_ctlAckReg_EN)
	  wci_wslv_ctlAckReg <= `BSV_ASSIGNMENT_DELAY wci_wslv_ctlAckReg_D_IN;
	if (wci_wslv_ctlOpActive_EN)
	  wci_wslv_ctlOpActive <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_ctlOpActive_D_IN;
	if (wci_wslv_illegalEdge_EN)
	  wci_wslv_illegalEdge <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_illegalEdge_D_IN;
	if (wci_wslv_nState_EN)
	  wci_wslv_nState <= `BSV_ASSIGNMENT_DELAY wci_wslv_nState_D_IN;
	if (wci_wslv_reqF_countReg_EN)
	  wci_wslv_reqF_countReg <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_reqF_countReg_D_IN;
	if (wci_wslv_respF_cntr_r_EN)
	  wci_wslv_respF_cntr_r <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_respF_cntr_r_D_IN;
	if (wci_wslv_respF_q_0_EN)
	  wci_wslv_respF_q_0 <= `BSV_ASSIGNMENT_DELAY wci_wslv_respF_q_0_D_IN;
	if (wci_wslv_respF_q_1_EN)
	  wci_wslv_respF_q_1 <= `BSV_ASSIGNMENT_DELAY wci_wslv_respF_q_1_D_IN;
	if (wci_wslv_sFlagReg_EN)
	  wci_wslv_sFlagReg <= `BSV_ASSIGNMENT_DELAY wci_wslv_sFlagReg_D_IN;
	if (wci_wslv_sThreadBusy_d_EN)
	  wci_wslv_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY
	      wci_wslv_sThreadBusy_d_D_IN;
	if (wsiM_burstKind_EN)
	  wsiM_burstKind <= `BSV_ASSIGNMENT_DELAY wsiM_burstKind_D_IN;
	if (wsiM_errorSticky_EN)
	  wsiM_errorSticky <= `BSV_ASSIGNMENT_DELAY wsiM_errorSticky_D_IN;
	if (wsiM_iMesgCount_EN)
	  wsiM_iMesgCount <= `BSV_ASSIGNMENT_DELAY wsiM_iMesgCount_D_IN;
	if (wsiM_operateD_EN)
	  wsiM_operateD <= `BSV_ASSIGNMENT_DELAY wsiM_operateD_D_IN;
	if (wsiM_pMesgCount_EN)
	  wsiM_pMesgCount <= `BSV_ASSIGNMENT_DELAY wsiM_pMesgCount_D_IN;
	if (wsiM_peerIsReady_EN)
	  wsiM_peerIsReady <= `BSV_ASSIGNMENT_DELAY wsiM_peerIsReady_D_IN;
	if (wsiM_reqFifo_cntr_r_EN)
	  wsiM_reqFifo_cntr_r <= `BSV_ASSIGNMENT_DELAY
	      wsiM_reqFifo_cntr_r_D_IN;
	if (wsiM_reqFifo_q_0_EN)
	  wsiM_reqFifo_q_0 <= `BSV_ASSIGNMENT_DELAY wsiM_reqFifo_q_0_D_IN;
	if (wsiM_reqFifo_q_1_EN)
	  wsiM_reqFifo_q_1 <= `BSV_ASSIGNMENT_DELAY wsiM_reqFifo_q_1_D_IN;
	if (wsiM_sThreadBusy_d_EN)
	  wsiM_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY wsiM_sThreadBusy_d_D_IN;
	if (wsiM_tBusyCount_EN)
	  wsiM_tBusyCount <= `BSV_ASSIGNMENT_DELAY wsiM_tBusyCount_D_IN;
	if (wsiM_trafficSticky_EN)
	  wsiM_trafficSticky <= `BSV_ASSIGNMENT_DELAY wsiM_trafficSticky_D_IN;
	if (wsiS_burstKind_EN)
	  wsiS_burstKind <= `BSV_ASSIGNMENT_DELAY wsiS_burstKind_D_IN;
	if (wsiS_errorSticky_EN)
	  wsiS_errorSticky <= `BSV_ASSIGNMENT_DELAY wsiS_errorSticky_D_IN;
	if (wsiS_iMesgCount_EN)
	  wsiS_iMesgCount <= `BSV_ASSIGNMENT_DELAY wsiS_iMesgCount_D_IN;
	if (wsiS_operateD_EN)
	  wsiS_operateD <= `BSV_ASSIGNMENT_DELAY wsiS_operateD_D_IN;
	if (wsiS_pMesgCount_EN)
	  wsiS_pMesgCount <= `BSV_ASSIGNMENT_DELAY wsiS_pMesgCount_D_IN;
	if (wsiS_peerIsReady_EN)
	  wsiS_peerIsReady <= `BSV_ASSIGNMENT_DELAY wsiS_peerIsReady_D_IN;
	if (wsiS_reqFifo_countReg_EN)
	  wsiS_reqFifo_countReg <= `BSV_ASSIGNMENT_DELAY
	      wsiS_reqFifo_countReg_D_IN;
	if (wsiS_reqFifo_levelsValid_EN)
	  wsiS_reqFifo_levelsValid <= `BSV_ASSIGNMENT_DELAY
	      wsiS_reqFifo_levelsValid_D_IN;
	if (wsiS_tBusyCount_EN)
	  wsiS_tBusyCount <= `BSV_ASSIGNMENT_DELAY wsiS_tBusyCount_D_IN;
	if (wsiS_trafficSticky_EN)
	  wsiS_trafficSticky <= `BSV_ASSIGNMENT_DELAY wsiS_trafficSticky_D_IN;
	if (wsiS_wordCount_EN)
	  wsiS_wordCount <= `BSV_ASSIGNMENT_DELAY wsiS_wordCount_D_IN;
      end
    if (dcp_lastResp_EN)
      dcp_lastResp <= `BSV_ASSIGNMENT_DELAY dcp_lastResp_D_IN;
    if (mdi_rPhyAddr_EN)
      mdi_rPhyAddr <= `BSV_ASSIGNMENT_DELAY mdi_rPhyAddr_D_IN;
    if (mdi_rRegAddr_EN)
      mdi_rRegAddr <= `BSV_ASSIGNMENT_DELAY mdi_rRegAddr_D_IN;
    if (mdi_rWrite_EN) mdi_rWrite <= `BSV_ASSIGNMENT_DELAY mdi_rWrite_D_IN;
    if (mdi_rWriteData_EN)
      mdi_rWriteData <= `BSV_ASSIGNMENT_DELAY mdi_rWriteData_D_IN;
    if (mdi_vrReadData_0_EN)
      mdi_vrReadData_0 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_0_D_IN;
    if (mdi_vrReadData_1_EN)
      mdi_vrReadData_1 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_1_D_IN;
    if (mdi_vrReadData_10_EN)
      mdi_vrReadData_10 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_10_D_IN;
    if (mdi_vrReadData_11_EN)
      mdi_vrReadData_11 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_11_D_IN;
    if (mdi_vrReadData_12_EN)
      mdi_vrReadData_12 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_12_D_IN;
    if (mdi_vrReadData_13_EN)
      mdi_vrReadData_13 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_13_D_IN;
    if (mdi_vrReadData_14_EN)
      mdi_vrReadData_14 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_14_D_IN;
    if (mdi_vrReadData_15_EN)
      mdi_vrReadData_15 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_15_D_IN;
    if (mdi_vrReadData_2_EN)
      mdi_vrReadData_2 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_2_D_IN;
    if (mdi_vrReadData_3_EN)
      mdi_vrReadData_3 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_3_D_IN;
    if (mdi_vrReadData_4_EN)
      mdi_vrReadData_4 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_4_D_IN;
    if (mdi_vrReadData_5_EN)
      mdi_vrReadData_5 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_5_D_IN;
    if (mdi_vrReadData_6_EN)
      mdi_vrReadData_6 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_6_D_IN;
    if (mdi_vrReadData_7_EN)
      mdi_vrReadData_7 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_7_D_IN;
    if (mdi_vrReadData_8_EN)
      mdi_vrReadData_8 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_8_D_IN;
    if (mdi_vrReadData_9_EN)
      mdi_vrReadData_9 <= `BSV_ASSIGNMENT_DELAY mdi_vrReadData_9_D_IN;
    if (rxDCPMesg_EN) rxDCPMesg <= `BSV_ASSIGNMENT_DELAY rxDCPMesg_D_IN;
    if (rxPipe_EN) rxPipe <= `BSV_ASSIGNMENT_DELAY rxPipe_D_IN;
    if (wsiM_statusR_EN)
      wsiM_statusR <= `BSV_ASSIGNMENT_DELAY wsiM_statusR_D_IN;
    if (wsiS_mesgWordLength_EN)
      wsiS_mesgWordLength <= `BSV_ASSIGNMENT_DELAY wsiS_mesgWordLength_D_IN;
    if (wsiS_statusR_EN)
      wsiS_statusR <= `BSV_ASSIGNMENT_DELAY wsiS_statusR_D_IN;
  end

  always@(posedge CLK_sys1_clk)
  begin
    if (RST_N_sys1_rst == `BSV_RESET_VALUE)
      begin
        wti_nowReq <= `BSV_ASSIGNMENT_DELAY 67'd0;
	wti_operateD <= `BSV_ASSIGNMENT_DELAY 1'd1;
      end
    else
      begin
        if (wti_nowReq_EN)
	  wti_nowReq <= `BSV_ASSIGNMENT_DELAY wti_nowReq_D_IN;
	if (wti_operateD_EN)
	  wti_operateD <= `BSV_ASSIGNMENT_DELAY wti_operateD_D_IN;
      end
  end

  always@(posedge wciS0_Clk or `BSV_RESET_EDGE wciS0_MReset_n)
  if (wciS0_MReset_n == `BSV_RESET_VALUE)
    begin
      wci_wslv_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      wsiM_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      wsiS_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
    end
  else
    begin
      if (wci_wslv_isReset_isInReset_EN)
	wci_wslv_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY
	    wci_wslv_isReset_isInReset_D_IN;
      if (wsiM_isReset_isInReset_EN)
	wsiM_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY
	    wsiM_isReset_isInReset_D_IN;
      if (wsiS_isReset_isInReset_EN)
	wsiS_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY
	    wsiS_isReset_isInReset_D_IN;
    end

  always@(posedge CLK_sys1_clk or `BSV_RESET_EDGE RST_N_sys1_rst)
  if (RST_N_sys1_rst == `BSV_RESET_VALUE)
    begin
      wti_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
    end
  else
    begin
      if (wti_isReset_isInReset_EN)
	wti_isReset_isInReset <= `BSV_ASSIGNMENT_DELAY
	    wti_isReset_isInReset_D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    dcp_doInFlight = 1'h0;
    dcp_lastResp = 45'h0AAAAAAAAAAA;
    dcp_lastTag = 9'h0AA;
    gbeControl = 32'hAAAAAAAA;
    macAddress = 48'hAAAAAAAAAAAA;
    mdi_rMDC = 1'h0;
    mdi_rMDD = 1'h0;
    mdi_rOutEn = 1'h0;
    mdi_rPhyAddr = 5'h0A;
    mdi_rRegAddr = 5'h0A;
    mdi_rState = 1'h0;
    mdi_rWrite = 1'h0;
    mdi_rWriteData = 16'hAAAA;
    mdi_vrReadData_0 = 1'h0;
    mdi_vrReadData_1 = 1'h0;
    mdi_vrReadData_10 = 1'h0;
    mdi_vrReadData_11 = 1'h0;
    mdi_vrReadData_12 = 1'h0;
    mdi_vrReadData_13 = 1'h0;
    mdi_vrReadData_14 = 1'h0;
    mdi_vrReadData_15 = 1'h0;
    mdi_vrReadData_2 = 1'h0;
    mdi_vrReadData_3 = 1'h0;
    mdi_vrReadData_4 = 1'h0;
    mdi_vrReadData_5 = 1'h0;
    mdi_vrReadData_6 = 1'h0;
    mdi_vrReadData_7 = 1'h0;
    mdi_vrReadData_8 = 1'h0;
    mdi_vrReadData_9 = 1'h0;
    phyResetWaitCnt = 22'h2AAAAA;
    rxAbortEOPC = 32'hAAAAAAAA;
    rxCount = 32'hAAAAAAAA;
    rxDCPCnt = 32'hAAAAAAAA;
    rxDCPMesg = 112'hAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rxDCPMesgPos = 5'h0A;
    rxDCPPLI = 8'hAA;
    rxEmptyEOPC = 32'hAAAAAAAA;
    rxHdrMatchCnt = 32'hAAAAAAAA;
    rxHdr_mCnt = 4'hA;
    rxHdr_pV = 113'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rxHdr_pos = 4'hA;
    rxHdr_sV = 113'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rxHeadCap = 128'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rxLenCount = 32'hAAAAAAAA;
    rxLenLast = 32'hAAAAAAAA;
    rxOvfCount = 32'hAAAAAAAA;
    rxPipe = 32'hAAAAAAAA;
    rxPos = 2'h2;
    rxValidEOPC = 32'hAAAAAAAA;
    rxValidNoEOPC = 32'hAAAAAAAA;
    splitReadInFlight = 1'h0;
    txCount = 32'hAAAAAAAA;
    txDBGCnt = 32'hAAAAAAAA;
    txDBGPos = 5'h0A;
    txDCPCnt = 32'hAAAAAAAA;
    txDCPPos = 5'h0A;
    txUndCount = 32'hAAAAAAAA;
    wci_wslv_cEdge = 3'h2;
    wci_wslv_cState = 3'h2;
    wci_wslv_ctlAckReg = 1'h0;
    wci_wslv_ctlOpActive = 1'h0;
    wci_wslv_illegalEdge = 1'h0;
    wci_wslv_isReset_isInReset = 1'h0;
    wci_wslv_nState = 3'h2;
    wci_wslv_reqF_countReg = 2'h2;
    wci_wslv_respF_cntr_r = 2'h2;
    wci_wslv_respF_q_0 = 34'h2AAAAAAAA;
    wci_wslv_respF_q_1 = 34'h2AAAAAAAA;
    wci_wslv_sFlagReg = 1'h0;
    wci_wslv_sThreadBusy_d = 1'h0;
    wsiM_burstKind = 2'h2;
    wsiM_errorSticky = 1'h0;
    wsiM_iMesgCount = 32'hAAAAAAAA;
    wsiM_isReset_isInReset = 1'h0;
    wsiM_operateD = 1'h0;
    wsiM_pMesgCount = 32'hAAAAAAAA;
    wsiM_peerIsReady = 1'h0;
    wsiM_reqFifo_cntr_r = 2'h2;
    wsiM_reqFifo_q_0 = 61'h0AAAAAAAAAAAAAAA;
    wsiM_reqFifo_q_1 = 61'h0AAAAAAAAAAAAAAA;
    wsiM_sThreadBusy_d = 1'h0;
    wsiM_statusR = 8'hAA;
    wsiM_tBusyCount = 32'hAAAAAAAA;
    wsiM_trafficSticky = 1'h0;
    wsiS_burstKind = 2'h2;
    wsiS_errorSticky = 1'h0;
    wsiS_iMesgCount = 32'hAAAAAAAA;
    wsiS_isReset_isInReset = 1'h0;
    wsiS_mesgWordLength = 12'hAAA;
    wsiS_operateD = 1'h0;
    wsiS_pMesgCount = 32'hAAAAAAAA;
    wsiS_peerIsReady = 1'h0;
    wsiS_reqFifo_countReg = 2'h2;
    wsiS_reqFifo_levelsValid = 1'h0;
    wsiS_statusR = 8'hAA;
    wsiS_tBusyCount = 32'hAAAAAAAA;
    wsiS_trafficSticky = 1'h0;
    wsiS_wordCount = 12'hAAA;
    wti_isReset_isInReset = 1'h0;
    wti_nowReq = 67'h2AAAAAAAAAAAAAAAA;
    wti_operateD = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge wciS0_Clk)
  begin
    #0;
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (MUX_wci_wslv_respF_x_wire_wset_1__SEL_3)
	begin
	  v__h101273 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (MUX_wci_wslv_respF_x_wire_wset_1__SEL_3)
	$display("[%0d]: %m: WCI SPLIT READ Data:%0x",
		 v__h101273,
		 mdi_fResponse_D_OUT[15:0]);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr)
	begin
	  v__h80732 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr)
	$display("[%0d]: %m: WCI CONFIG WRITE Addr:%0x BE:%0x Data:%0x",
		 v__h80732,
		 wci_wslv_reqF_D_OUT[63:32],
		 wci_wslv_reqF_D_OUT[67:64],
		 wci_wslv_reqF_D_OUT[31:0]);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_start)
	begin
	  v__h3576 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_start)
	$display("[%0d]: %m: WCI ControlOp: Starting-transition edge:%x from:%x",
		 v__h3576,
		 wci_wslv_reqF_D_OUT[36:34],
		 wci_wslv_cState);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_EiI && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 46: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_ctrl_EiI] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_EiI && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 46: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_ctrl_EiI] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_ctrl_IsO && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 60: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_ctrl_IsO] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd)
	begin
	  v__h81026 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd)
	$display("[%0d]: %m: WCI CONFIG READ Addr:%0x BE:%0x Data:%0x",
		 v__h81026,
		 wci_wslv_reqF_D_OUT[63:32],
		 wci_wslv_reqF_D_OUT[67:64],
		 rdat__h81010);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 26: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 26: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_ctrl_EiI)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 26: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and\n  [RL_wci_ctrl_EiI] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfwr && WILL_FIRE_RL_wci_cfrd)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 26: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfwr] and [RL_wci_cfrd] )\n  fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_wci_ctrl_OrE)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 36: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_wci_ctrl_OrE] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_wci_ctrl_IsO)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 36: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_wci_ctrl_IsO] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_cfrd && WILL_FIRE_RL_wci_ctrl_EiI)
	$display("Error: \"bsv/wrk/GbeWorker.bsv\", line 338, column 36: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_wci_cfrd] and\n  [RL_wci_ctrl_EiI] ) fired in the same clock cycle.\n");
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && wci_wslv_illegalEdge)
	begin
	  v__h3895 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && wci_wslv_illegalEdge)
	$display("[%0d]: %m: WCI ControlOp: ILLEGAL-EDGE Completed-transition edge:%x from:%x",
		 v__h3895,
		 wci_wslv_cEdge,
		 wci_wslv_cState);
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && !wci_wslv_illegalEdge)
	begin
	  v__h3751 = $time;
	  #0;
	end
    if (wciS0_MReset_n != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wci_wslv_ctl_op_complete && !wci_wslv_illegalEdge)
	$display("[%0d]: %m: WCI ControlOp: Completed-transition edge:%x from:%x to:%x",
		 v__h3751,
		 wci_wslv_cEdge,
		 wci_wslv_cState,
		 wci_wslv_nState);
  end
  // synopsys translate_on
endmodule  // mkGbeWorker

