/* Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3) */

module spec3(clk, a_3, c_1, b_2, d_3, e_3, f_3, g_3, h_3, i_3, m_0, k_3, i_2, m_3, n_3, o_3);
input clk;
wire clk;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  input a_3;
  wire a_3;
  input b_2;
  wire b_2;
  input c_1;
  wire c_1;
  input clk;
  wire clk;
  output d_3;
  wire d_3;
  output e_3;
  wire e_3;
  output f_3;
  wire f_3;
  output g_3;
  wire g_3;
  output h_3;
  wire h_3;
  output i_2;
  reg i_2 = 1'h0;
  output i_3;
  wire i_3;
  output k_3;
  wire k_3;
  output m_0;
  wire m_0;
  output m_3;
  wire m_3;
  output n_3;
  wire n_3;
  output o_3;
  wire o_3;
  assign _00_ = c_1 & i_2;
  assign _01_ = _06_ & _00_;
  assign _03_ = _09_ & _02_;
  assign _06_ = a_3 & b_2;
  assign _07_ = c_1 & _05_;
  assign _08_ = _06_ & _07_;
  always @(posedge clk)
    i_2 <= _04_;
  assign _02_ = ~_01_;
  assign _04_ = ~_03_;
  assign _05_ = ~i_2;
  assign _09_ = ~_08_;
  assign n_3 = i_2;
  assign m_3 = i_2;
  assign m_0 = i_2;
  assign k_3 = i_2;
  assign i_3 = 1'h0;
  assign h_3 = 1'h0;
  assign g_3 = 1'h0;
  assign f_3 = 1'h0;
  assign e_3 = 1'h0;
  assign d_3 = 1'h0;
  assign o_3 = i_2;
endmodule
