# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.srcs/sources_1/new/logic_ex.vhd" \
"../../../../../../../Downloads/testbench.vhd" \

# Do not sort compile order
nosort
