$date
	Sun Oct 23 09:23:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773432
b10100 !
1"
#773434
b10100 &
b10100 %
1$
#773435
0"
#773438
b1010 &
b1010 %
#773442
b101 &
b101 %
#773446
b10000 &
b10000 %
#773450
b1000 &
b1000 %
#773454
b100 &
b100 %
#773458
b10 &
b10 %
#773462
b1 &
1#
b1 %
#773466
b0 &
b0 %
0#
0$
#1790047
b1001 !
1"
#1790050
b1001 &
b1001 %
1$
#1790051
0"
#1790054
b11100 &
b11100 %
#1790058
b1110 &
b1110 %
#1790062
b111 &
b111 %
#1790066
b10110 &
b10110 %
#1790070
b1011 &
b1011 %
#1790074
b100010 &
b100010 %
#1790078
b10001 &
b10001 %
#1790082
b110100 &
b110100 %
#1790086
b11010 &
b11010 %
#1790090
b1101 &
b1101 %
#1790094
b101000 &
b101000 %
#1790098
b10100 &
b10100 %
#1790102
b1010 &
b1010 %
#1790106
b101 &
b101 %
#1790110
b10000 &
b10000 %
#1790114
b1000 &
b1000 %
#1790118
b100 &
b100 %
#1790122
b10 &
b10 %
#1790126
b1 &
1#
b1 %
#1790130
b0 &
b0 %
0#
0$
#2869780
b10000 !
1"
#2869782
b10000 &
b10000 %
1$
#2869783
0"
#2869786
b1000 &
b1000 %
#2869790
b100 &
b100 %
#2869794
b10 &
b10 %
#2869798
b1 &
1#
b1 %
#2869802
b0 &
b0 %
0#
0$
#4500012
