# conserv

Simple implementation of a RISCV cpu.

* RV32I isa
* 5 stage pipeline
* Synthesizable
  * Runs at 100MHz on Intel DE10Nano
* SystemVerilog

