<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3553" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3553{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3553{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3553{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3553{left:122px;bottom:672px;}
#t5_3553{left:148px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3553{left:147px;bottom:658px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t7_3553{left:147px;bottom:641px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3553{left:147px;bottom:624px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t9_3553{left:122px;bottom:598px;}
#ta_3553{left:148px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_3553{left:122px;bottom:573px;}
#tc_3553{left:148px;bottom:575px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3553{left:147px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3553{left:149px;bottom:532px;}
#tf_3553{left:179px;bottom:534px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3553{left:149px;bottom:507px;}
#th_3553{left:179px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3553{left:149px;bottom:483px;}
#tj_3553{left:179px;bottom:485px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tk_3553{left:178px;bottom:468px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tl_3553{left:145px;bottom:442px;}
#tm_3553{left:179px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3553{left:178px;bottom:427px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3553{left:178px;bottom:410px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tp_3553{left:149px;bottom:384px;}
#tq_3553{left:178px;bottom:386px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tr_3553{left:149px;bottom:359px;}
#ts_3553{left:179px;bottom:361px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tt_3553{left:178px;bottom:345px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tu_3553{left:321px;bottom:725px;letter-spacing:0.12px;word-spacing:0.02px;}
#tv_3553{left:413px;bottom:725px;letter-spacing:0.15px;}
#tw_3553{left:473px;bottom:725px;}
#tx_3553{left:477px;bottom:725px;letter-spacing:0.14px;word-spacing:0.02px;}
#ty_3553{left:145px;bottom:303px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tz_3553{left:231px;bottom:303px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t10_3553{left:76px;bottom:283px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t11_3553{left:158px;bottom:283px;letter-spacing:-0.16px;}
#t12_3553{left:105px;bottom:260px;letter-spacing:-0.12px;}
#t13_3553{left:158px;bottom:260px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t14_3553{left:233px;bottom:260px;letter-spacing:-0.11px;}
#t15_3553{left:104px;bottom:238px;letter-spacing:-0.12px;}
#t16_3553{left:158px;bottom:238px;letter-spacing:-0.16px;}
#t17_3553{left:198px;bottom:238px;letter-spacing:-0.11px;}
#t18_3553{left:158px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_3553{left:105px;bottom:198px;letter-spacing:-0.12px;}
#t1a_3553{left:158px;bottom:198px;letter-spacing:-0.12px;}
#t1b_3553{left:203px;bottom:198px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1c_3553{left:158px;bottom:181px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_3553{left:105px;bottom:158px;letter-spacing:-0.14px;}
#t1e_3553{left:158px;bottom:158px;letter-spacing:-0.13px;}
#t1f_3553{left:190px;bottom:1063px;letter-spacing:-0.16px;}
#t1g_3553{left:469px;bottom:973px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1h_3553{left:469px;bottom:959px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1i_3553{left:469px;bottom:945px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1j_3553{left:469px;bottom:931px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1k_3553{left:436px;bottom:1063px;letter-spacing:-0.16px;}
#t1l_3553{left:474px;bottom:1063px;letter-spacing:-0.2px;word-spacing:2.06px;}
#t1m_3553{left:578px;bottom:1063px;letter-spacing:-0.16px;}
#t1n_3553{left:677px;bottom:1062px;}
#t1o_3553{left:274px;bottom:1047px;}
#t1p_3553{left:274px;bottom:1037px;}
#t1q_3553{left:303px;bottom:1047px;}
#t1r_3553{left:233px;bottom:1047px;}
#t1s_3553{left:469px;bottom:917px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1t_3553{left:469px;bottom:902px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1u_3553{left:469px;bottom:888px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1v_3553{left:469px;bottom:874px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1w_3553{left:469px;bottom:860px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1x_3553{left:469px;bottom:846px;word-spacing:0.12px;}
#t1y_3553{left:274px;bottom:1027px;}
#t1z_3553{left:600px;bottom:1041px;letter-spacing:-0.09px;word-spacing:0.04px;}
#t20_3553{left:219px;bottom:1048px;}
#t21_3553{left:288px;bottom:1047px;}
#t22_3553{left:303px;bottom:1037px;}
#t23_3553{left:460px;bottom:1044px;letter-spacing:-0.04px;}
#t24_3553{left:497px;bottom:1042px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t25_3553{left:312px;bottom:1063px;letter-spacing:-0.18px;word-spacing:-1.15px;}
#t26_3553{left:422px;bottom:1063px;letter-spacing:-0.16px;}
#t27_3553{left:204px;bottom:1063px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#t28_3553{left:340px;bottom:1063px;letter-spacing:-0.16px;}
#t29_3553{left:592px;bottom:1063px;letter-spacing:-0.16px;}
#t2a_3553{left:193px;bottom:1048px;}
#t2b_3553{left:192px;bottom:1038px;}
#t2c_3553{left:192px;bottom:1028px;}
#t2d_3553{left:207px;bottom:1048px;}
#t2e_3553{left:206px;bottom:1039px;}
#t2f_3553{left:206px;bottom:1029px;}
#t2g_3553{left:206px;bottom:1019px;}
#t2h_3553{left:219px;bottom:1037px;}
#t2i_3553{left:233px;bottom:1037px;}
#t2j_3553{left:496px;bottom:1031px;letter-spacing:-0.04px;word-spacing:-0.01px;}
#t2k_3553{left:461px;bottom:1031px;letter-spacing:-0.04px;}
#t2l_3553{left:348px;bottom:1043px;letter-spacing:-0.05px;}
#t2m_3553{left:348px;bottom:1033px;letter-spacing:-0.06px;}
#t2n_3553{left:198px;bottom:803px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t2o_3553{left:201px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t2p_3553{left:198px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t2q_3553{left:201px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t2r_3553{left:451px;bottom:1063px;letter-spacing:-0.25px;}
#t2s_3553{left:198px;bottom:820px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2t_3553{left:469px;bottom:987px;letter-spacing:0.09px;word-spacing:0.01px;}

.s1_3553{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3553{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3553{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3553{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3553{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3553{font-size:15px;font-family:NeoSansIntelMedium-Italic_b61;color:#0860A8;}
.s7_3553{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3553{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3553{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3553{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3553{font-size:9px;font-family:Arial_b5v;color:#000;}
.sc_3553{font-size:10px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3553" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium-Italic_b61;
	src: url("fonts/NeoSansIntelMedium-Italic_b61.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3553Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3553" style="-webkit-user-select: none;"><object width="935" height="1210" data="3553/3553.svg" type="image/svg+xml" id="pdf3553" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3553" class="t s1_3553">Vol. 3B </span><span id="t2_3553" class="t s1_3553">16-7 </span>
<span id="t3_3553" class="t s2_3553">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3553" class="t s3_3553">• </span><span id="t5_3553" class="t s4_3553">If IA32_MCG_CAP[10] is 1, bits 52:38 are architectural (not model-specific). In this case, bits 52:38 </span>
<span id="t6_3553" class="t s4_3553">reports the value of a 15 bit counter that increments each time a corrected error is observed by the MCA </span>
<span id="t7_3553" class="t s4_3553">recording bank. This count value will continue to increment until cleared by software. The most </span>
<span id="t8_3553" class="t s4_3553">significant bit, 52, is a sticky count overflow bit. </span>
<span id="t9_3553" class="t s3_3553">• </span><span id="ta_3553" class="t s4_3553">If IA32_MCG_CAP[11] is 0, bits 56:53 also contain “Other Information” (in the same sense). </span>
<span id="tb_3553" class="t s3_3553">• </span><span id="tc_3553" class="t s4_3553">If IA32_MCG_CAP[11] is 1, bits 56:53 are architectural (not model-specific). In this case, bits 56:53 </span>
<span id="td_3553" class="t s4_3553">have the following functionality: </span>
<span id="te_3553" class="t s3_3553">• </span><span id="tf_3553" class="t s4_3553">If IA32_MCG_CAP[24] is 0, bits 56:55 are reserved. </span>
<span id="tg_3553" class="t s3_3553">• </span><span id="th_3553" class="t s4_3553">If IA32_MCG_CAP[24] is 1, bits 56:55 are defined as follows: </span>
<span id="ti_3553" class="t s3_3553">• </span><span id="tj_3553" class="t s4_3553">S (Signaling) flag, bit 56 - Signals the reporting of UCR errors in this MC bank. See Section 16.6.2 </span>
<span id="tk_3553" class="t s4_3553">for additional details. </span>
<span id="tl_3553" class="t s3_3553">• </span><span id="tm_3553" class="t s4_3553">AR (Action Required) flag, bit 55 - Indicates (when set) that MCA error code specific recovery </span>
<span id="tn_3553" class="t s4_3553">action must be performed by system software at the time this error was signaled. See Section </span>
<span id="to_3553" class="t s4_3553">16.6.2 for additional details. </span>
<span id="tp_3553" class="t s3_3553">• </span><span id="tq_3553" class="t s4_3553">If the UC bit (Figure 16-6) is 1, bits 54:53 are undefined. </span>
<span id="tr_3553" class="t s3_3553">• </span><span id="ts_3553" class="t s4_3553">If the UC bit (Figure 16-6) is 0, bits 54:53 indicate the status of the hardware structure that </span>
<span id="tt_3553" class="t s4_3553">reported the threshold-based error. See Table 16-1. </span>
<span id="tu_3553" class="t s5_3553">Figure 16-6. </span><span id="tv_3553" class="t s5_3553">IA32_MC</span><span id="tw_3553" class="t s6_3553">i</span><span id="tx_3553" class="t s5_3553">_STATUS Register </span>
<span id="ty_3553" class="t s5_3553">Table 16-1. </span><span id="tz_3553" class="t s5_3553">Bits 54:53 in IA32_MCi_STATUS MSRs when IA32_MCG_CAP[11] = 1 and UC = 0 </span>
<span id="t10_3553" class="t s7_3553">Bits 54:53 </span><span id="t11_3553" class="t s7_3553">Meaning </span>
<span id="t12_3553" class="t s8_3553">00 </span><span id="t13_3553" class="t s7_3553">No tracking </span><span id="t14_3553" class="t s8_3553">- No hardware status tracking is provided for the structure reporting this event. </span>
<span id="t15_3553" class="t s8_3553">01 </span><span id="t16_3553" class="t s7_3553">Green </span><span id="t17_3553" class="t s8_3553">- Status tracking is provided for the structure posting the event; the current status is green (below threshold). </span>
<span id="t18_3553" class="t s8_3553">For more information, see Section 16.4, “Enhanced Cache Error reporting.” </span>
<span id="t19_3553" class="t s8_3553">10 </span><span id="t1a_3553" class="t s7_3553">Yellow </span><span id="t1b_3553" class="t s8_3553">- Status tracking is provided for the structure posting the event; the current status is yellow (above threshold). </span>
<span id="t1c_3553" class="t s8_3553">For more information, see Section 16.4, “Enhanced Cache Error reporting.” </span>
<span id="t1d_3553" class="t s8_3553">11 </span><span id="t1e_3553" class="t s8_3553">Reserved </span>
<span id="t1f_3553" class="t s9_3553">63 </span>
<span id="t1g_3553" class="t sa_3553">Threshold-based error status (54:53)** </span>
<span id="t1h_3553" class="t sa_3553">AR — Recovery action required for UCR error (55)*** </span>
<span id="t1i_3553" class="t sa_3553">S — Signaling an uncorrected recoverable (UCR) error (56)*** </span>
<span id="t1j_3553" class="t sa_3553">PCC — Processor context corrupted (57) </span>
<span id="t1k_3553" class="t s9_3553">37 </span><span id="t1l_3553" class="t s9_3553">32 31 </span><span id="t1m_3553" class="t s9_3553">16 </span><span id="t1n_3553" class="t s9_3553">0 </span>
<span id="t1o_3553" class="t sb_3553">P </span>
<span id="t1p_3553" class="t sb_3553">C </span>
<span id="t1q_3553" class="t sb_3553">A </span><span id="t1r_3553" class="t sb_3553">E </span>
<span id="t1s_3553" class="t sa_3553">ADDRV — MCi_ADDR register valid (58) </span>
<span id="t1t_3553" class="t sa_3553">MISCV — MCi_MISC register valid (59) </span>
<span id="t1u_3553" class="t sa_3553">EN — Error reporting enabled (60) </span>
<span id="t1v_3553" class="t sa_3553">UC — Uncorrected error (61) </span>
<span id="t1w_3553" class="t sa_3553">OVER — Error overflow (62) </span>
<span id="t1x_3553" class="t sa_3553">VAL — MCi_STATUS register valid (63) </span>
<span id="t1y_3553" class="t sb_3553">C </span>
<span id="t1z_3553" class="t sc_3553">MCA Error Code </span>
<span id="t20_3553" class="t sb_3553">U </span><span id="t21_3553" class="t sb_3553">S </span>
<span id="t22_3553" class="t sb_3553">R </span>
<span id="t23_3553" class="t sc_3553">Other </span>
<span id="t24_3553" class="t sc_3553">MSCOD Model </span>
<span id="t25_3553" class="t s9_3553">54 53 </span><span id="t26_3553" class="t s9_3553">38 </span><span id="t27_3553" class="t s9_3553">62 61 60 59 58 57 56 55 </span><span id="t28_3553" class="t s9_3553">52 </span><span id="t29_3553" class="t s9_3553">15 </span>
<span id="t2a_3553" class="t sb_3553">V </span>
<span id="t2b_3553" class="t sb_3553">A </span>
<span id="t2c_3553" class="t sb_3553">L </span>
<span id="t2d_3553" class="t sb_3553">O </span>
<span id="t2e_3553" class="t sb_3553">V </span>
<span id="t2f_3553" class="t sb_3553">E </span>
<span id="t2g_3553" class="t sb_3553">R </span>
<span id="t2h_3553" class="t sb_3553">C </span><span id="t2i_3553" class="t sb_3553">N </span>
<span id="t2j_3553" class="t sc_3553">Specific Error Code </span><span id="t2k_3553" class="t sc_3553">Info </span>
<span id="t2l_3553" class="t sc_3553">Corrected Error </span>
<span id="t2m_3553" class="t sc_3553">Count </span>
<span id="t2n_3553" class="t s9_3553">** When IA32_MCG_CAP[11] (MCG_TES_P) is not set, these bits are model-specific </span>
<span id="t2o_3553" class="t s9_3553">(part of “Other Information”). </span>
<span id="t2p_3553" class="t s9_3553">*** When IA32_MCG_CAP[11] or IA32_MCG_CAP[24] are not set, these bits are reserved, or </span>
<span id="t2q_3553" class="t s9_3553">model-specific (part of “Other Information”). </span>
<span id="t2r_3553" class="t s9_3553">36 </span>
<span id="t2s_3553" class="t s9_3553">* When IA32_MCG_CAP[25] (MCG_EMC_P) is set, bit 37 is not part of “Other Information”. </span>
<span id="t2t_3553" class="t sa_3553">Firmware updated error status indicator (37)* </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
