Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 17:29:30 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           16 |
| Yes          | No                    | No                     |             515 |          129 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             346 |          147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                   Enable Signal                   |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  debugger/M_config_scan_TCK  | debugger/config_fifo/ram/M_ram_write_en           |                                     |                1 |              2 |         2.00 |
|  debugger/M_capture_scan_TCK |                                                   |                                     |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG               |                                                   | reset_cond/M_reset_cond_in          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               |                                                   | debugger/M_info_scan_RESET          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               | game_beta/game_regfiles/E[0]                      | reset_cond/Q[0]                     |                2 |              4 |         2.00 |
|  M_data_scan_TCK             | debugger/M_offset_q[6]_i_2_n_0                    | debugger/M_offset_q[6]_i_1_n_0      |                2 |              7 |         3.50 |
|  M_data_scan_TCK             | debugger/M_raddr_q0                               | debugger/M_raddr_d__0[0]            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | debugger/force_sync/E[0]                          | debugger/reset_conditioner/Q[0]     |                2 |              8 |         4.00 |
|  M_info_scan_TCK             | debugger/p_0_in[0]                                |                                     |                2 |             10 |         5.00 |
|  debugger/M_config_scan_TCK  |                                                   |                                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/M_stage_q_reg[3]_7[0]  | reset_cond/Q[0]                     |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/M_stage_q_reg[3]_8[0]  | reset_cond/Q[0]                     |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]  | reset_cond/Q[0]                     |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/M_stage_q_reg[3]_6[0]  | reset_cond/Q[0]                     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/E[0]                   | reset_cond/Q[0]                     |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG               | p2_btn_cond/M_ctr_q[0]_i_2__3_n_0                 | p2_btn_cond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | rst_btn_cond/M_ctr_q[0]_i_2__4_n_0                | rst_btn_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | p1_btn_cond/sel                                   | p1_btn_cond/sync/clear              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/M_stage_q_reg[3]_10[0] | reset_cond/Q[0]                     |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/M_stage_q_reg[3]_11[0] | reset_cond/Q[0]                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG               |                                                   | reset_cond/Q[0]                     |               13 |             49 |         3.77 |
|  clk_IBUF_BUFG               | game_beta/game_regfiles/M_last_q_reg[0]           | reset_cond/Q[0]                     |               35 |             54 |         1.54 |
|  M_info_scan_TCK             | debugger/p_0_in[0]                                | debugger/M_status_d[0]              |               17 |             69 |         4.06 |
|  M_data_scan_TCK             | debugger/M_rdata_q[101]_i_1_n_0                   |                                     |               29 |            102 |         3.52 |
|  clk_IBUF_BUFG               |                                                   |                                     |               58 |            132 |         2.28 |
|  clk_IBUF_BUFG               | debugger/config_fifo/E[0]                         |                                     |               98 |            408 |         4.16 |
+------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


