#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026a07019f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000026a07282cf0_0 .net "PC", 31 0, L_0000026a07301ac0;  1 drivers
v0000026a07282e30_0 .net "cycles_consumed", 31 0, v0000026a07282070_0;  1 drivers
v0000026a07282ed0_0 .var "input_clk", 0 0;
v0000026a07283470_0 .var "rst", 0 0;
S_0000026a06f2d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000026a07019f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000026a071c1080 .functor NOR 1, v0000026a07282ed0_0, v0000026a0726a280_0, C4<0>, C4<0>;
L_0000026a071c0750 .functor AND 1, v0000026a07250260_0, v0000026a072503a0_0, C4<1>, C4<1>;
L_0000026a071c1160 .functor AND 1, L_0000026a071c0750, L_0000026a07283510, C4<1>, C4<1>;
L_0000026a071c1da0 .functor AND 1, v0000026a0723f300_0, v0000026a0723e900_0, C4<1>, C4<1>;
L_0000026a071c2190 .functor AND 1, L_0000026a071c1da0, L_0000026a072836f0, C4<1>, C4<1>;
L_0000026a071c16a0 .functor AND 1, v0000026a07269380_0, v0000026a0726b220_0, C4<1>, C4<1>;
L_0000026a071c0830 .functor AND 1, L_0000026a071c16a0, L_0000026a07283790, C4<1>, C4<1>;
L_0000026a071c0bb0 .functor AND 1, v0000026a07250260_0, v0000026a072503a0_0, C4<1>, C4<1>;
L_0000026a071c1d30 .functor AND 1, L_0000026a071c0bb0, L_0000026a072838d0, C4<1>, C4<1>;
L_0000026a071c10f0 .functor AND 1, v0000026a0723f300_0, v0000026a0723e900_0, C4<1>, C4<1>;
L_0000026a071c1c50 .functor AND 1, L_0000026a071c10f0, L_0000026a07283970, C4<1>, C4<1>;
L_0000026a071c1cc0 .functor AND 1, v0000026a07269380_0, v0000026a0726b220_0, C4<1>, C4<1>;
L_0000026a071c18d0 .functor AND 1, L_0000026a071c1cc0, L_0000026a07283a10, C4<1>, C4<1>;
L_0000026a07288040 .functor NOT 1, L_0000026a071c1080, C4<0>, C4<0>, C4<0>;
L_0000026a072880b0 .functor NOT 1, L_0000026a071c1080, C4<0>, C4<0>, C4<0>;
L_0000026a0729c6c0 .functor NOT 1, L_0000026a071c1080, C4<0>, C4<0>, C4<0>;
L_0000026a0729cff0 .functor NOT 1, L_0000026a071c1080, C4<0>, C4<0>, C4<0>;
L_0000026a0729d220 .functor NOT 1, L_0000026a071c1080, C4<0>, C4<0>, C4<0>;
L_0000026a07301ac0 .functor BUFZ 32, v0000026a07269060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a0726df20_0 .net "EX1_ALU_OPER1", 31 0, L_0000026a072891c0;  1 drivers
v0000026a0726e240_0 .net "EX1_ALU_OPER2", 31 0, L_0000026a0729cdc0;  1 drivers
v0000026a0726c6c0_0 .net "EX1_PC", 31 0, v0000026a0724e500_0;  1 drivers
v0000026a0726e2e0_0 .net "EX1_PFC", 31 0, v0000026a0724e960_0;  1 drivers
v0000026a0726c800_0 .net "EX1_PFC_to_IF", 31 0, L_0000026a0727f690;  1 drivers
v0000026a0726bfe0_0 .net "EX1_forward_to_B", 31 0, v0000026a0724edc0_0;  1 drivers
v0000026a0726d0c0_0 .net "EX1_is_beq", 0 0, v0000026a0724f720_0;  1 drivers
v0000026a0726cc60_0 .net "EX1_is_bne", 0 0, v0000026a0724e5a0_0;  1 drivers
v0000026a0726d020_0 .net "EX1_is_jal", 0 0, v0000026a0724ffe0_0;  1 drivers
v0000026a0726d200_0 .net "EX1_is_jr", 0 0, v0000026a0724f220_0;  1 drivers
v0000026a0726cbc0_0 .net "EX1_is_oper2_immed", 0 0, v0000026a0724ff40_0;  1 drivers
v0000026a0726c300_0 .net "EX1_memread", 0 0, v0000026a0724e820_0;  1 drivers
v0000026a0726dac0_0 .net "EX1_memwrite", 0 0, v0000026a0724f5e0_0;  1 drivers
v0000026a0726d840_0 .net "EX1_opcode", 11 0, v0000026a0724dba0_0;  1 drivers
v0000026a0726c3a0_0 .net "EX1_predicted", 0 0, v0000026a0724e6e0_0;  1 drivers
v0000026a0726c440_0 .net "EX1_rd_ind", 4 0, v0000026a0724e0a0_0;  1 drivers
v0000026a0726c620_0 .net "EX1_rd_indzero", 0 0, v0000026a0724f040_0;  1 drivers
v0000026a0726d520_0 .net "EX1_regwrite", 0 0, v0000026a0724e8c0_0;  1 drivers
v0000026a0726c4e0_0 .net "EX1_rs1", 31 0, v0000026a0724ee60_0;  1 drivers
v0000026a0726c580_0 .net "EX1_rs1_ind", 4 0, v0000026a0724e280_0;  1 drivers
v0000026a0726c080_0 .net "EX1_rs2", 31 0, v0000026a0724fe00_0;  1 drivers
v0000026a0726dc00_0 .net "EX1_rs2_ind", 4 0, v0000026a0724e320_0;  1 drivers
v0000026a0726d8e0_0 .net "EX1_rs2_out", 31 0, L_0000026a0729c180;  1 drivers
v0000026a0726dd40_0 .net "EX2_ALU_OPER1", 31 0, v0000026a072515c0_0;  1 drivers
v0000026a0726c120_0 .net "EX2_ALU_OPER2", 31 0, v0000026a07250d00_0;  1 drivers
v0000026a0726bb80_0 .net "EX2_ALU_OUT", 31 0, L_0000026a07281850;  1 drivers
v0000026a0726c760_0 .net "EX2_PC", 31 0, v0000026a072504e0_0;  1 drivers
v0000026a0726cee0_0 .net "EX2_PFC_to_IF", 31 0, v0000026a07251520_0;  1 drivers
v0000026a0726da20_0 .net "EX2_forward_to_B", 31 0, v0000026a07250580_0;  1 drivers
v0000026a0726bd60_0 .net "EX2_is_beq", 0 0, v0000026a072509e0_0;  1 drivers
v0000026a0726cda0_0 .net "EX2_is_bne", 0 0, v0000026a07251660_0;  1 drivers
v0000026a0726c8a0_0 .net "EX2_is_jal", 0 0, v0000026a07250a80_0;  1 drivers
v0000026a0726c940_0 .net "EX2_is_jr", 0 0, v0000026a07250da0_0;  1 drivers
v0000026a0726dca0_0 .net "EX2_is_oper2_immed", 0 0, v0000026a07250b20_0;  1 drivers
v0000026a0726dde0_0 .net "EX2_memread", 0 0, v0000026a072517a0_0;  1 drivers
v0000026a0726ce40_0 .net "EX2_memwrite", 0 0, v0000026a07251840_0;  1 drivers
v0000026a0726cd00_0 .net "EX2_opcode", 11 0, v0000026a07250440_0;  1 drivers
v0000026a0726d160_0 .net "EX2_predicted", 0 0, v0000026a07250bc0_0;  1 drivers
v0000026a0726bc20_0 .net "EX2_rd_ind", 4 0, v0000026a072501c0_0;  1 drivers
v0000026a0726de80_0 .net "EX2_rd_indzero", 0 0, v0000026a072503a0_0;  1 drivers
v0000026a0726d980_0 .net "EX2_regwrite", 0 0, v0000026a07250260_0;  1 drivers
v0000026a0726c1c0_0 .net "EX2_rs1", 31 0, v0000026a07250300_0;  1 drivers
v0000026a0726c9e0_0 .net "EX2_rs1_ind", 4 0, v0000026a07250e40_0;  1 drivers
v0000026a0726ca80_0 .net "EX2_rs2_ind", 4 0, v0000026a07250ee0_0;  1 drivers
v0000026a0726cb20_0 .net "EX2_rs2_out", 31 0, v0000026a07250f80_0;  1 drivers
v0000026a0726d700_0 .net "ID_INST", 31 0, v0000026a07253c90_0;  1 drivers
v0000026a0726cf80_0 .net "ID_PC", 31 0, v0000026a07253d30_0;  1 drivers
v0000026a0726d7a0_0 .net "ID_PFC_to_EX", 31 0, L_0000026a07284870;  1 drivers
v0000026a0726d2a0_0 .net "ID_PFC_to_IF", 31 0, L_0000026a07285270;  1 drivers
v0000026a0726bcc0_0 .net "ID_forward_to_B", 31 0, L_0000026a07286ad0;  1 drivers
v0000026a0726d340_0 .net "ID_is_beq", 0 0, L_0000026a07285d10;  1 drivers
v0000026a0726dfc0_0 .net "ID_is_bne", 0 0, L_0000026a072860d0;  1 drivers
v0000026a0726db60_0 .net "ID_is_j", 0 0, L_0000026a07287390;  1 drivers
v0000026a0726e060_0 .net "ID_is_jal", 0 0, L_0000026a07286f30;  1 drivers
v0000026a0726e100_0 .net "ID_is_jr", 0 0, L_0000026a07286170;  1 drivers
v0000026a0726d3e0_0 .net "ID_is_oper2_immed", 0 0, L_0000026a07288e40;  1 drivers
v0000026a0726e1a0_0 .net "ID_memread", 0 0, L_0000026a07286fd0;  1 drivers
v0000026a0726be00_0 .net "ID_memwrite", 0 0, L_0000026a07287110;  1 drivers
v0000026a0726bea0_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  1 drivers
v0000026a0726c260_0 .net "ID_predicted", 0 0, v0000026a07257390_0;  1 drivers
v0000026a0726e6a0_0 .net "ID_rd_ind", 4 0, v0000026a07268de0_0;  1 drivers
v0000026a0726e920_0 .net "ID_regwrite", 0 0, L_0000026a07286d50;  1 drivers
v0000026a0726e740_0 .net "ID_rs1", 31 0, v0000026a07259d70_0;  1 drivers
v0000026a0726e7e0_0 .net "ID_rs1_ind", 4 0, v0000026a07268ac0_0;  1 drivers
v0000026a0726e560_0 .net "ID_rs2", 31 0, v0000026a07259ff0_0;  1 drivers
v0000026a0726e380_0 .net "ID_rs2_ind", 4 0, v0000026a07268fc0_0;  1 drivers
v0000026a0726ea60_0 .net "IF_INST", 31 0, L_0000026a072884a0;  1 drivers
v0000026a0726e880_0 .net "IF_pc", 31 0, v0000026a07269060_0;  1 drivers
v0000026a0726e9c0_0 .net "MEM_ALU_OUT", 31 0, v0000026a0723f260_0;  1 drivers
v0000026a0726e420_0 .net "MEM_Data_mem_out", 31 0, v0000026a0726a640_0;  1 drivers
v0000026a0726e4c0_0 .net "MEM_memread", 0 0, v0000026a07240020_0;  1 drivers
v0000026a0726e600_0 .net "MEM_memwrite", 0 0, v0000026a0723e7c0_0;  1 drivers
v0000026a07282f70_0 .net "MEM_opcode", 11 0, v0000026a0723fe40_0;  1 drivers
v0000026a072824d0_0 .net "MEM_rd_ind", 4 0, v0000026a0723fb20_0;  1 drivers
v0000026a07283290_0 .net "MEM_rd_indzero", 0 0, v0000026a0723e900_0;  1 drivers
v0000026a07283010_0 .net "MEM_regwrite", 0 0, v0000026a0723f300_0;  1 drivers
v0000026a07281df0_0 .net "MEM_rs2", 31 0, v0000026a0723e9a0_0;  1 drivers
v0000026a07283fb0_0 .net "PC", 31 0, L_0000026a07301ac0;  alias, 1 drivers
v0000026a07284230_0 .net "STALL_ID1_FLUSH", 0 0, v0000026a07255c70_0;  1 drivers
v0000026a072840f0_0 .net "STALL_ID2_FLUSH", 0 0, v0000026a07254cd0_0;  1 drivers
v0000026a07282250_0 .net "STALL_IF_FLUSH", 0 0, v0000026a07259190_0;  1 drivers
v0000026a07282a70_0 .net "WB_ALU_OUT", 31 0, v0000026a0726aa00_0;  1 drivers
v0000026a07284050_0 .net "WB_Data_mem_out", 31 0, v0000026a07269c40_0;  1 drivers
v0000026a07281fd0_0 .net "WB_memread", 0 0, v0000026a0726a000_0;  1 drivers
v0000026a07283c90_0 .net "WB_rd_ind", 4 0, v0000026a0726bae0_0;  1 drivers
v0000026a07283bf0_0 .net "WB_rd_indzero", 0 0, v0000026a0726b220_0;  1 drivers
v0000026a072822f0_0 .net "WB_regwrite", 0 0, v0000026a07269380_0;  1 drivers
v0000026a07282d90_0 .net "Wrong_prediction", 0 0, L_0000026a0729d0d0;  1 drivers
v0000026a07284190_0 .net *"_ivl_1", 0 0, L_0000026a071c0750;  1 drivers
v0000026a072830b0_0 .net *"_ivl_13", 0 0, L_0000026a071c16a0;  1 drivers
v0000026a07283d30_0 .net *"_ivl_14", 0 0, L_0000026a07283790;  1 drivers
v0000026a07283dd0_0 .net *"_ivl_19", 0 0, L_0000026a071c0bb0;  1 drivers
v0000026a072842d0_0 .net *"_ivl_2", 0 0, L_0000026a07283510;  1 drivers
v0000026a07284370_0 .net *"_ivl_20", 0 0, L_0000026a072838d0;  1 drivers
v0000026a07283150_0 .net *"_ivl_25", 0 0, L_0000026a071c10f0;  1 drivers
v0000026a07283e70_0 .net *"_ivl_26", 0 0, L_0000026a07283970;  1 drivers
v0000026a07283b50_0 .net *"_ivl_31", 0 0, L_0000026a071c1cc0;  1 drivers
v0000026a07281e90_0 .net *"_ivl_32", 0 0, L_0000026a07283a10;  1 drivers
v0000026a07284410_0 .net *"_ivl_40", 31 0, L_0000026a07286df0;  1 drivers
L_0000026a072a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a072831f0_0 .net *"_ivl_43", 26 0, L_0000026a072a0c58;  1 drivers
L_0000026a072a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a07282570_0 .net/2u *"_ivl_44", 31 0, L_0000026a072a0ca0;  1 drivers
v0000026a072827f0_0 .net *"_ivl_52", 31 0, L_0000026a072f4590;  1 drivers
L_0000026a072a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a072844b0_0 .net *"_ivl_55", 26 0, L_0000026a072a0d30;  1 drivers
L_0000026a072a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a07281d50_0 .net/2u *"_ivl_56", 31 0, L_0000026a072a0d78;  1 drivers
v0000026a07282b10_0 .net *"_ivl_7", 0 0, L_0000026a071c1da0;  1 drivers
v0000026a072835b0_0 .net *"_ivl_8", 0 0, L_0000026a072836f0;  1 drivers
v0000026a07282bb0_0 .net "alu_selA", 1 0, L_0000026a07283830;  1 drivers
v0000026a07281f30_0 .net "alu_selB", 1 0, L_0000026a07285810;  1 drivers
v0000026a07282890_0 .net "clk", 0 0, L_0000026a071c1080;  1 drivers
v0000026a07282070_0 .var "cycles_consumed", 31 0;
v0000026a07283330_0 .net "exhaz", 0 0, L_0000026a071c2190;  1 drivers
v0000026a07283f10_0 .net "exhaz2", 0 0, L_0000026a071c1c50;  1 drivers
v0000026a07282390_0 .net "hlt", 0 0, v0000026a0726a280_0;  1 drivers
v0000026a07282c50_0 .net "idhaz", 0 0, L_0000026a071c1160;  1 drivers
v0000026a07282110_0 .net "idhaz2", 0 0, L_0000026a071c1d30;  1 drivers
v0000026a072821b0_0 .net "if_id_write", 0 0, v0000026a072579d0_0;  1 drivers
v0000026a07282430_0 .net "input_clk", 0 0, v0000026a07282ed0_0;  1 drivers
v0000026a072833d0_0 .net "is_branch_and_taken", 0 0, L_0000026a07287d30;  1 drivers
v0000026a07282610_0 .net "memhaz", 0 0, L_0000026a071c0830;  1 drivers
v0000026a07283ab0_0 .net "memhaz2", 0 0, L_0000026a071c18d0;  1 drivers
v0000026a07282930_0 .net "pc_src", 2 0, L_0000026a07284690;  1 drivers
v0000026a072826b0_0 .net "pc_write", 0 0, v0000026a07257e30_0;  1 drivers
v0000026a07283650_0 .net "rst", 0 0, v0000026a07283470_0;  1 drivers
v0000026a07282750_0 .net "store_rs2_forward", 1 0, L_0000026a072845f0;  1 drivers
v0000026a072829d0_0 .net "wdata_to_reg_file", 31 0, L_0000026a0729d1b0;  1 drivers
E_0000026a071d9250/0 .event negedge, v0000026a072562b0_0;
E_0000026a071d9250/1 .event posedge, v0000026a0723f1c0_0;
E_0000026a071d9250 .event/or E_0000026a071d9250/0, E_0000026a071d9250/1;
L_0000026a07283510 .cmp/eq 5, v0000026a072501c0_0, v0000026a0724e280_0;
L_0000026a072836f0 .cmp/eq 5, v0000026a0723fb20_0, v0000026a0724e280_0;
L_0000026a07283790 .cmp/eq 5, v0000026a0726bae0_0, v0000026a0724e280_0;
L_0000026a072838d0 .cmp/eq 5, v0000026a072501c0_0, v0000026a0724e320_0;
L_0000026a07283970 .cmp/eq 5, v0000026a0723fb20_0, v0000026a0724e320_0;
L_0000026a07283a10 .cmp/eq 5, v0000026a0726bae0_0, v0000026a0724e320_0;
L_0000026a07286df0 .concat [ 5 27 0 0], v0000026a07268de0_0, L_0000026a072a0c58;
L_0000026a07287070 .cmp/ne 32, L_0000026a07286df0, L_0000026a072a0ca0;
L_0000026a072f4590 .concat [ 5 27 0 0], v0000026a072501c0_0, L_0000026a072a0d30;
L_0000026a072f41d0 .cmp/ne 32, L_0000026a072f4590, L_0000026a072a0d78;
S_0000026a06f2d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000026a071c0de0 .functor NOT 1, L_0000026a071c2190, C4<0>, C4<0>, C4<0>;
L_0000026a071c1710 .functor AND 1, L_0000026a071c0830, L_0000026a071c0de0, C4<1>, C4<1>;
L_0000026a071c0910 .functor OR 1, L_0000026a071c1160, L_0000026a071c1710, C4<0>, C4<0>;
L_0000026a071c1780 .functor OR 1, L_0000026a071c1160, L_0000026a071c2190, C4<0>, C4<0>;
v0000026a071e7f60_0 .net *"_ivl_12", 0 0, L_0000026a071c1780;  1 drivers
v0000026a071e6b60_0 .net *"_ivl_2", 0 0, L_0000026a071c0de0;  1 drivers
v0000026a071e6d40_0 .net *"_ivl_5", 0 0, L_0000026a071c1710;  1 drivers
v0000026a071e6f20_0 .net *"_ivl_7", 0 0, L_0000026a071c0910;  1 drivers
v0000026a071e7100_0 .net "alu_selA", 1 0, L_0000026a07283830;  alias, 1 drivers
v0000026a071e7740_0 .net "exhaz", 0 0, L_0000026a071c2190;  alias, 1 drivers
v0000026a071e76a0_0 .net "idhaz", 0 0, L_0000026a071c1160;  alias, 1 drivers
v0000026a071e77e0_0 .net "memhaz", 0 0, L_0000026a071c0830;  alias, 1 drivers
L_0000026a07283830 .concat8 [ 1 1 0 0], L_0000026a071c0910, L_0000026a071c1780;
S_0000026a06f269c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000026a071c0980 .functor NOT 1, L_0000026a071c1c50, C4<0>, C4<0>, C4<0>;
L_0000026a071c1240 .functor AND 1, L_0000026a071c18d0, L_0000026a071c0980, C4<1>, C4<1>;
L_0000026a071c09f0 .functor OR 1, L_0000026a071c1d30, L_0000026a071c1240, C4<0>, C4<0>;
L_0000026a071c0c90 .functor NOT 1, v0000026a0724ff40_0, C4<0>, C4<0>, C4<0>;
L_0000026a071c1a20 .functor AND 1, L_0000026a071c09f0, L_0000026a071c0c90, C4<1>, C4<1>;
L_0000026a071c17f0 .functor OR 1, L_0000026a071c1d30, L_0000026a071c1c50, C4<0>, C4<0>;
L_0000026a071c1940 .functor NOT 1, v0000026a0724ff40_0, C4<0>, C4<0>, C4<0>;
L_0000026a071c1b00 .functor AND 1, L_0000026a071c17f0, L_0000026a071c1940, C4<1>, C4<1>;
v0000026a071e7240_0 .net "EX1_is_oper2_immed", 0 0, v0000026a0724ff40_0;  alias, 1 drivers
v0000026a071e7ce0_0 .net *"_ivl_11", 0 0, L_0000026a071c1a20;  1 drivers
v0000026a071e8140_0 .net *"_ivl_16", 0 0, L_0000026a071c17f0;  1 drivers
v0000026a071e6840_0 .net *"_ivl_17", 0 0, L_0000026a071c1940;  1 drivers
v0000026a071e8460_0 .net *"_ivl_2", 0 0, L_0000026a071c0980;  1 drivers
v0000026a071e7920_0 .net *"_ivl_20", 0 0, L_0000026a071c1b00;  1 drivers
v0000026a071e7420_0 .net *"_ivl_5", 0 0, L_0000026a071c1240;  1 drivers
v0000026a071e80a0_0 .net *"_ivl_7", 0 0, L_0000026a071c09f0;  1 drivers
v0000026a071e6ac0_0 .net *"_ivl_8", 0 0, L_0000026a071c0c90;  1 drivers
v0000026a071e71a0_0 .net "alu_selB", 1 0, L_0000026a07285810;  alias, 1 drivers
v0000026a071e81e0_0 .net "exhaz", 0 0, L_0000026a071c1c50;  alias, 1 drivers
v0000026a071e6c00_0 .net "idhaz", 0 0, L_0000026a071c1d30;  alias, 1 drivers
v0000026a071e8500_0 .net "memhaz", 0 0, L_0000026a071c18d0;  alias, 1 drivers
L_0000026a07285810 .concat8 [ 1 1 0 0], L_0000026a071c1a20, L_0000026a071c1b00;
S_0000026a06f26b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000026a071c2510 .functor NOT 1, L_0000026a071c1c50, C4<0>, C4<0>, C4<0>;
L_0000026a071c24a0 .functor AND 1, L_0000026a071c18d0, L_0000026a071c2510, C4<1>, C4<1>;
L_0000026a071c2580 .functor OR 1, L_0000026a071c1d30, L_0000026a071c24a0, C4<0>, C4<0>;
L_0000026a071c2660 .functor OR 1, L_0000026a071c1d30, L_0000026a071c1c50, C4<0>, C4<0>;
v0000026a071e74c0_0 .net *"_ivl_12", 0 0, L_0000026a071c2660;  1 drivers
v0000026a071e6e80_0 .net *"_ivl_2", 0 0, L_0000026a071c2510;  1 drivers
v0000026a071e67a0_0 .net *"_ivl_5", 0 0, L_0000026a071c24a0;  1 drivers
v0000026a071e68e0_0 .net *"_ivl_7", 0 0, L_0000026a071c2580;  1 drivers
v0000026a071e72e0_0 .net "exhaz", 0 0, L_0000026a071c1c50;  alias, 1 drivers
v0000026a071e6ca0_0 .net "idhaz", 0 0, L_0000026a071c1d30;  alias, 1 drivers
v0000026a07162940_0 .net "memhaz", 0 0, L_0000026a071c18d0;  alias, 1 drivers
v0000026a07162c60_0 .net "store_rs2_forward", 1 0, L_0000026a072845f0;  alias, 1 drivers
L_0000026a072845f0 .concat8 [ 1 1 0 0], L_0000026a071c2580, L_0000026a071c2660;
S_0000026a07009aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000026a07163160_0 .net "EX_ALU_OUT", 31 0, L_0000026a07281850;  alias, 1 drivers
v0000026a07163520_0 .net "EX_memread", 0 0, v0000026a072517a0_0;  alias, 1 drivers
v0000026a0713ec80_0 .net "EX_memwrite", 0 0, v0000026a07251840_0;  alias, 1 drivers
v0000026a0713ee60_0 .net "EX_opcode", 11 0, v0000026a07250440_0;  alias, 1 drivers
v0000026a0723f9e0_0 .net "EX_rd_ind", 4 0, v0000026a072501c0_0;  alias, 1 drivers
v0000026a0723ddc0_0 .net "EX_rd_indzero", 0 0, L_0000026a072f41d0;  1 drivers
v0000026a0723ed60_0 .net "EX_regwrite", 0 0, v0000026a07250260_0;  alias, 1 drivers
v0000026a0723ff80_0 .net "EX_rs2_out", 31 0, v0000026a07250f80_0;  alias, 1 drivers
v0000026a0723f260_0 .var "MEM_ALU_OUT", 31 0;
v0000026a07240020_0 .var "MEM_memread", 0 0;
v0000026a0723e7c0_0 .var "MEM_memwrite", 0 0;
v0000026a0723fe40_0 .var "MEM_opcode", 11 0;
v0000026a0723fb20_0 .var "MEM_rd_ind", 4 0;
v0000026a0723e900_0 .var "MEM_rd_indzero", 0 0;
v0000026a0723f300_0 .var "MEM_regwrite", 0 0;
v0000026a0723e9a0_0 .var "MEM_rs2", 31 0;
v0000026a0723f120_0 .net "clk", 0 0, L_0000026a0729cff0;  1 drivers
v0000026a0723f1c0_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
E_0000026a071d95d0 .event posedge, v0000026a0723f1c0_0, v0000026a0723f120_0;
S_0000026a07009c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000026a06ff1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a06ff14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a06ff1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a06ff1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a06ff1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a06ff15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a06ff15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a06ff1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a06ff1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a06ff1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a06ff16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a06ff16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a06ff1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a06ff1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a06ff17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a06ff17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a06ff1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a06ff1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a06ff1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a06ff18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a06ff18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a06ff1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a06ff1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a06ff1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a06ff19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026a0729ba80 .functor XOR 1, L_0000026a0729b8c0, v0000026a07250bc0_0, C4<0>, C4<0>;
L_0000026a0729c5e0 .functor NOT 1, L_0000026a0729ba80, C4<0>, C4<0>, C4<0>;
L_0000026a0729d060 .functor OR 1, v0000026a07283470_0, L_0000026a0729c5e0, C4<0>, C4<0>;
L_0000026a0729d0d0 .functor NOT 1, L_0000026a0729d060, C4<0>, C4<0>, C4<0>;
v0000026a072425f0_0 .net "ALU_OP", 3 0, v0000026a07242050_0;  1 drivers
v0000026a07244990_0 .net "BranchDecision", 0 0, L_0000026a0729b8c0;  1 drivers
v0000026a072457f0_0 .net "CF", 0 0, v0000026a072440d0_0;  1 drivers
v0000026a07245610_0 .net "EX_opcode", 11 0, v0000026a07250440_0;  alias, 1 drivers
v0000026a07244850_0 .net "Wrong_prediction", 0 0, L_0000026a0729d0d0;  alias, 1 drivers
v0000026a07244a30_0 .net "ZF", 0 0, L_0000026a0729b460;  1 drivers
L_0000026a072a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026a07244670_0 .net/2u *"_ivl_0", 31 0, L_0000026a072a0ce8;  1 drivers
v0000026a072456b0_0 .net *"_ivl_11", 0 0, L_0000026a0729d060;  1 drivers
v0000026a07244c10_0 .net *"_ivl_2", 31 0, L_0000026a07280b30;  1 drivers
v0000026a07245a70_0 .net *"_ivl_6", 0 0, L_0000026a0729ba80;  1 drivers
v0000026a072443f0_0 .net *"_ivl_8", 0 0, L_0000026a0729c5e0;  1 drivers
v0000026a07244f30_0 .net "alu_out", 31 0, L_0000026a07281850;  alias, 1 drivers
v0000026a07244530_0 .net "alu_outw", 31 0, v0000026a07241dd0_0;  1 drivers
v0000026a07245750_0 .net "is_beq", 0 0, v0000026a072509e0_0;  alias, 1 drivers
v0000026a07244e90_0 .net "is_bne", 0 0, v0000026a07251660_0;  alias, 1 drivers
v0000026a07244cb0_0 .net "is_jal", 0 0, v0000026a07250a80_0;  alias, 1 drivers
v0000026a07245890_0 .net "oper1", 31 0, v0000026a072515c0_0;  alias, 1 drivers
v0000026a07245930_0 .net "oper2", 31 0, v0000026a07250d00_0;  alias, 1 drivers
v0000026a07244fd0_0 .net "pc", 31 0, v0000026a072504e0_0;  alias, 1 drivers
v0000026a07244710_0 .net "predicted", 0 0, v0000026a07250bc0_0;  alias, 1 drivers
v0000026a072459d0_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
L_0000026a07280b30 .arith/sum 32, v0000026a072504e0_0, L_0000026a072a0ce8;
L_0000026a07281850 .functor MUXZ 32, v0000026a07241dd0_0, L_0000026a07280b30, v0000026a07250a80_0, C4<>;
S_0000026a07050140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000026a07009c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000026a0729b540 .functor AND 1, v0000026a072509e0_0, L_0000026a0729c500, C4<1>, C4<1>;
L_0000026a0729b620 .functor NOT 1, L_0000026a0729c500, C4<0>, C4<0>, C4<0>;
L_0000026a0729c570 .functor AND 1, v0000026a07251660_0, L_0000026a0729b620, C4<1>, C4<1>;
L_0000026a0729b8c0 .functor OR 1, L_0000026a0729b540, L_0000026a0729c570, C4<0>, C4<0>;
v0000026a07242af0_0 .net "BranchDecision", 0 0, L_0000026a0729b8c0;  alias, 1 drivers
v0000026a07242c30_0 .net *"_ivl_2", 0 0, L_0000026a0729b620;  1 drivers
v0000026a07243450_0 .net "is_beq", 0 0, v0000026a072509e0_0;  alias, 1 drivers
v0000026a07243950_0 .net "is_beq_taken", 0 0, L_0000026a0729b540;  1 drivers
v0000026a07242d70_0 .net "is_bne", 0 0, v0000026a07251660_0;  alias, 1 drivers
v0000026a07241f10_0 .net "is_bne_taken", 0 0, L_0000026a0729c570;  1 drivers
v0000026a07244030_0 .net "is_eq", 0 0, L_0000026a0729c500;  1 drivers
v0000026a07243a90_0 .net "oper1", 31 0, v0000026a072515c0_0;  alias, 1 drivers
v0000026a07243b30_0 .net "oper2", 31 0, v0000026a07250d00_0;  alias, 1 drivers
S_0000026a070502d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000026a07050140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000026a0729be00 .functor XOR 1, L_0000026a07280bd0, L_0000026a0727fb90, C4<0>, C4<0>;
L_0000026a0729bd20 .functor XOR 1, L_0000026a07280d10, L_0000026a07280e50, C4<0>, C4<0>;
L_0000026a0729be70 .functor XOR 1, L_0000026a07281ad0, L_0000026a07281cb0, C4<0>, C4<0>;
L_0000026a0729cea0 .functor XOR 1, L_0000026a07280ef0, L_0000026a0727f550, C4<0>, C4<0>;
L_0000026a0729bf50 .functor XOR 1, L_0000026a0727f7d0, L_0000026a0727f870, C4<0>, C4<0>;
L_0000026a0729c1f0 .functor XOR 1, L_0000026a072810d0, L_0000026a0727fc30, C4<0>, C4<0>;
L_0000026a0729b930 .functor XOR 1, L_0000026a072f0f30, L_0000026a072f1b10, C4<0>, C4<0>;
L_0000026a0729b9a0 .functor XOR 1, L_0000026a072f0fd0, L_0000026a072f11b0, C4<0>, C4<0>;
L_0000026a0729bcb0 .functor XOR 1, L_0000026a072f1250, L_0000026a072f1430, C4<0>, C4<0>;
L_0000026a0729bd90 .functor XOR 1, L_0000026a072f2330, L_0000026a072f1d90, C4<0>, C4<0>;
L_0000026a0729cc70 .functor XOR 1, L_0000026a072f2650, L_0000026a072f0ad0, C4<0>, C4<0>;
L_0000026a0729bbd0 .functor XOR 1, L_0000026a072f02b0, L_0000026a072f0350, C4<0>, C4<0>;
L_0000026a0729bee0 .functor XOR 1, L_0000026a072f1bb0, L_0000026a072f1610, C4<0>, C4<0>;
L_0000026a0729ba10 .functor XOR 1, L_0000026a072f12f0, L_0000026a072f00d0, C4<0>, C4<0>;
L_0000026a0729b700 .functor XOR 1, L_0000026a072f03f0, L_0000026a072f23d0, C4<0>, C4<0>;
L_0000026a0729baf0 .functor XOR 1, L_0000026a072f0530, L_0000026a072f0490, C4<0>, C4<0>;
L_0000026a0729c260 .functor XOR 1, L_0000026a072f0710, L_0000026a072f1ed0, C4<0>, C4<0>;
L_0000026a0729b4d0 .functor XOR 1, L_0000026a072f0850, L_0000026a072f0c10, C4<0>, C4<0>;
L_0000026a0729cb20 .functor XOR 1, L_0000026a072f1110, L_0000026a072f1570, C4<0>, C4<0>;
L_0000026a0729cf80 .functor XOR 1, L_0000026a072f05d0, L_0000026a072f0670, C4<0>, C4<0>;
L_0000026a0729c810 .functor XOR 1, L_0000026a072f1e30, L_0000026a072f1930, C4<0>, C4<0>;
L_0000026a0729c2d0 .functor XOR 1, L_0000026a072f16b0, L_0000026a072f26f0, C4<0>, C4<0>;
L_0000026a0729b690 .functor XOR 1, L_0000026a072f19d0, L_0000026a072f1070, C4<0>, C4<0>;
L_0000026a0729c880 .functor XOR 1, L_0000026a072f1390, L_0000026a072f08f0, C4<0>, C4<0>;
L_0000026a0729c960 .functor XOR 1, L_0000026a072f0cb0, L_0000026a072f0210, C4<0>, C4<0>;
L_0000026a0729cf10 .functor XOR 1, L_0000026a072f07b0, L_0000026a072f14d0, C4<0>, C4<0>;
L_0000026a0729ca40 .functor XOR 1, L_0000026a072f0990, L_0000026a072f17f0, C4<0>, C4<0>;
L_0000026a0729cab0 .functor XOR 1, L_0000026a072f1750, L_0000026a072f2470, C4<0>, C4<0>;
L_0000026a0729c340 .functor XOR 1, L_0000026a072eff90, L_0000026a072f2290, C4<0>, C4<0>;
L_0000026a0729c420 .functor XOR 1, L_0000026a072f2510, L_0000026a072f1890, C4<0>, C4<0>;
L_0000026a0729cc00 .functor XOR 1, L_0000026a072f0a30, L_0000026a072f1a70, C4<0>, C4<0>;
L_0000026a0729c490 .functor XOR 1, L_0000026a072f0170, L_0000026a072f0030, C4<0>, C4<0>;
L_0000026a0729c500/0/0 .functor OR 1, L_0000026a072f1c50, L_0000026a072f1f70, L_0000026a072f0d50, L_0000026a072f0df0;
L_0000026a0729c500/0/4 .functor OR 1, L_0000026a072f0e90, L_0000026a072f1cf0, L_0000026a072f2010, L_0000026a072f20b0;
L_0000026a0729c500/0/8 .functor OR 1, L_0000026a072f2150, L_0000026a072f21f0, L_0000026a072f25b0, L_0000026a072f32d0;
L_0000026a0729c500/0/12 .functor OR 1, L_0000026a072f4ef0, L_0000026a072f4450, L_0000026a072f49f0, L_0000026a072f3e10;
L_0000026a0729c500/0/16 .functor OR 1, L_0000026a072f3af0, L_0000026a072f4c70, L_0000026a072f4130, L_0000026a072f2fb0;
L_0000026a0729c500/0/20 .functor OR 1, L_0000026a072f3370, L_0000026a072f4db0, L_0000026a072f3c30, L_0000026a072f35f0;
L_0000026a0729c500/0/24 .functor OR 1, L_0000026a072f2bf0, L_0000026a072f2f10, L_0000026a072f2790, L_0000026a072f4310;
L_0000026a0729c500/0/28 .functor OR 1, L_0000026a072f2d30, L_0000026a072f3b90, L_0000026a072f3cd0, L_0000026a072f3730;
L_0000026a0729c500/1/0 .functor OR 1, L_0000026a0729c500/0/0, L_0000026a0729c500/0/4, L_0000026a0729c500/0/8, L_0000026a0729c500/0/12;
L_0000026a0729c500/1/4 .functor OR 1, L_0000026a0729c500/0/16, L_0000026a0729c500/0/20, L_0000026a0729c500/0/24, L_0000026a0729c500/0/28;
L_0000026a0729c500 .functor NOR 1, L_0000026a0729c500/1/0, L_0000026a0729c500/1/4, C4<0>, C4<0>;
v0000026a0723efe0_0 .net *"_ivl_0", 0 0, L_0000026a0729be00;  1 drivers
v0000026a0723ee00_0 .net *"_ivl_101", 0 0, L_0000026a072f1ed0;  1 drivers
v0000026a0723de60_0 .net *"_ivl_102", 0 0, L_0000026a0729b4d0;  1 drivers
v0000026a0723ea40_0 .net *"_ivl_105", 0 0, L_0000026a072f0850;  1 drivers
v0000026a0723eae0_0 .net *"_ivl_107", 0 0, L_0000026a072f0c10;  1 drivers
v0000026a0723f3a0_0 .net *"_ivl_108", 0 0, L_0000026a0729cb20;  1 drivers
v0000026a0723e2c0_0 .net *"_ivl_11", 0 0, L_0000026a07280e50;  1 drivers
v0000026a0723eb80_0 .net *"_ivl_111", 0 0, L_0000026a072f1110;  1 drivers
v0000026a0723fc60_0 .net *"_ivl_113", 0 0, L_0000026a072f1570;  1 drivers
v0000026a0723dc80_0 .net *"_ivl_114", 0 0, L_0000026a0729cf80;  1 drivers
v0000026a0723fa80_0 .net *"_ivl_117", 0 0, L_0000026a072f05d0;  1 drivers
v0000026a0723f800_0 .net *"_ivl_119", 0 0, L_0000026a072f0670;  1 drivers
v0000026a0723ec20_0 .net *"_ivl_12", 0 0, L_0000026a0729be70;  1 drivers
v0000026a0723ef40_0 .net *"_ivl_120", 0 0, L_0000026a0729c810;  1 drivers
v0000026a0723fee0_0 .net *"_ivl_123", 0 0, L_0000026a072f1e30;  1 drivers
v0000026a0723fbc0_0 .net *"_ivl_125", 0 0, L_0000026a072f1930;  1 drivers
v0000026a0723f440_0 .net *"_ivl_126", 0 0, L_0000026a0729c2d0;  1 drivers
v0000026a0723f4e0_0 .net *"_ivl_129", 0 0, L_0000026a072f16b0;  1 drivers
v0000026a0723eea0_0 .net *"_ivl_131", 0 0, L_0000026a072f26f0;  1 drivers
v0000026a0723e400_0 .net *"_ivl_132", 0 0, L_0000026a0729b690;  1 drivers
v0000026a072400c0_0 .net *"_ivl_135", 0 0, L_0000026a072f19d0;  1 drivers
v0000026a0723e680_0 .net *"_ivl_137", 0 0, L_0000026a072f1070;  1 drivers
v0000026a0723dd20_0 .net *"_ivl_138", 0 0, L_0000026a0729c880;  1 drivers
v0000026a0723f080_0 .net *"_ivl_141", 0 0, L_0000026a072f1390;  1 drivers
v0000026a0723e720_0 .net *"_ivl_143", 0 0, L_0000026a072f08f0;  1 drivers
v0000026a0723f940_0 .net *"_ivl_144", 0 0, L_0000026a0729c960;  1 drivers
v0000026a0723e860_0 .net *"_ivl_147", 0 0, L_0000026a072f0cb0;  1 drivers
v0000026a0723f580_0 .net *"_ivl_149", 0 0, L_0000026a072f0210;  1 drivers
v0000026a07240160_0 .net *"_ivl_15", 0 0, L_0000026a07281ad0;  1 drivers
v0000026a0723fda0_0 .net *"_ivl_150", 0 0, L_0000026a0729cf10;  1 drivers
v0000026a0723f620_0 .net *"_ivl_153", 0 0, L_0000026a072f07b0;  1 drivers
v0000026a0723f6c0_0 .net *"_ivl_155", 0 0, L_0000026a072f14d0;  1 drivers
v0000026a0723e180_0 .net *"_ivl_156", 0 0, L_0000026a0729ca40;  1 drivers
v0000026a0723f760_0 .net *"_ivl_159", 0 0, L_0000026a072f0990;  1 drivers
v0000026a0723e220_0 .net *"_ivl_161", 0 0, L_0000026a072f17f0;  1 drivers
v0000026a07240200_0 .net *"_ivl_162", 0 0, L_0000026a0729cab0;  1 drivers
v0000026a072402a0_0 .net *"_ivl_165", 0 0, L_0000026a072f1750;  1 drivers
v0000026a0723f8a0_0 .net *"_ivl_167", 0 0, L_0000026a072f2470;  1 drivers
v0000026a0723fd00_0 .net *"_ivl_168", 0 0, L_0000026a0729c340;  1 drivers
v0000026a07240340_0 .net *"_ivl_17", 0 0, L_0000026a07281cb0;  1 drivers
v0000026a0723e4a0_0 .net *"_ivl_171", 0 0, L_0000026a072eff90;  1 drivers
v0000026a0723dbe0_0 .net *"_ivl_173", 0 0, L_0000026a072f2290;  1 drivers
v0000026a0723e360_0 .net *"_ivl_174", 0 0, L_0000026a0729c420;  1 drivers
v0000026a0723df00_0 .net *"_ivl_177", 0 0, L_0000026a072f2510;  1 drivers
v0000026a0723dfa0_0 .net *"_ivl_179", 0 0, L_0000026a072f1890;  1 drivers
v0000026a0723e040_0 .net *"_ivl_18", 0 0, L_0000026a0729cea0;  1 drivers
v0000026a0723e0e0_0 .net *"_ivl_180", 0 0, L_0000026a0729cc00;  1 drivers
v0000026a0723e540_0 .net *"_ivl_183", 0 0, L_0000026a072f0a30;  1 drivers
v0000026a0723e5e0_0 .net *"_ivl_185", 0 0, L_0000026a072f1a70;  1 drivers
v0000026a072411a0_0 .net *"_ivl_186", 0 0, L_0000026a0729c490;  1 drivers
v0000026a07240e80_0 .net *"_ivl_190", 0 0, L_0000026a072f0170;  1 drivers
v0000026a072408e0_0 .net *"_ivl_192", 0 0, L_0000026a072f0030;  1 drivers
v0000026a07240980_0 .net *"_ivl_194", 0 0, L_0000026a072f1c50;  1 drivers
v0000026a07241240_0 .net *"_ivl_196", 0 0, L_0000026a072f1f70;  1 drivers
v0000026a072417e0_0 .net *"_ivl_198", 0 0, L_0000026a072f0d50;  1 drivers
v0000026a072419c0_0 .net *"_ivl_200", 0 0, L_0000026a072f0df0;  1 drivers
v0000026a072414c0_0 .net *"_ivl_202", 0 0, L_0000026a072f0e90;  1 drivers
v0000026a07240c00_0 .net *"_ivl_204", 0 0, L_0000026a072f1cf0;  1 drivers
v0000026a07241740_0 .net *"_ivl_206", 0 0, L_0000026a072f2010;  1 drivers
v0000026a07241380_0 .net *"_ivl_208", 0 0, L_0000026a072f20b0;  1 drivers
v0000026a07240840_0 .net *"_ivl_21", 0 0, L_0000026a07280ef0;  1 drivers
v0000026a07240f20_0 .net *"_ivl_210", 0 0, L_0000026a072f2150;  1 drivers
v0000026a07240ca0_0 .net *"_ivl_212", 0 0, L_0000026a072f21f0;  1 drivers
v0000026a07240de0_0 .net *"_ivl_214", 0 0, L_0000026a072f25b0;  1 drivers
v0000026a07240ac0_0 .net *"_ivl_216", 0 0, L_0000026a072f32d0;  1 drivers
v0000026a07240fc0_0 .net *"_ivl_218", 0 0, L_0000026a072f4ef0;  1 drivers
v0000026a07241880_0 .net *"_ivl_220", 0 0, L_0000026a072f4450;  1 drivers
v0000026a07241560_0 .net *"_ivl_222", 0 0, L_0000026a072f49f0;  1 drivers
v0000026a072412e0_0 .net *"_ivl_224", 0 0, L_0000026a072f3e10;  1 drivers
v0000026a07240700_0 .net *"_ivl_226", 0 0, L_0000026a072f3af0;  1 drivers
v0000026a07240a20_0 .net *"_ivl_228", 0 0, L_0000026a072f4c70;  1 drivers
v0000026a07240d40_0 .net *"_ivl_23", 0 0, L_0000026a0727f550;  1 drivers
v0000026a072407a0_0 .net *"_ivl_230", 0 0, L_0000026a072f4130;  1 drivers
v0000026a07240480_0 .net *"_ivl_232", 0 0, L_0000026a072f2fb0;  1 drivers
v0000026a07241420_0 .net *"_ivl_234", 0 0, L_0000026a072f3370;  1 drivers
v0000026a07241920_0 .net *"_ivl_236", 0 0, L_0000026a072f4db0;  1 drivers
v0000026a07241060_0 .net *"_ivl_238", 0 0, L_0000026a072f3c30;  1 drivers
v0000026a07240b60_0 .net *"_ivl_24", 0 0, L_0000026a0729bf50;  1 drivers
v0000026a07241100_0 .net *"_ivl_240", 0 0, L_0000026a072f35f0;  1 drivers
v0000026a07241a60_0 .net *"_ivl_242", 0 0, L_0000026a072f2bf0;  1 drivers
v0000026a072403e0_0 .net *"_ivl_244", 0 0, L_0000026a072f2f10;  1 drivers
v0000026a07241600_0 .net *"_ivl_246", 0 0, L_0000026a072f2790;  1 drivers
v0000026a072416a0_0 .net *"_ivl_248", 0 0, L_0000026a072f4310;  1 drivers
v0000026a07240520_0 .net *"_ivl_250", 0 0, L_0000026a072f2d30;  1 drivers
v0000026a07240660_0 .net *"_ivl_252", 0 0, L_0000026a072f3b90;  1 drivers
v0000026a072405c0_0 .net *"_ivl_254", 0 0, L_0000026a072f3cd0;  1 drivers
v0000026a071629e0_0 .net *"_ivl_256", 0 0, L_0000026a072f3730;  1 drivers
v0000026a07244350_0 .net *"_ivl_27", 0 0, L_0000026a0727f7d0;  1 drivers
v0000026a072436d0_0 .net *"_ivl_29", 0 0, L_0000026a0727f870;  1 drivers
v0000026a07243270_0 .net *"_ivl_3", 0 0, L_0000026a07280bd0;  1 drivers
v0000026a07243bd0_0 .net *"_ivl_30", 0 0, L_0000026a0729c1f0;  1 drivers
v0000026a072427d0_0 .net *"_ivl_33", 0 0, L_0000026a072810d0;  1 drivers
v0000026a07242410_0 .net *"_ivl_35", 0 0, L_0000026a0727fc30;  1 drivers
v0000026a07242eb0_0 .net *"_ivl_36", 0 0, L_0000026a0729b930;  1 drivers
v0000026a07242230_0 .net *"_ivl_39", 0 0, L_0000026a072f0f30;  1 drivers
v0000026a07242910_0 .net *"_ivl_41", 0 0, L_0000026a072f1b10;  1 drivers
v0000026a07243130_0 .net *"_ivl_42", 0 0, L_0000026a0729b9a0;  1 drivers
v0000026a072431d0_0 .net *"_ivl_45", 0 0, L_0000026a072f0fd0;  1 drivers
v0000026a072434f0_0 .net *"_ivl_47", 0 0, L_0000026a072f11b0;  1 drivers
v0000026a07243d10_0 .net *"_ivl_48", 0 0, L_0000026a0729bcb0;  1 drivers
v0000026a07243590_0 .net *"_ivl_5", 0 0, L_0000026a0727fb90;  1 drivers
v0000026a072433b0_0 .net *"_ivl_51", 0 0, L_0000026a072f1250;  1 drivers
v0000026a07242f50_0 .net *"_ivl_53", 0 0, L_0000026a072f1430;  1 drivers
v0000026a072424b0_0 .net *"_ivl_54", 0 0, L_0000026a0729bd90;  1 drivers
v0000026a07242690_0 .net *"_ivl_57", 0 0, L_0000026a072f2330;  1 drivers
v0000026a07243630_0 .net *"_ivl_59", 0 0, L_0000026a072f1d90;  1 drivers
v0000026a07243f90_0 .net *"_ivl_6", 0 0, L_0000026a0729bd20;  1 drivers
v0000026a07244210_0 .net *"_ivl_60", 0 0, L_0000026a0729cc70;  1 drivers
v0000026a072438b0_0 .net *"_ivl_63", 0 0, L_0000026a072f2650;  1 drivers
v0000026a072429b0_0 .net *"_ivl_65", 0 0, L_0000026a072f0ad0;  1 drivers
v0000026a07243db0_0 .net *"_ivl_66", 0 0, L_0000026a0729bbd0;  1 drivers
v0000026a07243770_0 .net *"_ivl_69", 0 0, L_0000026a072f02b0;  1 drivers
v0000026a07242370_0 .net *"_ivl_71", 0 0, L_0000026a072f0350;  1 drivers
v0000026a07242ff0_0 .net *"_ivl_72", 0 0, L_0000026a0729bee0;  1 drivers
v0000026a07242b90_0 .net *"_ivl_75", 0 0, L_0000026a072f1bb0;  1 drivers
v0000026a07242e10_0 .net *"_ivl_77", 0 0, L_0000026a072f1610;  1 drivers
v0000026a07242870_0 .net *"_ivl_78", 0 0, L_0000026a0729ba10;  1 drivers
v0000026a07243e50_0 .net *"_ivl_81", 0 0, L_0000026a072f12f0;  1 drivers
v0000026a07243090_0 .net *"_ivl_83", 0 0, L_0000026a072f00d0;  1 drivers
v0000026a072420f0_0 .net *"_ivl_84", 0 0, L_0000026a0729b700;  1 drivers
v0000026a07241bf0_0 .net *"_ivl_87", 0 0, L_0000026a072f03f0;  1 drivers
v0000026a07243ef0_0 .net *"_ivl_89", 0 0, L_0000026a072f23d0;  1 drivers
v0000026a07242190_0 .net *"_ivl_9", 0 0, L_0000026a07280d10;  1 drivers
v0000026a07242a50_0 .net *"_ivl_90", 0 0, L_0000026a0729baf0;  1 drivers
v0000026a07242cd0_0 .net *"_ivl_93", 0 0, L_0000026a072f0530;  1 drivers
v0000026a072439f0_0 .net *"_ivl_95", 0 0, L_0000026a072f0490;  1 drivers
v0000026a07243310_0 .net *"_ivl_96", 0 0, L_0000026a0729c260;  1 drivers
v0000026a07242730_0 .net *"_ivl_99", 0 0, L_0000026a072f0710;  1 drivers
v0000026a07241e70_0 .net "a", 31 0, v0000026a072515c0_0;  alias, 1 drivers
v0000026a072442b0_0 .net "b", 31 0, v0000026a07250d00_0;  alias, 1 drivers
v0000026a07242550_0 .net "out", 0 0, L_0000026a0729c500;  alias, 1 drivers
v0000026a07243810_0 .net "temp", 31 0, L_0000026a072f0b70;  1 drivers
L_0000026a07280bd0 .part v0000026a072515c0_0, 0, 1;
L_0000026a0727fb90 .part v0000026a07250d00_0, 0, 1;
L_0000026a07280d10 .part v0000026a072515c0_0, 1, 1;
L_0000026a07280e50 .part v0000026a07250d00_0, 1, 1;
L_0000026a07281ad0 .part v0000026a072515c0_0, 2, 1;
L_0000026a07281cb0 .part v0000026a07250d00_0, 2, 1;
L_0000026a07280ef0 .part v0000026a072515c0_0, 3, 1;
L_0000026a0727f550 .part v0000026a07250d00_0, 3, 1;
L_0000026a0727f7d0 .part v0000026a072515c0_0, 4, 1;
L_0000026a0727f870 .part v0000026a07250d00_0, 4, 1;
L_0000026a072810d0 .part v0000026a072515c0_0, 5, 1;
L_0000026a0727fc30 .part v0000026a07250d00_0, 5, 1;
L_0000026a072f0f30 .part v0000026a072515c0_0, 6, 1;
L_0000026a072f1b10 .part v0000026a07250d00_0, 6, 1;
L_0000026a072f0fd0 .part v0000026a072515c0_0, 7, 1;
L_0000026a072f11b0 .part v0000026a07250d00_0, 7, 1;
L_0000026a072f1250 .part v0000026a072515c0_0, 8, 1;
L_0000026a072f1430 .part v0000026a07250d00_0, 8, 1;
L_0000026a072f2330 .part v0000026a072515c0_0, 9, 1;
L_0000026a072f1d90 .part v0000026a07250d00_0, 9, 1;
L_0000026a072f2650 .part v0000026a072515c0_0, 10, 1;
L_0000026a072f0ad0 .part v0000026a07250d00_0, 10, 1;
L_0000026a072f02b0 .part v0000026a072515c0_0, 11, 1;
L_0000026a072f0350 .part v0000026a07250d00_0, 11, 1;
L_0000026a072f1bb0 .part v0000026a072515c0_0, 12, 1;
L_0000026a072f1610 .part v0000026a07250d00_0, 12, 1;
L_0000026a072f12f0 .part v0000026a072515c0_0, 13, 1;
L_0000026a072f00d0 .part v0000026a07250d00_0, 13, 1;
L_0000026a072f03f0 .part v0000026a072515c0_0, 14, 1;
L_0000026a072f23d0 .part v0000026a07250d00_0, 14, 1;
L_0000026a072f0530 .part v0000026a072515c0_0, 15, 1;
L_0000026a072f0490 .part v0000026a07250d00_0, 15, 1;
L_0000026a072f0710 .part v0000026a072515c0_0, 16, 1;
L_0000026a072f1ed0 .part v0000026a07250d00_0, 16, 1;
L_0000026a072f0850 .part v0000026a072515c0_0, 17, 1;
L_0000026a072f0c10 .part v0000026a07250d00_0, 17, 1;
L_0000026a072f1110 .part v0000026a072515c0_0, 18, 1;
L_0000026a072f1570 .part v0000026a07250d00_0, 18, 1;
L_0000026a072f05d0 .part v0000026a072515c0_0, 19, 1;
L_0000026a072f0670 .part v0000026a07250d00_0, 19, 1;
L_0000026a072f1e30 .part v0000026a072515c0_0, 20, 1;
L_0000026a072f1930 .part v0000026a07250d00_0, 20, 1;
L_0000026a072f16b0 .part v0000026a072515c0_0, 21, 1;
L_0000026a072f26f0 .part v0000026a07250d00_0, 21, 1;
L_0000026a072f19d0 .part v0000026a072515c0_0, 22, 1;
L_0000026a072f1070 .part v0000026a07250d00_0, 22, 1;
L_0000026a072f1390 .part v0000026a072515c0_0, 23, 1;
L_0000026a072f08f0 .part v0000026a07250d00_0, 23, 1;
L_0000026a072f0cb0 .part v0000026a072515c0_0, 24, 1;
L_0000026a072f0210 .part v0000026a07250d00_0, 24, 1;
L_0000026a072f07b0 .part v0000026a072515c0_0, 25, 1;
L_0000026a072f14d0 .part v0000026a07250d00_0, 25, 1;
L_0000026a072f0990 .part v0000026a072515c0_0, 26, 1;
L_0000026a072f17f0 .part v0000026a07250d00_0, 26, 1;
L_0000026a072f1750 .part v0000026a072515c0_0, 27, 1;
L_0000026a072f2470 .part v0000026a07250d00_0, 27, 1;
L_0000026a072eff90 .part v0000026a072515c0_0, 28, 1;
L_0000026a072f2290 .part v0000026a07250d00_0, 28, 1;
L_0000026a072f2510 .part v0000026a072515c0_0, 29, 1;
L_0000026a072f1890 .part v0000026a07250d00_0, 29, 1;
L_0000026a072f0a30 .part v0000026a072515c0_0, 30, 1;
L_0000026a072f1a70 .part v0000026a07250d00_0, 30, 1;
LS_0000026a072f0b70_0_0 .concat8 [ 1 1 1 1], L_0000026a0729be00, L_0000026a0729bd20, L_0000026a0729be70, L_0000026a0729cea0;
LS_0000026a072f0b70_0_4 .concat8 [ 1 1 1 1], L_0000026a0729bf50, L_0000026a0729c1f0, L_0000026a0729b930, L_0000026a0729b9a0;
LS_0000026a072f0b70_0_8 .concat8 [ 1 1 1 1], L_0000026a0729bcb0, L_0000026a0729bd90, L_0000026a0729cc70, L_0000026a0729bbd0;
LS_0000026a072f0b70_0_12 .concat8 [ 1 1 1 1], L_0000026a0729bee0, L_0000026a0729ba10, L_0000026a0729b700, L_0000026a0729baf0;
LS_0000026a072f0b70_0_16 .concat8 [ 1 1 1 1], L_0000026a0729c260, L_0000026a0729b4d0, L_0000026a0729cb20, L_0000026a0729cf80;
LS_0000026a072f0b70_0_20 .concat8 [ 1 1 1 1], L_0000026a0729c810, L_0000026a0729c2d0, L_0000026a0729b690, L_0000026a0729c880;
LS_0000026a072f0b70_0_24 .concat8 [ 1 1 1 1], L_0000026a0729c960, L_0000026a0729cf10, L_0000026a0729ca40, L_0000026a0729cab0;
LS_0000026a072f0b70_0_28 .concat8 [ 1 1 1 1], L_0000026a0729c340, L_0000026a0729c420, L_0000026a0729cc00, L_0000026a0729c490;
LS_0000026a072f0b70_1_0 .concat8 [ 4 4 4 4], LS_0000026a072f0b70_0_0, LS_0000026a072f0b70_0_4, LS_0000026a072f0b70_0_8, LS_0000026a072f0b70_0_12;
LS_0000026a072f0b70_1_4 .concat8 [ 4 4 4 4], LS_0000026a072f0b70_0_16, LS_0000026a072f0b70_0_20, LS_0000026a072f0b70_0_24, LS_0000026a072f0b70_0_28;
L_0000026a072f0b70 .concat8 [ 16 16 0 0], LS_0000026a072f0b70_1_0, LS_0000026a072f0b70_1_4;
L_0000026a072f0170 .part v0000026a072515c0_0, 31, 1;
L_0000026a072f0030 .part v0000026a07250d00_0, 31, 1;
L_0000026a072f1c50 .part L_0000026a072f0b70, 0, 1;
L_0000026a072f1f70 .part L_0000026a072f0b70, 1, 1;
L_0000026a072f0d50 .part L_0000026a072f0b70, 2, 1;
L_0000026a072f0df0 .part L_0000026a072f0b70, 3, 1;
L_0000026a072f0e90 .part L_0000026a072f0b70, 4, 1;
L_0000026a072f1cf0 .part L_0000026a072f0b70, 5, 1;
L_0000026a072f2010 .part L_0000026a072f0b70, 6, 1;
L_0000026a072f20b0 .part L_0000026a072f0b70, 7, 1;
L_0000026a072f2150 .part L_0000026a072f0b70, 8, 1;
L_0000026a072f21f0 .part L_0000026a072f0b70, 9, 1;
L_0000026a072f25b0 .part L_0000026a072f0b70, 10, 1;
L_0000026a072f32d0 .part L_0000026a072f0b70, 11, 1;
L_0000026a072f4ef0 .part L_0000026a072f0b70, 12, 1;
L_0000026a072f4450 .part L_0000026a072f0b70, 13, 1;
L_0000026a072f49f0 .part L_0000026a072f0b70, 14, 1;
L_0000026a072f3e10 .part L_0000026a072f0b70, 15, 1;
L_0000026a072f3af0 .part L_0000026a072f0b70, 16, 1;
L_0000026a072f4c70 .part L_0000026a072f0b70, 17, 1;
L_0000026a072f4130 .part L_0000026a072f0b70, 18, 1;
L_0000026a072f2fb0 .part L_0000026a072f0b70, 19, 1;
L_0000026a072f3370 .part L_0000026a072f0b70, 20, 1;
L_0000026a072f4db0 .part L_0000026a072f0b70, 21, 1;
L_0000026a072f3c30 .part L_0000026a072f0b70, 22, 1;
L_0000026a072f35f0 .part L_0000026a072f0b70, 23, 1;
L_0000026a072f2bf0 .part L_0000026a072f0b70, 24, 1;
L_0000026a072f2f10 .part L_0000026a072f0b70, 25, 1;
L_0000026a072f2790 .part L_0000026a072f0b70, 26, 1;
L_0000026a072f4310 .part L_0000026a072f0b70, 27, 1;
L_0000026a072f2d30 .part L_0000026a072f0b70, 28, 1;
L_0000026a072f3b90 .part L_0000026a072f0b70, 29, 1;
L_0000026a072f3cd0 .part L_0000026a072f0b70, 30, 1;
L_0000026a072f3730 .part L_0000026a072f0b70, 31, 1;
S_0000026a07008200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000026a07009c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000026a071d9610 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000026a0729b460 .functor NOT 1, L_0000026a072817b0, C4<0>, C4<0>, C4<0>;
v0000026a07243c70_0 .net "A", 31 0, v0000026a072515c0_0;  alias, 1 drivers
v0000026a07244170_0 .net "ALUOP", 3 0, v0000026a07242050_0;  alias, 1 drivers
v0000026a07241c90_0 .net "B", 31 0, v0000026a07250d00_0;  alias, 1 drivers
v0000026a072440d0_0 .var "CF", 0 0;
v0000026a07241fb0_0 .net "ZF", 0 0, L_0000026a0729b460;  alias, 1 drivers
v0000026a07241d30_0 .net *"_ivl_1", 0 0, L_0000026a072817b0;  1 drivers
v0000026a07241dd0_0 .var "res", 31 0;
E_0000026a071d8e50 .event anyedge, v0000026a07244170_0, v0000026a07241e70_0, v0000026a072442b0_0, v0000026a072440d0_0;
L_0000026a072817b0 .reduce/or v0000026a07241dd0_0;
S_0000026a07008390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000026a07009c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000026a072463b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a072463e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a07246420 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a07246458 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a07246490 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a072464c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a07246500 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a07246538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a07246570 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a072465a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a072465e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a07246618 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a07246650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a07246688 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a072466c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a072466f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a07246730 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a07246768 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a072467a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a072467d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a07246810 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a07246848 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a07246880 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a072468b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a072468f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a07242050_0 .var "ALU_OP", 3 0;
v0000026a072422d0_0 .net "opcode", 11 0, v0000026a07250440_0;  alias, 1 drivers
E_0000026a071d8fd0 .event anyedge, v0000026a0713ee60_0;
S_0000026a0704d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000026a0724e000_0 .net "EX1_forward_to_B", 31 0, v0000026a0724edc0_0;  alias, 1 drivers
v0000026a0724dce0_0 .net "EX_PFC", 31 0, v0000026a0724e960_0;  alias, 1 drivers
v0000026a0724e460_0 .net "EX_PFC_to_IF", 31 0, L_0000026a0727f690;  alias, 1 drivers
v0000026a0724f2c0_0 .net "alu_selA", 1 0, L_0000026a07283830;  alias, 1 drivers
v0000026a0724fae0_0 .net "alu_selB", 1 0, L_0000026a07285810;  alias, 1 drivers
v0000026a0724e780_0 .net "ex_haz", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a0724fb80_0 .net "id_haz", 31 0, L_0000026a07281850;  alias, 1 drivers
v0000026a0724fa40_0 .net "is_jr", 0 0, v0000026a0724f220_0;  alias, 1 drivers
v0000026a0724ec80_0 .net "mem_haz", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
v0000026a0724dec0_0 .net "oper1", 31 0, L_0000026a072891c0;  alias, 1 drivers
v0000026a07250120_0 .net "oper2", 31 0, L_0000026a0729cdc0;  alias, 1 drivers
v0000026a0724fcc0_0 .net "pc", 31 0, v0000026a0724e500_0;  alias, 1 drivers
v0000026a0724df60_0 .net "rs1", 31 0, v0000026a0724ee60_0;  alias, 1 drivers
v0000026a0724e640_0 .net "rs2_in", 31 0, v0000026a0724fe00_0;  alias, 1 drivers
v0000026a0724eaa0_0 .net "rs2_out", 31 0, L_0000026a0729c180;  alias, 1 drivers
v0000026a0724f7c0_0 .net "store_rs2_forward", 1 0, L_0000026a072845f0;  alias, 1 drivers
L_0000026a0727f690 .functor MUXZ 32, v0000026a0724e960_0, L_0000026a072891c0, v0000026a0724f220_0, C4<>;
S_0000026a0704da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000026a0704d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026a071d9110 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026a07288eb0 .functor NOT 1, L_0000026a0727fd70, C4<0>, C4<0>, C4<0>;
L_0000026a07288270 .functor NOT 1, L_0000026a07281350, C4<0>, C4<0>, C4<0>;
L_0000026a07288660 .functor NOT 1, L_0000026a07280130, C4<0>, C4<0>, C4<0>;
L_0000026a07287c50 .functor NOT 1, L_0000026a072818f0, C4<0>, C4<0>, C4<0>;
L_0000026a07287cc0 .functor AND 32, L_0000026a07287da0, v0000026a0724ee60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a07288f20 .functor AND 32, L_0000026a07287fd0, L_0000026a0729d1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a07288a50 .functor OR 32, L_0000026a07287cc0, L_0000026a07288f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a07288ac0 .functor AND 32, L_0000026a07287be0, v0000026a0723f260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a07289000 .functor OR 32, L_0000026a07288a50, L_0000026a07288ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a07289310 .functor AND 32, L_0000026a07288820, L_0000026a07281850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a072891c0 .functor OR 32, L_0000026a07289000, L_0000026a07289310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a072447b0_0 .net *"_ivl_1", 0 0, L_0000026a0727fd70;  1 drivers
v0000026a072448f0_0 .net *"_ivl_13", 0 0, L_0000026a07280130;  1 drivers
v0000026a072452f0_0 .net *"_ivl_14", 0 0, L_0000026a07288660;  1 drivers
v0000026a072454d0_0 .net *"_ivl_19", 0 0, L_0000026a072813f0;  1 drivers
v0000026a07245570_0 .net *"_ivl_2", 0 0, L_0000026a07288eb0;  1 drivers
v0000026a07248440_0 .net *"_ivl_23", 0 0, L_0000026a07280450;  1 drivers
v0000026a07248a80_0 .net *"_ivl_27", 0 0, L_0000026a072818f0;  1 drivers
v0000026a072495c0_0 .net *"_ivl_28", 0 0, L_0000026a07287c50;  1 drivers
v0000026a07248580_0 .net *"_ivl_33", 0 0, L_0000026a07281210;  1 drivers
v0000026a07249160_0 .net *"_ivl_37", 0 0, L_0000026a07281530;  1 drivers
v0000026a07248c60_0 .net *"_ivl_40", 31 0, L_0000026a07287cc0;  1 drivers
v0000026a07248260_0 .net *"_ivl_42", 31 0, L_0000026a07288f20;  1 drivers
v0000026a072484e0_0 .net *"_ivl_44", 31 0, L_0000026a07288a50;  1 drivers
v0000026a07249340_0 .net *"_ivl_46", 31 0, L_0000026a07288ac0;  1 drivers
v0000026a07249d40_0 .net *"_ivl_48", 31 0, L_0000026a07289000;  1 drivers
v0000026a07249fc0_0 .net *"_ivl_50", 31 0, L_0000026a07289310;  1 drivers
v0000026a07249660_0 .net *"_ivl_7", 0 0, L_0000026a07281350;  1 drivers
v0000026a07249700_0 .net *"_ivl_8", 0 0, L_0000026a07288270;  1 drivers
v0000026a0724a100_0 .net "ina", 31 0, v0000026a0724ee60_0;  alias, 1 drivers
v0000026a0724a060_0 .net "inb", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
v0000026a07248d00_0 .net "inc", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a07247ae0_0 .net "ind", 31 0, L_0000026a07281850;  alias, 1 drivers
v0000026a072498e0_0 .net "out", 31 0, L_0000026a072891c0;  alias, 1 drivers
v0000026a07248300_0 .net "s0", 31 0, L_0000026a07287da0;  1 drivers
v0000026a07249c00_0 .net "s1", 31 0, L_0000026a07287fd0;  1 drivers
v0000026a07249a20_0 .net "s2", 31 0, L_0000026a07287be0;  1 drivers
v0000026a072490c0_0 .net "s3", 31 0, L_0000026a07288820;  1 drivers
v0000026a07248f80_0 .net "sel", 1 0, L_0000026a07283830;  alias, 1 drivers
L_0000026a0727fd70 .part L_0000026a07283830, 1, 1;
LS_0000026a0727f9b0_0_0 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_4 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_8 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_12 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_16 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_20 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_24 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_0_28 .concat [ 1 1 1 1], L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0, L_0000026a07288eb0;
LS_0000026a0727f9b0_1_0 .concat [ 4 4 4 4], LS_0000026a0727f9b0_0_0, LS_0000026a0727f9b0_0_4, LS_0000026a0727f9b0_0_8, LS_0000026a0727f9b0_0_12;
LS_0000026a0727f9b0_1_4 .concat [ 4 4 4 4], LS_0000026a0727f9b0_0_16, LS_0000026a0727f9b0_0_20, LS_0000026a0727f9b0_0_24, LS_0000026a0727f9b0_0_28;
L_0000026a0727f9b0 .concat [ 16 16 0 0], LS_0000026a0727f9b0_1_0, LS_0000026a0727f9b0_1_4;
L_0000026a07281350 .part L_0000026a07283830, 0, 1;
LS_0000026a07280090_0_0 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_4 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_8 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_12 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_16 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_20 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_24 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_0_28 .concat [ 1 1 1 1], L_0000026a07288270, L_0000026a07288270, L_0000026a07288270, L_0000026a07288270;
LS_0000026a07280090_1_0 .concat [ 4 4 4 4], LS_0000026a07280090_0_0, LS_0000026a07280090_0_4, LS_0000026a07280090_0_8, LS_0000026a07280090_0_12;
LS_0000026a07280090_1_4 .concat [ 4 4 4 4], LS_0000026a07280090_0_16, LS_0000026a07280090_0_20, LS_0000026a07280090_0_24, LS_0000026a07280090_0_28;
L_0000026a07280090 .concat [ 16 16 0 0], LS_0000026a07280090_1_0, LS_0000026a07280090_1_4;
L_0000026a07280130 .part L_0000026a07283830, 1, 1;
LS_0000026a072803b0_0_0 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_4 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_8 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_12 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_16 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_20 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_24 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_0_28 .concat [ 1 1 1 1], L_0000026a07288660, L_0000026a07288660, L_0000026a07288660, L_0000026a07288660;
LS_0000026a072803b0_1_0 .concat [ 4 4 4 4], LS_0000026a072803b0_0_0, LS_0000026a072803b0_0_4, LS_0000026a072803b0_0_8, LS_0000026a072803b0_0_12;
LS_0000026a072803b0_1_4 .concat [ 4 4 4 4], LS_0000026a072803b0_0_16, LS_0000026a072803b0_0_20, LS_0000026a072803b0_0_24, LS_0000026a072803b0_0_28;
L_0000026a072803b0 .concat [ 16 16 0 0], LS_0000026a072803b0_1_0, LS_0000026a072803b0_1_4;
L_0000026a072813f0 .part L_0000026a07283830, 0, 1;
LS_0000026a07280270_0_0 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_4 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_8 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_12 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_16 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_20 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_24 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_0_28 .concat [ 1 1 1 1], L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0, L_0000026a072813f0;
LS_0000026a07280270_1_0 .concat [ 4 4 4 4], LS_0000026a07280270_0_0, LS_0000026a07280270_0_4, LS_0000026a07280270_0_8, LS_0000026a07280270_0_12;
LS_0000026a07280270_1_4 .concat [ 4 4 4 4], LS_0000026a07280270_0_16, LS_0000026a07280270_0_20, LS_0000026a07280270_0_24, LS_0000026a07280270_0_28;
L_0000026a07280270 .concat [ 16 16 0 0], LS_0000026a07280270_1_0, LS_0000026a07280270_1_4;
L_0000026a07280450 .part L_0000026a07283830, 1, 1;
LS_0000026a07280630_0_0 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_4 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_8 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_12 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_16 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_20 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_24 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_0_28 .concat [ 1 1 1 1], L_0000026a07280450, L_0000026a07280450, L_0000026a07280450, L_0000026a07280450;
LS_0000026a07280630_1_0 .concat [ 4 4 4 4], LS_0000026a07280630_0_0, LS_0000026a07280630_0_4, LS_0000026a07280630_0_8, LS_0000026a07280630_0_12;
LS_0000026a07280630_1_4 .concat [ 4 4 4 4], LS_0000026a07280630_0_16, LS_0000026a07280630_0_20, LS_0000026a07280630_0_24, LS_0000026a07280630_0_28;
L_0000026a07280630 .concat [ 16 16 0 0], LS_0000026a07280630_1_0, LS_0000026a07280630_1_4;
L_0000026a072818f0 .part L_0000026a07283830, 0, 1;
LS_0000026a07280a90_0_0 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_4 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_8 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_12 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_16 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_20 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_24 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_0_28 .concat [ 1 1 1 1], L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50, L_0000026a07287c50;
LS_0000026a07280a90_1_0 .concat [ 4 4 4 4], LS_0000026a07280a90_0_0, LS_0000026a07280a90_0_4, LS_0000026a07280a90_0_8, LS_0000026a07280a90_0_12;
LS_0000026a07280a90_1_4 .concat [ 4 4 4 4], LS_0000026a07280a90_0_16, LS_0000026a07280a90_0_20, LS_0000026a07280a90_0_24, LS_0000026a07280a90_0_28;
L_0000026a07280a90 .concat [ 16 16 0 0], LS_0000026a07280a90_1_0, LS_0000026a07280a90_1_4;
L_0000026a07281210 .part L_0000026a07283830, 1, 1;
LS_0000026a0727fe10_0_0 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_4 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_8 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_12 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_16 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_20 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_24 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_0_28 .concat [ 1 1 1 1], L_0000026a07281210, L_0000026a07281210, L_0000026a07281210, L_0000026a07281210;
LS_0000026a0727fe10_1_0 .concat [ 4 4 4 4], LS_0000026a0727fe10_0_0, LS_0000026a0727fe10_0_4, LS_0000026a0727fe10_0_8, LS_0000026a0727fe10_0_12;
LS_0000026a0727fe10_1_4 .concat [ 4 4 4 4], LS_0000026a0727fe10_0_16, LS_0000026a0727fe10_0_20, LS_0000026a0727fe10_0_24, LS_0000026a0727fe10_0_28;
L_0000026a0727fe10 .concat [ 16 16 0 0], LS_0000026a0727fe10_1_0, LS_0000026a0727fe10_1_4;
L_0000026a07281530 .part L_0000026a07283830, 0, 1;
LS_0000026a0727feb0_0_0 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_4 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_8 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_12 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_16 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_20 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_24 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_0_28 .concat [ 1 1 1 1], L_0000026a07281530, L_0000026a07281530, L_0000026a07281530, L_0000026a07281530;
LS_0000026a0727feb0_1_0 .concat [ 4 4 4 4], LS_0000026a0727feb0_0_0, LS_0000026a0727feb0_0_4, LS_0000026a0727feb0_0_8, LS_0000026a0727feb0_0_12;
LS_0000026a0727feb0_1_4 .concat [ 4 4 4 4], LS_0000026a0727feb0_0_16, LS_0000026a0727feb0_0_20, LS_0000026a0727feb0_0_24, LS_0000026a0727feb0_0_28;
L_0000026a0727feb0 .concat [ 16 16 0 0], LS_0000026a0727feb0_1_0, LS_0000026a0727feb0_1_4;
S_0000026a07040940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026a0704da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a07287da0 .functor AND 32, L_0000026a0727f9b0, L_0000026a07280090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07244490_0 .net "in1", 31 0, L_0000026a0727f9b0;  1 drivers
v0000026a07245430_0 .net "in2", 31 0, L_0000026a07280090;  1 drivers
v0000026a07245070_0 .net "out", 31 0, L_0000026a07287da0;  alias, 1 drivers
S_0000026a07040ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026a0704da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a07287fd0 .functor AND 32, L_0000026a072803b0, L_0000026a07280270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07245110_0 .net "in1", 31 0, L_0000026a072803b0;  1 drivers
v0000026a07244d50_0 .net "in2", 31 0, L_0000026a07280270;  1 drivers
v0000026a072445d0_0 .net "out", 31 0, L_0000026a07287fd0;  alias, 1 drivers
S_0000026a06fec4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026a0704da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a07287be0 .functor AND 32, L_0000026a07280630, L_0000026a07280a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07244b70_0 .net "in1", 31 0, L_0000026a07280630;  1 drivers
v0000026a07244ad0_0 .net "in2", 31 0, L_0000026a07280a90;  1 drivers
v0000026a07245250_0 .net "out", 31 0, L_0000026a07287be0;  alias, 1 drivers
S_0000026a07246b10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026a0704da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a07288820 .functor AND 32, L_0000026a0727fe10, L_0000026a0727feb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07245390_0 .net "in1", 31 0, L_0000026a0727fe10;  1 drivers
v0000026a07244df0_0 .net "in2", 31 0, L_0000026a0727feb0;  1 drivers
v0000026a072451b0_0 .net "out", 31 0, L_0000026a07288820;  alias, 1 drivers
S_0000026a07246980 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000026a0704d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026a071d9410 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026a072892a0 .functor NOT 1, L_0000026a07281c10, C4<0>, C4<0>, C4<0>;
L_0000026a07289380 .functor NOT 1, L_0000026a0727fff0, C4<0>, C4<0>, C4<0>;
L_0000026a07289150 .functor NOT 1, L_0000026a072809f0, C4<0>, C4<0>, C4<0>;
L_0000026a071c11d0 .functor NOT 1, L_0000026a0727faf0, C4<0>, C4<0>, C4<0>;
L_0000026a0729b850 .functor AND 32, L_0000026a07289230, v0000026a0724edc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729b3f0 .functor AND 32, L_0000026a072893f0, L_0000026a0729d1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729c8f0 .functor OR 32, L_0000026a0729b850, L_0000026a0729b3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a0729cce0 .functor AND 32, L_0000026a07289460, v0000026a0723f260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729bfc0 .functor OR 32, L_0000026a0729c8f0, L_0000026a0729cce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a0729c030 .functor AND 32, L_0000026a0729cb90, L_0000026a07281850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729cdc0 .functor OR 32, L_0000026a0729bfc0, L_0000026a0729c030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a07248da0_0 .net *"_ivl_1", 0 0, L_0000026a07281c10;  1 drivers
v0000026a07248120_0 .net *"_ivl_13", 0 0, L_0000026a072809f0;  1 drivers
v0000026a07248760_0 .net *"_ivl_14", 0 0, L_0000026a07289150;  1 drivers
v0000026a07249e80_0 .net *"_ivl_19", 0 0, L_0000026a07280db0;  1 drivers
v0000026a072486c0_0 .net *"_ivl_2", 0 0, L_0000026a072892a0;  1 drivers
v0000026a07248940_0 .net *"_ivl_23", 0 0, L_0000026a0727fa50;  1 drivers
v0000026a072493e0_0 .net *"_ivl_27", 0 0, L_0000026a0727faf0;  1 drivers
v0000026a07247b80_0 .net *"_ivl_28", 0 0, L_0000026a071c11d0;  1 drivers
v0000026a07247fe0_0 .net *"_ivl_33", 0 0, L_0000026a07280950;  1 drivers
v0000026a072479a0_0 .net *"_ivl_37", 0 0, L_0000026a0727f730;  1 drivers
v0000026a07249ca0_0 .net *"_ivl_40", 31 0, L_0000026a0729b850;  1 drivers
v0000026a07248800_0 .net *"_ivl_42", 31 0, L_0000026a0729b3f0;  1 drivers
v0000026a072497a0_0 .net *"_ivl_44", 31 0, L_0000026a0729c8f0;  1 drivers
v0000026a07247a40_0 .net *"_ivl_46", 31 0, L_0000026a0729cce0;  1 drivers
v0000026a072488a0_0 .net *"_ivl_48", 31 0, L_0000026a0729bfc0;  1 drivers
v0000026a072492a0_0 .net *"_ivl_50", 31 0, L_0000026a0729c030;  1 drivers
v0000026a07248b20_0 .net *"_ivl_7", 0 0, L_0000026a0727fff0;  1 drivers
v0000026a07248bc0_0 .net *"_ivl_8", 0 0, L_0000026a07289380;  1 drivers
v0000026a07248e40_0 .net "ina", 31 0, v0000026a0724edc0_0;  alias, 1 drivers
v0000026a07249480_0 .net "inb", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
v0000026a07247cc0_0 .net "inc", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a07247e00_0 .net "ind", 31 0, L_0000026a07281850;  alias, 1 drivers
v0000026a07247ea0_0 .net "out", 31 0, L_0000026a0729cdc0;  alias, 1 drivers
v0000026a07248ee0_0 .net "s0", 31 0, L_0000026a07289230;  1 drivers
v0000026a07249980_0 .net "s1", 31 0, L_0000026a072893f0;  1 drivers
v0000026a07247f40_0 .net "s2", 31 0, L_0000026a07289460;  1 drivers
v0000026a072481c0_0 .net "s3", 31 0, L_0000026a0729cb90;  1 drivers
v0000026a07249ac0_0 .net "sel", 1 0, L_0000026a07285810;  alias, 1 drivers
L_0000026a07281c10 .part L_0000026a07285810, 1, 1;
LS_0000026a07280f90_0_0 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_4 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_8 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_12 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_16 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_20 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_24 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_0_28 .concat [ 1 1 1 1], L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0, L_0000026a072892a0;
LS_0000026a07280f90_1_0 .concat [ 4 4 4 4], LS_0000026a07280f90_0_0, LS_0000026a07280f90_0_4, LS_0000026a07280f90_0_8, LS_0000026a07280f90_0_12;
LS_0000026a07280f90_1_4 .concat [ 4 4 4 4], LS_0000026a07280f90_0_16, LS_0000026a07280f90_0_20, LS_0000026a07280f90_0_24, LS_0000026a07280f90_0_28;
L_0000026a07280f90 .concat [ 16 16 0 0], LS_0000026a07280f90_1_0, LS_0000026a07280f90_1_4;
L_0000026a0727fff0 .part L_0000026a07285810, 0, 1;
LS_0000026a07280770_0_0 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_4 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_8 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_12 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_16 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_20 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_24 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_0_28 .concat [ 1 1 1 1], L_0000026a07289380, L_0000026a07289380, L_0000026a07289380, L_0000026a07289380;
LS_0000026a07280770_1_0 .concat [ 4 4 4 4], LS_0000026a07280770_0_0, LS_0000026a07280770_0_4, LS_0000026a07280770_0_8, LS_0000026a07280770_0_12;
LS_0000026a07280770_1_4 .concat [ 4 4 4 4], LS_0000026a07280770_0_16, LS_0000026a07280770_0_20, LS_0000026a07280770_0_24, LS_0000026a07280770_0_28;
L_0000026a07280770 .concat [ 16 16 0 0], LS_0000026a07280770_1_0, LS_0000026a07280770_1_4;
L_0000026a072809f0 .part L_0000026a07285810, 1, 1;
LS_0000026a0727fcd0_0_0 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_4 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_8 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_12 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_16 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_20 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_24 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_0_28 .concat [ 1 1 1 1], L_0000026a07289150, L_0000026a07289150, L_0000026a07289150, L_0000026a07289150;
LS_0000026a0727fcd0_1_0 .concat [ 4 4 4 4], LS_0000026a0727fcd0_0_0, LS_0000026a0727fcd0_0_4, LS_0000026a0727fcd0_0_8, LS_0000026a0727fcd0_0_12;
LS_0000026a0727fcd0_1_4 .concat [ 4 4 4 4], LS_0000026a0727fcd0_0_16, LS_0000026a0727fcd0_0_20, LS_0000026a0727fcd0_0_24, LS_0000026a0727fcd0_0_28;
L_0000026a0727fcd0 .concat [ 16 16 0 0], LS_0000026a0727fcd0_1_0, LS_0000026a0727fcd0_1_4;
L_0000026a07280db0 .part L_0000026a07285810, 0, 1;
LS_0000026a07281990_0_0 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_4 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_8 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_12 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_16 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_20 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_24 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_0_28 .concat [ 1 1 1 1], L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0, L_0000026a07280db0;
LS_0000026a07281990_1_0 .concat [ 4 4 4 4], LS_0000026a07281990_0_0, LS_0000026a07281990_0_4, LS_0000026a07281990_0_8, LS_0000026a07281990_0_12;
LS_0000026a07281990_1_4 .concat [ 4 4 4 4], LS_0000026a07281990_0_16, LS_0000026a07281990_0_20, LS_0000026a07281990_0_24, LS_0000026a07281990_0_28;
L_0000026a07281990 .concat [ 16 16 0 0], LS_0000026a07281990_1_0, LS_0000026a07281990_1_4;
L_0000026a0727fa50 .part L_0000026a07285810, 1, 1;
LS_0000026a0727ff50_0_0 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_4 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_8 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_12 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_16 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_20 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_24 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_0_28 .concat [ 1 1 1 1], L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50, L_0000026a0727fa50;
LS_0000026a0727ff50_1_0 .concat [ 4 4 4 4], LS_0000026a0727ff50_0_0, LS_0000026a0727ff50_0_4, LS_0000026a0727ff50_0_8, LS_0000026a0727ff50_0_12;
LS_0000026a0727ff50_1_4 .concat [ 4 4 4 4], LS_0000026a0727ff50_0_16, LS_0000026a0727ff50_0_20, LS_0000026a0727ff50_0_24, LS_0000026a0727ff50_0_28;
L_0000026a0727ff50 .concat [ 16 16 0 0], LS_0000026a0727ff50_1_0, LS_0000026a0727ff50_1_4;
L_0000026a0727faf0 .part L_0000026a07285810, 0, 1;
LS_0000026a07281170_0_0 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_4 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_8 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_12 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_16 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_20 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_24 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_0_28 .concat [ 1 1 1 1], L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0, L_0000026a071c11d0;
LS_0000026a07281170_1_0 .concat [ 4 4 4 4], LS_0000026a07281170_0_0, LS_0000026a07281170_0_4, LS_0000026a07281170_0_8, LS_0000026a07281170_0_12;
LS_0000026a07281170_1_4 .concat [ 4 4 4 4], LS_0000026a07281170_0_16, LS_0000026a07281170_0_20, LS_0000026a07281170_0_24, LS_0000026a07281170_0_28;
L_0000026a07281170 .concat [ 16 16 0 0], LS_0000026a07281170_1_0, LS_0000026a07281170_1_4;
L_0000026a07280950 .part L_0000026a07285810, 1, 1;
LS_0000026a0727f5f0_0_0 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_4 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_8 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_12 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_16 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_20 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_24 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_0_28 .concat [ 1 1 1 1], L_0000026a07280950, L_0000026a07280950, L_0000026a07280950, L_0000026a07280950;
LS_0000026a0727f5f0_1_0 .concat [ 4 4 4 4], LS_0000026a0727f5f0_0_0, LS_0000026a0727f5f0_0_4, LS_0000026a0727f5f0_0_8, LS_0000026a0727f5f0_0_12;
LS_0000026a0727f5f0_1_4 .concat [ 4 4 4 4], LS_0000026a0727f5f0_0_16, LS_0000026a0727f5f0_0_20, LS_0000026a0727f5f0_0_24, LS_0000026a0727f5f0_0_28;
L_0000026a0727f5f0 .concat [ 16 16 0 0], LS_0000026a0727f5f0_1_0, LS_0000026a0727f5f0_1_4;
L_0000026a0727f730 .part L_0000026a07285810, 0, 1;
LS_0000026a072801d0_0_0 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_4 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_8 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_12 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_16 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_20 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_24 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_0_28 .concat [ 1 1 1 1], L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730, L_0000026a0727f730;
LS_0000026a072801d0_1_0 .concat [ 4 4 4 4], LS_0000026a072801d0_0_0, LS_0000026a072801d0_0_4, LS_0000026a072801d0_0_8, LS_0000026a072801d0_0_12;
LS_0000026a072801d0_1_4 .concat [ 4 4 4 4], LS_0000026a072801d0_0_16, LS_0000026a072801d0_0_20, LS_0000026a072801d0_0_24, LS_0000026a072801d0_0_28;
L_0000026a072801d0 .concat [ 16 16 0 0], LS_0000026a072801d0_1_0, LS_0000026a072801d0_1_4;
S_0000026a07247790 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026a07246980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a07289230 .functor AND 32, L_0000026a07280f90, L_0000026a07280770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07249520_0 .net "in1", 31 0, L_0000026a07280f90;  1 drivers
v0000026a07249f20_0 .net "in2", 31 0, L_0000026a07280770;  1 drivers
v0000026a072483a0_0 .net "out", 31 0, L_0000026a07289230;  alias, 1 drivers
S_0000026a07247600 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026a07246980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a072893f0 .functor AND 32, L_0000026a0727fcd0, L_0000026a07281990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a072489e0_0 .net "in1", 31 0, L_0000026a0727fcd0;  1 drivers
v0000026a07249840_0 .net "in2", 31 0, L_0000026a07281990;  1 drivers
v0000026a07248620_0 .net "out", 31 0, L_0000026a072893f0;  alias, 1 drivers
S_0000026a07246ca0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026a07246980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a07289460 .functor AND 32, L_0000026a0727ff50, L_0000026a07281170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07249200_0 .net "in1", 31 0, L_0000026a0727ff50;  1 drivers
v0000026a07248080_0 .net "in2", 31 0, L_0000026a07281170;  1 drivers
v0000026a07247d60_0 .net "out", 31 0, L_0000026a07289460;  alias, 1 drivers
S_0000026a07246e30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026a07246980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a0729cb90 .functor AND 32, L_0000026a0727f5f0, L_0000026a072801d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07249de0_0 .net "in1", 31 0, L_0000026a0727f5f0;  1 drivers
v0000026a07249020_0 .net "in2", 31 0, L_0000026a072801d0;  1 drivers
v0000026a07247c20_0 .net "out", 31 0, L_0000026a0729cb90;  alias, 1 drivers
S_0000026a07247470 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000026a0704d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000026a071d9690 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026a0729c9d0 .functor NOT 1, L_0000026a07280590, C4<0>, C4<0>, C4<0>;
L_0000026a0729bc40 .functor NOT 1, L_0000026a0727f910, C4<0>, C4<0>, C4<0>;
L_0000026a0729b770 .functor NOT 1, L_0000026a072808b0, C4<0>, C4<0>, C4<0>;
L_0000026a0729bb60 .functor NOT 1, L_0000026a072804f0, C4<0>, C4<0>, C4<0>;
L_0000026a0729ce30 .functor AND 32, L_0000026a0729c0a0, v0000026a0724fe00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729c3b0 .functor AND 32, L_0000026a0729c730, L_0000026a0729d1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729b5b0 .functor OR 32, L_0000026a0729ce30, L_0000026a0729c3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a0729b7e0 .functor AND 32, L_0000026a0729c7a0, v0000026a0723f260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729c110 .functor OR 32, L_0000026a0729b5b0, L_0000026a0729b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a0729cd50 .functor AND 32, L_0000026a0729c650, L_0000026a07281850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729c180 .functor OR 32, L_0000026a0729c110, L_0000026a0729cd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a0724b320_0 .net *"_ivl_1", 0 0, L_0000026a07280590;  1 drivers
v0000026a0724a4c0_0 .net *"_ivl_13", 0 0, L_0000026a072808b0;  1 drivers
v0000026a0724b6e0_0 .net *"_ivl_14", 0 0, L_0000026a0729b770;  1 drivers
v0000026a0724a1a0_0 .net *"_ivl_19", 0 0, L_0000026a07281030;  1 drivers
v0000026a0724b500_0 .net *"_ivl_2", 0 0, L_0000026a0729c9d0;  1 drivers
v0000026a0724ad80_0 .net *"_ivl_23", 0 0, L_0000026a07281490;  1 drivers
v0000026a0724b000_0 .net *"_ivl_27", 0 0, L_0000026a072804f0;  1 drivers
v0000026a0724ab00_0 .net *"_ivl_28", 0 0, L_0000026a0729bb60;  1 drivers
v0000026a0724a6a0_0 .net *"_ivl_33", 0 0, L_0000026a072806d0;  1 drivers
v0000026a0724aba0_0 .net *"_ivl_37", 0 0, L_0000026a07281b70;  1 drivers
v0000026a0724a240_0 .net *"_ivl_40", 31 0, L_0000026a0729ce30;  1 drivers
v0000026a0724ae20_0 .net *"_ivl_42", 31 0, L_0000026a0729c3b0;  1 drivers
v0000026a0724b1e0_0 .net *"_ivl_44", 31 0, L_0000026a0729b5b0;  1 drivers
v0000026a0724a380_0 .net *"_ivl_46", 31 0, L_0000026a0729b7e0;  1 drivers
v0000026a0724a740_0 .net *"_ivl_48", 31 0, L_0000026a0729c110;  1 drivers
v0000026a0724a2e0_0 .net *"_ivl_50", 31 0, L_0000026a0729cd50;  1 drivers
v0000026a0724a560_0 .net *"_ivl_7", 0 0, L_0000026a0727f910;  1 drivers
v0000026a0724aec0_0 .net *"_ivl_8", 0 0, L_0000026a0729bc40;  1 drivers
v0000026a0724a600_0 .net "ina", 31 0, v0000026a0724fe00_0;  alias, 1 drivers
v0000026a0724a7e0_0 .net "inb", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
v0000026a0724a9c0_0 .net "inc", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a0724a920_0 .net "ind", 31 0, L_0000026a07281850;  alias, 1 drivers
v0000026a0724aa60_0 .net "out", 31 0, L_0000026a0729c180;  alias, 1 drivers
v0000026a0724af60_0 .net "s0", 31 0, L_0000026a0729c0a0;  1 drivers
v0000026a0724b140_0 .net "s1", 31 0, L_0000026a0729c730;  1 drivers
v0000026a0724b280_0 .net "s2", 31 0, L_0000026a0729c7a0;  1 drivers
v0000026a0724e140_0 .net "s3", 31 0, L_0000026a0729c650;  1 drivers
v0000026a0724e1e0_0 .net "sel", 1 0, L_0000026a072845f0;  alias, 1 drivers
L_0000026a07280590 .part L_0000026a072845f0, 1, 1;
LS_0000026a07280310_0_0 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_4 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_8 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_12 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_16 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_20 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_24 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_0_28 .concat [ 1 1 1 1], L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0, L_0000026a0729c9d0;
LS_0000026a07280310_1_0 .concat [ 4 4 4 4], LS_0000026a07280310_0_0, LS_0000026a07280310_0_4, LS_0000026a07280310_0_8, LS_0000026a07280310_0_12;
LS_0000026a07280310_1_4 .concat [ 4 4 4 4], LS_0000026a07280310_0_16, LS_0000026a07280310_0_20, LS_0000026a07280310_0_24, LS_0000026a07280310_0_28;
L_0000026a07280310 .concat [ 16 16 0 0], LS_0000026a07280310_1_0, LS_0000026a07280310_1_4;
L_0000026a0727f910 .part L_0000026a072845f0, 0, 1;
LS_0000026a072812b0_0_0 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_4 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_8 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_12 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_16 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_20 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_24 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_0_28 .concat [ 1 1 1 1], L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40, L_0000026a0729bc40;
LS_0000026a072812b0_1_0 .concat [ 4 4 4 4], LS_0000026a072812b0_0_0, LS_0000026a072812b0_0_4, LS_0000026a072812b0_0_8, LS_0000026a072812b0_0_12;
LS_0000026a072812b0_1_4 .concat [ 4 4 4 4], LS_0000026a072812b0_0_16, LS_0000026a072812b0_0_20, LS_0000026a072812b0_0_24, LS_0000026a072812b0_0_28;
L_0000026a072812b0 .concat [ 16 16 0 0], LS_0000026a072812b0_1_0, LS_0000026a072812b0_1_4;
L_0000026a072808b0 .part L_0000026a072845f0, 1, 1;
LS_0000026a07281670_0_0 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_4 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_8 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_12 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_16 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_20 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_24 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_0_28 .concat [ 1 1 1 1], L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770, L_0000026a0729b770;
LS_0000026a07281670_1_0 .concat [ 4 4 4 4], LS_0000026a07281670_0_0, LS_0000026a07281670_0_4, LS_0000026a07281670_0_8, LS_0000026a07281670_0_12;
LS_0000026a07281670_1_4 .concat [ 4 4 4 4], LS_0000026a07281670_0_16, LS_0000026a07281670_0_20, LS_0000026a07281670_0_24, LS_0000026a07281670_0_28;
L_0000026a07281670 .concat [ 16 16 0 0], LS_0000026a07281670_1_0, LS_0000026a07281670_1_4;
L_0000026a07281030 .part L_0000026a072845f0, 0, 1;
LS_0000026a07281710_0_0 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_4 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_8 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_12 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_16 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_20 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_24 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_0_28 .concat [ 1 1 1 1], L_0000026a07281030, L_0000026a07281030, L_0000026a07281030, L_0000026a07281030;
LS_0000026a07281710_1_0 .concat [ 4 4 4 4], LS_0000026a07281710_0_0, LS_0000026a07281710_0_4, LS_0000026a07281710_0_8, LS_0000026a07281710_0_12;
LS_0000026a07281710_1_4 .concat [ 4 4 4 4], LS_0000026a07281710_0_16, LS_0000026a07281710_0_20, LS_0000026a07281710_0_24, LS_0000026a07281710_0_28;
L_0000026a07281710 .concat [ 16 16 0 0], LS_0000026a07281710_1_0, LS_0000026a07281710_1_4;
L_0000026a07281490 .part L_0000026a072845f0, 1, 1;
LS_0000026a07281a30_0_0 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_4 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_8 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_12 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_16 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_20 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_24 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_0_28 .concat [ 1 1 1 1], L_0000026a07281490, L_0000026a07281490, L_0000026a07281490, L_0000026a07281490;
LS_0000026a07281a30_1_0 .concat [ 4 4 4 4], LS_0000026a07281a30_0_0, LS_0000026a07281a30_0_4, LS_0000026a07281a30_0_8, LS_0000026a07281a30_0_12;
LS_0000026a07281a30_1_4 .concat [ 4 4 4 4], LS_0000026a07281a30_0_16, LS_0000026a07281a30_0_20, LS_0000026a07281a30_0_24, LS_0000026a07281a30_0_28;
L_0000026a07281a30 .concat [ 16 16 0 0], LS_0000026a07281a30_1_0, LS_0000026a07281a30_1_4;
L_0000026a072804f0 .part L_0000026a072845f0, 0, 1;
LS_0000026a072815d0_0_0 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_4 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_8 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_12 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_16 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_20 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_24 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_0_28 .concat [ 1 1 1 1], L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60, L_0000026a0729bb60;
LS_0000026a072815d0_1_0 .concat [ 4 4 4 4], LS_0000026a072815d0_0_0, LS_0000026a072815d0_0_4, LS_0000026a072815d0_0_8, LS_0000026a072815d0_0_12;
LS_0000026a072815d0_1_4 .concat [ 4 4 4 4], LS_0000026a072815d0_0_16, LS_0000026a072815d0_0_20, LS_0000026a072815d0_0_24, LS_0000026a072815d0_0_28;
L_0000026a072815d0 .concat [ 16 16 0 0], LS_0000026a072815d0_1_0, LS_0000026a072815d0_1_4;
L_0000026a072806d0 .part L_0000026a072845f0, 1, 1;
LS_0000026a07280c70_0_0 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_4 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_8 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_12 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_16 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_20 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_24 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_0_28 .concat [ 1 1 1 1], L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0, L_0000026a072806d0;
LS_0000026a07280c70_1_0 .concat [ 4 4 4 4], LS_0000026a07280c70_0_0, LS_0000026a07280c70_0_4, LS_0000026a07280c70_0_8, LS_0000026a07280c70_0_12;
LS_0000026a07280c70_1_4 .concat [ 4 4 4 4], LS_0000026a07280c70_0_16, LS_0000026a07280c70_0_20, LS_0000026a07280c70_0_24, LS_0000026a07280c70_0_28;
L_0000026a07280c70 .concat [ 16 16 0 0], LS_0000026a07280c70_1_0, LS_0000026a07280c70_1_4;
L_0000026a07281b70 .part L_0000026a072845f0, 0, 1;
LS_0000026a07280810_0_0 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_4 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_8 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_12 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_16 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_20 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_24 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_0_28 .concat [ 1 1 1 1], L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70, L_0000026a07281b70;
LS_0000026a07280810_1_0 .concat [ 4 4 4 4], LS_0000026a07280810_0_0, LS_0000026a07280810_0_4, LS_0000026a07280810_0_8, LS_0000026a07280810_0_12;
LS_0000026a07280810_1_4 .concat [ 4 4 4 4], LS_0000026a07280810_0_16, LS_0000026a07280810_0_20, LS_0000026a07280810_0_24, LS_0000026a07280810_0_28;
L_0000026a07280810 .concat [ 16 16 0 0], LS_0000026a07280810_1_0, LS_0000026a07280810_1_4;
S_0000026a07247150 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026a07247470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a0729c0a0 .functor AND 32, L_0000026a07280310, L_0000026a072812b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a07249b60_0 .net "in1", 31 0, L_0000026a07280310;  1 drivers
v0000026a0724a420_0 .net "in2", 31 0, L_0000026a072812b0;  1 drivers
v0000026a0724b0a0_0 .net "out", 31 0, L_0000026a0729c0a0;  alias, 1 drivers
S_0000026a07246fc0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026a07247470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a0729c730 .functor AND 32, L_0000026a07281670, L_0000026a07281710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a0724b460_0 .net "in1", 31 0, L_0000026a07281670;  1 drivers
v0000026a0724b780_0 .net "in2", 31 0, L_0000026a07281710;  1 drivers
v0000026a0724b640_0 .net "out", 31 0, L_0000026a0729c730;  alias, 1 drivers
S_0000026a072472e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026a07247470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a0729c7a0 .functor AND 32, L_0000026a07281a30, L_0000026a072815d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a0724ac40_0 .net "in1", 31 0, L_0000026a07281a30;  1 drivers
v0000026a0724ace0_0 .net "in2", 31 0, L_0000026a072815d0;  1 drivers
v0000026a0724a880_0 .net "out", 31 0, L_0000026a0729c7a0;  alias, 1 drivers
S_0000026a0724bfe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026a07247470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026a0729c650 .functor AND 32, L_0000026a07280c70, L_0000026a07280810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026a0724b3c0_0 .net "in1", 31 0, L_0000026a07280c70;  1 drivers
v0000026a0724b820_0 .net "in2", 31 0, L_0000026a07280810;  1 drivers
v0000026a0724b5a0_0 .net "out", 31 0, L_0000026a0729c650;  alias, 1 drivers
S_0000026a0724cdf0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000026a07251970 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a072519a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a072519e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a07251a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a07251a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a07251a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a07251ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a07251af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a07251b30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a07251b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a07251ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a07251bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a07251c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a07251c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a07251c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a07251cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a07251cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a07251d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a07251d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a07251d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a07251dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a07251e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a07251e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a07251e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a07251eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a0724e500_0 .var "EX1_PC", 31 0;
v0000026a0724e960_0 .var "EX1_PFC", 31 0;
v0000026a0724edc0_0 .var "EX1_forward_to_B", 31 0;
v0000026a0724f720_0 .var "EX1_is_beq", 0 0;
v0000026a0724e5a0_0 .var "EX1_is_bne", 0 0;
v0000026a0724ffe0_0 .var "EX1_is_jal", 0 0;
v0000026a0724f220_0 .var "EX1_is_jr", 0 0;
v0000026a0724ff40_0 .var "EX1_is_oper2_immed", 0 0;
v0000026a0724e820_0 .var "EX1_memread", 0 0;
v0000026a0724f5e0_0 .var "EX1_memwrite", 0 0;
v0000026a0724dba0_0 .var "EX1_opcode", 11 0;
v0000026a0724e6e0_0 .var "EX1_predicted", 0 0;
v0000026a0724e0a0_0 .var "EX1_rd_ind", 4 0;
v0000026a0724f040_0 .var "EX1_rd_indzero", 0 0;
v0000026a0724e8c0_0 .var "EX1_regwrite", 0 0;
v0000026a0724ee60_0 .var "EX1_rs1", 31 0;
v0000026a0724e280_0 .var "EX1_rs1_ind", 4 0;
v0000026a0724fe00_0 .var "EX1_rs2", 31 0;
v0000026a0724e320_0 .var "EX1_rs2_ind", 4 0;
v0000026a0724e3c0_0 .net "FLUSH", 0 0, v0000026a07255c70_0;  alias, 1 drivers
v0000026a0724ea00_0 .net "ID_PC", 31 0, v0000026a07253d30_0;  alias, 1 drivers
v0000026a0724fc20_0 .net "ID_PFC_to_EX", 31 0, L_0000026a07284870;  alias, 1 drivers
v0000026a0724eb40_0 .net "ID_forward_to_B", 31 0, L_0000026a07286ad0;  alias, 1 drivers
v0000026a0724fd60_0 .net "ID_is_beq", 0 0, L_0000026a07285d10;  alias, 1 drivers
v0000026a0724ebe0_0 .net "ID_is_bne", 0 0, L_0000026a072860d0;  alias, 1 drivers
v0000026a0724fea0_0 .net "ID_is_jal", 0 0, L_0000026a07286f30;  alias, 1 drivers
v0000026a0724f900_0 .net "ID_is_jr", 0 0, L_0000026a07286170;  alias, 1 drivers
v0000026a0724ef00_0 .net "ID_is_oper2_immed", 0 0, L_0000026a07288e40;  alias, 1 drivers
v0000026a0724ed20_0 .net "ID_memread", 0 0, L_0000026a07286fd0;  alias, 1 drivers
v0000026a0724efa0_0 .net "ID_memwrite", 0 0, L_0000026a07287110;  alias, 1 drivers
v0000026a07250080_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
v0000026a0724f360_0 .net "ID_predicted", 0 0, v0000026a07257390_0;  alias, 1 drivers
v0000026a0724f400_0 .net "ID_rd_ind", 4 0, v0000026a07268de0_0;  alias, 1 drivers
v0000026a0724f0e0_0 .net "ID_rd_indzero", 0 0, L_0000026a07287070;  1 drivers
v0000026a0724f180_0 .net "ID_regwrite", 0 0, L_0000026a07286d50;  alias, 1 drivers
v0000026a0724f4a0_0 .net "ID_rs1", 31 0, v0000026a07259d70_0;  alias, 1 drivers
v0000026a0724f540_0 .net "ID_rs1_ind", 4 0, v0000026a07268ac0_0;  alias, 1 drivers
v0000026a0724f680_0 .net "ID_rs2", 31 0, v0000026a07259ff0_0;  alias, 1 drivers
v0000026a0724d9c0_0 .net "ID_rs2_ind", 4 0, v0000026a07268fc0_0;  alias, 1 drivers
v0000026a0724da60_0 .net "clk", 0 0, L_0000026a072880b0;  1 drivers
v0000026a0724de20_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
E_0000026a071d9750 .event posedge, v0000026a0723f1c0_0, v0000026a0724da60_0;
S_0000026a0724c7b0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000026a07251ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a07251f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a07251f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a07251f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a07251fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a07252008 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a07252040 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a07252078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a072520b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a072520e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a07252120 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a07252158 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a07252190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a072521c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a07252200 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a07252238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a07252270 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a072522a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a072522e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a07252318 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a07252350 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a07252388 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a072523c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a072523f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a07252430 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a0724f860_0 .net "EX1_ALU_OPER1", 31 0, L_0000026a072891c0;  alias, 1 drivers
v0000026a0724db00_0 .net "EX1_ALU_OPER2", 31 0, L_0000026a0729cdc0;  alias, 1 drivers
v0000026a0724dc40_0 .net "EX1_PC", 31 0, v0000026a0724e500_0;  alias, 1 drivers
v0000026a0724f9a0_0 .net "EX1_PFC_to_IF", 31 0, L_0000026a0727f690;  alias, 1 drivers
v0000026a0724dd80_0 .net "EX1_forward_to_B", 31 0, v0000026a0724edc0_0;  alias, 1 drivers
v0000026a07251200_0 .net "EX1_is_beq", 0 0, v0000026a0724f720_0;  alias, 1 drivers
v0000026a072510c0_0 .net "EX1_is_bne", 0 0, v0000026a0724e5a0_0;  alias, 1 drivers
v0000026a07250760_0 .net "EX1_is_jal", 0 0, v0000026a0724ffe0_0;  alias, 1 drivers
v0000026a07251480_0 .net "EX1_is_jr", 0 0, v0000026a0724f220_0;  alias, 1 drivers
v0000026a07251700_0 .net "EX1_is_oper2_immed", 0 0, v0000026a0724ff40_0;  alias, 1 drivers
v0000026a07251340_0 .net "EX1_memread", 0 0, v0000026a0724e820_0;  alias, 1 drivers
v0000026a072506c0_0 .net "EX1_memwrite", 0 0, v0000026a0724f5e0_0;  alias, 1 drivers
v0000026a07251020_0 .net "EX1_opcode", 11 0, v0000026a0724dba0_0;  alias, 1 drivers
v0000026a07251160_0 .net "EX1_predicted", 0 0, v0000026a0724e6e0_0;  alias, 1 drivers
v0000026a07250620_0 .net "EX1_rd_ind", 4 0, v0000026a0724e0a0_0;  alias, 1 drivers
v0000026a07250800_0 .net "EX1_rd_indzero", 0 0, v0000026a0724f040_0;  alias, 1 drivers
v0000026a072508a0_0 .net "EX1_regwrite", 0 0, v0000026a0724e8c0_0;  alias, 1 drivers
v0000026a07250940_0 .net "EX1_rs1", 31 0, v0000026a0724ee60_0;  alias, 1 drivers
v0000026a072513e0_0 .net "EX1_rs1_ind", 4 0, v0000026a0724e280_0;  alias, 1 drivers
v0000026a07250c60_0 .net "EX1_rs2_ind", 4 0, v0000026a0724e320_0;  alias, 1 drivers
v0000026a072512a0_0 .net "EX1_rs2_out", 31 0, L_0000026a0729c180;  alias, 1 drivers
v0000026a072515c0_0 .var "EX2_ALU_OPER1", 31 0;
v0000026a07250d00_0 .var "EX2_ALU_OPER2", 31 0;
v0000026a072504e0_0 .var "EX2_PC", 31 0;
v0000026a07251520_0 .var "EX2_PFC_to_IF", 31 0;
v0000026a07250580_0 .var "EX2_forward_to_B", 31 0;
v0000026a072509e0_0 .var "EX2_is_beq", 0 0;
v0000026a07251660_0 .var "EX2_is_bne", 0 0;
v0000026a07250a80_0 .var "EX2_is_jal", 0 0;
v0000026a07250da0_0 .var "EX2_is_jr", 0 0;
v0000026a07250b20_0 .var "EX2_is_oper2_immed", 0 0;
v0000026a072517a0_0 .var "EX2_memread", 0 0;
v0000026a07251840_0 .var "EX2_memwrite", 0 0;
v0000026a07250440_0 .var "EX2_opcode", 11 0;
v0000026a07250bc0_0 .var "EX2_predicted", 0 0;
v0000026a072501c0_0 .var "EX2_rd_ind", 4 0;
v0000026a072503a0_0 .var "EX2_rd_indzero", 0 0;
v0000026a07250260_0 .var "EX2_regwrite", 0 0;
v0000026a07250300_0 .var "EX2_rs1", 31 0;
v0000026a07250e40_0 .var "EX2_rs1_ind", 4 0;
v0000026a07250ee0_0 .var "EX2_rs2_ind", 4 0;
v0000026a07250f80_0 .var "EX2_rs2_out", 31 0;
v0000026a07255130_0 .net "FLUSH", 0 0, v0000026a07254cd0_0;  alias, 1 drivers
v0000026a072560d0_0 .net "clk", 0 0, L_0000026a0729c6c0;  1 drivers
v0000026a07255810_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
E_0000026a071d8f10 .event posedge, v0000026a0723f1c0_0, v0000026a072560d0_0;
S_0000026a0724d430 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000026a0725a480 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a0725a4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a0725a4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a0725a528 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a0725a560 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a0725a598 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a0725a5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a0725a608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a0725a640 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a0725a678 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a0725a6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a0725a6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a0725a720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a0725a758 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a0725a790 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a0725a7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a0725a800 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a0725a838 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a0725a870 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a0725a8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a0725a8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a0725a918 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a0725a950 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a0725a988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a0725a9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026a07288d60 .functor OR 1, L_0000026a07285d10, L_0000026a072860d0, C4<0>, C4<0>;
L_0000026a07287d30 .functor AND 1, L_0000026a07288d60, L_0000026a072879b0, C4<1>, C4<1>;
L_0000026a07288cf0 .functor OR 1, L_0000026a07285d10, L_0000026a072860d0, C4<0>, C4<0>;
L_0000026a07288740 .functor AND 1, L_0000026a07288cf0, L_0000026a072879b0, C4<1>, C4<1>;
L_0000026a072882e0 .functor OR 1, L_0000026a07285d10, L_0000026a072860d0, C4<0>, C4<0>;
L_0000026a07287e10 .functor AND 1, L_0000026a072882e0, v0000026a07257390_0, C4<1>, C4<1>;
v0000026a07252f70_0 .net "EX1_memread", 0 0, v0000026a0724e820_0;  alias, 1 drivers
v0000026a072540f0_0 .net "EX1_opcode", 11 0, v0000026a0724dba0_0;  alias, 1 drivers
v0000026a07254730_0 .net "EX1_rd_ind", 4 0, v0000026a0724e0a0_0;  alias, 1 drivers
v0000026a072538d0_0 .net "EX1_rd_indzero", 0 0, v0000026a0724f040_0;  alias, 1 drivers
v0000026a07253010_0 .net "EX2_memread", 0 0, v0000026a072517a0_0;  alias, 1 drivers
v0000026a07252cf0_0 .net "EX2_opcode", 11 0, v0000026a07250440_0;  alias, 1 drivers
v0000026a07252b10_0 .net "EX2_rd_ind", 4 0, v0000026a072501c0_0;  alias, 1 drivers
v0000026a072530b0_0 .net "EX2_rd_indzero", 0 0, v0000026a072503a0_0;  alias, 1 drivers
v0000026a07254af0_0 .net "ID_EX1_flush", 0 0, v0000026a07255c70_0;  alias, 1 drivers
v0000026a072547d0_0 .net "ID_EX2_flush", 0 0, v0000026a07254cd0_0;  alias, 1 drivers
v0000026a07252e30_0 .net "ID_is_beq", 0 0, L_0000026a07285d10;  alias, 1 drivers
v0000026a07254690_0 .net "ID_is_bne", 0 0, L_0000026a072860d0;  alias, 1 drivers
v0000026a07254190_0 .net "ID_is_j", 0 0, L_0000026a07287390;  alias, 1 drivers
v0000026a072526b0_0 .net "ID_is_jal", 0 0, L_0000026a07286f30;  alias, 1 drivers
v0000026a07253330_0 .net "ID_is_jr", 0 0, L_0000026a07286170;  alias, 1 drivers
v0000026a07252750_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
v0000026a072536f0_0 .net "ID_rs1_ind", 4 0, v0000026a07268ac0_0;  alias, 1 drivers
v0000026a072542d0_0 .net "ID_rs2_ind", 4 0, v0000026a07268fc0_0;  alias, 1 drivers
v0000026a07252bb0_0 .net "IF_ID_flush", 0 0, v0000026a07259190_0;  alias, 1 drivers
v0000026a07253970_0 .net "IF_ID_write", 0 0, v0000026a072579d0_0;  alias, 1 drivers
v0000026a07252a70_0 .net "PC_src", 2 0, L_0000026a07284690;  alias, 1 drivers
v0000026a07253dd0_0 .net "PFC_to_EX", 31 0, L_0000026a07284870;  alias, 1 drivers
v0000026a07254870_0 .net "PFC_to_IF", 31 0, L_0000026a07285270;  alias, 1 drivers
v0000026a072544b0_0 .net "WB_rd_ind", 4 0, v0000026a0726bae0_0;  alias, 1 drivers
v0000026a072531f0_0 .net "Wrong_prediction", 0 0, L_0000026a0729d0d0;  alias, 1 drivers
v0000026a07252d90_0 .net *"_ivl_11", 0 0, L_0000026a07288740;  1 drivers
v0000026a07254410_0 .net *"_ivl_13", 9 0, L_0000026a072847d0;  1 drivers
v0000026a07253290_0 .net *"_ivl_15", 9 0, L_0000026a07286350;  1 drivers
v0000026a07253150_0 .net *"_ivl_16", 9 0, L_0000026a07285e50;  1 drivers
v0000026a072549b0_0 .net *"_ivl_19", 9 0, L_0000026a07285f90;  1 drivers
v0000026a072533d0_0 .net *"_ivl_20", 9 0, L_0000026a072865d0;  1 drivers
v0000026a072535b0_0 .net *"_ivl_25", 0 0, L_0000026a072882e0;  1 drivers
v0000026a07253a10_0 .net *"_ivl_27", 0 0, L_0000026a07287e10;  1 drivers
v0000026a072545f0_0 .net *"_ivl_29", 9 0, L_0000026a07285130;  1 drivers
v0000026a07252c50_0 .net *"_ivl_3", 0 0, L_0000026a07288d60;  1 drivers
L_0000026a072a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000026a07254550_0 .net/2u *"_ivl_30", 9 0, L_0000026a072a01f0;  1 drivers
v0000026a07254230_0 .net *"_ivl_32", 9 0, L_0000026a07284d70;  1 drivers
v0000026a07252ed0_0 .net *"_ivl_35", 9 0, L_0000026a07285db0;  1 drivers
v0000026a07254910_0 .net *"_ivl_37", 9 0, L_0000026a07284c30;  1 drivers
v0000026a07254a50_0 .net *"_ivl_38", 9 0, L_0000026a07285ef0;  1 drivers
v0000026a07253470_0 .net *"_ivl_40", 9 0, L_0000026a072854f0;  1 drivers
L_0000026a072a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a07253510_0 .net/2s *"_ivl_45", 21 0, L_0000026a072a0238;  1 drivers
L_0000026a072a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a07254050_0 .net/2s *"_ivl_50", 21 0, L_0000026a072a0280;  1 drivers
v0000026a07253650_0 .net *"_ivl_9", 0 0, L_0000026a07288cf0;  1 drivers
v0000026a07253ab0_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a07254370_0 .net "forward_to_B", 31 0, L_0000026a07286ad0;  alias, 1 drivers
v0000026a07254b90_0 .net "imm", 31 0, v0000026a07259af0_0;  1 drivers
v0000026a07253790_0 .net "inst", 31 0, v0000026a07253c90_0;  alias, 1 drivers
v0000026a072527f0_0 .net "is_branch_and_taken", 0 0, L_0000026a07287d30;  alias, 1 drivers
v0000026a07253f10_0 .net "is_oper2_immed", 0 0, L_0000026a07288e40;  alias, 1 drivers
v0000026a07252610_0 .net "mem_read", 0 0, L_0000026a07286fd0;  alias, 1 drivers
v0000026a07253fb0_0 .net "mem_write", 0 0, L_0000026a07287110;  alias, 1 drivers
v0000026a07254c30_0 .net "pc", 31 0, v0000026a07253d30_0;  alias, 1 drivers
v0000026a07253e70_0 .net "pc_write", 0 0, v0000026a07257e30_0;  alias, 1 drivers
v0000026a07253830_0 .net "predicted", 0 0, L_0000026a072879b0;  1 drivers
v0000026a072524d0_0 .net "predicted_to_EX", 0 0, v0000026a07257390_0;  alias, 1 drivers
v0000026a07252890_0 .net "reg_write", 0 0, L_0000026a07286d50;  alias, 1 drivers
v0000026a07252570_0 .net "reg_write_from_wb", 0 0, v0000026a07269380_0;  alias, 1 drivers
v0000026a07252930_0 .net "rs1", 31 0, v0000026a07259d70_0;  alias, 1 drivers
v0000026a072529d0_0 .net "rs2", 31 0, v0000026a07259ff0_0;  alias, 1 drivers
v0000026a07253b50_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
v0000026a07253bf0_0 .net "wr_reg_data", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
L_0000026a07286ad0 .functor MUXZ 32, v0000026a07259ff0_0, v0000026a07259af0_0, L_0000026a07288e40, C4<>;
L_0000026a072847d0 .part v0000026a07253d30_0, 0, 10;
L_0000026a07286350 .part v0000026a07253c90_0, 0, 10;
L_0000026a07285e50 .arith/sum 10, L_0000026a072847d0, L_0000026a07286350;
L_0000026a07285f90 .part v0000026a07253c90_0, 0, 10;
L_0000026a072865d0 .functor MUXZ 10, L_0000026a07285f90, L_0000026a07285e50, L_0000026a07288740, C4<>;
L_0000026a07285130 .part v0000026a07253d30_0, 0, 10;
L_0000026a07284d70 .arith/sum 10, L_0000026a07285130, L_0000026a072a01f0;
L_0000026a07285db0 .part v0000026a07253d30_0, 0, 10;
L_0000026a07284c30 .part v0000026a07253c90_0, 0, 10;
L_0000026a07285ef0 .arith/sum 10, L_0000026a07285db0, L_0000026a07284c30;
L_0000026a072854f0 .functor MUXZ 10, L_0000026a07285ef0, L_0000026a07284d70, L_0000026a07287e10, C4<>;
L_0000026a07285270 .concat8 [ 10 22 0 0], L_0000026a072865d0, L_0000026a072a0238;
L_0000026a07284870 .concat8 [ 10 22 0 0], L_0000026a072854f0, L_0000026a072a0280;
S_0000026a0724c170 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000026a0724d430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000026a0725aa00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a0725aa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a0725aa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a0725aaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a0725aae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a0725ab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a0725ab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a0725ab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a0725abc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a0725abf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a0725ac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a0725ac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a0725aca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a0725acd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a0725ad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a0725ad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a0725ad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a0725adb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a0725adf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a0725ae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a0725ae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a0725ae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a0725aed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a0725af08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a0725af40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026a07289070 .functor OR 1, L_0000026a072879b0, L_0000026a07286c10, C4<0>, C4<0>;
L_0000026a07287a20 .functor OR 1, L_0000026a07289070, L_0000026a07286cb0, C4<0>, C4<0>;
v0000026a07256df0_0 .net "EX1_opcode", 11 0, v0000026a0724dba0_0;  alias, 1 drivers
v0000026a07256030_0 .net "EX2_opcode", 11 0, v0000026a07250440_0;  alias, 1 drivers
v0000026a07255270_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
v0000026a07256a30_0 .net "PC_src", 2 0, L_0000026a07284690;  alias, 1 drivers
v0000026a07256ad0_0 .net "Wrong_prediction", 0 0, L_0000026a0729d0d0;  alias, 1 drivers
L_0000026a072a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000026a07256f30_0 .net/2u *"_ivl_0", 2 0, L_0000026a072a03e8;  1 drivers
v0000026a07256710_0 .net *"_ivl_10", 0 0, L_0000026a07286b70;  1 drivers
L_0000026a072a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000026a07255db0_0 .net/2u *"_ivl_12", 2 0, L_0000026a072a0508;  1 drivers
L_0000026a072a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026a07256b70_0 .net/2u *"_ivl_14", 11 0, L_0000026a072a0550;  1 drivers
v0000026a072567b0_0 .net *"_ivl_16", 0 0, L_0000026a07286c10;  1 drivers
v0000026a072558b0_0 .net *"_ivl_19", 0 0, L_0000026a07289070;  1 drivers
L_0000026a072a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000026a07256e90_0 .net/2u *"_ivl_2", 11 0, L_0000026a072a0430;  1 drivers
L_0000026a072a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026a07257250_0 .net/2u *"_ivl_20", 11 0, L_0000026a072a0598;  1 drivers
v0000026a07255310_0 .net *"_ivl_22", 0 0, L_0000026a07286cb0;  1 drivers
v0000026a07257110_0 .net *"_ivl_25", 0 0, L_0000026a07287a20;  1 drivers
L_0000026a072a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026a072553b0_0 .net/2u *"_ivl_26", 2 0, L_0000026a072a05e0;  1 drivers
L_0000026a072a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026a07255e50_0 .net/2u *"_ivl_28", 2 0, L_0000026a072a0628;  1 drivers
v0000026a072559f0_0 .net *"_ivl_30", 2 0, L_0000026a07285630;  1 drivers
v0000026a07255d10_0 .net *"_ivl_32", 2 0, L_0000026a07284eb0;  1 drivers
v0000026a072563f0_0 .net *"_ivl_34", 2 0, L_0000026a072851d0;  1 drivers
v0000026a072565d0_0 .net *"_ivl_4", 0 0, L_0000026a07284cd0;  1 drivers
L_0000026a072a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026a07255b30_0 .net/2u *"_ivl_6", 2 0, L_0000026a072a0478;  1 drivers
L_0000026a072a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026a07254ff0_0 .net/2u *"_ivl_8", 11 0, L_0000026a072a04c0;  1 drivers
v0000026a07255bd0_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a07256490_0 .net "predicted", 0 0, L_0000026a072879b0;  alias, 1 drivers
v0000026a07255590_0 .net "predicted_to_EX", 0 0, v0000026a07257390_0;  alias, 1 drivers
v0000026a07256850_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
v0000026a072568f0_0 .net "state", 1 0, v0000026a07256c10_0;  1 drivers
L_0000026a07284cd0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0430;
L_0000026a07286b70 .cmp/eq 12, v0000026a0724dba0_0, L_0000026a072a04c0;
L_0000026a07286c10 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0550;
L_0000026a07286cb0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0598;
L_0000026a07285630 .functor MUXZ 3, L_0000026a072a0628, L_0000026a072a05e0, L_0000026a07287a20, C4<>;
L_0000026a07284eb0 .functor MUXZ 3, L_0000026a07285630, L_0000026a072a0508, L_0000026a07286b70, C4<>;
L_0000026a072851d0 .functor MUXZ 3, L_0000026a07284eb0, L_0000026a072a0478, L_0000026a07284cd0, C4<>;
L_0000026a07284690 .functor MUXZ 3, L_0000026a072851d0, L_0000026a072a03e8, L_0000026a0729d0d0, C4<>;
S_0000026a0724cf80 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000026a0724c170;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000026a0725af80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a0725afb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a0725aff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a0725b028 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a0725b060 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a0725b098 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a0725b0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a0725b108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a0725b140 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a0725b178 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a0725b1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a0725b1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a0725b220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a0725b258 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a0725b290 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a0725b2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a0725b300 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a0725b338 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a0725b370 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a0725b3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a0725b3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a0725b418 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a0725b450 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a0725b488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a0725b4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026a07287940 .functor OR 1, L_0000026a072868f0, L_0000026a07286990, C4<0>, C4<0>;
L_0000026a07287b00 .functor OR 1, L_0000026a072867b0, L_0000026a07286030, C4<0>, C4<0>;
L_0000026a07288350 .functor AND 1, L_0000026a07287940, L_0000026a07287b00, C4<1>, C4<1>;
L_0000026a072883c0 .functor NOT 1, L_0000026a07288350, C4<0>, C4<0>, C4<0>;
L_0000026a072877f0 .functor OR 1, v0000026a07283470_0, L_0000026a072883c0, C4<0>, C4<0>;
L_0000026a072879b0 .functor NOT 1, L_0000026a072877f0, C4<0>, C4<0>, C4<0>;
v0000026a07256fd0_0 .net "EX_opcode", 11 0, v0000026a07250440_0;  alias, 1 drivers
v0000026a07256170_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
v0000026a07257070_0 .net "Wrong_prediction", 0 0, L_0000026a0729d0d0;  alias, 1 drivers
L_0000026a072a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026a07256210_0 .net/2u *"_ivl_0", 11 0, L_0000026a072a02c8;  1 drivers
L_0000026a072a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026a07256350_0 .net/2u *"_ivl_10", 1 0, L_0000026a072a0358;  1 drivers
v0000026a07256530_0 .net *"_ivl_12", 0 0, L_0000026a072867b0;  1 drivers
L_0000026a072a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026a07255ef0_0 .net/2u *"_ivl_14", 1 0, L_0000026a072a03a0;  1 drivers
v0000026a072556d0_0 .net *"_ivl_16", 0 0, L_0000026a07286030;  1 drivers
v0000026a07254f50_0 .net *"_ivl_19", 0 0, L_0000026a07287b00;  1 drivers
v0000026a07255f90_0 .net *"_ivl_2", 0 0, L_0000026a072868f0;  1 drivers
v0000026a07256670_0 .net *"_ivl_21", 0 0, L_0000026a07288350;  1 drivers
v0000026a072554f0_0 .net *"_ivl_22", 0 0, L_0000026a072883c0;  1 drivers
v0000026a07255770_0 .net *"_ivl_25", 0 0, L_0000026a072877f0;  1 drivers
L_0000026a072a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026a072551d0_0 .net/2u *"_ivl_4", 11 0, L_0000026a072a0310;  1 drivers
v0000026a07256d50_0 .net *"_ivl_6", 0 0, L_0000026a07286990;  1 drivers
v0000026a07255a90_0 .net *"_ivl_9", 0 0, L_0000026a07287940;  1 drivers
v0000026a072562b0_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a07255090_0 .net "predicted", 0 0, L_0000026a072879b0;  alias, 1 drivers
v0000026a07257390_0 .var "predicted_to_EX", 0 0;
v0000026a07255450_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
v0000026a07256c10_0 .var "state", 1 0;
E_0000026a071d90d0 .event posedge, v0000026a072562b0_0, v0000026a0723f1c0_0;
L_0000026a072868f0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a02c8;
L_0000026a07286990 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0310;
L_0000026a072867b0 .cmp/eq 2, v0000026a07256c10_0, L_0000026a072a0358;
L_0000026a07286030 .cmp/eq 2, v0000026a07256c10_0, L_0000026a072a03a0;
S_0000026a0724c940 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000026a0724d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000026a0725d510 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a0725d548 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a0725d580 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a0725d5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a0725d5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a0725d628 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a0725d660 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a0725d698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a0725d6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a0725d708 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a0725d740 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a0725d778 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a0725d7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a0725d7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a0725d820 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a0725d858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a0725d890 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a0725d8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a0725d900 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a0725d938 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a0725d970 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a0725d9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a0725d9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a0725da18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a0725da50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a07254d70_0 .net "EX1_memread", 0 0, v0000026a0724e820_0;  alias, 1 drivers
v0000026a072571b0_0 .net "EX1_rd_ind", 4 0, v0000026a0724e0a0_0;  alias, 1 drivers
v0000026a07255630_0 .net "EX1_rd_indzero", 0 0, v0000026a0724f040_0;  alias, 1 drivers
v0000026a072572f0_0 .net "EX2_memread", 0 0, v0000026a072517a0_0;  alias, 1 drivers
v0000026a07257430_0 .net "EX2_rd_ind", 4 0, v0000026a072501c0_0;  alias, 1 drivers
v0000026a07256990_0 .net "EX2_rd_indzero", 0 0, v0000026a072503a0_0;  alias, 1 drivers
v0000026a07255c70_0 .var "ID_EX1_flush", 0 0;
v0000026a07254cd0_0 .var "ID_EX2_flush", 0 0;
v0000026a07256cb0_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
v0000026a07254e10_0 .net "ID_rs1_ind", 4 0, v0000026a07268ac0_0;  alias, 1 drivers
v0000026a07254eb0_0 .net "ID_rs2_ind", 4 0, v0000026a07268fc0_0;  alias, 1 drivers
v0000026a072579d0_0 .var "IF_ID_Write", 0 0;
v0000026a07259190_0 .var "IF_ID_flush", 0 0;
v0000026a07257e30_0 .var "PC_Write", 0 0;
v0000026a07259230_0 .net "Wrong_prediction", 0 0, L_0000026a0729d0d0;  alias, 1 drivers
E_0000026a071d9050/0 .event anyedge, v0000026a07244850_0, v0000026a0724e820_0, v0000026a0724f040_0, v0000026a0724f540_0;
E_0000026a071d9050/1 .event anyedge, v0000026a0724e0a0_0, v0000026a0724d9c0_0, v0000026a07163520_0, v0000026a072503a0_0;
E_0000026a071d9050/2 .event anyedge, v0000026a0723f9e0_0, v0000026a07250080_0;
E_0000026a071d9050 .event/or E_0000026a071d9050/0, E_0000026a071d9050/1, E_0000026a071d9050/2;
S_0000026a0724cad0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000026a0724d430;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000026a0725da90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a0725dac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a0725db00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a0725db38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a0725db70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a0725dba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a0725dbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a0725dc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a0725dc50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a0725dc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a0725dcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a0725dcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a0725dd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a0725dd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a0725dda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a0725ddd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a0725de10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a0725de48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a0725de80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a0725deb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a0725def0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a0725df28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a0725df60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a0725df98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a0725dfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026a07288510 .functor OR 1, L_0000026a07285310, L_0000026a07284730, C4<0>, C4<0>;
L_0000026a07287a90 .functor OR 1, L_0000026a07288510, L_0000026a07285450, C4<0>, C4<0>;
L_0000026a07288dd0 .functor OR 1, L_0000026a07287a90, L_0000026a07285590, C4<0>, C4<0>;
L_0000026a07288c80 .functor OR 1, L_0000026a07288dd0, L_0000026a07285b30, C4<0>, C4<0>;
L_0000026a07288200 .functor OR 1, L_0000026a07288c80, L_0000026a072856d0, C4<0>, C4<0>;
L_0000026a07288970 .functor OR 1, L_0000026a07288200, L_0000026a072862b0, C4<0>, C4<0>;
L_0000026a07288580 .functor OR 1, L_0000026a07288970, L_0000026a07285a90, C4<0>, C4<0>;
L_0000026a07288e40 .functor OR 1, L_0000026a07288580, L_0000026a07285c70, C4<0>, C4<0>;
L_0000026a072875c0 .functor OR 1, L_0000026a072871b0, L_0000026a072872f0, C4<0>, C4<0>;
L_0000026a072887b0 .functor OR 1, L_0000026a072875c0, L_0000026a07287250, C4<0>, C4<0>;
L_0000026a072886d0 .functor OR 1, L_0000026a072887b0, L_0000026a07286e90, C4<0>, C4<0>;
L_0000026a072889e0 .functor OR 1, L_0000026a072886d0, L_0000026a07287430, C4<0>, C4<0>;
v0000026a072574d0_0 .net "ID_opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
L_0000026a072a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000026a07257610_0 .net/2u *"_ivl_0", 11 0, L_0000026a072a0670;  1 drivers
L_0000026a072a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000026a07259550_0 .net/2u *"_ivl_10", 11 0, L_0000026a072a0700;  1 drivers
L_0000026a072a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026a07257570_0 .net/2u *"_ivl_102", 11 0, L_0000026a072a0bc8;  1 drivers
L_0000026a072a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026a07259370_0 .net/2u *"_ivl_106", 11 0, L_0000026a072a0c10;  1 drivers
v0000026a07257a70_0 .net *"_ivl_12", 0 0, L_0000026a07285450;  1 drivers
v0000026a07257c50_0 .net *"_ivl_15", 0 0, L_0000026a07287a90;  1 drivers
L_0000026a072a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000026a07259730_0 .net/2u *"_ivl_16", 11 0, L_0000026a072a0748;  1 drivers
v0000026a07257750_0 .net *"_ivl_18", 0 0, L_0000026a07285590;  1 drivers
v0000026a07258010_0 .net *"_ivl_2", 0 0, L_0000026a07285310;  1 drivers
v0000026a072588d0_0 .net *"_ivl_21", 0 0, L_0000026a07288dd0;  1 drivers
L_0000026a072a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000026a07258d30_0 .net/2u *"_ivl_22", 11 0, L_0000026a072a0790;  1 drivers
v0000026a07257b10_0 .net *"_ivl_24", 0 0, L_0000026a07285b30;  1 drivers
v0000026a07257cf0_0 .net *"_ivl_27", 0 0, L_0000026a07288c80;  1 drivers
L_0000026a072a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026a07258470_0 .net/2u *"_ivl_28", 11 0, L_0000026a072a07d8;  1 drivers
v0000026a07257930_0 .net *"_ivl_30", 0 0, L_0000026a072856d0;  1 drivers
v0000026a07258970_0 .net *"_ivl_33", 0 0, L_0000026a07288200;  1 drivers
L_0000026a072a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a072595f0_0 .net/2u *"_ivl_34", 11 0, L_0000026a072a0820;  1 drivers
v0000026a072590f0_0 .net *"_ivl_36", 0 0, L_0000026a072862b0;  1 drivers
v0000026a07258510_0 .net *"_ivl_39", 0 0, L_0000026a07288970;  1 drivers
L_0000026a072a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000026a07258a10_0 .net/2u *"_ivl_4", 11 0, L_0000026a072a06b8;  1 drivers
L_0000026a072a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000026a072580b0_0 .net/2u *"_ivl_40", 11 0, L_0000026a072a0868;  1 drivers
v0000026a072592d0_0 .net *"_ivl_42", 0 0, L_0000026a07285a90;  1 drivers
v0000026a07257f70_0 .net *"_ivl_45", 0 0, L_0000026a07288580;  1 drivers
L_0000026a072a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000026a07259410_0 .net/2u *"_ivl_46", 11 0, L_0000026a072a08b0;  1 drivers
v0000026a07258dd0_0 .net *"_ivl_48", 0 0, L_0000026a07285c70;  1 drivers
L_0000026a072a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026a07259a50_0 .net/2u *"_ivl_52", 11 0, L_0000026a072a08f8;  1 drivers
L_0000026a072a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026a07259690_0 .net/2u *"_ivl_56", 11 0, L_0000026a072a0940;  1 drivers
v0000026a072581f0_0 .net *"_ivl_6", 0 0, L_0000026a07284730;  1 drivers
L_0000026a072a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026a07259870_0 .net/2u *"_ivl_60", 11 0, L_0000026a072a0988;  1 drivers
L_0000026a072a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000026a072576b0_0 .net/2u *"_ivl_64", 11 0, L_0000026a072a09d0;  1 drivers
L_0000026a072a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026a07258ab0_0 .net/2u *"_ivl_68", 11 0, L_0000026a072a0a18;  1 drivers
L_0000026a072a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026a07258290_0 .net/2u *"_ivl_72", 11 0, L_0000026a072a0a60;  1 drivers
v0000026a07258b50_0 .net *"_ivl_74", 0 0, L_0000026a072871b0;  1 drivers
L_0000026a072a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000026a07257bb0_0 .net/2u *"_ivl_76", 11 0, L_0000026a072a0aa8;  1 drivers
v0000026a07258e70_0 .net *"_ivl_78", 0 0, L_0000026a072872f0;  1 drivers
v0000026a07257d90_0 .net *"_ivl_81", 0 0, L_0000026a072875c0;  1 drivers
L_0000026a072a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026a07257ed0_0 .net/2u *"_ivl_82", 11 0, L_0000026a072a0af0;  1 drivers
v0000026a07258150_0 .net *"_ivl_84", 0 0, L_0000026a07287250;  1 drivers
v0000026a07258330_0 .net *"_ivl_87", 0 0, L_0000026a072887b0;  1 drivers
L_0000026a072a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026a072583d0_0 .net/2u *"_ivl_88", 11 0, L_0000026a072a0b38;  1 drivers
v0000026a07258790_0 .net *"_ivl_9", 0 0, L_0000026a07288510;  1 drivers
v0000026a072585b0_0 .net *"_ivl_90", 0 0, L_0000026a07286e90;  1 drivers
v0000026a07259910_0 .net *"_ivl_93", 0 0, L_0000026a072886d0;  1 drivers
L_0000026a072a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026a07258650_0 .net/2u *"_ivl_94", 11 0, L_0000026a072a0b80;  1 drivers
v0000026a07257890_0 .net *"_ivl_96", 0 0, L_0000026a07287430;  1 drivers
v0000026a072586f0_0 .net *"_ivl_99", 0 0, L_0000026a072889e0;  1 drivers
v0000026a07258830_0 .net "is_beq", 0 0, L_0000026a07285d10;  alias, 1 drivers
v0000026a07258f10_0 .net "is_bne", 0 0, L_0000026a072860d0;  alias, 1 drivers
v0000026a072594b0_0 .net "is_j", 0 0, L_0000026a07287390;  alias, 1 drivers
v0000026a07258bf0_0 .net "is_jal", 0 0, L_0000026a07286f30;  alias, 1 drivers
v0000026a07258c90_0 .net "is_jr", 0 0, L_0000026a07286170;  alias, 1 drivers
v0000026a072597d0_0 .net "is_oper2_immed", 0 0, L_0000026a07288e40;  alias, 1 drivers
v0000026a072599b0_0 .net "memread", 0 0, L_0000026a07286fd0;  alias, 1 drivers
v0000026a07258fb0_0 .net "memwrite", 0 0, L_0000026a07287110;  alias, 1 drivers
v0000026a07259050_0 .net "regwrite", 0 0, L_0000026a07286d50;  alias, 1 drivers
L_0000026a07285310 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0670;
L_0000026a07284730 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a06b8;
L_0000026a07285450 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0700;
L_0000026a07285590 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0748;
L_0000026a07285b30 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0790;
L_0000026a072856d0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a07d8;
L_0000026a072862b0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0820;
L_0000026a07285a90 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0868;
L_0000026a07285c70 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a08b0;
L_0000026a07285d10 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a08f8;
L_0000026a072860d0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0940;
L_0000026a07286170 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0988;
L_0000026a07286f30 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a09d0;
L_0000026a07287390 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0a18;
L_0000026a072871b0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0a60;
L_0000026a072872f0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0aa8;
L_0000026a07287250 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0af0;
L_0000026a07286e90 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0b38;
L_0000026a07287430 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0b80;
L_0000026a07286d50 .reduce/nor L_0000026a072889e0;
L_0000026a07286fd0 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0bc8;
L_0000026a07287110 .cmp/eq 12, v0000026a07268f20_0, L_0000026a072a0c10;
S_0000026a0724d750 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000026a0724d430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000026a07266020 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a07266058 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a07266090 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a072660c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a07266100 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a07266138 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a07266170 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a072661a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a072661e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a07266218 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a07266250 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a07266288 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a072662c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a072662f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a07266330 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a07266368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a072663a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a072663d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a07266410 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a07266448 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a07266480 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a072664b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a072664f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a07266528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a07266560 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a07259af0_0 .var "Immed", 31 0;
v0000026a07259b90_0 .net "Inst", 31 0, v0000026a07253c90_0;  alias, 1 drivers
v0000026a07259c30_0 .net "opcode", 11 0, v0000026a07268f20_0;  alias, 1 drivers
E_0000026a071d8d90 .event anyedge, v0000026a07250080_0, v0000026a07259b90_0;
S_0000026a0724c300 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000026a0724d430;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000026a07259d70_0 .var "Read_data1", 31 0;
v0000026a07259ff0_0 .var "Read_data2", 31 0;
v0000026a0725a310_0 .net "Read_reg1", 4 0, v0000026a07268ac0_0;  alias, 1 drivers
v0000026a0725a3b0_0 .net "Read_reg2", 4 0, v0000026a07268fc0_0;  alias, 1 drivers
v0000026a07259eb0_0 .net "Write_data", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
v0000026a07259cd0_0 .net "Write_en", 0 0, v0000026a07269380_0;  alias, 1 drivers
v0000026a07259f50_0 .net "Write_reg", 4 0, v0000026a0726bae0_0;  alias, 1 drivers
v0000026a0725a090_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a0725a1d0_0 .var/i "i", 31 0;
v0000026a0725a270 .array "reg_file", 0 31, 31 0;
v0000026a0725a130_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
E_0000026a071d8a90 .event posedge, v0000026a072562b0_0;
S_0000026a0724d2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000026a0724c300;
 .timescale 0 0;
v0000026a07259e10_0 .var/i "i", 31 0;
S_0000026a0724b9a0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000026a072665a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a072665d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a07266610 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a07266648 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a07266680 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a072666b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a072666f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a07266728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a07266760 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a07266798 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a072667d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a07266808 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a07266840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a07266878 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a072668b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a072668e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a07266920 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a07266958 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a07266990 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a072669c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a07266a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a07266a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a07266a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a07266aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a07266ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a07253c90_0 .var "ID_INST", 31 0;
v0000026a07253d30_0 .var "ID_PC", 31 0;
v0000026a07268f20_0 .var "ID_opcode", 11 0;
v0000026a07268de0_0 .var "ID_rd_ind", 4 0;
v0000026a07268ac0_0 .var "ID_rs1_ind", 4 0;
v0000026a07268fc0_0 .var "ID_rs2_ind", 4 0;
v0000026a07266ea0_0 .net "IF_FLUSH", 0 0, v0000026a07259190_0;  alias, 1 drivers
v0000026a07266f40_0 .net "IF_INST", 31 0, L_0000026a072884a0;  alias, 1 drivers
v0000026a072680c0_0 .net "IF_PC", 31 0, v0000026a07269060_0;  alias, 1 drivers
v0000026a07268020_0 .net "clk", 0 0, L_0000026a07288040;  1 drivers
v0000026a07268ca0_0 .net "if_id_Write", 0 0, v0000026a072579d0_0;  alias, 1 drivers
v0000026a07267bc0_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
E_0000026a071d9090 .event posedge, v0000026a0723f1c0_0, v0000026a07268020_0;
S_0000026a0724d5c0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000026a0726b5e0_0 .net "EX1_PFC", 31 0, L_0000026a0727f690;  alias, 1 drivers
v0000026a0726b400_0 .net "EX2_PFC", 31 0, v0000026a07251520_0;  alias, 1 drivers
v0000026a0726b720_0 .net "ID_PFC", 31 0, L_0000026a07285270;  alias, 1 drivers
v0000026a07269880_0 .net "PC_src", 2 0, L_0000026a07284690;  alias, 1 drivers
v0000026a0726b040_0 .net "PC_write", 0 0, v0000026a07257e30_0;  alias, 1 drivers
L_0000026a072a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026a07269ce0_0 .net/2u *"_ivl_0", 31 0, L_0000026a072a0088;  1 drivers
v0000026a0726a960_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a0726b540_0 .net "inst", 31 0, L_0000026a072884a0;  alias, 1 drivers
v0000026a07269ec0_0 .net "inst_mem_in", 31 0, v0000026a07269060_0;  alias, 1 drivers
v0000026a0726a820_0 .net "pc_reg_in", 31 0, L_0000026a07288b30;  1 drivers
v0000026a0726adc0_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
L_0000026a072859f0 .arith/sum 32, v0000026a07269060_0, L_0000026a072a0088;
S_0000026a0724bb30 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000026a0724d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000026a072884a0 .functor BUFZ 32, L_0000026a072853b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a07266fe0_0 .net "Data_Out", 31 0, L_0000026a072884a0;  alias, 1 drivers
v0000026a07267940 .array "InstMem", 0 1023, 31 0;
v0000026a07268d40_0 .net *"_ivl_0", 31 0, L_0000026a072853b0;  1 drivers
v0000026a07269240_0 .net *"_ivl_3", 9 0, L_0000026a07284b90;  1 drivers
v0000026a07267ee0_0 .net *"_ivl_4", 11 0, L_0000026a07284550;  1 drivers
L_0000026a072a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a07268a20_0 .net *"_ivl_7", 1 0, L_0000026a072a01a8;  1 drivers
v0000026a07266d60_0 .net "addr", 31 0, v0000026a07269060_0;  alias, 1 drivers
v0000026a072679e0_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a07268e80_0 .var/i "i", 31 0;
L_0000026a072853b0 .array/port v0000026a07267940, L_0000026a07284550;
L_0000026a07284b90 .part v0000026a07269060_0, 0, 10;
L_0000026a07284550 .concat [ 10 2 0 0], L_0000026a07284b90, L_0000026a072a01a8;
S_0000026a0724cc60 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000026a0724d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000026a071d88d0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000026a07267440_0 .net "DataIn", 31 0, L_0000026a07288b30;  alias, 1 drivers
v0000026a07269060_0 .var "DataOut", 31 0;
v0000026a07267e40_0 .net "PC_Write", 0 0, v0000026a07257e30_0;  alias, 1 drivers
v0000026a07267080_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a07268160_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
S_0000026a0724c490 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000026a0724d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000026a071d8dd0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000026a071c2350 .functor NOT 1, L_0000026a07285bd0, C4<0>, C4<0>, C4<0>;
L_0000026a071c25f0 .functor NOT 1, L_0000026a072863f0, C4<0>, C4<0>, C4<0>;
L_0000026a071c23c0 .functor AND 1, L_0000026a071c2350, L_0000026a071c25f0, C4<1>, C4<1>;
L_0000026a071c2430 .functor NOT 1, L_0000026a07286850, C4<0>, C4<0>, C4<0>;
L_0000026a0715c470 .functor AND 1, L_0000026a071c23c0, L_0000026a071c2430, C4<1>, C4<1>;
L_0000026a0715c6a0 .functor AND 32, L_0000026a07285770, L_0000026a072859f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0715cc50 .functor NOT 1, L_0000026a07284ff0, C4<0>, C4<0>, C4<0>;
L_0000026a0715c390 .functor NOT 1, L_0000026a07285090, C4<0>, C4<0>, C4<0>;
L_0000026a07287630 .functor AND 1, L_0000026a0715cc50, L_0000026a0715c390, C4<1>, C4<1>;
L_0000026a07287e80 .functor AND 1, L_0000026a07287630, L_0000026a07286710, C4<1>, C4<1>;
L_0000026a07288f90 .functor AND 32, L_0000026a07284af0, L_0000026a07285270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a07287550 .functor OR 32, L_0000026a0715c6a0, L_0000026a07288f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a072885f0 .functor NOT 1, L_0000026a07286a30, C4<0>, C4<0>, C4<0>;
L_0000026a07288190 .functor AND 1, L_0000026a072885f0, L_0000026a07286530, C4<1>, C4<1>;
L_0000026a07288430 .functor NOT 1, L_0000026a07284910, C4<0>, C4<0>, C4<0>;
L_0000026a07288900 .functor AND 1, L_0000026a07288190, L_0000026a07288430, C4<1>, C4<1>;
L_0000026a07287b70 .functor AND 32, L_0000026a07286490, v0000026a07269060_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a07288ba0 .functor OR 32, L_0000026a07287550, L_0000026a07287b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a07287860 .functor NOT 1, L_0000026a07284f50, C4<0>, C4<0>, C4<0>;
L_0000026a072890e0 .functor AND 1, L_0000026a07287860, L_0000026a07286210, C4<1>, C4<1>;
L_0000026a072876a0 .functor AND 1, L_0000026a072890e0, L_0000026a072858b0, C4<1>, C4<1>;
L_0000026a07288890 .functor AND 32, L_0000026a07284e10, L_0000026a0727f690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a072878d0 .functor OR 32, L_0000026a07288ba0, L_0000026a07288890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a07287780 .functor NOT 1, L_0000026a07285950, C4<0>, C4<0>, C4<0>;
L_0000026a07287f60 .functor AND 1, L_0000026a07286670, L_0000026a07287780, C4<1>, C4<1>;
L_0000026a07287ef0 .functor NOT 1, L_0000026a072849b0, C4<0>, C4<0>, C4<0>;
L_0000026a07287710 .functor AND 1, L_0000026a07287f60, L_0000026a07287ef0, C4<1>, C4<1>;
L_0000026a07288120 .functor AND 32, L_0000026a07284a50, v0000026a07251520_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a07288b30 .functor OR 32, L_0000026a072878d0, L_0000026a07288120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a07268b60_0 .net *"_ivl_1", 0 0, L_0000026a07285bd0;  1 drivers
v0000026a072678a0_0 .net *"_ivl_11", 0 0, L_0000026a07286850;  1 drivers
v0000026a07266e00_0 .net *"_ivl_12", 0 0, L_0000026a071c2430;  1 drivers
v0000026a07268980_0 .net *"_ivl_14", 0 0, L_0000026a0715c470;  1 drivers
v0000026a07269100_0 .net *"_ivl_16", 31 0, L_0000026a07285770;  1 drivers
v0000026a072685c0_0 .net *"_ivl_18", 31 0, L_0000026a0715c6a0;  1 drivers
v0000026a07268660_0 .net *"_ivl_2", 0 0, L_0000026a071c2350;  1 drivers
v0000026a07268c00_0 .net *"_ivl_21", 0 0, L_0000026a07284ff0;  1 drivers
v0000026a07267f80_0 .net *"_ivl_22", 0 0, L_0000026a0715cc50;  1 drivers
v0000026a07268200_0 .net *"_ivl_25", 0 0, L_0000026a07285090;  1 drivers
v0000026a07267620_0 .net *"_ivl_26", 0 0, L_0000026a0715c390;  1 drivers
v0000026a07267120_0 .net *"_ivl_28", 0 0, L_0000026a07287630;  1 drivers
v0000026a07267760_0 .net *"_ivl_31", 0 0, L_0000026a07286710;  1 drivers
v0000026a07268700_0 .net *"_ivl_32", 0 0, L_0000026a07287e80;  1 drivers
v0000026a072682a0_0 .net *"_ivl_34", 31 0, L_0000026a07284af0;  1 drivers
v0000026a07266b80_0 .net *"_ivl_36", 31 0, L_0000026a07288f90;  1 drivers
v0000026a072692e0_0 .net *"_ivl_38", 31 0, L_0000026a07287550;  1 drivers
v0000026a07268340_0 .net *"_ivl_41", 0 0, L_0000026a07286a30;  1 drivers
v0000026a072683e0_0 .net *"_ivl_42", 0 0, L_0000026a072885f0;  1 drivers
v0000026a072691a0_0 .net *"_ivl_45", 0 0, L_0000026a07286530;  1 drivers
v0000026a07266c20_0 .net *"_ivl_46", 0 0, L_0000026a07288190;  1 drivers
v0000026a07267a80_0 .net *"_ivl_49", 0 0, L_0000026a07284910;  1 drivers
v0000026a07266cc0_0 .net *"_ivl_5", 0 0, L_0000026a072863f0;  1 drivers
v0000026a072671c0_0 .net *"_ivl_50", 0 0, L_0000026a07288430;  1 drivers
v0000026a072676c0_0 .net *"_ivl_52", 0 0, L_0000026a07288900;  1 drivers
v0000026a07267260_0 .net *"_ivl_54", 31 0, L_0000026a07286490;  1 drivers
v0000026a07267300_0 .net *"_ivl_56", 31 0, L_0000026a07287b70;  1 drivers
v0000026a072674e0_0 .net *"_ivl_58", 31 0, L_0000026a07288ba0;  1 drivers
v0000026a07267580_0 .net *"_ivl_6", 0 0, L_0000026a071c25f0;  1 drivers
v0000026a07267800_0 .net *"_ivl_61", 0 0, L_0000026a07284f50;  1 drivers
v0000026a07267b20_0 .net *"_ivl_62", 0 0, L_0000026a07287860;  1 drivers
v0000026a07267c60_0 .net *"_ivl_65", 0 0, L_0000026a07286210;  1 drivers
v0000026a07267d00_0 .net *"_ivl_66", 0 0, L_0000026a072890e0;  1 drivers
v0000026a072687a0_0 .net *"_ivl_69", 0 0, L_0000026a072858b0;  1 drivers
v0000026a07267da0_0 .net *"_ivl_70", 0 0, L_0000026a072876a0;  1 drivers
v0000026a07268480_0 .net *"_ivl_72", 31 0, L_0000026a07284e10;  1 drivers
v0000026a072688e0_0 .net *"_ivl_74", 31 0, L_0000026a07288890;  1 drivers
v0000026a07268520_0 .net *"_ivl_76", 31 0, L_0000026a072878d0;  1 drivers
v0000026a07268840_0 .net *"_ivl_79", 0 0, L_0000026a07286670;  1 drivers
v0000026a0726abe0_0 .net *"_ivl_8", 0 0, L_0000026a071c23c0;  1 drivers
v0000026a07269560_0 .net *"_ivl_81", 0 0, L_0000026a07285950;  1 drivers
v0000026a07269e20_0 .net *"_ivl_82", 0 0, L_0000026a07287780;  1 drivers
v0000026a0726a5a0_0 .net *"_ivl_84", 0 0, L_0000026a07287f60;  1 drivers
v0000026a0726b180_0 .net *"_ivl_87", 0 0, L_0000026a072849b0;  1 drivers
v0000026a0726a780_0 .net *"_ivl_88", 0 0, L_0000026a07287ef0;  1 drivers
v0000026a07269920_0 .net *"_ivl_90", 0 0, L_0000026a07287710;  1 drivers
v0000026a0726ac80_0 .net *"_ivl_92", 31 0, L_0000026a07284a50;  1 drivers
v0000026a0726a3c0_0 .net *"_ivl_94", 31 0, L_0000026a07288120;  1 drivers
v0000026a0726b860_0 .net "ina", 31 0, L_0000026a072859f0;  1 drivers
v0000026a0726ab40_0 .net "inb", 31 0, L_0000026a07285270;  alias, 1 drivers
v0000026a0726b0e0_0 .net "inc", 31 0, v0000026a07269060_0;  alias, 1 drivers
v0000026a0726b360_0 .net "ind", 31 0, L_0000026a0727f690;  alias, 1 drivers
v0000026a0726a500_0 .net "ine", 31 0, v0000026a07251520_0;  alias, 1 drivers
L_0000026a072a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a072699c0_0 .net "inf", 31 0, L_0000026a072a00d0;  1 drivers
L_0000026a072a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a07269740_0 .net "ing", 31 0, L_0000026a072a0118;  1 drivers
L_0000026a072a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a0726a8c0_0 .net "inh", 31 0, L_0000026a072a0160;  1 drivers
v0000026a0726ad20_0 .net "out", 31 0, L_0000026a07288b30;  alias, 1 drivers
v0000026a0726b4a0_0 .net "sel", 2 0, L_0000026a07284690;  alias, 1 drivers
L_0000026a07285bd0 .part L_0000026a07284690, 2, 1;
L_0000026a072863f0 .part L_0000026a07284690, 1, 1;
L_0000026a07286850 .part L_0000026a07284690, 0, 1;
LS_0000026a07285770_0_0 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_4 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_8 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_12 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_16 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_20 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_24 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_0_28 .concat [ 1 1 1 1], L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470, L_0000026a0715c470;
LS_0000026a07285770_1_0 .concat [ 4 4 4 4], LS_0000026a07285770_0_0, LS_0000026a07285770_0_4, LS_0000026a07285770_0_8, LS_0000026a07285770_0_12;
LS_0000026a07285770_1_4 .concat [ 4 4 4 4], LS_0000026a07285770_0_16, LS_0000026a07285770_0_20, LS_0000026a07285770_0_24, LS_0000026a07285770_0_28;
L_0000026a07285770 .concat [ 16 16 0 0], LS_0000026a07285770_1_0, LS_0000026a07285770_1_4;
L_0000026a07284ff0 .part L_0000026a07284690, 2, 1;
L_0000026a07285090 .part L_0000026a07284690, 1, 1;
L_0000026a07286710 .part L_0000026a07284690, 0, 1;
LS_0000026a07284af0_0_0 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_4 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_8 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_12 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_16 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_20 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_24 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_0_28 .concat [ 1 1 1 1], L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80, L_0000026a07287e80;
LS_0000026a07284af0_1_0 .concat [ 4 4 4 4], LS_0000026a07284af0_0_0, LS_0000026a07284af0_0_4, LS_0000026a07284af0_0_8, LS_0000026a07284af0_0_12;
LS_0000026a07284af0_1_4 .concat [ 4 4 4 4], LS_0000026a07284af0_0_16, LS_0000026a07284af0_0_20, LS_0000026a07284af0_0_24, LS_0000026a07284af0_0_28;
L_0000026a07284af0 .concat [ 16 16 0 0], LS_0000026a07284af0_1_0, LS_0000026a07284af0_1_4;
L_0000026a07286a30 .part L_0000026a07284690, 2, 1;
L_0000026a07286530 .part L_0000026a07284690, 1, 1;
L_0000026a07284910 .part L_0000026a07284690, 0, 1;
LS_0000026a07286490_0_0 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_4 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_8 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_12 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_16 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_20 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_24 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_0_28 .concat [ 1 1 1 1], L_0000026a07288900, L_0000026a07288900, L_0000026a07288900, L_0000026a07288900;
LS_0000026a07286490_1_0 .concat [ 4 4 4 4], LS_0000026a07286490_0_0, LS_0000026a07286490_0_4, LS_0000026a07286490_0_8, LS_0000026a07286490_0_12;
LS_0000026a07286490_1_4 .concat [ 4 4 4 4], LS_0000026a07286490_0_16, LS_0000026a07286490_0_20, LS_0000026a07286490_0_24, LS_0000026a07286490_0_28;
L_0000026a07286490 .concat [ 16 16 0 0], LS_0000026a07286490_1_0, LS_0000026a07286490_1_4;
L_0000026a07284f50 .part L_0000026a07284690, 2, 1;
L_0000026a07286210 .part L_0000026a07284690, 1, 1;
L_0000026a072858b0 .part L_0000026a07284690, 0, 1;
LS_0000026a07284e10_0_0 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_4 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_8 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_12 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_16 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_20 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_24 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_0_28 .concat [ 1 1 1 1], L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0, L_0000026a072876a0;
LS_0000026a07284e10_1_0 .concat [ 4 4 4 4], LS_0000026a07284e10_0_0, LS_0000026a07284e10_0_4, LS_0000026a07284e10_0_8, LS_0000026a07284e10_0_12;
LS_0000026a07284e10_1_4 .concat [ 4 4 4 4], LS_0000026a07284e10_0_16, LS_0000026a07284e10_0_20, LS_0000026a07284e10_0_24, LS_0000026a07284e10_0_28;
L_0000026a07284e10 .concat [ 16 16 0 0], LS_0000026a07284e10_1_0, LS_0000026a07284e10_1_4;
L_0000026a07286670 .part L_0000026a07284690, 2, 1;
L_0000026a07285950 .part L_0000026a07284690, 1, 1;
L_0000026a072849b0 .part L_0000026a07284690, 0, 1;
LS_0000026a07284a50_0_0 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_4 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_8 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_12 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_16 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_20 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_24 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_0_28 .concat [ 1 1 1 1], L_0000026a07287710, L_0000026a07287710, L_0000026a07287710, L_0000026a07287710;
LS_0000026a07284a50_1_0 .concat [ 4 4 4 4], LS_0000026a07284a50_0_0, LS_0000026a07284a50_0_4, LS_0000026a07284a50_0_8, LS_0000026a07284a50_0_12;
LS_0000026a07284a50_1_4 .concat [ 4 4 4 4], LS_0000026a07284a50_0_16, LS_0000026a07284a50_0_20, LS_0000026a07284a50_0_24, LS_0000026a07284a50_0_28;
L_0000026a07284a50 .concat [ 16 16 0 0], LS_0000026a07284a50_1_0, LS_0000026a07284a50_1_4;
S_0000026a0724d110 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000026a07269f60_0 .net "Write_Data", 31 0, v0000026a0723e9a0_0;  alias, 1 drivers
v0000026a0726ae60_0 .net "addr", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a07269ba0_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a0726b2c0_0 .net "mem_out", 31 0, v0000026a0726a640_0;  alias, 1 drivers
v0000026a072697e0_0 .net "mem_read", 0 0, v0000026a07240020_0;  alias, 1 drivers
v0000026a0726a6e0_0 .net "mem_write", 0 0, v0000026a0723e7c0_0;  alias, 1 drivers
S_0000026a0724bcc0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000026a0724d110;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000026a07269600 .array "DataMem", 1023 0, 31 0;
v0000026a07269a60_0 .net "Data_In", 31 0, v0000026a0723e9a0_0;  alias, 1 drivers
v0000026a0726a640_0 .var "Data_Out", 31 0;
v0000026a0726b680_0 .net "Write_en", 0 0, v0000026a0723e7c0_0;  alias, 1 drivers
v0000026a0726a1e0_0 .net "addr", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a07269b00_0 .net "clk", 0 0, L_0000026a071c1080;  alias, 1 drivers
v0000026a0726a0a0_0 .var/i "i", 31 0;
S_0000026a0724be50 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000026a07276f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026a07276f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026a07276fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026a07277008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026a07277040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026a07277078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026a072770b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026a072770e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026a07277120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026a07277158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026a07277190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026a072771c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026a07277200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026a07277238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026a07277270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026a072772a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026a072772e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026a07277318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026a07277350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026a07277388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026a072773c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026a072773f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026a07277430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026a07277468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026a072774a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026a07269d80_0 .net "MEM_ALU_OUT", 31 0, v0000026a0723f260_0;  alias, 1 drivers
v0000026a0726b7c0_0 .net "MEM_Data_mem_out", 31 0, v0000026a0726a640_0;  alias, 1 drivers
v0000026a0726af00_0 .net "MEM_memread", 0 0, v0000026a07240020_0;  alias, 1 drivers
v0000026a0726b900_0 .net "MEM_opcode", 11 0, v0000026a0723fe40_0;  alias, 1 drivers
v0000026a0726b9a0_0 .net "MEM_rd_ind", 4 0, v0000026a0723fb20_0;  alias, 1 drivers
v0000026a0726ba40_0 .net "MEM_rd_indzero", 0 0, v0000026a0723e900_0;  alias, 1 drivers
v0000026a0726a140_0 .net "MEM_regwrite", 0 0, v0000026a0723f300_0;  alias, 1 drivers
v0000026a0726aa00_0 .var "WB_ALU_OUT", 31 0;
v0000026a07269c40_0 .var "WB_Data_mem_out", 31 0;
v0000026a0726a000_0 .var "WB_memread", 0 0;
v0000026a0726bae0_0 .var "WB_rd_ind", 4 0;
v0000026a0726b220_0 .var "WB_rd_indzero", 0 0;
v0000026a07269380_0 .var "WB_regwrite", 0 0;
v0000026a0726aaa0_0 .net "clk", 0 0, L_0000026a0729d220;  1 drivers
v0000026a0726a280_0 .var "hlt", 0 0;
v0000026a07269420_0 .net "rst", 0 0, v0000026a07283470_0;  alias, 1 drivers
E_0000026a071d9590 .event posedge, v0000026a0723f1c0_0, v0000026a0726aaa0_0;
S_0000026a0724c620 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000026a06f2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000026a0729d290 .functor AND 32, v0000026a07269c40_0, L_0000026a072f3a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729d140 .functor NOT 1, v0000026a0726a000_0, C4<0>, C4<0>, C4<0>;
L_0000026a0729d300 .functor AND 32, v0000026a0726aa00_0, L_0000026a072f43b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026a0729d1b0 .functor OR 32, L_0000026a0729d290, L_0000026a0729d300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a0726afa0_0 .net "Write_Data_RegFile", 31 0, L_0000026a0729d1b0;  alias, 1 drivers
v0000026a072694c0_0 .net *"_ivl_0", 31 0, L_0000026a072f3a50;  1 drivers
v0000026a072696a0_0 .net *"_ivl_2", 31 0, L_0000026a0729d290;  1 drivers
v0000026a0726a320_0 .net *"_ivl_4", 0 0, L_0000026a0729d140;  1 drivers
v0000026a0726a460_0 .net *"_ivl_6", 31 0, L_0000026a072f43b0;  1 drivers
v0000026a0726bf40_0 .net *"_ivl_8", 31 0, L_0000026a0729d300;  1 drivers
v0000026a0726d480_0 .net "alu_out", 31 0, v0000026a0726aa00_0;  alias, 1 drivers
v0000026a0726d5c0_0 .net "mem_out", 31 0, v0000026a07269c40_0;  alias, 1 drivers
v0000026a0726d660_0 .net "mem_read", 0 0, v0000026a0726a000_0;  alias, 1 drivers
LS_0000026a072f3a50_0_0 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_4 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_8 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_12 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_16 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_20 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_24 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_0_28 .concat [ 1 1 1 1], v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0, v0000026a0726a000_0;
LS_0000026a072f3a50_1_0 .concat [ 4 4 4 4], LS_0000026a072f3a50_0_0, LS_0000026a072f3a50_0_4, LS_0000026a072f3a50_0_8, LS_0000026a072f3a50_0_12;
LS_0000026a072f3a50_1_4 .concat [ 4 4 4 4], LS_0000026a072f3a50_0_16, LS_0000026a072f3a50_0_20, LS_0000026a072f3a50_0_24, LS_0000026a072f3a50_0_28;
L_0000026a072f3a50 .concat [ 16 16 0 0], LS_0000026a072f3a50_1_0, LS_0000026a072f3a50_1_4;
LS_0000026a072f43b0_0_0 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_4 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_8 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_12 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_16 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_20 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_24 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_0_28 .concat [ 1 1 1 1], L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140, L_0000026a0729d140;
LS_0000026a072f43b0_1_0 .concat [ 4 4 4 4], LS_0000026a072f43b0_0_0, LS_0000026a072f43b0_0_4, LS_0000026a072f43b0_0_8, LS_0000026a072f43b0_0_12;
LS_0000026a072f43b0_1_4 .concat [ 4 4 4 4], LS_0000026a072f43b0_0_16, LS_0000026a072f43b0_0_20, LS_0000026a072f43b0_0_24, LS_0000026a072f43b0_0_28;
L_0000026a072f43b0 .concat [ 16 16 0 0], LS_0000026a072f43b0_1_0, LS_0000026a072f43b0_1_4;
    .scope S_0000026a0724cc60;
T_0 ;
    %wait E_0000026a071d90d0;
    %load/vec4 v0000026a07268160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026a07269060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026a07267e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026a07267440_0;
    %assign/vec4 v0000026a07269060_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026a0724bb30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a07268e80_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026a07268e80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a07268e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %load/vec4 v0000026a07268e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a07268e80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07267940, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000026a0724b9a0;
T_2 ;
    %wait E_0000026a071d9090;
    %load/vec4 v0000026a07267bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026a07253d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07253c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07268de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07268fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07268ac0_0, 0;
    %assign/vec4 v0000026a07268f20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026a07268ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000026a07266ea0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000026a07253d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07253c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07268de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07268fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07268ac0_0, 0;
    %assign/vec4 v0000026a07268f20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026a07268ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000026a07266f40_0;
    %assign/vec4 v0000026a07253c90_0, 0;
    %load/vec4 v0000026a072680c0_0;
    %assign/vec4 v0000026a07253d30_0, 0;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026a07268fc0_0, 0;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026a07268f20_0, 4, 5;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026a07268f20_0, 4, 5;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000026a07266f40_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000026a07268ac0_0, 0;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026a07268de0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000026a07268de0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000026a07266f40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026a07268de0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026a0724c300;
T_3 ;
    %wait E_0000026a071d90d0;
    %load/vec4 v0000026a0725a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0725a1d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026a0725a1d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a0725a1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0725a270, 0, 4;
    %load/vec4 v0000026a0725a1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0725a1d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026a07259f50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000026a07259cd0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026a07259eb0_0;
    %load/vec4 v0000026a07259f50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0725a270, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a0725a270, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026a0724c300;
T_4 ;
    %wait E_0000026a071d8a90;
    %load/vec4 v0000026a07259f50_0;
    %load/vec4 v0000026a0725a310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000026a07259f50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000026a07259cd0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026a07259eb0_0;
    %assign/vec4 v0000026a07259d70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026a0725a310_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026a0725a270, 4;
    %assign/vec4 v0000026a07259d70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026a0724c300;
T_5 ;
    %wait E_0000026a071d8a90;
    %load/vec4 v0000026a07259f50_0;
    %load/vec4 v0000026a0725a3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000026a07259f50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000026a07259cd0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000026a07259eb0_0;
    %assign/vec4 v0000026a07259ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026a0725a3b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026a0725a270, 4;
    %assign/vec4 v0000026a07259ff0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026a0724c300;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000026a0724d2a0;
    %jmp t_0;
    .scope S_0000026a0724d2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a07259e10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000026a07259e10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000026a07259e10_0;
    %ix/getv/s 4, v0000026a07259e10_0;
    %load/vec4a v0000026a0725a270, 4;
    %ix/getv/s 4, v0000026a07259e10_0;
    %load/vec4a v0000026a0725a270, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026a07259e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a07259e10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000026a0724c300;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000026a0724d750;
T_7 ;
    %wait E_0000026a071d8d90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a07259af0_0, 0, 32;
    %load/vec4 v0000026a07259c30_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026a07259c30_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026a07259b90_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026a07259af0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026a07259c30_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026a07259c30_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026a07259c30_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000026a07259b90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026a07259af0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000026a07259b90_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000026a07259b90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000026a07259af0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026a0724cf80;
T_8 ;
    %wait E_0000026a071d90d0;
    %load/vec4 v0000026a07255450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026a07256fd0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026a07256fd0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026a07256c10_0;
    %load/vec4 v0000026a07257070_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026a07256c10_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026a0724cf80;
T_9 ;
    %wait E_0000026a071d90d0;
    %load/vec4 v0000026a07255450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07257390_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026a07255090_0;
    %assign/vec4 v0000026a07257390_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026a0724c940;
T_10 ;
    %wait E_0000026a071d9050;
    %load/vec4 v0000026a07259230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a07257e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a072579d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07259190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a07255c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a07254cd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026a07254d70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000026a07255630_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000026a07254e10_0;
    %load/vec4 v0000026a072571b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000026a07254eb0_0;
    %load/vec4 v0000026a072571b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000026a072572f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000026a07256990_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000026a07254e10_0;
    %load/vec4 v0000026a07257430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000026a07254eb0_0;
    %load/vec4 v0000026a07257430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07257e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a072579d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07259190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a07255c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07254cd0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026a07256cb0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07257e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a072579d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a07259190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07255c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07254cd0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a07257e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a072579d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07259190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07255c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a07254cd0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026a0724cdf0;
T_11 ;
    %wait E_0000026a071d9750;
    %load/vec4 v0000026a0724de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f040_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724ffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724ff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e6e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724fe00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724ee60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724e500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0724e0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0724e320_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0724e280_0, 0;
    %assign/vec4 v0000026a0724dba0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026a0724e3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026a07250080_0;
    %assign/vec4 v0000026a0724dba0_0, 0;
    %load/vec4 v0000026a0724f540_0;
    %assign/vec4 v0000026a0724e280_0, 0;
    %load/vec4 v0000026a0724d9c0_0;
    %assign/vec4 v0000026a0724e320_0, 0;
    %load/vec4 v0000026a0724f400_0;
    %assign/vec4 v0000026a0724e0a0_0, 0;
    %load/vec4 v0000026a0724ea00_0;
    %assign/vec4 v0000026a0724e500_0, 0;
    %load/vec4 v0000026a0724f4a0_0;
    %assign/vec4 v0000026a0724ee60_0, 0;
    %load/vec4 v0000026a0724f680_0;
    %assign/vec4 v0000026a0724fe00_0, 0;
    %load/vec4 v0000026a0724f180_0;
    %assign/vec4 v0000026a0724e8c0_0, 0;
    %load/vec4 v0000026a0724ed20_0;
    %assign/vec4 v0000026a0724e820_0, 0;
    %load/vec4 v0000026a0724efa0_0;
    %assign/vec4 v0000026a0724f5e0_0, 0;
    %load/vec4 v0000026a0724fc20_0;
    %assign/vec4 v0000026a0724e960_0, 0;
    %load/vec4 v0000026a0724f360_0;
    %assign/vec4 v0000026a0724e6e0_0, 0;
    %load/vec4 v0000026a0724ef00_0;
    %assign/vec4 v0000026a0724ff40_0, 0;
    %load/vec4 v0000026a0724fd60_0;
    %assign/vec4 v0000026a0724f720_0, 0;
    %load/vec4 v0000026a0724ebe0_0;
    %assign/vec4 v0000026a0724e5a0_0, 0;
    %load/vec4 v0000026a0724f900_0;
    %assign/vec4 v0000026a0724f220_0, 0;
    %load/vec4 v0000026a0724fea0_0;
    %assign/vec4 v0000026a0724ffe0_0, 0;
    %load/vec4 v0000026a0724eb40_0;
    %assign/vec4 v0000026a0724edc0_0, 0;
    %load/vec4 v0000026a0724f0e0_0;
    %assign/vec4 v0000026a0724f040_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f040_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724ffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724ff40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e6e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724f5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0724e8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724fe00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724ee60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0724e500_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0724e0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0724e320_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0724e280_0, 0;
    %assign/vec4 v0000026a0724dba0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026a0724c7b0;
T_12 ;
    %wait E_0000026a071d8f10;
    %load/vec4 v0000026a07255810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026a072503a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07251520_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07251660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a072509e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07251840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a072517a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250260_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250f80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a072504e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a072501c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07250ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07250e40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026a07250440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250d00_0, 0;
    %assign/vec4 v0000026a072515c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026a07255130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026a0724f860_0;
    %assign/vec4 v0000026a072515c0_0, 0;
    %load/vec4 v0000026a0724db00_0;
    %assign/vec4 v0000026a07250d00_0, 0;
    %load/vec4 v0000026a07251020_0;
    %assign/vec4 v0000026a07250440_0, 0;
    %load/vec4 v0000026a072513e0_0;
    %assign/vec4 v0000026a07250e40_0, 0;
    %load/vec4 v0000026a07250c60_0;
    %assign/vec4 v0000026a07250ee0_0, 0;
    %load/vec4 v0000026a07250620_0;
    %assign/vec4 v0000026a072501c0_0, 0;
    %load/vec4 v0000026a0724dc40_0;
    %assign/vec4 v0000026a072504e0_0, 0;
    %load/vec4 v0000026a07250940_0;
    %assign/vec4 v0000026a07250300_0, 0;
    %load/vec4 v0000026a072512a0_0;
    %assign/vec4 v0000026a07250f80_0, 0;
    %load/vec4 v0000026a072508a0_0;
    %assign/vec4 v0000026a07250260_0, 0;
    %load/vec4 v0000026a07251340_0;
    %assign/vec4 v0000026a072517a0_0, 0;
    %load/vec4 v0000026a072506c0_0;
    %assign/vec4 v0000026a07251840_0, 0;
    %load/vec4 v0000026a07251160_0;
    %assign/vec4 v0000026a07250bc0_0, 0;
    %load/vec4 v0000026a07251700_0;
    %assign/vec4 v0000026a07250b20_0, 0;
    %load/vec4 v0000026a07251200_0;
    %assign/vec4 v0000026a072509e0_0, 0;
    %load/vec4 v0000026a072510c0_0;
    %assign/vec4 v0000026a07251660_0, 0;
    %load/vec4 v0000026a07251480_0;
    %assign/vec4 v0000026a07250da0_0, 0;
    %load/vec4 v0000026a07250760_0;
    %assign/vec4 v0000026a07250a80_0, 0;
    %load/vec4 v0000026a0724dd80_0;
    %assign/vec4 v0000026a07250580_0, 0;
    %load/vec4 v0000026a0724f9a0_0;
    %assign/vec4 v0000026a07251520_0, 0;
    %load/vec4 v0000026a07250800_0;
    %assign/vec4 v0000026a072503a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026a072503a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07251520_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07251660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a072509e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07251840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a072517a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07250260_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250f80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a072504e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a072501c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07250ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a07250e40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026a07250440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07250d00_0, 0;
    %assign/vec4 v0000026a072515c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026a07008390;
T_13 ;
    %wait E_0000026a071d8fd0;
    %load/vec4 v0000026a072422d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026a07242050_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026a07008200;
T_14 ;
    %wait E_0000026a071d8e50;
    %load/vec4 v0000026a07244170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000026a07243c70_0;
    %pad/u 33;
    %load/vec4 v0000026a07241c90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %assign/vec4 v0000026a072440d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000026a07243c70_0;
    %pad/u 33;
    %load/vec4 v0000026a07241c90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %assign/vec4 v0000026a072440d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000026a07243c70_0;
    %pad/u 33;
    %load/vec4 v0000026a07241c90_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %assign/vec4 v0000026a072440d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000026a07243c70_0;
    %pad/u 33;
    %load/vec4 v0000026a07241c90_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %assign/vec4 v0000026a072440d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000026a07243c70_0;
    %pad/u 33;
    %load/vec4 v0000026a07241c90_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %assign/vec4 v0000026a072440d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000026a07243c70_0;
    %pad/u 33;
    %load/vec4 v0000026a07241c90_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %assign/vec4 v0000026a072440d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000026a07241c90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000026a072440d0_0;
    %load/vec4 v0000026a07241c90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026a07243c70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000026a07241c90_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000026a07241c90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000026a072440d0_0, 0;
    %load/vec4 v0000026a07243c70_0;
    %ix/getv 4, v0000026a07241c90_0;
    %shiftl 4;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000026a07241c90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000026a072440d0_0;
    %load/vec4 v0000026a07241c90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026a07243c70_0;
    %load/vec4 v0000026a07241c90_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000026a07241c90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000026a072440d0_0, 0;
    %load/vec4 v0000026a07243c70_0;
    %ix/getv 4, v0000026a07241c90_0;
    %shiftr 4;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a072440d0_0, 0;
    %load/vec4 v0000026a07243c70_0;
    %load/vec4 v0000026a07241c90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a072440d0_0, 0;
    %load/vec4 v0000026a07241c90_0;
    %load/vec4 v0000026a07243c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000026a07241dd0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026a07009aa0;
T_15 ;
    %wait E_0000026a071d95d0;
    %load/vec4 v0000026a0723f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000026a0723e900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0723f300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0723e7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07240020_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026a0723fe40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0723fb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a0723e9a0_0, 0;
    %assign/vec4 v0000026a0723f260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026a07163160_0;
    %assign/vec4 v0000026a0723f260_0, 0;
    %load/vec4 v0000026a0723ff80_0;
    %assign/vec4 v0000026a0723e9a0_0, 0;
    %load/vec4 v0000026a0723f9e0_0;
    %assign/vec4 v0000026a0723fb20_0, 0;
    %load/vec4 v0000026a0713ee60_0;
    %assign/vec4 v0000026a0723fe40_0, 0;
    %load/vec4 v0000026a07163520_0;
    %assign/vec4 v0000026a07240020_0, 0;
    %load/vec4 v0000026a0713ec80_0;
    %assign/vec4 v0000026a0723e7c0_0, 0;
    %load/vec4 v0000026a0723ed60_0;
    %assign/vec4 v0000026a0723f300_0, 0;
    %load/vec4 v0000026a0723ddc0_0;
    %assign/vec4 v0000026a0723e900_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026a0724bcc0;
T_16 ;
    %wait E_0000026a071d8a90;
    %load/vec4 v0000026a0726b680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026a07269a60_0;
    %load/vec4 v0000026a0726a1e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07269600, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026a0724bcc0;
T_17 ;
    %wait E_0000026a071d8a90;
    %load/vec4 v0000026a0726a1e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026a07269600, 4;
    %assign/vec4 v0000026a0726a640_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026a0724bcc0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0726a0a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000026a0726a0a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a0726a0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07269600, 0, 4;
    %load/vec4 v0000026a0726a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0726a0a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a07269600, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000026a0724bcc0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a0726a0a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026a0726a0a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000026a0726a0a0_0;
    %load/vec4a v0000026a07269600, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000026a0726a0a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026a0726a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a0726a0a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000026a0724be50;
T_20 ;
    %wait E_0000026a071d9590;
    %load/vec4 v0000026a07269420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000026a0726b220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0726a280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a07269380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a0726a000_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026a0726bae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026a07269c40_0, 0;
    %assign/vec4 v0000026a0726aa00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026a07269d80_0;
    %assign/vec4 v0000026a0726aa00_0, 0;
    %load/vec4 v0000026a0726b7c0_0;
    %assign/vec4 v0000026a07269c40_0, 0;
    %load/vec4 v0000026a0726af00_0;
    %assign/vec4 v0000026a0726a000_0, 0;
    %load/vec4 v0000026a0726b9a0_0;
    %assign/vec4 v0000026a0726bae0_0, 0;
    %load/vec4 v0000026a0726a140_0;
    %assign/vec4 v0000026a07269380_0, 0;
    %load/vec4 v0000026a0726ba40_0;
    %assign/vec4 v0000026a0726b220_0, 0;
    %load/vec4 v0000026a0726b900_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000026a0726a280_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026a06f2d800;
T_21 ;
    %wait E_0000026a071d9250;
    %load/vec4 v0000026a07283650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026a07282070_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026a07282070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026a07282070_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026a07019f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a07282ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a07283470_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000026a07019f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000026a07282ed0_0;
    %inv;
    %assign/vec4 v0000026a07282ed0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026a07019f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a07283470_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a07283470_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000026a07282e30_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
