/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2020 Socionext Inc.
 */

#ifndef __UMC_REGS_H__
#define __UMC_REGS_H__

/* DC registers */
#define UMC_MEMCONF0A		0x00000000
#define UMC_MEMCONF0B		0x00000004
#define UMC_MEMCONFCH		0x00000010
#define UMC_MEMMAPSETA		0x00000014
#define UMC_ODTCTL_D0		0x000000E0
#define UMC_ODTCTL_D1		0x000000E4
#define UMC_CMDCTLA		0x00000180
#define UMC_CMDCTLB		0x00000184
#define UMC_CMDCTLC		0x00000188
#define UMC_CMDCTLDDR4A		0x0000018C
#define UMC_CMDCTLDDR4B		0x00000190
#define UMC_CMDCTLE		0x00000200
#define UMC_CMDCTLF		0x00000204
#define UMC_CMDCTLG		0x00000208
#define UMC_CMDCTLH		0x0000020C
#define UMC_SPCSETB		0x00000300
#define UMC_SPCSETD		0x00000308
#define UMC_CACSSETA		0x00000380
#define UMC_RDATACTL_D0		0x00000400
#define UMC_RDATACTL_D1		0x00000404
#define UMC_WDATACTL_D0		0x00000408
#define UMC_WDATACTL_D1		0x00000410
#define UMC_DATASET_D0		0x00000418
#define UMC_DATASET_D1		0x0000041C
#define UMC_DBICTL_D0		0x00000420
#define UMC_DBICTL_D1		0x00000424
#define UMC_ACCESSCTL_D0	0x00000428
#define UMC_ACCESSCTL_D1	0x0000042C
#define UMC_DFILPCTLA		0x00000450
#define UMC_DFILPCTLB		0x00000454
#define UMC_DFISTCTLC		0x00000458
#define UMC_CELLCTRL		0x00000684
#define UMC_FLOWCTLG		0x00000694
#define UMC_INITSET		0x00000700
#define UMC_SPCSETE		0x00000804
#define UMC_SPCSETF		0x00000808
#define UMC_INITSTAT		0x00000900
#define UMC_SPCSTATC		0x00000A40

/* MBUS registers */
/* UM registers */
#define UMC_MBUS0		0x00080004
#define UMC_MBUS1		0x00081004
#define UMC_MBUS2		0x00082004
#define UMC_MBUS3		0x00083004

#endif /* __UMC_REGS_H__ */
