/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-9.10" *)
(* top =  1  *)
module dffsr(clk, d, clr, set, q);
  (* src = "dut.sv:1.21-1.24" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.26-1.27" *)
  input d;
  wire d;
  (* src = "dut.sv:1.29-1.32" *)
  input clr;
  wire clr;
  (* src = "dut.sv:1.34-1.37" *)
  input set;
  wire set;
  (* src = "dut.sv:1.50-1.51" *)
  output q;
  wire q;
  wire _0_;
  \$_ANDNOT_  _1_ (
    .A(set),
    .B(clr),
    .Y(_0_)
  );
  (* \"has_async_reset"  = 32'd1 *)
  (* \"is_sr_ff"  = 32'd1 *)
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:2.2-8.11" *)
  \$_DFFSR_PPP_  q_reg /* _2_ */ (
    .C(clk),
    .D(d),
    .Q(q),
    .R(clr),
    .S(_0_)
  );
endmodule
