(set-logic ALL)
(declare-var x (BitVec 32))
(declare-var y (BitVec 32))
(declare-var z (BitVec 32))
(declare-var x! (BitVec 32))
(declare-var y! (BitVec 32))
(declare-var z! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32))(parameter2 (BitVec 32)))Bool) 
(constraint (=> (and (and (= x (_ bv0 32)) (= y (_ bv0 32)) ) (= z (_ bv0 32)) )(inv-f x y z )))
(constraint (=> (and (inv-f x y z ) (and (and (= x! (bvadd x (_ bv1 32))) (= y! (bvadd y (_ bv2 32))) ) (= z! (bvadd z (_ bv3 32))) ) )(inv-f x! y! z! )))
(constraint (=> (inv-f x y z )(and (and (bvuge x (_ bv0 32)) (bvuge y (_ bv0 32)) ) (bvuge z (_ bv0 32)) )))
(check-synth)

