<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/fayz/Documents/hdmi_/impl/gwsynthesis/hdmi_.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/fayz/Documents/hdmi_/src/hdmi_.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 28 15:52:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>458</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>257</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>pll/rpll_inst/CLKOUT</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>61.227(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of serial_clk/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of serial_clk/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of serial_clk/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of serial_clk/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>23.553</td>
<td>vga_top/top/counter_y_7_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>15.933</td>
</tr>
<tr>
<td>2</td>
<td>23.704</td>
<td>vga_top/top/counter_y_7_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>15.782</td>
</tr>
<tr>
<td>3</td>
<td>24.133</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>15.353</td>
</tr>
<tr>
<td>4</td>
<td>24.706</td>
<td>vga_top/top/counter_y_7_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>14.780</td>
</tr>
<tr>
<td>5</td>
<td>24.895</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>14.591</td>
</tr>
<tr>
<td>6</td>
<td>24.895</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>14.591</td>
</tr>
<tr>
<td>7</td>
<td>25.355</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>14.131</td>
</tr>
<tr>
<td>8</td>
<td>25.485</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>14.001</td>
</tr>
<tr>
<td>9</td>
<td>25.543</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.944</td>
</tr>
<tr>
<td>10</td>
<td>25.550</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.936</td>
</tr>
<tr>
<td>11</td>
<td>25.653</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.833</td>
</tr>
<tr>
<td>12</td>
<td>25.653</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.833</td>
</tr>
<tr>
<td>13</td>
<td>25.674</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.812</td>
</tr>
<tr>
<td>14</td>
<td>26.005</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.481</td>
</tr>
<tr>
<td>15</td>
<td>26.005</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.481</td>
</tr>
<tr>
<td>16</td>
<td>26.162</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.324</td>
</tr>
<tr>
<td>17</td>
<td>26.378</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.108</td>
</tr>
<tr>
<td>18</td>
<td>26.378</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.108</td>
</tr>
<tr>
<td>19</td>
<td>26.409</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.077</td>
</tr>
<tr>
<td>20</td>
<td>26.420</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.066</td>
</tr>
<tr>
<td>21</td>
<td>26.439</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.047</td>
</tr>
<tr>
<td>22</td>
<td>26.449</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>13.037</td>
</tr>
<tr>
<td>23</td>
<td>26.592</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>12.894</td>
</tr>
<tr>
<td>24</td>
<td>26.599</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>12.887</td>
</tr>
<tr>
<td>25</td>
<td>26.645</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>12.841</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>vga_top/top/counter_y_0_s0/Q</td>
<td>vga_top/top/counter_y_0_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>vga_top/top/counter_x_0_s0/Q</td>
<td>vga_top/top/counter_x_0_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.730</td>
<td>vga_top/top/counter_x_2_s0/Q</td>
<td>vga_top/top/counter_x_2_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>4</td>
<td>0.731</td>
<td>vga_top/top/counter_y_6_s0/Q</td>
<td>vga_top/top/counter_y_6_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>5</td>
<td>0.731</td>
<td>vga_top/top/counter_x_6_s0/Q</td>
<td>vga_top/top/counter_x_6_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>6</td>
<td>0.731</td>
<td>vga_top/top/counter_x_8_s0/Q</td>
<td>vga_top/top/counter_x_8_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>7</td>
<td>0.732</td>
<td>vga_top/top/counter_y_2_s0/Q</td>
<td>vga_top/top/counter_y_2_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>8</td>
<td>0.733</td>
<td>vga_top/top/counter_y_8_s0/Q</td>
<td>vga_top/top/counter_y_8_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>9</td>
<td>0.853</td>
<td>vga_top/top/counter_x_1_s0/Q</td>
<td>vga_top/top/counter_x_1_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>10</td>
<td>0.854</td>
<td>vga_top/top/counter_y_1_s0/Q</td>
<td>vga_top/top/counter_y_1_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>11</td>
<td>0.869</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g/D6</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>12</td>
<td>0.869</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g/D3</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>13</td>
<td>0.869</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g/D2</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>14</td>
<td>0.943</td>
<td>vga_top/top/counter_x_5_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>15</td>
<td>0.962</td>
<td>vga_top/top/counter_x_7_s0/Q</td>
<td>vga_top/top/counter_x_7_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>16</td>
<td>0.964</td>
<td>vga_top/top/counter_y_9_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>17</td>
<td>0.965</td>
<td>vga_top/top/counter_x_5_s0/Q</td>
<td>vga_top/top/counter_x_5_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>18</td>
<td>0.967</td>
<td>vga_top/top/counter_x_9_s0/Q</td>
<td>vga_top/top/counter_x_9_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.967</td>
</tr>
<tr>
<td>19</td>
<td>0.968</td>
<td>vga_top/top/counter_y_5_s0/Q</td>
<td>vga_top/top/counter_y_5_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.968</td>
</tr>
<tr>
<td>20</td>
<td>0.971</td>
<td>vga_top/top/counter_y_3_s0/Q</td>
<td>vga_top/top/counter_y_3_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>21</td>
<td>0.972</td>
<td>vga_top/top/counter_x_4_s0/Q</td>
<td>vga_top/top/counter_x_4_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.972</td>
</tr>
<tr>
<td>22</td>
<td>0.975</td>
<td>vga_top/top/counter_y_9_s0/Q</td>
<td>vga_top/top/counter_y_9_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.975</td>
</tr>
<tr>
<td>23</td>
<td>0.976</td>
<td>vga_top/top/counter_x_3_s0/Q</td>
<td>vga_top/top/counter_x_3_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.976</td>
</tr>
<tr>
<td>24</td>
<td>0.992</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.992</td>
</tr>
<tr>
<td>25</td>
<td>0.992</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/Q</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/D</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.992</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vga_top/top/counter_x_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vga_top/top/counter_x_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vga_top/top/counter_x_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>vga_top/top/counter_y_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.615</td>
<td>19.865</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>vga_top/top/counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>vga_top/top/De_s4/I1</td>
</tr>
<tr>
<td>3.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s4/F</td>
</tr>
<tr>
<td>3.939</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>vga_top/top/De_s0/I2</td>
</tr>
<tr>
<td>4.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s0/F</td>
</tr>
<tr>
<td>5.776</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>vga_top/top/De_s/I0</td>
</tr>
<tr>
<td>6.401</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s/F</td>
</tr>
<tr>
<td>6.827</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>vga_top/top/green_7_s/I0</td>
</tr>
<tr>
<td>7.859</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">vga_top/top/green_7_s/F</td>
</tr>
<tr>
<td>10.670</td>
<td>2.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I1</td>
</tr>
<tr>
<td>11.769</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/I3</td>
</tr>
<tr>
<td>12.812</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/F</td>
</tr>
<tr>
<td>12.823</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/I0</td>
</tr>
<tr>
<td>13.922</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/F</td>
</tr>
<tr>
<td>13.928</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/I3</td>
</tr>
<tr>
<td>14.989</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/F</td>
</tr>
<tr>
<td>15.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I2</td>
</tr>
<tr>
<td>16.507</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>16.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.705, 54.636%; route: 6.769, 42.487%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>vga_top/top/counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>vga_top/top/De_s4/I1</td>
</tr>
<tr>
<td>3.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s4/F</td>
</tr>
<tr>
<td>3.939</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>vga_top/top/De_s0/I2</td>
</tr>
<tr>
<td>4.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s0/F</td>
</tr>
<tr>
<td>5.776</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>vga_top/top/De_s/I0</td>
</tr>
<tr>
<td>6.401</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s/F</td>
</tr>
<tr>
<td>6.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>vga_top/top/red_5_s/I0</td>
</tr>
<tr>
<td>7.922</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/red_5_s/F</td>
</tr>
<tr>
<td>10.050</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I2</td>
</tr>
<tr>
<td>11.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>11.160</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>11.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>11.993</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>13.025</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>13.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>13.657</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>14.152</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>15.251</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>15.257</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>16.356</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.159, 58.035%; route: 6.164, 39.061%; tC2Q: 0.458, 2.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I2</td>
</tr>
<tr>
<td>8.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>8.633</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>9.732</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C34[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/I1</td>
</tr>
<tr>
<td>11.092</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/COUT</td>
</tr>
<tr>
<td>11.622</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s7/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s7/F</td>
</tr>
<tr>
<td>13.856</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s2/I0</td>
</tr>
<tr>
<td>14.882</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s2/F</td>
</tr>
<tr>
<td>15.301</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I0</td>
</tr>
<tr>
<td>15.927</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>15.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.519, 55.487%; route: 6.376, 41.528%; tC2Q: 0.458, 2.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>vga_top/top/counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>vga_top/top/De_s4/I1</td>
</tr>
<tr>
<td>3.444</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s4/F</td>
</tr>
<tr>
<td>3.939</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>vga_top/top/De_s0/I2</td>
</tr>
<tr>
<td>4.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s0/F</td>
</tr>
<tr>
<td>5.776</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>vga_top/top/De_s/I0</td>
</tr>
<tr>
<td>6.401</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">vga_top/top/De_s/F</td>
</tr>
<tr>
<td>6.827</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>vga_top/top/blue_7_s/I0</td>
</tr>
<tr>
<td>7.859</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">vga_top/top/blue_7_s/F</td>
</tr>
<tr>
<td>9.372</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I0</td>
</tr>
<tr>
<td>10.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>10.481</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/I3</td>
</tr>
<tr>
<td>11.513</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/I0</td>
</tr>
<tr>
<td>12.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/F</td>
</tr>
<tr>
<td>12.629</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/I3</td>
</tr>
<tr>
<td>13.728</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/F</td>
</tr>
<tr>
<td>14.532</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I2</td>
</tr>
<tr>
<td>15.354</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.466, 57.279%; route: 5.856, 39.620%; tC2Q: 0.458, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>12.187</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/I0</td>
</tr>
<tr>
<td>13.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n685_s1/I1</td>
</tr>
<tr>
<td>15.165</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n685_s1/F</td>
</tr>
<tr>
<td>15.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.349, 50.366%; route: 6.784, 46.493%; tC2Q: 0.458, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>12.187</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/I0</td>
</tr>
<tr>
<td>13.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n684_s0/I1</td>
</tr>
<tr>
<td>15.165</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n684_s0/F</td>
</tr>
<tr>
<td>15.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.349, 50.366%; route: 6.784, 46.493%; tC2Q: 0.458, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>12.187</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/I0</td>
</tr>
<tr>
<td>13.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/F</td>
</tr>
<tr>
<td>13.673</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s1/I2</td>
</tr>
<tr>
<td>14.705</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s1/F</td>
</tr>
<tr>
<td>14.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 51.738%; route: 6.362, 45.019%; tC2Q: 0.458, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I2</td>
</tr>
<tr>
<td>8.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>8.633</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>9.732</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>10.542</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C34[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/SUM</td>
</tr>
<tr>
<td>12.032</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s2/I0</td>
</tr>
<tr>
<td>13.058</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s2/F</td>
</tr>
<tr>
<td>13.476</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s1/I0</td>
</tr>
<tr>
<td>14.575</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s1/F</td>
</tr>
<tr>
<td>14.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.044, 57.451%; route: 5.499, 39.275%; tC2Q: 0.458, 3.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>6.131</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I3</td>
</tr>
<tr>
<td>6.953</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>8.586</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>9.136</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>9.699</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/SUM</td>
</tr>
<tr>
<td>10.526</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6/F</td>
</tr>
<tr>
<td>12.006</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3/I0</td>
</tr>
<tr>
<td>13.067</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3/F</td>
</tr>
<tr>
<td>13.486</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1/F</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.220, 51.780%; route: 6.265, 44.933%; tC2Q: 0.458, 3.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C27[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>2.967</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>2.978</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>5.407</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>6.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.860</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>8.518</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>9.068</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>9.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C24[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>9.596</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>10.015</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/I3</td>
</tr>
<tr>
<td>11.047</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/F</td>
</tr>
<tr>
<td>11.851</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/I0</td>
</tr>
<tr>
<td>12.673</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/F</td>
</tr>
<tr>
<td>13.478</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/I1</td>
</tr>
<tr>
<td>14.510</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/F</td>
</tr>
<tr>
<td>14.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.010, 57.478%; route: 5.467, 39.233%; tC2Q: 0.458, 3.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>12.187</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/I0</td>
</tr>
<tr>
<td>13.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n687_s1/I1</td>
</tr>
<tr>
<td>14.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n687_s1/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 53.610%; route: 5.959, 43.076%; tC2Q: 0.458, 3.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>12.187</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/I0</td>
</tr>
<tr>
<td>13.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s3/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n686_s0/I2</td>
</tr>
<tr>
<td>14.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n686_s0/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 53.610%; route: 5.959, 43.076%; tC2Q: 0.458, 3.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/I1</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/F</td>
</tr>
<tr>
<td>12.186</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n679_s1/I1</td>
</tr>
<tr>
<td>12.988</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n679_s1/F</td>
</tr>
<tr>
<td>12.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n679_s0/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n679_s0/O</td>
</tr>
<tr>
<td>13.564</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n689_s0/I0</td>
</tr>
<tr>
<td>14.386</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n689_s0/F</td>
</tr>
<tr>
<td>14.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.992, 50.624%; route: 6.361, 46.057%; tC2Q: 0.458, 3.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>11.846</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n682_s1/I0</td>
</tr>
<tr>
<td>12.945</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n682_s1/F</td>
</tr>
<tr>
<td>12.956</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n688_s0/I2</td>
</tr>
<tr>
<td>14.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n688_s0/F</td>
</tr>
<tr>
<td>14.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 55.010%; route: 5.607, 41.591%; tC2Q: 0.458, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/I0</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s0/F</td>
</tr>
<tr>
<td>11.846</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n682_s1/I0</td>
</tr>
<tr>
<td>12.945</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n682_s1/F</td>
</tr>
<tr>
<td>12.956</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n682_s0/I1</td>
</tr>
<tr>
<td>14.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n682_s0/F</td>
</tr>
<tr>
<td>14.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 55.010%; route: 5.607, 41.591%; tC2Q: 0.458, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/I1</td>
</tr>
<tr>
<td>3.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>4.576</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.386</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I3</td>
</tr>
<tr>
<td>6.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>7.529</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/I0</td>
</tr>
<tr>
<td>8.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s1/F</td>
</tr>
<tr>
<td>9.921</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/I1</td>
</tr>
<tr>
<td>11.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/F</td>
</tr>
<tr>
<td>11.855</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n596_s0/I2</td>
</tr>
<tr>
<td>12.657</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n596_s0/F</td>
</tr>
<tr>
<td>13.076</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n606_s2/I1</td>
</tr>
<tr>
<td>13.898</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n606_s2/F</td>
</tr>
<tr>
<td>13.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.842, 51.350%; route: 6.024, 45.210%; tC2Q: 0.458, 3.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>6.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>7.699</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>8.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>9.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>11.484</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>12.650</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n687_s1/I1</td>
</tr>
<tr>
<td>13.682</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n687_s1/F</td>
</tr>
<tr>
<td>13.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.215, 55.042%; route: 5.435, 41.462%; tC2Q: 0.458, 3.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>6.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>7.699</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>8.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>9.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>11.484</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>12.650</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n685_s1/I1</td>
</tr>
<tr>
<td>13.682</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n685_s1/F</td>
</tr>
<tr>
<td>13.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.215, 55.042%; route: 5.435, 41.462%; tC2Q: 0.458, 3.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C27[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>2.967</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>2.978</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>5.407</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>6.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.860</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s1/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s1/F</td>
</tr>
<tr>
<td>8.486</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/I3</td>
</tr>
<tr>
<td>9.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/F</td>
</tr>
<tr>
<td>11.070</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/I2</td>
</tr>
<tr>
<td>12.131</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0/I2</td>
</tr>
<tr>
<td>13.651</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0/F</td>
</tr>
<tr>
<td>13.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.305, 55.863%; route: 5.313, 40.633%; tC2Q: 0.458, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C27[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>2.967</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>2.978</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>5.407</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>6.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.860</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s1/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s1/F</td>
</tr>
<tr>
<td>8.486</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/I3</td>
</tr>
<tr>
<td>9.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/F</td>
</tr>
<tr>
<td>11.070</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s1/I1</td>
</tr>
<tr>
<td>12.169</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s1/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s0/I0</td>
</tr>
<tr>
<td>12.318</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s0/O</td>
</tr>
<tr>
<td>12.818</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n689_s0/I0</td>
</tr>
<tr>
<td>13.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n689_s0/F</td>
</tr>
<tr>
<td>13.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.215, 55.221%; route: 5.392, 41.271%; tC2Q: 0.458, 3.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C27[1][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>2.967</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>2.978</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>5.407</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>6.433</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.860</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s1/I1</td>
</tr>
<tr>
<td>7.682</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s1/F</td>
</tr>
<tr>
<td>8.486</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/I3</td>
</tr>
<tr>
<td>9.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/F</td>
</tr>
<tr>
<td>11.070</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/I2</td>
</tr>
<tr>
<td>12.169</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/F</td>
</tr>
<tr>
<td>12.995</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s0/I1</td>
</tr>
<tr>
<td>13.621</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s0/F</td>
</tr>
<tr>
<td>13.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.870, 52.655%; route: 5.719, 43.832%; tC2Q: 0.458, 3.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>6.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>7.699</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>8.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>9.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>11.484</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>12.789</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n686_s0/I2</td>
</tr>
<tr>
<td>13.611</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n686_s0/F</td>
</tr>
<tr>
<td>13.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.005, 53.730%; route: 5.574, 42.754%; tC2Q: 0.458, 3.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>6.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>7.699</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>8.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>9.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>11.484</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>12.646</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s1/I2</td>
</tr>
<tr>
<td>13.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s1/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.005, 54.329%; route: 5.430, 42.116%; tC2Q: 0.458, 3.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>6.131</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I3</td>
</tr>
<tr>
<td>6.953</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>8.586</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>9.136</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>9.699</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/SUM</td>
</tr>
<tr>
<td>10.509</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s3/I1</td>
</tr>
<tr>
<td>11.608</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s3/F</td>
</tr>
<tr>
<td>12.429</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s1/I1</td>
</tr>
<tr>
<td>13.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s1/F</td>
</tr>
<tr>
<td>13.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.197, 48.087%; route: 6.232, 48.357%; tC2Q: 0.458, 3.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.333</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n683_s4/F</td>
</tr>
<tr>
<td>4.190</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I1</td>
</tr>
<tr>
<td>5.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>6.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>7.699</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>8.731</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>9.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>11.484</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>12.789</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n684_s0/I1</td>
</tr>
<tr>
<td>13.415</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n684_s0/F</td>
</tr>
<tr>
<td>13.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>40.060</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 53.024%; route: 5.574, 43.407%; tC2Q: 0.458, 3.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>vga_top/top/counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>vga_top/top/n57_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n57_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>vga_top/top/counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>vga_top/top/counter_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>vga_top/top/counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_0_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>vga_top/top/n16_s2/I0</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n16_s2/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>vga_top/top/counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>vga_top/top/counter_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>vga_top/top/counter_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_2_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td>vga_top/top/n14_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n14_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>vga_top/top/counter_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>vga_top/top/counter_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>vga_top/top/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_6_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C9[0][A]</td>
<td>vga_top/top/n51_s/I1</td>
</tr>
<tr>
<td>1.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n51_s/SUM</td>
</tr>
<tr>
<td>1.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>vga_top/top/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>vga_top/top/counter_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>vga_top/top/counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_6_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td>vga_top/top/n10_s/I1</td>
</tr>
<tr>
<td>1.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n10_s/SUM</td>
</tr>
<tr>
<td>1.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>vga_top/top/counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>vga_top/top/counter_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>vga_top/top/counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_8_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C12[1][A]</td>
<td>vga_top/top/n8_s/I1</td>
</tr>
<tr>
<td>1.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n8_s/SUM</td>
</tr>
<tr>
<td>1.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>vga_top/top/counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>vga_top/top/counter_x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>vga_top/top/counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_2_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][A]</td>
<td>vga_top/top/n55_s/I1</td>
</tr>
<tr>
<td>1.247</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n55_s/SUM</td>
</tr>
<tr>
<td>1.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>vga_top/top/counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>vga_top/top/counter_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>vga_top/top/counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_8_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td>vga_top/top/n49_s/I1</td>
</tr>
<tr>
<td>1.248</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n49_s/SUM</td>
</tr>
<tr>
<td>1.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>vga_top/top/counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>vga_top/top/counter_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>vga_top/top/counter_x_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C11[0][B]</td>
<td>vga_top/top/n15_s/I0</td>
</tr>
<tr>
<td>1.367</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n15_s/SUM</td>
</tr>
<tr>
<td>1.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>vga_top/top/counter_x_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>vga_top/top/counter_x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>vga_top/top/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_1_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[0][B]</td>
<td>vga_top/top/n56_s/I0</td>
</tr>
<tr>
<td>1.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n56_s/SUM</td>
</tr>
<tr>
<td>1.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>vga_top/top/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>vga_top/top/counter_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.396</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/u_OSER10_g/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/Q</td>
</tr>
<tr>
<td>1.396</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/u_OSER10_g/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C38[2][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/Q</td>
</tr>
<tr>
<td>1.396</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/u_OSER10_g/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi_top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>vga_top/top/counter_x_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_5_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>vga_top/top/Hsync_s/I1</td>
</tr>
<tr>
<td>1.458</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">vga_top/top/Hsync_s/F</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>vga_top/top/counter_x_7_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_7_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][B]</td>
<td>vga_top/top/n9_s/I1</td>
</tr>
<tr>
<td>1.476</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n9_s/SUM</td>
</tr>
<tr>
<td>1.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>vga_top/top/counter_x_7_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>vga_top/top/counter_x_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>vga_top/top/counter_y_9_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_9_s0/Q</td>
</tr>
<tr>
<td>1.106</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>vga_top/top/Vsync_s/I0</td>
</tr>
<tr>
<td>1.478</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">vga_top/top/Vsync_s/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.607%; route: 0.258, 26.799%; tC2Q: 0.333, 34.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>vga_top/top/counter_x_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_5_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C11[2][B]</td>
<td>vga_top/top/n11_s/I1</td>
</tr>
<tr>
<td>1.480</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n11_s/SUM</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>vga_top/top/counter_x_5_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>vga_top/top/counter_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>vga_top/top/counter_x_9_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_9_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C12[1][B]</td>
<td>vga_top/top/n7_s/I1</td>
</tr>
<tr>
<td>1.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n7_s/SUM</td>
</tr>
<tr>
<td>1.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>vga_top/top/counter_x_9_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>vga_top/top/counter_x_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.733%; route: 0.240, 24.805%; tC2Q: 0.333, 34.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>vga_top/top/counter_y_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_5_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C8[2][B]</td>
<td>vga_top/top/n52_s/I1</td>
</tr>
<tr>
<td>1.483</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n52_s/SUM</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>vga_top/top/counter_y_5_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>vga_top/top/counter_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.691%; route: 0.241, 24.884%; tC2Q: 0.333, 34.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>vga_top/top/counter_y_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td>vga_top/top/n54_s/I1</td>
</tr>
<tr>
<td>1.486</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n54_s/SUM</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>vga_top/top/counter_y_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>vga_top/top/counter_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.572%; route: 0.244, 25.104%; tC2Q: 0.333, 34.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>vga_top/top/counter_x_4_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_4_s0/Q</td>
</tr>
<tr>
<td>1.093</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td>vga_top/top/n12_s/I1</td>
</tr>
<tr>
<td>1.487</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">vga_top/top/n12_s/SUM</td>
</tr>
<tr>
<td>1.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>vga_top/top/counter_x_4_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>vga_top/top/counter_x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.523%; route: 0.245, 25.194%; tC2Q: 0.333, 34.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_y_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>vga_top/top/counter_y_9_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_9_s0/Q</td>
</tr>
<tr>
<td>1.095</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td>vga_top/top/n48_s/I1</td>
</tr>
<tr>
<td>1.489</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n48_s/SUM</td>
</tr>
<tr>
<td>1.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_y_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>vga_top/top/counter_y_9_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>vga_top/top/counter_y_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.424%; route: 0.247, 25.376%; tC2Q: 0.333, 34.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga_top/top/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>vga_top/top/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td>vga_top/top/n13_s/I1</td>
</tr>
<tr>
<td>1.491</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">vga_top/top/n13_s/SUM</td>
</tr>
<tr>
<td>1.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">vga_top/top/counter_x_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>vga_top/top/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>vga_top/top/counter_x_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.363%; route: 0.249, 25.490%; tC2Q: 0.333, 34.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/Q</td>
</tr>
<tr>
<td>1.134</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0/I0</td>
</tr>
<tr>
<td>1.506</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0/F</td>
</tr>
<tr>
<td>1.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.513%; route: 0.286, 28.872%; tC2Q: 0.333, 33.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/Q</td>
</tr>
<tr>
<td>1.134</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n681_s1/I0</td>
</tr>
<tr>
<td>1.506</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n681_s1/F</td>
</tr>
<tr>
<td>1.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>RIGHTSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.513%; route: 0.286, 28.872%; tC2Q: 0.333, 33.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_top/top/counter_x_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_top/top/counter_x_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_top/top/counter_x_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_top/top/counter_x_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_top/top/counter_x_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_top/top/counter_x_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_top/top/counter_x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_top/top/counter_x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_top/top/counter_x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vga_top/top/counter_y_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>vga_top/top/counter_y_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>vga_top/top/counter_y_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.536</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.401</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>102</td>
<td>clk_25Mhz</td>
<td>23.553</td>
<td>0.262</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>31.217</td>
<td>7.185</td>
</tr>
<tr>
<td>33</td>
<td>blue[7]</td>
<td>24.706</td>
<td>2.143</td>
</tr>
<tr>
<td>33</td>
<td>green[7]</td>
<td>23.553</td>
<td>4.068</td>
</tr>
<tr>
<td>23</td>
<td>red[5]</td>
<td>23.704</td>
<td>2.972</td>
</tr>
<tr>
<td>19</td>
<td>sel_xnor</td>
<td>24.133</td>
<td>1.491</td>
</tr>
<tr>
<td>19</td>
<td>sel_xnor</td>
<td>26.323</td>
<td>1.504</td>
</tr>
<tr>
<td>18</td>
<td>c1_d</td>
<td>36.527</td>
<td>1.468</td>
</tr>
<tr>
<td>18</td>
<td>sel_xnor</td>
<td>26.033</td>
<td>1.826</td>
</tr>
<tr>
<td>12</td>
<td>counter_y[9]</td>
<td>25.567</td>
<td>0.851</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C18</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C12</td>
<td>79.17%</td>
</tr>
<tr>
<td>R8C30</td>
<td>76.39%</td>
</tr>
<tr>
<td>R8C27</td>
<td>73.61%</td>
</tr>
<tr>
<td>R8C8</td>
<td>68.06%</td>
</tr>
<tr>
<td>R8C37</td>
<td>68.06%</td>
</tr>
<tr>
<td>R8C11</td>
<td>66.67%</td>
</tr>
<tr>
<td>R8C9</td>
<td>63.89%</td>
</tr>
<tr>
<td>R9C27</td>
<td>63.89%</td>
</tr>
<tr>
<td>R9C18</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
