//
// Generated (version 2022.1<build 99559>) at Thu May 11 21:51:35 2023
//

module ipsxb_rst_sync_v1_1
(
    input N0,
    input clk,
    output [0:0] sig_synced
);
    wire [0:0] sig_async_r1;

    GTP_DFF_C /* \sig_async_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sig_async_r1[0]  (
            .Q (sig_async_r1[0]),
            .C (N0),
            .CLK (clk),
            .D (1'b1));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25

    GTP_DFF_C /* \sig_async_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sig_async_r2[0]  (
            .Q (sig_synced[0]),
            .C (N0),
            .CLK (clk),
            .D (sig_async_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25


endmodule


module ipsxb_ddrphy_calib_mux_v1_3
(
    input [14:0] init_address,
    input [2:0] init_ba,
    input [14:0] rdcal_address,
    input [2:0] rdcal_ba,
    input [14:0] wrlvl_address,
    input [2:0] wrlvl_ba,
    input ddrphy_clkin,
    input ddrphy_rst_n,
    input init_cke,
    input init_cs_n,
    input init_ras_n,
    input init_start,
    input init_we_n,
    input rdcal_cas_n,
    input rdcal_cs_n,
    input rdcal_odt,
    input rdcal_ras_n,
    input rdcal_start,
    input rdcal_we_n,
    input wrlvl_cke,
    input wrlvl_cs_n,
    input wrlvl_odt,
    input wrlvl_start,
    output [14:0] calib_address,
    output [2:0] calib_ba,
    output N0,
    output calib_cas_n,
    output calib_cke,
    output calib_cs_n,
    output calib_odt,
    output calib_ras_n,
    output calib_we_n
);
    wire [2:0] N16;
    wire [14:0] N17;
    wire N18;
    wire N19;
    wire N20;
    wire N21;
    wire N22;
    wire N23;

    GTP_INV N0_vname (
            .Z (N0),
            .I (ddrphy_rst_n));
    // defparam N0_vname.orig_name = N0;

    GTP_LUT5M /* \N16_8[0]  */ #(
            .INIT(32'b00000010000000100010110000100000))
        \N16_8[0]  (
            .Z (N16[0]),
            .I0 (init_ba[0]),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (wrlvl_ba[0]),
            .I4 (init_start),
            .ID (rdcal_ba[0]));
	// LUT = (I1&~I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&~I2&I4) ;

    GTP_LUT5 /* \N16_8[1]  */ #(
            .INIT(32'b00010001000000000100000001000000))
        \N16_8[1]  (
            .Z (N16[1]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (rdcal_ba[0]),
            .I3 (init_ba[1]),
            .I4 (init_start));
	// LUT = (~I0&I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[0]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[0]  (
            .Z (N17[0]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[0]),
            .I3 (init_address[0]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[1]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[1]  (
            .Z (N17[1]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[1]),
            .I3 (init_address[1]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5M /* \N17_27[2]  */ #(
            .INIT(32'b00000010000000100010110000100000))
        \N17_27[2]  (
            .Z (N17[2]),
            .I0 (init_address[2]),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (wrlvl_address[2]),
            .I4 (init_start),
            .ID (rdcal_address[2]));
	// LUT = (I1&~I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&~I2&I4) ;

    GTP_LUT5M /* \N17_27[3]  */ #(
            .INIT(32'b00000010000000100010110000100000))
        \N17_27[3]  (
            .Z (N17[3]),
            .I0 (init_address[3]),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (wrlvl_address[3]),
            .I4 (init_start),
            .ID (rdcal_address[3]));
	// LUT = (I1&~I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&~I2&I4) ;

    GTP_LUT5 /* \N17_27[4]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[4]  (
            .Z (N17[4]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[4]),
            .I3 (init_address[4]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[5]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[5]  (
            .Z (N17[5]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[5]),
            .I3 (init_address[5]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[6]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[6]  (
            .Z (N17[6]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[6]),
            .I3 (init_address[6]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[7]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[7]  (
            .Z (N17[7]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[7]),
            .I3 (init_address[7]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[8]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[8]  (
            .Z (N17[8]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[8]),
            .I3 (init_address[8]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[9]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[9]  (
            .Z (N17[9]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[9]),
            .I3 (init_address[9]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5M /* \N17_27[10]  */ #(
            .INIT(32'b00000010000000100010110000100000))
        \N17_27[10]  (
            .Z (N17[10]),
            .I0 (init_address[10]),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (wrlvl_address[10]),
            .I4 (init_start),
            .ID (rdcal_address[10]));
	// LUT = (I1&~I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&~I2&I4) ;

    GTP_LUT5 /* \N17_27[11]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[11]  (
            .Z (N17[11]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[11]),
            .I3 (init_address[11]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT5 /* \N17_27[12]  */ #(
            .INIT(32'b00010001000000000010000000100000))
        \N17_27[12]  (
            .Z (N17[12]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_address[12]),
            .I3 (init_address[12]),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&~I1&I3&I4) ;

    GTP_LUT4 /* \N17_27[13]  */ #(
            .INIT(16'b0001000000000000))
        \N17_27[13]  (
            .Z (N17[13]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (init_address[13]),
            .I3 (init_start));
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT4 /* \N17_27[14]  */ #(
            .INIT(16'b0001000000000000))
        \N17_27[14]  (
            .Z (N17[14]),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (init_address[14]),
            .I3 (init_start));
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT5M /* \N17_27[15]  */ #(
            .INIT(32'b11111110111111101111101111001011))
        \N17_27[15]  (
            .Z (N18),
            .I0 (init_cs_n),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (rdcal_cs_n),
            .I4 (init_start),
            .ID (wrlvl_cs_n));
	// LUT = (~I1&~I2&~I4)|(I2&I4)|(I1&I4)|(I2&I3)|(I0&~I1&~I2)|(I1&I2)|(ID&I1) ;

    GTP_LUT5M /* \N17_27[16]  */ #(
            .INIT(32'b11111110111111101111101111001011))
        \N17_27[16]  (
            .Z (N19),
            .I0 (init_ras_n),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (rdcal_ras_n),
            .I4 (init_start),
            .ID (wrlvl_cs_n));
	// LUT = (~I1&~I2&~I4)|(I2&I4)|(I1&I4)|(I2&I3)|(I0&~I1&~I2)|(I1&I2)|(ID&I1) ;

    GTP_LUT5M /* \N17_27[17]  */ #(
            .INIT(32'b11111110111111101111101111001011))
        \N17_27[17]  (
            .Z (N20),
            .I0 (init_ras_n),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (rdcal_cas_n),
            .I4 (init_start),
            .ID (wrlvl_cs_n));
	// LUT = (~I1&~I2&~I4)|(I2&I4)|(I1&I4)|(I2&I3)|(I0&~I1&~I2)|(I1&I2)|(ID&I1) ;

    GTP_LUT5M /* \N17_27[18]  */ #(
            .INIT(32'b11111110111111101111101111001011))
        \N17_27[18]  (
            .Z (N21),
            .I0 (init_we_n),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (rdcal_we_n),
            .I4 (init_start),
            .ID (wrlvl_cs_n));
	// LUT = (~I1&~I2&~I4)|(I2&I4)|(I1&I4)|(I2&I3)|(I0&~I1&~I2)|(I1&I2)|(ID&I1) ;

    GTP_LUT5 /* \N22_1_inv[0]  */ #(
            .INIT(32'b11111111111111001110101111101011))
        \N22_1_inv[0]  (
            .Z (N22),
            .I0 (wrlvl_cke),
            .I1 (wrlvl_start),
            .I2 (rdcal_start),
            .I3 (init_cke),
            .I4 (init_start));
	// LUT = (I0&~I4)|(I0&I3)|(I1&I2)|(I1&I4)|(I2&I4)|(~I1&~I2&~I4)|(~I1&~I2&I3) ;

    GTP_LUT5 /* \N23_1_or[0]  */ #(
            .INIT(32'b00000000000000000110010000100000))
        \N23_1_or[0]  (
            .Z (N23),
            .I0 (wrlvl_start),
            .I1 (rdcal_start),
            .I2 (wrlvl_odt),
            .I3 (rdcal_odt),
            .I4 (init_start));
	// LUT = (I0&~I1&I2&~I4)|(~I0&I1&I3&~I4) ;

    GTP_DFF_C /* \calib_address[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[0]  (
            .Q (calib_address[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[1]  (
            .Q (calib_address[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[2]  (
            .Q (calib_address[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[3]  (
            .Q (calib_address[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[4]  (
            .Q (calib_address[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[5]  (
            .Q (calib_address[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[6]  (
            .Q (calib_address[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[7]  (
            .Q (calib_address[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[8]  (
            .Q (calib_address[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[9]  (
            .Q (calib_address[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[10]  (
            .Q (calib_address[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[11]  (
            .Q (calib_address[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[12]  (
            .Q (calib_address[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[13]  (
            .Q (calib_address[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_address[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_address[14]  (
            .Q (calib_address[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N17[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_ba[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_ba[0]  (
            .Q (calib_ba[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N16[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* \calib_ba[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_ba[1]  (
            .Q (calib_ba[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N16[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* calib_cas_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_cas_n_vname (
            .Q (calib_cas_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N20));
    // defparam calib_cas_n_vname.orig_name = calib_cas_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* calib_cke */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_cke_vname (
            .Q (calib_cke),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N22));
    // defparam calib_cke_vname.orig_name = calib_cke;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_P /* calib_cs_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        calib_cs_n_vname (
            .Q (calib_cs_n),
            .CLK (ddrphy_clkin),
            .D (N18),
            .P (N0));
    // defparam calib_cs_n_vname.orig_name = calib_cs_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* calib_odt */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_odt_vname (
            .Q (calib_odt),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N23));
    // defparam calib_odt_vname.orig_name = calib_odt;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* calib_ras_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_ras_n_vname (
            .Q (calib_ras_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N19));
    // defparam calib_ras_n_vname.orig_name = calib_ras_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203

    GTP_DFF_C /* calib_we_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_we_n_vname (
            .Q (calib_we_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N21));
    // defparam calib_we_n_vname.orig_name = calib_we_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp:203


endmodule


module ipsxb_ddrphy_init_v1_0
(
    input [15:0] mr0_ddr3,
    input [15:0] mr1_ddr3,
    input [15:0] mr2_ddr3,
    input [15:0] mr3_ddr3,
    input N0,
    input ddrphy_clkin,
    input init_start,
    output [14:0] init_address,
    output [2:0] init_ba,
    output \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/init_ras_n ,
    output init_cke,
    output init_cs_n,
    output init_done,
    output init_rst,
    output init_we_n
);
    wire N9;
    wire N169;
    wire N171;
    wire [2:0] N174;
    wire [14:0] N175;
    wire N225;
    wire N230;
    wire N231;
    wire N233;
    wire N235;
    wire N256;
    wire [15:0] N268;
    wire N274;
    wire [15:0] N275;
    wire [7:0] N282;
    wire N285;
    wire [9:0] N290;
    wire N291;
    wire _N1;
    wire _N7;
    wire _N10;
    wire _N16;
    wire _N20;
    wire _N24;
    wire _N27;
    wire _N28;
    wire _N30;
    wire _N31;
    wire _N4985;
    wire _N4986;
    wire _N4987;
    wire _N4988;
    wire _N4989;
    wire _N4990;
    wire _N5053;
    wire _N5054;
    wire _N5055;
    wire _N5056;
    wire _N5057;
    wire _N5058;
    wire _N5059;
    wire _N5060;
    wire _N5061;
    wire _N5062;
    wire _N5063;
    wire _N5064;
    wire _N5065;
    wire _N5066;
    wire _N5069;
    wire _N5070;
    wire _N5071;
    wire _N5072;
    wire _N5073;
    wire _N5074;
    wire _N5075;
    wire _N5076;
    wire _N5077;
    wire _N5078;
    wire _N5079;
    wire _N5080;
    wire _N5081;
    wire _N5082;
    wire _N5085;
    wire _N5086;
    wire _N5087;
    wire _N5088;
    wire _N5089;
    wire _N5090;
    wire _N5091;
    wire _N5092;
    wire _N6624_inv;
    wire _N8282;
    wire _N8283;
    wire _N8284;
    wire _N8285;
    wire _N8286;
    wire _N8287;
    wire _N8288;
    wire _N8289;
    wire _N8290;
    wire _N8291;
    wire _N8292;
    wire _N8293;
    wire _N8294;
    wire _N8295;
    wire _N8296;
    wire _N8348;
    wire _N8354;
    wire _N8357;
    wire _N8358;
    wire _N8359;
    wire _N8363;
    wire _N13412;
    wire _N13447;
    wire _N13483;
    wire _N45475;
    wire _N58113;
    wire _N58115;
    wire _N58560;
    wire _N58722;
    wire _N61827;
    wire _N61828;
    wire _N62235;
    wire _N62238;
    wire _N62243;
    wire _N62246;
    wire _N62265;
    wire _N62269;
    wire _N62272;
    wire _N62276;
    wire _N62292;
    wire _N62293;
    wire cnt_cke_pass;
    wire [7:0] cnt_cmd;
    wire cnt_pwron_pass;
    wire [15:0] cnt_t200us;
    wire [15:0] cnt_t500us;
    wire cnt_tmod_pass;
    wire cnt_tmrd_pass;
    wire cnt_txpr_pass;
    wire [9:0] cnt_tzqinit;
    wire cnt_tzqinit_pass;
    wire [4:0] init_next_state;
    wire init_state_0;
    wire init_state_1;
    wire init_state_2;
    wire init_state_3;
    wire init_state_4;
    wire init_state_5;
    wire init_state_6;
    wire init_state_7;
    wire init_state_8;
    wire init_state_9;
    wire [1:0] mr_load_cnt;
    wire mr_load_done;

    GTP_LUT5CARRY /* N3_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_1 (
            .COUT (_N5053),
            .Z (N268[1]),
            .CIN (),
            .I0 (cnt_t200us[0]),
            .I1 (cnt_t200us[1]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_2 (
            .COUT (_N5054),
            .Z (N268[2]),
            .CIN (_N5053),
            .I0 (cnt_t200us[0]),
            .I1 (cnt_t200us[1]),
            .I2 (init_start),
            .I3 (cnt_t200us[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_3 (
            .COUT (_N5055),
            .Z (N268[3]),
            .CIN (_N5054),
            .I0 (),
            .I1 (cnt_t200us[3]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_4 (
            .COUT (_N5056),
            .Z (N268[4]),
            .CIN (_N5055),
            .I0 (),
            .I1 (cnt_t200us[4]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_5 (
            .COUT (_N5057),
            .Z (N268[5]),
            .CIN (_N5056),
            .I0 (),
            .I1 (cnt_t200us[5]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_6 (
            .COUT (_N5058),
            .Z (N268[6]),
            .CIN (_N5057),
            .I0 (),
            .I1 (cnt_t200us[6]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_7 (
            .COUT (_N5059),
            .Z (N268[7]),
            .CIN (_N5058),
            .I0 (),
            .I1 (cnt_t200us[7]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_8 (
            .COUT (_N5060),
            .Z (N268[8]),
            .CIN (_N5059),
            .I0 (),
            .I1 (cnt_t200us[8]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_9 (
            .COUT (_N5061),
            .Z (N268[9]),
            .CIN (_N5060),
            .I0 (),
            .I1 (cnt_t200us[9]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_10 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_10 (
            .COUT (_N5062),
            .Z (N268[10]),
            .CIN (_N5061),
            .I0 (),
            .I1 (cnt_t200us[10]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_11 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_11 (
            .COUT (_N5063),
            .Z (N268[11]),
            .CIN (_N5062),
            .I0 (),
            .I1 (cnt_t200us[11]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_12 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_12 (
            .COUT (_N5064),
            .Z (N268[12]),
            .CIN (_N5063),
            .I0 (),
            .I1 (cnt_t200us[12]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_13 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_13 (
            .COUT (_N5065),
            .Z (N268[13]),
            .CIN (_N5064),
            .I0 (),
            .I1 (cnt_t200us[13]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_14 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_14 (
            .COUT (_N5066),
            .Z (N268[14]),
            .CIN (_N5065),
            .I0 (),
            .I1 (cnt_t200us[14]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT5CARRY /* N3_1_15 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N3_1_15 (
            .COUT (),
            .Z (N268[15]),
            .CIN (_N5066),
            .I0 (),
            .I1 (cnt_t200us[15]),
            .I2 (init_start),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330

    GTP_LUT2 /* N9 */ #(
            .INIT(4'b1000))
        N9_vname (
            .Z (N9),
            .I0 (init_state_0),
            .I1 (init_start));
    // defparam N9_vname.orig_name = N9;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:339

    GTP_LUT5CARRY /* N23_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_1 (
            .COUT (_N5069),
            .Z (N275[1]),
            .CIN (),
            .I0 (cnt_t500us[0]),
            .I1 (cnt_t500us[1]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_2 (
            .COUT (_N5070),
            .Z (N275[2]),
            .CIN (_N5069),
            .I0 (cnt_t500us[0]),
            .I1 (cnt_t500us[1]),
            .I2 (init_state_0),
            .I3 (cnt_t500us[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_3 (
            .COUT (_N5071),
            .Z (N275[3]),
            .CIN (_N5070),
            .I0 (),
            .I1 (cnt_t500us[3]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_4 (
            .COUT (_N5072),
            .Z (N275[4]),
            .CIN (_N5071),
            .I0 (),
            .I1 (cnt_t500us[4]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_5 (
            .COUT (_N5073),
            .Z (N275[5]),
            .CIN (_N5072),
            .I0 (),
            .I1 (cnt_t500us[5]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_6 (
            .COUT (_N5074),
            .Z (N275[6]),
            .CIN (_N5073),
            .I0 (),
            .I1 (cnt_t500us[6]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_7 (
            .COUT (_N5075),
            .Z (N275[7]),
            .CIN (_N5074),
            .I0 (),
            .I1 (cnt_t500us[7]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_8 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_8 (
            .COUT (_N5076),
            .Z (N275[8]),
            .CIN (_N5075),
            .I0 (),
            .I1 (cnt_t500us[8]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_9 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_9 (
            .COUT (_N5077),
            .Z (N275[9]),
            .CIN (_N5076),
            .I0 (),
            .I1 (cnt_t500us[9]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_10 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_10 (
            .COUT (_N5078),
            .Z (N275[10]),
            .CIN (_N5077),
            .I0 (),
            .I1 (cnt_t500us[10]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_11 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_11 (
            .COUT (_N5079),
            .Z (N275[11]),
            .CIN (_N5078),
            .I0 (),
            .I1 (cnt_t500us[11]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_12 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_12 (
            .COUT (_N5080),
            .Z (N275[12]),
            .CIN (_N5079),
            .I0 (),
            .I1 (cnt_t500us[12]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_13 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_13 (
            .COUT (_N5081),
            .Z (N275[13]),
            .CIN (_N5080),
            .I0 (),
            .I1 (cnt_t500us[13]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_14 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_14 (
            .COUT (_N5082),
            .Z (N275[14]),
            .CIN (_N5081),
            .I0 (),
            .I1 (cnt_t500us[14]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N23_1_15 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1_15 (
            .COUT (),
            .Z (N275[15]),
            .CIN (_N5082),
            .I0 (),
            .I1 (cnt_t500us[15]),
            .I2 (init_state_0),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352

    GTP_LUT5CARRY /* N41_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_1 (
            .COUT (_N4985),
            .Z (N282[1]),
            .CIN (),
            .I0 (cnt_cmd[0]),
            .I1 (cnt_cmd[1]),
            .I2 (_N6624_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N41_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_2 (
            .COUT (_N4986),
            .Z (N282[2]),
            .CIN (_N4985),
            .I0 (cnt_cmd[0]),
            .I1 (cnt_cmd[1]),
            .I2 (_N6624_inv),
            .I3 (cnt_cmd[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N41_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_3 (
            .COUT (_N4987),
            .Z (N282[3]),
            .CIN (_N4986),
            .I0 (),
            .I1 (cnt_cmd[3]),
            .I2 (_N6624_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N41_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_4 (
            .COUT (_N4988),
            .Z (N282[4]),
            .CIN (_N4987),
            .I0 (),
            .I1 (cnt_cmd[4]),
            .I2 (_N6624_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N41_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_5 (
            .COUT (_N4989),
            .Z (N282[5]),
            .CIN (_N4988),
            .I0 (),
            .I1 (cnt_cmd[5]),
            .I2 (_N6624_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N41_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_6 (
            .COUT (_N4990),
            .Z (N282[6]),
            .CIN (_N4989),
            .I0 (),
            .I1 (cnt_cmd[6]),
            .I2 (_N6624_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N41_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N41_1_7 (
            .COUT (),
            .Z (N282[7]),
            .CIN (_N4990),
            .I0 (),
            .I1 (cnt_cmd[7]),
            .I2 (_N6624_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373

    GTP_LUT5CARRY /* N79_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_1 (
            .COUT (_N5085),
            .Z (N290[1]),
            .CIN (),
            .I0 (cnt_tzqinit[0]),
            .I1 (cnt_tzqinit[1]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_2 (
            .COUT (_N5086),
            .Z (N290[2]),
            .CIN (_N5085),
            .I0 (cnt_tzqinit[0]),
            .I1 (cnt_tzqinit[1]),
            .I2 (N235),
            .I3 (cnt_tzqinit[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_3 (
            .COUT (_N5087),
            .Z (N290[3]),
            .CIN (_N5086),
            .I0 (),
            .I1 (cnt_tzqinit[3]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_4 (
            .COUT (_N5088),
            .Z (N290[4]),
            .CIN (_N5087),
            .I0 (),
            .I1 (cnt_tzqinit[4]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_5 (
            .COUT (_N5089),
            .Z (N290[5]),
            .CIN (_N5088),
            .I0 (),
            .I1 (cnt_tzqinit[5]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_6 (
            .COUT (_N5090),
            .Z (N290[6]),
            .CIN (_N5089),
            .I0 (),
            .I1 (cnt_tzqinit[6]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_7 (
            .COUT (_N5091),
            .Z (N290[7]),
            .CIN (_N5090),
            .I0 (),
            .I1 (cnt_tzqinit[7]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_8 (
            .COUT (_N5092),
            .Z (N290[8]),
            .CIN (_N5091),
            .I0 (),
            .I1 (cnt_tzqinit[8]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5CARRY /* N79_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1_9 (
            .COUT (),
            .Z (N290[9]),
            .CIN (_N5092),
            .I0 (),
            .I1 (cnt_tzqinit[9]),
            .I2 (N235),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427

    GTP_LUT5 /* N169 */ #(
            .INIT(32'b11000110001101101111111111111111))
        N169_vname (
            .Z (N169),
            .I0 (_N8354),
            .I1 (_N8358),
            .I2 (init_state_3),
            .I3 (cnt_txpr_pass),
            .I4 (_N58560));
    // defparam N169_vname.orig_name = N169;
	// LUT = (~I4)|(~I1&I2&~I3)|(I0&~I1&~I2)|(~I0&I1&~I2)|(I1&I2&I3) ;

    GTP_LUT1 /* N171 */ #(
            .INIT(2'b01))
        N171_vname (
            .Z (N171),
            .I0 (N233));
    // defparam N171_vname.orig_name = N171;
	// LUT = ~I0 ;

    GTP_LUT3 /* \N174_14[0]_1  */ #(
            .INIT(8'b01100000))
        \N174_14[0]_1  (
            .Z (N174[0]),
            .I0 (mr_load_cnt[1]),
            .I1 (mr_load_cnt[0]),
            .I2 (N233));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_LUT2 /* \N174_14[1]_1  */ #(
            .INIT(4'b0100))
        \N174_14[1]_1  (
            .Z (N174[1]),
            .I0 (mr_load_cnt[1]),
            .I1 (N233));
	// LUT = ~I0&I1 ;

    GTP_LUT5M /* \N175_8[0]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[0]  (
            .Z (_N8282),
            .I0 (mr0_ddr3[0]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[0]),
            .I3 (mr3_ddr3[0]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[0]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[1]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[1]  (
            .Z (_N8283),
            .I0 (mr0_ddr3[1]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[1]),
            .I3 (mr3_ddr3[1]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[1]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[2]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[2]  (
            .Z (_N8284),
            .I0 (mr0_ddr3[2]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[2]),
            .I3 (mr3_ddr3[2]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[2]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[3]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[3]  (
            .Z (_N8285),
            .I0 (mr0_ddr3[3]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[3]),
            .I3 (mr3_ddr3[3]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[3]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[4]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[4]  (
            .Z (_N8286),
            .I0 (mr0_ddr3[4]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[4]),
            .I3 (mr3_ddr3[4]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[4]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[5]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[5]  (
            .Z (_N8287),
            .I0 (mr0_ddr3[5]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[5]),
            .I3 (mr3_ddr3[5]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[5]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[6]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[6]  (
            .Z (_N8288),
            .I0 (mr0_ddr3[6]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[6]),
            .I3 (mr3_ddr3[6]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[6]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[7]  */ #(
            .INIT(32'b10111011100010001110001011100010))
        \N175_8[7]  (
            .Z (_N8289),
            .I0 (mr0_ddr3[7]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr3_ddr3[7]),
            .I3 (mr1_ddr3[7]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[7]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[8]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[8]  (
            .Z (_N8290),
            .I0 (mr0_ddr3[8]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[8]),
            .I3 (mr3_ddr3[8]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[8]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[9]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[9]  (
            .Z (_N8291),
            .I0 (mr0_ddr3[9]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[9]),
            .I3 (mr3_ddr3[9]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[9]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[10]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[10]  (
            .Z (_N8292),
            .I0 (mr0_ddr3[10]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[10]),
            .I3 (mr3_ddr3[10]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[10]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[11]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[11]  (
            .Z (_N8293),
            .I0 (mr0_ddr3[11]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[11]),
            .I3 (mr3_ddr3[11]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[11]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[12]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \N175_8[12]  (
            .Z (_N8294),
            .I0 (mr0_ddr3[12]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr1_ddr3[12]),
            .I3 (mr3_ddr3[12]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[12]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[13]  */ #(
            .INIT(32'b10111011100010001110001011100010))
        \N175_8[13]  (
            .Z (_N8295),
            .I0 (mr0_ddr3[13]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr3_ddr3[13]),
            .I3 (mr1_ddr3[13]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[13]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N175_8[14]  */ #(
            .INIT(32'b10111011100010001110001011100010))
        \N175_8[14]  (
            .Z (_N8296),
            .I0 (mr0_ddr3[14]),
            .I1 (mr_load_cnt[0]),
            .I2 (mr3_ddr3[14]),
            .I3 (mr1_ddr3[14]),
            .I4 (mr_load_cnt[1]),
            .ID (mr2_ddr3[14]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT2 /* \N175_9[0]  */ #(
            .INIT(4'b1000))
        \N175_9[0]  (
            .Z (N175[0]),
            .I0 (_N8282),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[1]  */ #(
            .INIT(4'b1000))
        \N175_9[1]  (
            .Z (N175[1]),
            .I0 (_N8283),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[2]  */ #(
            .INIT(4'b1000))
        \N175_9[2]  (
            .Z (N175[2]),
            .I0 (_N8284),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[3]  */ #(
            .INIT(4'b1000))
        \N175_9[3]  (
            .Z (N175[3]),
            .I0 (_N8285),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[4]  */ #(
            .INIT(4'b1000))
        \N175_9[4]  (
            .Z (N175[4]),
            .I0 (_N8286),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[5]  */ #(
            .INIT(4'b1000))
        \N175_9[5]  (
            .Z (N175[5]),
            .I0 (_N8287),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[6]  */ #(
            .INIT(4'b1000))
        \N175_9[6]  (
            .Z (N175[6]),
            .I0 (_N8288),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[7]  */ #(
            .INIT(4'b1000))
        \N175_9[7]  (
            .Z (N175[7]),
            .I0 (_N8289),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[8]  */ #(
            .INIT(4'b1000))
        \N175_9[8]  (
            .Z (N175[8]),
            .I0 (_N8290),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[9]  */ #(
            .INIT(4'b1000))
        \N175_9[9]  (
            .Z (N175[9]),
            .I0 (_N8291),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[11]  */ #(
            .INIT(4'b1000))
        \N175_9[11]  (
            .Z (N175[11]),
            .I0 (_N8293),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[12]  */ #(
            .INIT(4'b1000))
        \N175_9[12]  (
            .Z (N175[12]),
            .I0 (_N8294),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[13]  */ #(
            .INIT(4'b1000))
        \N175_9[13]  (
            .Z (N175[13]),
            .I0 (_N8295),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N175_9[14]  */ #(
            .INIT(4'b1000))
        \N175_9[14]  (
            .Z (N175[14]),
            .I0 (_N8296),
            .I1 (N233));
	// LUT = I0&I1 ;

    GTP_LUT5M /* \N175_10[10]  */ #(
            .INIT(32'b01001000010000001000010010000000))
        \N175_10[10]  (
            .Z (N175[10]),
            .I0 (cnt_txpr_pass),
            .I1 (_N58560),
            .I2 (_N8358),
            .I3 (_N8292),
            .I4 (init_state_3),
            .ID (_N8354));
	// LUT = (~ID&I1&~I2&I3&~I4)|(ID&I1&I2&~I4)|(I0&I1&~I2&I3&I4)|(~I0&I1&I2&I4) ;

    GTP_LUT5M /* N205_1 */ #(
            .INIT(32'b11111111010101011111111100000001))
        N205_1 (
            .Z (_N58113),
            .I0 (cnt_pwron_pass),
            .I1 (_N8359),
            .I2 (init_state_2),
            .I3 (init_state_0),
            .I4 (init_state_1),
            .ID (_N8358));
	// LUT = (~ID&~I1&~I2&~I4)|(~I0&I4)|(I3) ;

    GTP_LUT4 /* N225_6 */ #(
            .INIT(16'b0000000100000000))
        N225_6 (
            .Z (_N58722),
            .I0 (cnt_cmd[7]),
            .I1 (cnt_cmd[6]),
            .I2 (cnt_cmd[5]),
            .I3 (cnt_cmd[0]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N225_12 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N225_12 (
            .Z (N225),
            .I0 (cnt_cmd[1]),
            .I1 (cnt_cmd[4]),
            .I2 (cnt_cmd[3]),
            .I3 (cnt_cmd[2]),
            .I4 (_N58722));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N230 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N230_vname (
            .Z (N230),
            .I0 (cnt_cmd[1]),
            .I1 (cnt_cmd[4]),
            .I2 (cnt_cmd[3]),
            .I3 (cnt_cmd[2]),
            .I4 (_N58722));
    // defparam N230_vname.orig_name = N230;
	// LUT = ~I0&~I1&~I2&~I3&I4 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:393

    GTP_LUT5 /* N231 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N231_vname (
            .Z (N231),
            .I0 (cnt_cmd[1]),
            .I1 (cnt_cmd[4]),
            .I2 (cnt_cmd[3]),
            .I3 (cnt_cmd[2]),
            .I4 (_N58722));
    // defparam N231_vname.orig_name = N231;
	// LUT = I0&~I1&~I2&~I3&I4 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:401

    GTP_LUT5M /* N233_1 */ #(
            .INIT(32'b00000000101010100000000011110010))
        N233_1 (
            .Z (_N58115),
            .I0 (cnt_pwron_pass),
            .I1 (_N8359),
            .I2 (init_state_2),
            .I3 (init_state_0),
            .I4 (init_state_1),
            .ID (_N8358));
	// LUT = (I2&~I3&~I4)|(ID&~I1&~I3&~I4)|(I0&~I3&I4) ;

    GTP_LUT5 /* N233_5 */ #(
            .INIT(32'b00110001000000010000000000000000))
        N233_5 (
            .Z (N233),
            .I0 (_N8354),
            .I1 (_N8358),
            .I2 (init_state_3),
            .I3 (cnt_txpr_pass),
            .I4 (_N58560));
	// LUT = (~I0&~I1&~I2&I4)|(~I1&I2&I3&I4) ;

    GTP_LUT5M /* N235 */ #(
            .INIT(32'b01000100010000000100010001000000))
        N235_vname (
            .Z (N235),
            .I0 (init_start),
            .I1 (_N58113),
            .I2 (init_state_8),
            .I3 (init_state_7),
            .I4 (init_state_0),
            .ID (_N8363));
    // defparam N235_vname.orig_name = N235;
	// LUT = (~ID&I1&I3&~I4)|(~ID&I1&I2&~I4)|(~I0&I1&I3&I4)|(~I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:426

    GTP_LUT5M /* N256_3 */ #(
            .INIT(32'b10001000100000001000100010000000))
        N256_3 (
            .Z (N256),
            .I0 (init_start),
            .I1 (_N58113),
            .I2 (init_state_8),
            .I3 (init_state_7),
            .I4 (init_state_0),
            .ID (_N8363));
	// LUT = (ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I1&I3&I4)|(I0&I1&I2&I4) ;

    GTP_LUT2 /* \N268[0]_1  */ #(
            .INIT(4'b0100))
        \N268[0]_1  (
            .Z (N268[0]),
            .I0 (cnt_t200us[0]),
            .I1 (init_start));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_LUT5 /* N271_21 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N271_21 (
            .Z (_N62235),
            .I0 (cnt_t200us[4]),
            .I1 (cnt_t200us[3]),
            .I2 (cnt_t200us[2]),
            .I3 (cnt_t200us[1]),
            .I4 (cnt_t200us[6]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT3 /* N271_24 */ #(
            .INIT(8'b00000001))
        N271_24 (
            .Z (_N62238),
            .I0 (cnt_t200us[8]),
            .I1 (cnt_t200us[7]),
            .I2 (cnt_t200us[15]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* N271_29 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N271_29 (
            .Z (_N62243),
            .I0 (cnt_t200us[11]),
            .I1 (cnt_t200us[10]),
            .I2 (cnt_t200us[9]),
            .I3 (cnt_t200us[5]),
            .I4 (cnt_t200us[14]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N271_32 */ #(
            .INIT(16'b0000001000000000))
        N271_32 (
            .Z (_N62246),
            .I0 (_N62238),
            .I1 (cnt_t200us[13]),
            .I2 (cnt_t200us[12]),
            .I3 (_N62243));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N274 */ #(
            .INIT(32'b11001100110011001100110011001110))
        N274_vname (
            .Z (N274),
            .I0 (_N58115),
            .I1 (init_state_0),
            .I2 (init_state_8),
            .I3 (init_state_7),
            .I4 (_N8363));
    // defparam N274_vname.orig_name = N274;
	// LUT = (I1)|(I0&~I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_LUT2 /* \N275[0]_1  */ #(
            .INIT(4'b0001))
        \N275[0]_1  (
            .Z (N275[0]),
            .I0 (cnt_t500us[0]),
            .I1 (init_state_0));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_LUT5 /* N277_5 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N277_5 (
            .Z (_N62265),
            .I0 (cnt_t500us[5]),
            .I1 (cnt_t500us[3]),
            .I2 (cnt_t500us[2]),
            .I3 (cnt_t500us[1]),
            .I4 (cnt_t500us[7]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N277_9 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N277_9 (
            .Z (_N62269),
            .I0 (cnt_t500us[12]),
            .I1 (cnt_t500us[11]),
            .I2 (cnt_t500us[10]),
            .I3 (cnt_t500us[4]),
            .I4 (cnt_t500us[13]));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_LUT3 /* N277_12 */ #(
            .INIT(8'b10000000))
        N277_12 (
            .Z (_N62272),
            .I0 (cnt_t500us[8]),
            .I1 (cnt_t500us[6]),
            .I2 (cnt_t500us[15]));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N277_16 */ #(
            .INIT(16'b1000000000000000))
        N277_16 (
            .Z (_N62276),
            .I0 (_N62272),
            .I1 (cnt_t500us[14]),
            .I2 (cnt_t500us[9]),
            .I3 (_N62269));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N282_6_inv */ #(
            .INIT(32'b00000000000011100000000000001010))
        N282_6_inv (
            .Z (_N6624_inv),
            .I0 (_N45475),
            .I1 (_N58115),
            .I2 (init_state_8),
            .I3 (init_state_7),
            .I4 (_N8363));
	// LUT = (I0&~I2&~I3)|(I1&~I2&~I3&I4) ;

    GTP_LUT2 /* \N282_7[0]_1  */ #(
            .INIT(4'b0100))
        \N282_7[0]_1  (
            .Z (N282[0]),
            .I0 (cnt_cmd[0]),
            .I1 (_N6624_inv));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_LUT5M /* N285 */ #(
            .INIT(32'b11001100110111001100110011011100))
        N285_vname (
            .Z (N285),
            .I0 (init_start),
            .I1 (N233),
            .I2 (_N58113),
            .I3 (init_next_state[3]),
            .I4 (init_state_0),
            .ID (_N8363));
    // defparam N285_vname.orig_name = N285;
	// LUT = (~ID&I2&~I3&~I4)|(~I0&I2&~I3&I4)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:404

    GTP_LUT2 /* N291_1 */ #(
            .INIT(4'b0100))
        N291_1 (
            .Z (N290[0]),
            .I0 (cnt_tzqinit[0]),
            .I1 (N235));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* N291_17 */ #(
            .INIT(32'b00000000000000000000000000000100))
        N291_17 (
            .Z (_N62292),
            .I0 (cnt_tzqinit[8]),
            .I1 (cnt_tzqinit[7]),
            .I2 (cnt_tzqinit[2]),
            .I3 (cnt_tzqinit[1]),
            .I4 (cnt_tzqinit[9]));
	// LUT = ~I0&I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N291_18 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N291_18 (
            .Z (_N62293),
            .I0 (cnt_tzqinit[6]),
            .I1 (cnt_tzqinit[5]),
            .I2 (cnt_tzqinit[4]),
            .I3 (cnt_tzqinit[3]),
            .I4 (_N62292));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* N291_19 */ #(
            .INIT(8'b00100000))
        N291_19 (
            .Z (N291),
            .I0 (_N62293),
            .I1 (cnt_tzqinit[0]),
            .I2 (N235));
	// LUT = I0&~I1&I2 ;

    GTP_LUT5 /* N309_3 */ #(
            .INIT(32'b11000110001101100000000000000000))
        N309_3 (
            .Z (_N45475),
            .I0 (_N8354),
            .I1 (_N8358),
            .I2 (init_state_3),
            .I3 (cnt_txpr_pass),
            .I4 (init_next_state[2]));
	// LUT = (~I1&I2&~I3&I4)|(I0&~I1&~I2&I4)|(~I0&I1&~I2&I4)|(I1&I2&I3&I4) ;

    GTP_DFF_C /* cnt_cke_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_cke_pass_vname (
            .Q (cnt_cke_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61828));
    // defparam cnt_cke_pass_vname.orig_name = cnt_cke_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:355

    GTP_LUT5 /* cnt_cke_pass_ce_mux */ #(
            .INIT(32'b01010000010101000101000001010000))
        cnt_cke_pass_ce_mux (
            .Z (_N61828),
            .I0 (N9),
            .I1 (_N62265),
            .I2 (cnt_cke_pass),
            .I3 (cnt_t500us[0]),
            .I4 (_N62276));
	// LUT = (~I0&I2)|(~I0&I1&~I3&I4) ;

    GTP_DFF_C /* \cnt_cmd[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[0]  (
            .Q (cnt_cmd[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[1]  (
            .Q (cnt_cmd[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[2]  (
            .Q (cnt_cmd[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[3]  (
            .Q (cnt_cmd[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[4]  (
            .Q (cnt_cmd[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[5]  (
            .Q (cnt_cmd[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[6]  (
            .Q (cnt_cmd[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* \cnt_cmd[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_cmd[7]  (
            .Q (cnt_cmd[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N282[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:365

    GTP_DFF_C /* cnt_pwron_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_pwron_pass_vname (
            .Q (cnt_pwron_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61827));
    // defparam cnt_pwron_pass_vname.orig_name = cnt_pwron_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:335

    GTP_LUT5 /* cnt_pwron_pass_ce_mux */ #(
            .INIT(32'b01010000010101000101000001010000))
        cnt_pwron_pass_ce_mux (
            .Z (_N61827),
            .I0 (N9),
            .I1 (_N62235),
            .I2 (cnt_pwron_pass),
            .I3 (cnt_t200us[0]),
            .I4 (_N62246));
	// LUT = (~I0&I2)|(~I0&I1&~I3&I4) ;

    GTP_DFF_C /* \cnt_t200us[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[0]  (
            .Q (cnt_t200us[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[1]  (
            .Q (cnt_t200us[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[2]  (
            .Q (cnt_t200us[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[3]  (
            .Q (cnt_t200us[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[4]  (
            .Q (cnt_t200us[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[5]  (
            .Q (cnt_t200us[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[6]  (
            .Q (cnt_t200us[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[7]  (
            .Q (cnt_t200us[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[8]  (
            .Q (cnt_t200us[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[9]  (
            .Q (cnt_t200us[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[10]  (
            .Q (cnt_t200us[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[11]  (
            .Q (cnt_t200us[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[12]  (
            .Q (cnt_t200us[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[13]  (
            .Q (cnt_t200us[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[14]  (
            .Q (cnt_t200us[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_C /* \cnt_t200us[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t200us[15]  (
            .Q (cnt_t200us[15]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N268[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:325

    GTP_DFF_CE /* \cnt_t500us[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[0]  (
            .Q (cnt_t500us[0]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[1]  (
            .Q (cnt_t500us[1]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[2]  (
            .Q (cnt_t500us[2]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[3]  (
            .Q (cnt_t500us[3]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[4]  (
            .Q (cnt_t500us[4]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[5]  (
            .Q (cnt_t500us[5]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[6]  (
            .Q (cnt_t500us[6]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[7]  (
            .Q (cnt_t500us[7]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[8]  (
            .Q (cnt_t500us[8]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[9]  (
            .Q (cnt_t500us[9]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[10]  (
            .Q (cnt_t500us[10]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[11]  (
            .Q (cnt_t500us[11]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[12]  (
            .Q (cnt_t500us[12]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[13]  (
            .Q (cnt_t500us[13]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[14]  (
            .Q (cnt_t500us[14]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_CE /* \cnt_t500us[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_t500us[15]  (
            .Q (cnt_t500us[15]),
            .C (N0),
            .CE (N274),
            .CLK (ddrphy_clkin),
            .D (N275[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:345

    GTP_DFF_C /* cnt_tmod_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_tmod_pass_vname (
            .Q (cnt_tmod_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N231));
    // defparam cnt_tmod_pass_vname.orig_name = cnt_tmod_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:396

    GTP_DFF_C /* cnt_tmrd_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_tmrd_pass_vname (
            .Q (cnt_tmrd_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N230));
    // defparam cnt_tmrd_pass_vname.orig_name = cnt_tmrd_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:388

    GTP_DFF_C /* cnt_txpr_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_txpr_pass_vname (
            .Q (cnt_txpr_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N225));
    // defparam cnt_txpr_pass_vname.orig_name = cnt_txpr_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:380

    GTP_DFF_C /* \cnt_tzqinit[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[0]  (
            .Q (cnt_tzqinit[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[1]  (
            .Q (cnt_tzqinit[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[2]  (
            .Q (cnt_tzqinit[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[3]  (
            .Q (cnt_tzqinit[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[4]  (
            .Q (cnt_tzqinit[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[5]  (
            .Q (cnt_tzqinit[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[6]  (
            .Q (cnt_tzqinit[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[7]  (
            .Q (cnt_tzqinit[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[8]  (
            .Q (cnt_tzqinit[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \cnt_tzqinit[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt_tzqinit[9]  (
            .Q (cnt_tzqinit[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N290[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* cnt_tzqinit_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_tzqinit_pass_vname (
            .Q (cnt_tzqinit_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N291));
    // defparam cnt_tzqinit_pass_vname.orig_name = cnt_tzqinit_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:420

    GTP_DFF_C /* \init_address[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[0]  (
            .Q (init_address[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[1]  (
            .Q (init_address[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[2]  (
            .Q (init_address[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[3]  (
            .Q (init_address[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[4]  (
            .Q (init_address[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[5]  (
            .Q (init_address[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[6]  (
            .Q (init_address[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[7]  (
            .Q (init_address[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[8]  (
            .Q (init_address[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[9]  (
            .Q (init_address[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[10]  (
            .Q (init_address[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[11]  (
            .Q (init_address[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[12]  (
            .Q (init_address[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[13]  (
            .Q (init_address[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_address[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_address[14]  (
            .Q (init_address[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N175[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_ba[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_ba[0]  (
            .Q (init_ba[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N174[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* \init_ba[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \init_ba[1]  (
            .Q (init_ba[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N174[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* init_cas_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_cas_n (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/init_ras_n ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N171));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* init_cke */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_cke_vname (
            .Q (init_cke),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (cnt_cke_pass));
    // defparam init_cke_vname.orig_name = init_cke;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:521

    GTP_DFF_P /* init_cs_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        init_cs_n_vname (
            .Q (init_cs_n),
            .CLK (ddrphy_clkin),
            .D (N169),
            .P (N0));
    // defparam init_cs_n_vname.orig_name = init_cs_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_C /* init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_done_vname (
            .Q (init_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N256));
    // defparam init_done_vname.orig_name = init_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:509

    GTP_LUT2 /* \init_next_state_4[0]  */ #(
            .INIT(4'b1110))
        \init_next_state_4[0]  (
            .Z (init_next_state[3]),
            .I0 (init_state_7),
            .I1 (init_state_8));
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \init_next_state_7[0]  */ #(
            .INIT(32'b11110000111100000010001000000000))
        \init_next_state_7[0]  (
            .Z (_N8348),
            .I0 (init_state_8),
            .I1 (init_state_7),
            .I2 (cnt_tmod_pass),
            .I3 (cnt_tzqinit_pass),
            .I4 (init_state_6));
	// LUT = (I2&I4)|(I0&~I1&I3&~I4) ;

    GTP_LUT5 /* \init_next_state_9[0]  */ #(
            .INIT(32'b11011101110111111100110011001110))
        \init_next_state_9[0]  (
            .Z (_N8354),
            .I0 (init_state_5),
            .I1 (init_state_4),
            .I2 (mr_load_done),
            .I3 (cnt_tmrd_pass),
            .I4 (_N8348));
	// LUT = (I1)|(~I0&I4)|(I0&~I2&~I3) ;

    GTP_LUT3 /* \init_next_state_10[0]  */ #(
            .INIT(8'b01110010))
        \init_next_state_10[0]  (
            .Z (_N8357),
            .I0 (init_state_3),
            .I1 (cnt_txpr_pass),
            .I2 (_N8354));
	// LUT = (I0&~I1)|(~I0&I2) ;

    GTP_LUT5M /* \init_next_state_10[1]  */ #(
            .INIT(32'b00000010110011100000001011001110))
        \init_next_state_10[1]  (
            .Z (_N8358),
            .I0 (mr_load_done),
            .I1 (init_state_3),
            .I2 (init_state_4),
            .I3 (cnt_txpr_pass),
            .I4 (init_state_5),
            .ID (init_state_6));
	// LUT = (ID&~I1&~I2&~I4)|(I0&~I1&~I2&I4)|(I1&~I3) ;

    GTP_LUT5 /* \init_next_state_10[2]  */ #(
            .INIT(32'b11111111010101011111111001010100))
        \init_next_state_10[2]  (
            .Z (_N8359),
            .I0 (init_state_3),
            .I1 (init_state_6),
            .I2 (init_state_4),
            .I3 (cnt_txpr_pass),
            .I4 (init_state_5));
	// LUT = (~I0&I1)|(~I0&I2)|(~I0&I4)|(I0&I3) ;

    GTP_LUT5 /* \init_next_state_12[0]  */ #(
            .INIT(32'b00110011111101010011001110100000))
        \init_next_state_12[0]  (
            .Z (_N8363),
            .I0 (init_state_2),
            .I1 (cnt_pwron_pass),
            .I2 (cnt_cke_pass),
            .I3 (init_state_1),
            .I4 (_N8357));
	// LUT = (~I1&I3)|(~I0&~I3&I4)|(I0&I2&~I3) ;

    GTP_LUT4 /* \init_next_state_13[2]  */ #(
            .INIT(16'b0000000100000000))
        \init_next_state_13[2]  (
            .Z (init_next_state[2]),
            .I0 (init_state_2),
            .I1 (init_state_0),
            .I2 (init_state_1),
            .I3 (_N8359));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_DFF_C /* init_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_rst_vname (
            .Q (init_rst),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (cnt_pwron_pass));
    // defparam init_rst_vname.orig_name = init_rst;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:515

    GTP_DFF_P /* init_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        init_state_0_vname (
            .Q (init_state_0),
            .CLK (ddrphy_clkin),
            .D (_N1),
            .P (N0));
    // defparam init_state_0_vname.orig_name = init_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_1_vname (
            .Q (init_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N7));
    // defparam init_state_1_vname.orig_name = init_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_2_vname (
            .Q (init_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam init_state_2_vname.orig_name = init_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_3_vname (
            .Q (init_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N16));
    // defparam init_state_3_vname.orig_name = init_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_4_vname (
            .Q (init_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N20));
    // defparam init_state_4_vname.orig_name = init_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_5_vname (
            .Q (init_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N24));
    // defparam init_state_5_vname.orig_name = init_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_6_vname (
            .Q (init_state_6),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N27));
    // defparam init_state_6_vname.orig_name = init_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_7_vname (
            .Q (init_state_7),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N28));
    // defparam init_state_7_vname.orig_name = init_state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_8_vname (
            .Q (init_state_8),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N30));
    // defparam init_state_8_vname.orig_name = init_state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_DFF_C /* init_state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_state_9_vname (
            .Q (init_state_9),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N31));
    // defparam init_state_9_vname.orig_name = init_state_9;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT3 /* \init_state_fsm[4:0]_2  */ #(
            .INIT(8'b11001110))
        \init_state_fsm[4:0]_2  (
            .Z (_N1),
            .I0 (init_state_0),
            .I1 (init_state_9),
            .I2 (init_start));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT4 /* \init_state_fsm[4:0]_11  */ #(
            .INIT(16'b1011001110100000))
        \init_state_fsm[4:0]_11  (
            .Z (_N10),
            .I0 (cnt_pwron_pass),
            .I1 (cnt_cke_pass),
            .I2 (init_state_1),
            .I3 (init_state_2));
	// LUT = (~I1&I3)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT5 /* \init_state_fsm[4:0]_21  */ #(
            .INIT(32'b10110011101000001010000010100000))
        \init_state_fsm[4:0]_21  (
            .Z (_N20),
            .I0 (init_state_3),
            .I1 (mr_load_done),
            .I2 (cnt_txpr_pass),
            .I3 (cnt_tmrd_pass),
            .I4 (init_state_5));
	// LUT = (I0&I2)|(~I1&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT4 /* \init_state_fsm[4:0]_22  */ #(
            .INIT(16'b1100111000001010))
        \init_state_fsm[4:0]_22  (
            .Z (_N16),
            .I0 (init_state_3),
            .I1 (cnt_cke_pass),
            .I2 (cnt_txpr_pass),
            .I3 (init_state_2));
	// LUT = (I0&~I2)|(I1&I3) ;

    GTP_LUT4 /* \init_state_fsm[4:0]_25  */ #(
            .INIT(16'b1010101110101010))
        \init_state_fsm[4:0]_25  (
            .Z (_N24),
            .I0 (init_state_4),
            .I1 (mr_load_done),
            .I2 (cnt_tmrd_pass),
            .I3 (init_state_5));
	// LUT = (I0)|(~I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT4 /* \init_state_fsm[4:0]_28  */ #(
            .INIT(16'b1010111000001100))
        \init_state_fsm[4:0]_28  (
            .Z (_N27),
            .I0 (mr_load_done),
            .I1 (init_state_6),
            .I2 (cnt_tmod_pass),
            .I3 (init_state_5));
	// LUT = (I1&~I2)|(I0&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT2 /* \init_state_fsm[4:0]_29  */ #(
            .INIT(4'b1000))
        \init_state_fsm[4:0]_29  (
            .Z (_N28),
            .I0 (cnt_tmod_pass),
            .I1 (init_state_6));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT3 /* \init_state_fsm[4:0]_31  */ #(
            .INIT(8'b10111010))
        \init_state_fsm[4:0]_31  (
            .Z (_N30),
            .I0 (init_state_7),
            .I1 (cnt_tzqinit_pass),
            .I2 (init_state_8));
	// LUT = (I0)|(~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT2 /* \init_state_fsm[4:0]_32  */ #(
            .INIT(4'b1000))
        \init_state_fsm[4:0]_32  (
            .Z (_N31),
            .I0 (cnt_tzqinit_pass),
            .I1 (init_state_8));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:437

    GTP_LUT4 /* \init_state_fsm[4:0]_41  */ #(
            .INIT(16'b1101110001010000))
        \init_state_fsm[4:0]_41  (
            .Z (_N7),
            .I0 (cnt_pwron_pass),
            .I1 (init_state_0),
            .I2 (init_state_1),
            .I3 (init_start));
	// LUT = (~I0&I2)|(I1&I3) ;

    GTP_DFF_C /* init_we_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_we_n_vname (
            .Q (init_we_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N169));
    // defparam init_we_n_vname.orig_name = init_we_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:531

    GTP_DFF_CE /* \mr_load_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr_load_cnt[0]  (
            .Q (mr_load_cnt[0]),
            .C (N0),
            .CE (N285),
            .CLK (ddrphy_clkin),
            .D (_N13412));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:404

    GTP_LUT5 /* \mr_load_cnt[1:0]_91  */ #(
            .INIT(32'b00000000000000010000000000000000))
        \mr_load_cnt[1:0]_91  (
            .Z (_N13412),
            .I0 (mr_load_cnt[0]),
            .I1 (init_state_2),
            .I2 (init_state_0),
            .I3 (init_state_1),
            .I4 (_N8359));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* \mr_load_cnt[1:0]_106  */ #(
            .INIT(8'b01100000))
        \mr_load_cnt[1:0]_106  (
            .Z (_N13447),
            .I0 (mr_load_cnt[1]),
            .I1 (mr_load_cnt[0]),
            .I2 (init_next_state[2]));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_DFF_CE /* \mr_load_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr_load_cnt[1]  (
            .Q (mr_load_cnt[1]),
            .C (N0),
            .CE (N285),
            .CLK (ddrphy_clkin),
            .D (_N13447));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:404

    GTP_DFF_CE /* mr_load_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        mr_load_done_vname (
            .Q (mr_load_done),
            .C (N0),
            .CE (N285),
            .CLK (ddrphy_clkin),
            .D (_N13483));
    // defparam mr_load_done_vname.orig_name = mr_load_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:404

    GTP_LUT3 /* mr_load_done_0_3 */ #(
            .INIT(8'b10000000))
        mr_load_done_0_3 (
            .Z (_N13483),
            .I0 (mr_load_cnt[1]),
            .I1 (mr_load_cnt[0]),
            .I2 (init_next_state[2]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* mr_load_done_1 */ #(
            .INIT(8'b00010000))
        mr_load_done_1 (
            .Z (_N58560),
            .I0 (init_state_8),
            .I1 (init_state_7),
            .I2 (init_next_state[2]));
	// LUT = ~I0&~I1&I2 ;


endmodule


module ipsxb_ddrphy_main_ctrl_v1_3
(
    input N0,
    input ddrphy_clkin,
    input init_done,
    input rdcal_done,
    input wrlvl_done,
    output calib_done,
    output init_start,
    output rdcal_start,
    output wrlvl_start
);
    wire N66;
    wire N68;
    wire N69;
    wire N71;
    wire _N2;
    wire _N3;
    wire _N5;
    wire _N11;
    wire [2:0] main_next_state;
    wire main_state_0;
    wire main_state_1;
    wire main_state_2;
    wire main_state_3;
    wire main_state_5;

    GTP_LUT4 /* N66 */ #(
            .INIT(16'b0000000000000001))
        N66_vname (
            .Z (N66),
            .I0 (main_state_2),
            .I1 (main_state_3),
            .I2 (main_state_5),
            .I3 (_N3));
    // defparam N66_vname.orig_name = N66;
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5M /* N68 */ #(
            .INIT(32'b00000000010001000000000011001000))
        N68_vname (
            .Z (N68),
            .I0 (rdcal_done),
            .I1 (_N5),
            .I2 (main_state_2),
            .I3 (main_state_5),
            .I4 (main_state_3),
            .ID (_N3));
    // defparam N68_vname.orig_name = N68;
	// LUT = (I1&I2&~I3&~I4)|(ID&I1&~I3&~I4)|(~I0&I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:216

    GTP_LUT5M /* N68_1 */ #(
            .INIT(32'b00000010001000100000001000100010))
        N68_1 (
            .Z (N71),
            .I0 (rdcal_done),
            .I1 (main_state_2),
            .I2 (main_state_1),
            .I3 (init_done),
            .I4 (main_state_3),
            .ID (main_state_5));
	// LUT = (ID&~I1&~I3&~I4)|(ID&~I1&~I2&~I4)|(I0&~I1&~I3&I4)|(I0&~I1&~I2&I4) ;

    GTP_LUT5M /* N69 */ #(
            .INIT(32'b00000010000000100000000100000000))
        N69_vname (
            .Z (N69),
            .I0 (wrlvl_done),
            .I1 (_N3),
            .I2 (main_next_state[2]),
            .I3 (main_state_3),
            .I4 (main_state_2),
            .ID (rdcal_done));
    // defparam N69_vname.orig_name = N69;
	// LUT = (~ID&~I1&~I2&I3&~I4)|(I0&~I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:226

    GTP_LUT4 /* \N75_and[0]_1  */ #(
            .INIT(16'b1011001110100000))
        \N75_and[0]_1  (
            .Z (_N5),
            .I0 (main_state_1),
            .I1 (wrlvl_done),
            .I2 (init_done),
            .I3 (main_state_2));
	// LUT = (~I1&I3)|(I0&I2) ;

    GTP_DFF_C /* calib_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_done_vname (
            .Q (calib_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N71));
    // defparam calib_done_vname.orig_name = calib_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:242

    GTP_DFF_C /* init_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_start_vname (
            .Q (init_start),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N66));
    // defparam init_start_vname.orig_name = init_start;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:202

    GTP_DFF_P /* main_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        main_state_0_vname (
            .Q (main_state_0),
            .CLK (ddrphy_clkin),
            .D (1'b0),
            .P (N0));
    // defparam main_state_0_vname.orig_name = main_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_DFF_C /* main_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        main_state_1_vname (
            .Q (main_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N2));
    // defparam main_state_1_vname.orig_name = main_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_DFF_C /* main_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        main_state_2_vname (
            .Q (main_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N5));
    // defparam main_state_2_vname.orig_name = main_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_DFF_C /* main_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        main_state_3_vname (
            .Q (main_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N11));
    // defparam main_state_3_vname.orig_name = main_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_DFF_C /* main_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        main_state_5_vname (
            .Q (main_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (main_next_state[2]));
    // defparam main_state_5_vname.orig_name = main_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_LUT3 /* \main_state_fsm[2:0]_3  */ #(
            .INIT(8'b11011100))
        \main_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (init_done),
            .I1 (main_state_0),
            .I2 (main_state_1));
	// LUT = (I1)|(~I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_LUT2 /* \main_state_fsm[2:0]_4  */ #(
            .INIT(4'b1000))
        \main_state_fsm[2:0]_4  (
            .Z (_N3),
            .I0 (init_done),
            .I1 (main_state_1));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:156

    GTP_LUT4 /* \main_state_fsm[2:0]_14  */ #(
            .INIT(16'b1111010001000100))
        \main_state_fsm[2:0]_14  (
            .Z (_N11),
            .I0 (rdcal_done),
            .I1 (main_state_3),
            .I2 (wrlvl_done),
            .I3 (main_state_2));
	// LUT = (~I0&I1)|(I2&I3) ;

    GTP_LUT3 /* \main_state_fsm[2:0]_18  */ #(
            .INIT(8'b11101100))
        \main_state_fsm[2:0]_18  (
            .Z (main_next_state[2]),
            .I0 (main_state_3),
            .I1 (main_state_5),
            .I2 (rdcal_done));
	// LUT = (I1)|(I0&I2) ;

    GTP_DFF_C /* rdcal_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_start_vname (
            .Q (rdcal_start),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N69));
    // defparam rdcal_start_vname.orig_name = rdcal_start;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:222

    GTP_DFF_C /* wrlvl_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_start_vname (
            .Q (wrlvl_start),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N68));
    // defparam wrlvl_start_vname.orig_name = wrlvl_start;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp:212


endmodule


module ipsxb_ddrphy_wrlvl_v1_0
(
    input [15:0] mr1_ddr3,
    input N0,
    input ddrphy_clkin,
    input wrlvl_dqs_resp,
    input wrlvl_start,
    output [14:0] wrlvl_address,
    output [2:0] wrlvl_ba,
    output \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_cs_n ,
    output wrlvl_cke,
    output wrlvl_done,
    output wrlvl_dqs_req,
    output wrlvl_odt
);
    wire [7:0] N15;
    wire N88;
    wire N124;
    wire N140;
    wire N142;
    wire [14:0] N159;
    wire N176;
    wire N188;
    wire _N3;
    wire _N6;
    wire _N9;
    wire _N10;
    wire _N12;
    wire _N18;
    wire _N21;
    wire _N5005;
    wire _N5006;
    wire _N5007;
    wire _N5008;
    wire _N5009;
    wire _N5010;
    wire _N58124;
    wire _N61829;
    wire _N61830;
    wire _N61831;
    wire _N62298;
    wire _N64112;
    wire _N64113;
    wire _N64119;
    wire [7:0] cmd_cnt;
    wire cnt_tmod_pass;
    wire cnt_twldqsen_pass;
    wire [4:0] dbg_wrlvl;
    wire wrlvl_dqs_resp_r;
    wire wrlvl_state_0;
    wire wrlvl_state_1;
    wire wrlvl_state_2;
    wire wrlvl_state_3;
    wire wrlvl_state_4;
    wire wrlvl_state_5;
    wire wrlvl_state_6;
    wire wrlvl_state_7;

    GTP_LUT5CARRY /* N8_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_1 (
            .COUT (_N5005),
            .Z (N15[1]),
            .CIN (),
            .I0 (cmd_cnt[0]),
            .I1 (cmd_cnt[1]),
            .I2 (N176),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5CARRY /* N8_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_2 (
            .COUT (_N5006),
            .Z (N15[2]),
            .CIN (_N5005),
            .I0 (cmd_cnt[0]),
            .I1 (cmd_cnt[1]),
            .I2 (N176),
            .I3 (cmd_cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5CARRY /* N8_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_3 (
            .COUT (_N5007),
            .Z (N15[3]),
            .CIN (_N5006),
            .I0 (),
            .I1 (cmd_cnt[3]),
            .I2 (N176),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5CARRY /* N8_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_4 (
            .COUT (_N5008),
            .Z (N15[4]),
            .CIN (_N5007),
            .I0 (),
            .I1 (cmd_cnt[4]),
            .I2 (N176),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5CARRY /* N8_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_5 (
            .COUT (_N5009),
            .Z (N15[5]),
            .CIN (_N5008),
            .I0 (),
            .I1 (cmd_cnt[5]),
            .I2 (N176),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5CARRY /* N8_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_6 (
            .COUT (_N5010),
            .Z (N15[6]),
            .CIN (_N5009),
            .I0 (),
            .I1 (cmd_cnt[6]),
            .I2 (N176),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5CARRY /* N8_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_7 (
            .COUT (),
            .Z (N15[7]),
            .CIN (_N5010),
            .I0 (),
            .I1 (cmd_cnt[7]),
            .I2 (N176),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241

    GTP_LUT5 /* \N15_2[0]_1  */ #(
            .INIT(32'b00000000000010100000000000111000))
        \N15_2[0]_1  (
            .Z (N15[0]),
            .I0 (dbg_wrlvl[2]),
            .I1 (_N64112),
            .I2 (dbg_wrlvl[1]),
            .I3 (cmd_cnt[0]),
            .I4 (_N64113));
	// LUT = (~I1&I2&~I3&~I4)|(I0&I1&~I2&~I3)|(I0&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:238

    GTP_LUT1 /* N88 */ #(
            .INIT(2'b01))
        N88_vname (
            .Z (N88),
            .I0 (N140));
    // defparam N88_vname.orig_name = N88;
	// LUT = ~I0 ;

    GTP_LUT5 /* N113_2 */ #(
            .INIT(32'b00000000000000000101010101010100))
        N113_2 (
            .Z (_N58124),
            .I0 (_N64112),
            .I1 (wrlvl_state_1),
            .I2 (wrlvl_state_2),
            .I3 (wrlvl_state_6),
            .I4 (_N64113));
	// LUT = (~I0&I1&~I4)|(~I0&I2&~I4)|(~I0&I3&~I4) ;

    GTP_LUT4 /* N117_1 */ #(
            .INIT(16'b0000010100000100))
        N117_1 (
            .Z (N140),
            .I0 (dbg_wrlvl[2]),
            .I1 (_N64112),
            .I2 (dbg_wrlvl[1]),
            .I3 (_N64113));
	// LUT = (~I0&I1&~I2)|(~I0&~I2&I3) ;

    GTP_LUT4 /* N124_6 */ #(
            .INIT(16'b0000000000000001))
        N124_6 (
            .Z (_N64119),
            .I0 (cmd_cnt[6]),
            .I1 (cmd_cnt[3]),
            .I2 (cmd_cnt[2]),
            .I3 (cmd_cnt[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N124_8 */ #(
            .INIT(32'b00010000000000000000000000000000))
        N124_8 (
            .Z (N124),
            .I0 (cmd_cnt[5]),
            .I1 (cmd_cnt[4]),
            .I2 (cmd_cnt[0]),
            .I3 (cmd_cnt[1]),
            .I4 (_N64119));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* N141_3 */ #(
            .INIT(32'b00000000000000000000111011111110))
        N141_3 (
            .Z (_N62298),
            .I0 (wrlvl_state_1),
            .I1 (wrlvl_state_2),
            .I2 (wrlvl_state_6),
            .I3 (cnt_tmod_pass),
            .I4 (dbg_wrlvl[2]));
	// LUT = (I2&~I3&~I4)|(I0&~I2&~I4)|(I1&~I2&~I4) ;

    GTP_LUT3 /* N142 */ #(
            .INIT(8'b00001000))
        N142_vname (
            .Z (N142),
            .I0 (wrlvl_state_6),
            .I1 (cnt_tmod_pass),
            .I2 (dbg_wrlvl[2]));
    // defparam N142_vname.orig_name = N142;
	// LUT = I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:395

    GTP_LUT2 /* \N159_12[0]_1  */ #(
            .INIT(4'b1000))
        \N159_12[0]_1  (
            .Z (N159[0]),
            .I0 (mr1_ddr3[0]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[1]_1  */ #(
            .INIT(4'b1000))
        \N159_12[1]_1  (
            .Z (N159[1]),
            .I0 (mr1_ddr3[1]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[2]_1  */ #(
            .INIT(4'b1000))
        \N159_12[2]_1  (
            .Z (N159[2]),
            .I0 (mr1_ddr3[2]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[3]_1  */ #(
            .INIT(4'b1000))
        \N159_12[3]_1  (
            .Z (N159[3]),
            .I0 (mr1_ddr3[3]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[4]_1  */ #(
            .INIT(4'b1000))
        \N159_12[4]_1  (
            .Z (N159[4]),
            .I0 (mr1_ddr3[4]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[5]_1  */ #(
            .INIT(4'b1000))
        \N159_12[5]_1  (
            .Z (N159[5]),
            .I0 (mr1_ddr3[5]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[6]_1  */ #(
            .INIT(4'b1000))
        \N159_12[6]_1  (
            .Z (N159[6]),
            .I0 (mr1_ddr3[6]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[7]_1  */ #(
            .INIT(4'b1000))
        \N159_12[7]_1  (
            .Z (N159[8]),
            .I0 (mr1_ddr3[8]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[8]_1  */ #(
            .INIT(4'b1000))
        \N159_12[8]_1  (
            .Z (N159[9]),
            .I0 (mr1_ddr3[9]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[9]_1  */ #(
            .INIT(4'b1000))
        \N159_12[9]_1  (
            .Z (N159[10]),
            .I0 (mr1_ddr3[10]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[10]_1  */ #(
            .INIT(4'b1000))
        \N159_12[10]_1  (
            .Z (N159[11]),
            .I0 (mr1_ddr3[11]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N159_12[11]_1  */ #(
            .INIT(4'b1000))
        \N159_12[11]_1  (
            .Z (N159[12]),
            .I0 (mr1_ddr3[12]),
            .I1 (N140));
	// LUT = I0&I1 ;

    GTP_LUT4 /* N176_1 */ #(
            .INIT(16'b0000101000111000))
        N176_1 (
            .Z (N176),
            .I0 (dbg_wrlvl[2]),
            .I1 (_N64112),
            .I2 (dbg_wrlvl[1]),
            .I3 (_N64113));
	// LUT = (~I1&I2&~I3)|(I0&I1&~I2)|(I0&~I2&I3) ;

    GTP_LUT2 /* N188_1 */ #(
            .INIT(4'b0100))
        N188_1 (
            .Z (N188),
            .I0 (wrlvl_dqs_resp_r),
            .I1 (N140));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \cmd_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[0]  (
            .Q (cmd_cnt[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[1]  (
            .Q (cmd_cnt[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[2]  (
            .Q (cmd_cnt[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[3]  (
            .Q (cmd_cnt[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[4]  (
            .Q (cmd_cnt[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[5]  (
            .Q (cmd_cnt[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[6]  (
            .Q (cmd_cnt[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* \cmd_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_cnt[7]  (
            .Q (cmd_cnt[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N15[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:233

    GTP_DFF_C /* cnt_tmod_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_tmod_pass_vname (
            .Q (cnt_tmod_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N124));
    // defparam cnt_tmod_pass_vname.orig_name = cnt_tmod_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:256

    GTP_DFF_C /* cnt_twldqsen_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_twldqsen_pass_vname (
            .Q (cnt_twldqsen_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (cmd_cnt[5]));
    // defparam cnt_twldqsen_pass_vname.orig_name = cnt_twldqsen_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:264

    GTP_LUT4 /* \dbg_wrlvl_or[0]_3  */ #(
            .INIT(16'b1111100010001000))
        \dbg_wrlvl_or[0]_3  (
            .Z (_N64112),
            .I0 (wrlvl_state_6),
            .I1 (cnt_tmod_pass),
            .I2 (wrlvl_state_0),
            .I3 (wrlvl_start));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT5 /* \dbg_wrlvl_or[0]_4  */ #(
            .INIT(32'b11111110111111001111101011110000))
        \dbg_wrlvl_or[0]_4  (
            .Z (_N64113),
            .I0 (wrlvl_state_2),
            .I1 (wrlvl_state_4),
            .I2 (wrlvl_state_5),
            .I3 (cnt_twldqsen_pass),
            .I4 (wrlvl_dqs_resp));
	// LUT = (I2)|(I0&I3)|(I1&I4) ;

    GTP_LUT5 /* \dbg_wrlvl_or[0]_5  */ #(
            .INIT(32'b11111111111111111110101011000000))
        \dbg_wrlvl_or[0]_5  (
            .Z (dbg_wrlvl[0]),
            .I0 (wrlvl_start),
            .I1 (wrlvl_state_6),
            .I2 (cnt_tmod_pass),
            .I3 (wrlvl_state_0),
            .I4 (_N64113));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;

    GTP_LUT3 /* \dbg_wrlvl_or[1]_3  */ #(
            .INIT(8'b11111110))
        \dbg_wrlvl_or[1]_3  (
            .Z (dbg_wrlvl[1]),
            .I0 (wrlvl_state_2),
            .I1 (wrlvl_state_6),
            .I2 (wrlvl_state_1));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \dbg_wrlvl_or[2]_4  */ #(
            .INIT(32'b11111111111111111111111111011100))
        \dbg_wrlvl_or[2]_4  (
            .Z (dbg_wrlvl[2]),
            .I0 (cmd_cnt[4]),
            .I1 (wrlvl_state_4),
            .I2 (wrlvl_state_5),
            .I3 (wrlvl_state_3),
            .I4 (_N21));
	// LUT = (I1)|(I3)|(I4)|(~I0&I2) ;

    GTP_DFF_C /* \wrlvl_address[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[0]  (
            .Q (wrlvl_address[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[1]  (
            .Q (wrlvl_address[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[2]  (
            .Q (wrlvl_address[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[3]  (
            .Q (wrlvl_address[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[4]  (
            .Q (wrlvl_address[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[5]  (
            .Q (wrlvl_address[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[6]  (
            .Q (wrlvl_address[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[7]  (
            .Q (wrlvl_address[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N188));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[8]  (
            .Q (wrlvl_address[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[9]  (
            .Q (wrlvl_address[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[10]  (
            .Q (wrlvl_address[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[11]  (
            .Q (wrlvl_address[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_address[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_address[12]  (
            .Q (wrlvl_address[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N159[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* \wrlvl_ba[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ba[0]  (
            .Q (wrlvl_ba[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N140));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_P /* wrlvl_cas_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wrlvl_cas_n (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_cs_n ),
            .CLK (ddrphy_clkin),
            .D (N88),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:342

    GTP_DFF_C /* wrlvl_cke */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_cke_vname (
            .Q (wrlvl_cke),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (1'b1));
    // defparam wrlvl_cke_vname.orig_name = wrlvl_cke;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:324

    GTP_DFF_C /* wrlvl_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_done_vname (
            .Q (wrlvl_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N142));
    // defparam wrlvl_done_vname.orig_name = wrlvl_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:390

    GTP_DFF_C /* wrlvl_dqs_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_req_vname (
            .Q (wrlvl_dqs_req),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61831));
    // defparam wrlvl_dqs_req_vname.orig_name = wrlvl_dqs_req;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:380

    GTP_LUT5 /* wrlvl_dqs_req_ce_mux */ #(
            .INIT(32'b00001111000011100000111100000000))
        wrlvl_dqs_req_ce_mux (
            .Z (_N61831),
            .I0 (_N64113),
            .I1 (_N64112),
            .I2 (wrlvl_dqs_resp),
            .I3 (wrlvl_dqs_req),
            .I4 (_N62298));
	// LUT = (~I2&I3)|(I0&~I2&I4)|(I1&~I2&I4) ;

    GTP_DFF_C /* wrlvl_dqs_resp_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_resp_r_vname (
            .Q (wrlvl_dqs_resp_r),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61829));
    // defparam wrlvl_dqs_resp_r_vname.orig_name = wrlvl_dqs_resp_r;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:246

    GTP_LUT5 /* wrlvl_dqs_resp_r_ce_mux */ #(
            .INIT(32'b11111111110011001111101011001000))
        wrlvl_dqs_resp_r_ce_mux (
            .Z (_N61829),
            .I0 (dbg_wrlvl[2]),
            .I1 (wrlvl_dqs_resp),
            .I2 (dbg_wrlvl[1]),
            .I3 (wrlvl_dqs_resp_r),
            .I4 (dbg_wrlvl[0]));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2)|(I1&I4)|(I2&I3)|(I3&I4) ;

    GTP_DFF_C /* wrlvl_odt */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_odt_vname (
            .Q (wrlvl_odt),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61830));
    // defparam wrlvl_odt_vname.orig_name = wrlvl_odt;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:332

    GTP_LUT5 /* wrlvl_odt_ce_mux */ #(
            .INIT(32'b01001111010001000000111100000000))
        wrlvl_odt_ce_mux (
            .Z (_N61830),
            .I0 (dbg_wrlvl[2]),
            .I1 (N124),
            .I2 (wrlvl_dqs_resp),
            .I3 (wrlvl_odt),
            .I4 (_N58124));
	// LUT = (~I2&I3)|(~I0&I1&I4) ;

    GTP_DFF_P /* wrlvl_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wrlvl_state_0_vname (
            .Q (wrlvl_state_0),
            .CLK (ddrphy_clkin),
            .D (_N3),
            .P (N0));
    // defparam wrlvl_state_0_vname.orig_name = wrlvl_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_1_vname (
            .Q (wrlvl_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam wrlvl_state_1_vname.orig_name = wrlvl_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_2_vname (
            .Q (wrlvl_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N9));
    // defparam wrlvl_state_2_vname.orig_name = wrlvl_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_3_vname (
            .Q (wrlvl_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam wrlvl_state_3_vname.orig_name = wrlvl_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_4_vname (
            .Q (wrlvl_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N12));
    // defparam wrlvl_state_4_vname.orig_name = wrlvl_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_5_vname (
            .Q (wrlvl_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N18));
    // defparam wrlvl_state_5_vname.orig_name = wrlvl_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_6_vname (
            .Q (wrlvl_state_6),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N21));
    // defparam wrlvl_state_6_vname.orig_name = wrlvl_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_DFF_C /* wrlvl_state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_state_7_vname (
            .Q (wrlvl_state_7),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (dbg_wrlvl[3]));
    // defparam wrlvl_state_7_vname.orig_name = wrlvl_state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT3 /* \wrlvl_state_fsm[4:0]_2  */ #(
            .INIT(8'b11001110))
        \wrlvl_state_fsm[4:0]_2  (
            .Z (_N3),
            .I0 (wrlvl_state_0),
            .I1 (wrlvl_state_7),
            .I2 (wrlvl_start));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT4 /* \wrlvl_state_fsm[4:0]_5  */ #(
            .INIT(16'b1111100010001000))
        \wrlvl_state_fsm[4:0]_5  (
            .Z (_N6),
            .I0 (cmd_cnt[4]),
            .I1 (wrlvl_state_5),
            .I2 (wrlvl_state_0),
            .I3 (wrlvl_start));
	// LUT = (I0&I1)|(I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT4 /* \wrlvl_state_fsm[4:0]_8  */ #(
            .INIT(16'b0011101100001010))
        \wrlvl_state_fsm[4:0]_8  (
            .Z (_N9),
            .I0 (wrlvl_state_2),
            .I1 (wrlvl_dqs_resp_r),
            .I2 (cnt_twldqsen_pass),
            .I3 (wrlvl_state_1));
	// LUT = (I0&~I2)|(~I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT2 /* \wrlvl_state_fsm[4:0]_9  */ #(
            .INIT(4'b1000))
        \wrlvl_state_fsm[4:0]_9  (
            .Z (_N10),
            .I0 (cnt_twldqsen_pass),
            .I1 (wrlvl_state_2));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT3 /* \wrlvl_state_fsm[4:0]_11  */ #(
            .INIT(8'b11001110))
        \wrlvl_state_fsm[4:0]_11  (
            .Z (_N12),
            .I0 (wrlvl_state_4),
            .I1 (wrlvl_state_3),
            .I2 (wrlvl_dqs_resp));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT4 /* \wrlvl_state_fsm[4:0]_17_2  */ #(
            .INIT(16'b1101110001010000))
        \wrlvl_state_fsm[4:0]_17_2  (
            .Z (_N18),
            .I0 (cmd_cnt[4]),
            .I1 (wrlvl_state_4),
            .I2 (wrlvl_state_5),
            .I3 (wrlvl_dqs_resp));
	// LUT = (~I0&I2)|(I1&I3) ;

    GTP_LUT2 /* \wrlvl_state_fsm[4:0]_21  */ #(
            .INIT(4'b1000))
        \wrlvl_state_fsm[4:0]_21  (
            .Z (dbg_wrlvl[3]),
            .I0 (cnt_tmod_pass),
            .I1 (wrlvl_state_6));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:225

    GTP_LUT4 /* \wrlvl_state_fsm[4:0]_24  */ #(
            .INIT(16'b1010111000001100))
        \wrlvl_state_fsm[4:0]_24  (
            .Z (_N21),
            .I0 (wrlvl_dqs_resp_r),
            .I1 (wrlvl_state_6),
            .I2 (cnt_tmod_pass),
            .I3 (wrlvl_state_1));
	// LUT = (I1&~I2)|(I0&I3) ;


endmodule


module ipsxb_ddrphy_rdcal_v1_2
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp ,
    input [4:0] mc_wl,
    input N0,
    input _N58607,
    input _N58726,
    input adj_rdel_done,
    input ddrphy_clkin,
    input ddrphy_rst_ack,
    input gate_adj_done,
    input gate_check_pass,
    input rdcal_start,
    input rddata_check_pass,
    input rdel_calib_error,
    input rdel_move_done,
    output [2:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba ,
    output [255:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata ,
    output [17:0] cnt,
    output [14:0] rdcal_address,
    output [3:0] rdcal_wrdata_en,
    output ddrphy_rst_req,
    output gate_move_en,
    output gatecal_start,
    output init_adj_rdel,
    output rdcal_cas_n,
    output rdcal_cs_n,
    output rdcal_done,
    output rdcal_odt,
    output rdcal_ras_n,
    output rdcal_state_10,
    output rdcal_we_n,
    output rddata_cal,
    output rdel_calibration,
    output rdel_move_en,
    output reinit_adj_rdel
);
    wire [1:0] N8;
    wire N9;
    wire [17:0] N33;
    wire N231;
    wire N238;
    wire N247;
    wire N251;
    wire N257;
    wire N260;
    wire N313_inv;
    wire N368;
    wire N370;
    wire N371;
    wire N372;
    wire N373;
    wire [14:0] N374;
    wire [2:0] N375;
    wire [3:0] N431;
    wire [255:0] N432;
    wire N440;
    wire N544;
    wire N545;
    wire N546;
    wire N547;
    wire N548;
    wire N659;
    wire N672;
    wire N674;
    wire N676;
    wire N685;
    wire N750;
    wire N752;
    wire [17:0] N758;
    wire N809;
    wire N823;
    wire _N263;
    wire _N265;
    wire _N268;
    wire _N270;
    wire _N280;
    wire _N283;
    wire _N287;
    wire _N290;
    wire _N295;
    wire _N298;
    wire _N299;
    wire _N303;
    wire _N307;
    wire _N312;
    wire _N5095;
    wire _N5096;
    wire _N5097;
    wire _N5098;
    wire _N5099;
    wire _N5100;
    wire _N5101;
    wire _N5102;
    wire _N5103;
    wire _N5104;
    wire _N5105;
    wire _N5106;
    wire _N5107;
    wire _N5108;
    wire _N5109;
    wire _N5110;
    wire _N6628;
    wire _N7447;
    wire _N11859;
    wire _N11861;
    wire _N11866;
    wire _N11867;
    wire _N46101;
    wire _N58134;
    wire _N58138;
    wire _N58143;
    wire _N58147;
    wire _N58584;
    wire _N58591;
    wire _N58601;
    wire _N58730;
    wire _N58769;
    wire _N58792;
    wire _N61832;
    wire _N61833;
    wire _N61834;
    wire _N61835;
    wire _N62418;
    wire _N62422;
    wire _N62426;
    wire _N62869;
    wire _N63136;
    wire _N63697;
    wire _N63917;
    wire _N63918;
    wire _N63923;
    wire _N63926;
    wire _N63931;
    wire _N63936;
    wire _N63938;
    wire _N63941;
    wire cnt_trfc_pass;
    wire [1:0] ddrphy_rst_ack_r;
    wire rdcal_state_0;
    wire rdcal_state_1;
    wire rdcal_state_2;
    wire rdcal_state_3;
    wire rdcal_state_4;
    wire rdcal_state_5;
    wire rdcal_state_6;
    wire rdcal_state_7;
    wire rdcal_state_8;
    wire rdcal_state_9;
    wire rdcal_state_11;
    wire rdcal_state_12;
    wire rdcal_state_13;
    wire rdcal_state_14;
    wire rdcal_state_15;
    wire rdcal_state_16;
    wire rdcal_state_17;
    wire rdcal_success;
    wire [1:0] ref_cnt;
    wire ref_cnt_done;
    wire wr_enable;

    GTP_LUT2 /* N8_sum1 */ #(
            .INIT(4'b0110))
        N8_sum1 (
            .Z (N8[1]),
            .I0 (ref_cnt[1]),
            .I1 (ref_cnt[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT2 /* N9 */ #(
            .INIT(4'b1000))
        N9_vname (
            .Z (N9),
            .I0 (ref_cnt[1]),
            .I1 (ref_cnt[0]));
    // defparam N9_vname.orig_name = N9;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:615

    GTP_LUT5CARRY /* N33_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_1 (
            .COUT (_N5095),
            .Z (N33[1]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_2 */ #(
            .INIT(32'b01111000000000001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_2 (
            .COUT (_N5096),
            .Z (N758[2]),
            .CIN (_N5095),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (_N46101),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_3 (
            .COUT (_N5097),
            .Z (N758[3]),
            .CIN (_N5096),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_4 (
            .COUT (_N5098),
            .Z (N758[4]),
            .CIN (_N5097),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_5 (
            .COUT (_N5099),
            .Z (N758[5]),
            .CIN (_N5098),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_6 (
            .COUT (_N5100),
            .Z (N758[6]),
            .CIN (_N5099),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_7 (
            .COUT (_N5101),
            .Z (N758[7]),
            .CIN (_N5100),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_8 (
            .COUT (_N5102),
            .Z (N758[8]),
            .CIN (_N5101),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_9 (
            .COUT (_N5103),
            .Z (N758[9]),
            .CIN (_N5102),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_10 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_10 (
            .COUT (_N5104),
            .Z (N758[10]),
            .CIN (_N5103),
            .I0 (),
            .I1 (cnt[10]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_11 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_11 (
            .COUT (_N5105),
            .Z (N758[11]),
            .CIN (_N5104),
            .I0 (),
            .I1 (cnt[11]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_12 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_12 (
            .COUT (_N5106),
            .Z (N758[12]),
            .CIN (_N5105),
            .I0 (),
            .I1 (cnt[12]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_13 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_13 (
            .COUT (_N5107),
            .Z (N758[13]),
            .CIN (_N5106),
            .I0 (),
            .I1 (cnt[13]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_14 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_14 (
            .COUT (_N5108),
            .Z (N758[14]),
            .CIN (_N5107),
            .I0 (),
            .I1 (cnt[14]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_15 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_15 (
            .COUT (_N5109),
            .Z (N758[15]),
            .CIN (_N5108),
            .I0 (),
            .I1 (cnt[15]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_16 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_16 (
            .COUT (_N5110),
            .Z (N758[16]),
            .CIN (_N5109),
            .I0 (),
            .I1 (cnt[16]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT5CARRY /* N33_1_17 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_17 (
            .COUT (),
            .Z (N758[17]),
            .CIN (_N5110),
            .I0 (),
            .I1 (cnt[17]),
            .I2 (_N46101),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654

    GTP_LUT4 /* N124_3 */ #(
            .INIT(16'b0000000000000100))
        N124_3 (
            .Z (_N63923),
            .I0 (cnt[5]),
            .I1 (cnt[6]),
            .I2 (cnt[7]),
            .I3 (cnt[1]));
	// LUT = ~I0&I1&~I2&~I3 ;

    GTP_LUT2 /* N238 */ #(
            .INIT(4'b1110))
        N238_vname (
            .Z (N238),
            .I0 (cnt[0]),
            .I1 (N313_inv));
    // defparam N238_vname.orig_name = N238;
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:871

    GTP_LUT5 /* N238_19 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N238_19 (
            .Z (_N62418),
            .I0 (cnt[10]),
            .I1 (cnt[9]),
            .I2 (cnt[8]),
            .I3 (cnt[7]),
            .I4 (cnt[11]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N238_23 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N238_23 (
            .Z (_N62422),
            .I0 (cnt[15]),
            .I1 (cnt[14]),
            .I2 (cnt[13]),
            .I3 (cnt[12]),
            .I4 (cnt[16]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N238_27 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N238_27 (
            .Z (_N62426),
            .I0 (cnt[4]),
            .I1 (cnt[6]),
            .I2 (cnt[3]),
            .I3 (cnt[17]),
            .I4 (cnt[2]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N238_31 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N238_31 (
            .Z (N313_inv),
            .I0 (_N62422),
            .I1 (_N62418),
            .I2 (cnt[1]),
            .I3 (cnt[5]),
            .I4 (_N62426));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N247 */ #(
            .INIT(32'b01111111000000001111111100000000))
        N247_vname (
            .Z (N247),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [0] ),
            .I3 (rdcal_state_1),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [3] ));
    // defparam N247_vname.orig_name = N247;
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:887

    GTP_LUT5 /* N251 */ #(
            .INIT(32'b01111111111111110000000000000000))
        N251_vname (
            .Z (N251),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [0] ),
            .I4 (rdcal_state_17));
    // defparam N251_vname.orig_name = N251;
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:895

    GTP_LUT2 /* N257_0 */ #(
            .INIT(4'b1110))
        N257_0 (
            .Z (N257),
            .I0 (rdcal_state_14),
            .I1 (rdcal_state_13));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT2 /* N260 */ #(
            .INIT(4'b1000))
        N260_vname (
            .Z (N260),
            .I0 (rdcal_state_14),
            .I1 (cnt[5]));
    // defparam N260_vname.orig_name = N260;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:908

    GTP_LUT5 /* N368_0 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N368_0 (
            .Z (N368),
            .I0 (_N58591),
            .I1 (rdcal_state_13),
            .I2 (rdcal_state_15),
            .I3 (rdcal_state_2),
            .I4 (N823));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT3 /* \N370_2_and[0][2]  */ #(
            .INIT(8'b10001100))
        \N370_2_and[0][2]  (
            .Z (_N11859),
            .I0 (cnt[1]),
            .I1 (rdcal_state_5),
            .I2 (_N58143));
	// LUT = (I1&~I2)|(I0&I1) ;

    GTP_LUT5 /* \N370_2_and[0][4]  */ #(
            .INIT(32'b11000100110011001100110011001100))
        \N370_2_and[0][4]  (
            .Z (_N11861),
            .I0 (cnt[2]),
            .I1 (rdcal_state_15),
            .I2 (cnt[0]),
            .I3 (cnt[3]),
            .I4 (_N62869));
	// LUT = (I1&~I4)|(I1&~I3)|(~I0&I1)|(I1&I2) ;

    GTP_LUT4 /* \N370_2_or[0]  */ #(
            .INIT(16'b1111111110101000))
        \N370_2_or[0]  (
            .Z (N370),
            .I0 (N238),
            .I1 (N823),
            .I2 (rdcal_state_7),
            .I3 (_N58769));
	// LUT = (I3)|(I0&I1)|(I0&I2) ;

    GTP_LUT5 /* \N370_2_or[0]_5  */ #(
            .INIT(32'b11111111111111011111110111111101))
        \N370_2_or[0]_5  (
            .Z (_N58769),
            .I0 (N368),
            .I1 (_N11859),
            .I2 (_N11861),
            .I3 (rdcal_state_10),
            .I4 (N313_inv));
	// LUT = (~I0)|(I1)|(I2)|(I3&I4) ;

    GTP_LUT5M /* \N371_1_or[0]_7  */ #(
            .INIT(32'b11111111111111101111111111111101))
        \N371_1_or[0]_7  (
            .Z (N371),
            .I0 (N238),
            .I1 (_N11861),
            .I2 (_N58591),
            .I3 (rdcal_state_13),
            .I4 (N823),
            .ID (_N63136));
	// LUT = (~ID&~I4)|(I0&I4)|(I3)|(I2)|(I1) ;

    GTP_LUT4 /* \N372_2_or[0]_1  */ #(
            .INIT(16'b1111111111111110))
        \N372_2_or[0]_1  (
            .Z (N823),
            .I0 (rdcal_state_16),
            .I1 (rdcal_state_4),
            .I2 (rdcal_state_11),
            .I3 (rdcal_state_12));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* \N372_2_or[0]_4  */ #(
            .INIT(4'b1110))
        \N372_2_or[0]_4  (
            .Z (_N63136),
            .I0 (rdcal_state_2),
            .I1 (rdcal_state_15));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \N372_2_or[0]_7  */ #(
            .INIT(16'b1111111111111110))
        \N372_2_or[0]_7  (
            .Z (_N58792),
            .I0 (_N58591),
            .I1 (rdcal_state_15),
            .I2 (rdcal_state_2),
            .I3 (N823));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* \N372_2_or[0]_9  */ #(
            .INIT(32'b11111111111111101110111011101110))
        \N372_2_or[0]_9  (
            .Z (N372),
            .I0 (_N58769),
            .I1 (_N58138),
            .I2 (rdcal_state_12),
            .I3 (rdcal_state_7),
            .I4 (N238));
	// LUT = (I0)|(I1)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \N373_1_inv[0]  */ #(
            .INIT(32'b00000000000000000101000101010101))
        \N373_1_inv[0]  (
            .Z (N373),
            .I0 (_N11867),
            .I1 (_N58143),
            .I2 (cnt[1]),
            .I3 (rdcal_state_5),
            .I4 (_N11866));
	// LUT = (~I0&~I3&~I4)|(~I0&~I1&~I4)|(~I0&I2&~I4) ;

    GTP_LUT4 /* \N373_1_or[0][2]  */ #(
            .INIT(16'b0000000011111110))
        \N373_1_or[0][2]  (
            .Z (_N11866),
            .I0 (rdcal_state_12),
            .I1 (rdcal_state_16),
            .I2 (rdcal_state_11),
            .I3 (N238));
	// LUT = (I0&~I3)|(I1&~I3)|(I2&~I3) ;

    GTP_LUT5 /* \N373_1_or[0][3]  */ #(
            .INIT(32'b00001000000000000000000000000000))
        \N373_1_or[0][3]  (
            .Z (_N11867),
            .I0 (cnt[2]),
            .I1 (rdcal_state_15),
            .I2 (cnt[0]),
            .I3 (cnt[3]),
            .I4 (_N62869));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT2 /* N374_2 */ #(
            .INIT(4'b0010))
        N374_2 (
            .Z (N374[2]),
            .I0 (rdcal_state_12),
            .I1 (N238));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* N374_3 */ #(
            .INIT(8'b00001110))
        N374_3 (
            .Z (N374[10]),
            .I0 (rdcal_state_16),
            .I1 (rdcal_state_11),
            .I2 (N238));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT3 /* \N375_1_or[0]  */ #(
            .INIT(8'b10101110))
        \N375_1_or[0]  (
            .Z (N375[0]),
            .I0 (_N11867),
            .I1 (rdcal_state_12),
            .I2 (N238));
	// LUT = (I0)|(I1&~I2) ;

    GTP_LUT5 /* \N406_3[0]_1  */ #(
            .INIT(32'b10000000010000000000100000000100))
        \N406_3[0]_1  (
            .Z (_N7447),
            .I0 (mc_wl[2]),
            .I1 (_N58134),
            .I2 (cnt[1]),
            .I3 (cnt[0]),
            .I4 (mc_wl[3]));
	// LUT = (~I0&I1&~I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I1&I2&~I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* \N431_1[0]  */ #(
            .INIT(8'b11001010))
        \N431_1[0]  (
            .Z (N431[1]),
            .I0 (wr_enable),
            .I1 (rdcal_wrdata_en[3]),
            .I2 (mc_wl[1]));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT4 /* \N431_3[0]  */ #(
            .INIT(16'b1111000011100100))
        \N431_3[0]  (
            .Z (N431[0]),
            .I0 (mc_wl[0]),
            .I1 (wr_enable),
            .I2 (rdcal_wrdata_en[3]),
            .I3 (mc_wl[1]));
	// LUT = (I0&I2)|(I2&I3)|(~I0&I1&~I3) ;

    GTP_LUT4 /* \N431_3[2]  */ #(
            .INIT(16'b1110010011001100))
        \N431_3[2]  (
            .Z (N431[2]),
            .I0 (mc_wl[0]),
            .I1 (wr_enable),
            .I2 (rdcal_wrdata_en[3]),
            .I3 (mc_wl[1]));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;

    GTP_LUT2 /* \N431_3[3]  */ #(
            .INIT(4'b1001))
        \N431_3[3]  (
            .Z (N432[0]),
            .I0 (mc_wl[0]),
            .I1 (mc_wl[1]));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_LUT2 /* \N431_3[5]  */ #(
            .INIT(4'b0110))
        \N431_3[5]  (
            .Z (N432[128]),
            .I0 (mc_wl[0]),
            .I1 (mc_wl[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT5 /* N440_5 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N440_5 (
            .Z (N440),
            .I0 (cnt[2]),
            .I1 (cnt[4]),
            .I2 (cnt[0]),
            .I3 (cnt[3]),
            .I4 (_N58726));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT3 /* N530_3 */ #(
            .INIT(8'b00000001))
        N530_3 (
            .Z (_N58134),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (cnt[2]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* N530_6 */ #(
            .INIT(8'b00000001))
        N530_6 (
            .Z (_N62869),
            .I0 (cnt[5]),
            .I1 (cnt[4]),
            .I2 (cnt[1]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* N540_1 */ #(
            .INIT(32'b01111111111111110000000000000000))
        N540_1 (
            .Z (N674),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [0] ),
            .I4 (_N58147));
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;

    GTP_LUT4 /* N542_7 */ #(
            .INIT(16'b0000000000000001))
        N542_7 (
            .Z (_N63917),
            .I0 (cnt[10]),
            .I1 (cnt[9]),
            .I2 (cnt[8]),
            .I3 (cnt[11]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N542_8 */ #(
            .INIT(16'b0000000000000001))
        N542_8 (
            .Z (_N63918),
            .I0 (cnt[14]),
            .I1 (cnt[13]),
            .I2 (cnt[12]),
            .I3 (cnt[15]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N542_11 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N542_11 (
            .Z (_N58601),
            .I0 (_N63918),
            .I1 (_N63917),
            .I2 (cnt[17]),
            .I3 (cnt[16]),
            .I4 (_N58143));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT1 /* N544 */ #(
            .INIT(2'b01))
        N544_vname (
            .Z (N544),
            .I0 (mc_wl[1]));
    // defparam N544_vname.orig_name = N544;
	// LUT = ~I0 ;

    GTP_LUT2 /* N545 */ #(
            .INIT(4'b0001))
        N545_vname (
            .Z (N545),
            .I0 (mc_wl[0]),
            .I1 (mc_wl[1]));
    // defparam N545_vname.orig_name = N545;
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1163

    GTP_LUT2 /* N546 */ #(
            .INIT(4'b0010))
        N546_vname (
            .Z (N546),
            .I0 (mc_wl[0]),
            .I1 (mc_wl[1]));
    // defparam N546_vname.orig_name = N546;
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1167

    GTP_LUT2 /* N547 */ #(
            .INIT(4'b0100))
        N547_vname (
            .Z (N547),
            .I0 (mc_wl[0]),
            .I1 (mc_wl[1]));
    // defparam N547_vname.orig_name = N547;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1171

    GTP_LUT2 /* N548 */ #(
            .INIT(4'b1000))
        N548_vname (
            .Z (N548),
            .I0 (mc_wl[0]),
            .I1 (mc_wl[1]));
    // defparam N548_vname.orig_name = N548;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1175

    GTP_LUT3 /* N659 */ #(
            .INIT(8'b01001100))
        N659_vname (
            .Z (N659),
            .I0 (_N58726),
            .I1 (rdcal_state_4),
            .I2 (_N58601));
    // defparam N659_vname.orig_name = N659;
	// LUT = (I1&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:627

    GTP_LUT5 /* N672 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N672_vname (
            .Z (N672),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [0] ),
            .I4 (rdcal_state_14));
    // defparam N672_vname.orig_name = N672;
	// LUT = I0&I1&I2&I3&I4 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:627

    GTP_LUT2 /* N676 */ #(
            .INIT(4'b0010))
        N676_vname (
            .Z (N676),
            .I0 (rdcal_state_15),
            .I1 (cnt[5]));
    // defparam N676_vname.orig_name = N676;
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:627

    GTP_LUT3 /* N679_1 */ #(
            .INIT(8'b11111110))
        N679_1 (
            .Z (_N58138),
            .I0 (rdcal_state_4),
            .I1 (rdcal_state_11),
            .I2 (rdcal_state_16));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* N679_10 */ #(
            .INIT(32'b11111111111111110010111100100010))
        N679_10 (
            .Z (_N63926),
            .I0 (rdcal_state_5),
            .I1 (cnt[2]),
            .I2 (rdcal_start),
            .I3 (rdcal_state_0),
            .I4 (N247));
	// LUT = (I4)|(~I2&I3)|(I0&~I1) ;

    GTP_LUT5 /* N685 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N685_vname (
            .Z (N685),
            .I0 (N659),
            .I1 (N674),
            .I2 (_N58730),
            .I3 (_N63926),
            .I4 (_N58584));
    // defparam N685_vname.orig_name = N685;
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT2 /* N750 */ #(
            .INIT(4'b0100))
        N750_vname (
            .Z (N750),
            .I0 (cnt[5]),
            .I1 (N674));
    // defparam N750_vname.orig_name = N750;
	// LUT = ~I0&I1 ;

    GTP_LUT4 /* N752_2 */ #(
            .INIT(16'b0101110100001100))
        N752_2 (
            .Z (_N63931),
            .I0 (cnt[4]),
            .I1 (rdcal_state_16),
            .I2 (cnt[3]),
            .I3 (rdcal_state_12));
	// LUT = (I1&~I2)|(~I0&I3) ;

    GTP_LUT5 /* N752_5 */ #(
            .INIT(32'b11111111111111111110111111101110))
        N752_5 (
            .Z (_N58730),
            .I0 (_N63931),
            .I1 (N676),
            .I2 (cnt[1]),
            .I3 (rdcal_state_7),
            .I4 (N251));
	// LUT = (I0)|(I1)|(I4)|(~I2&I3) ;

    GTP_LUT5 /* N752_7 */ #(
            .INIT(32'b11111111111111111110101010101010))
        N752_7 (
            .Z (_N63938),
            .I0 (rdcal_state_0),
            .I1 (rdcal_state_3),
            .I2 (ref_cnt_done),
            .I3 (cnt_trfc_pass),
            .I4 (rdcal_state_17));
	// LUT = (I0)|(I4)|(I1&I2&I3) ;

    GTP_LUT5 /* N752_10 */ #(
            .INIT(32'b11111111111111111111111011111100))
        N752_10 (
            .Z (_N63941),
            .I0 (_N58147),
            .I1 (_N63938),
            .I2 (N672),
            .I3 (rdel_move_done),
            .I4 (_N58792));
	// LUT = (I1)|(I2)|(I4)|(I0&I3) ;

    GTP_LUT4 /* N752_11 */ #(
            .INIT(16'b1111111110101110))
        N752_11 (
            .Z (N752),
            .I0 (_N63941),
            .I1 (N674),
            .I2 (cnt[5]),
            .I3 (_N58584));
	// LUT = (I0)|(I3)|(I1&~I2) ;

    GTP_LUT3 /* N758_3 */ #(
            .INIT(8'b01010100))
        N758_3 (
            .Z (_N6628),
            .I0 (cnt[2]),
            .I1 (rdcal_state_11),
            .I2 (rdcal_state_5));
	// LUT = (~I0&I1)|(~I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:627

    GTP_LUT5 /* \N758_29_or[0]_1  */ #(
            .INIT(32'b00000000111111110000000011111110))
        \N758_29_or[0]_1  (
            .Z (N758[0]),
            .I0 (N659),
            .I1 (_N63936),
            .I2 (N750),
            .I3 (cnt[0]),
            .I4 (_N58584));
	// LUT = (I0&~I3)|(I1&~I3)|(I2&~I3)|(~I3&I4) ;

    GTP_LUT5 /* \N758_29_or[1]_1  */ #(
            .INIT(32'b11111111000000001111111000000000))
        \N758_29_or[1]_1  (
            .Z (N758[1]),
            .I0 (N659),
            .I1 (_N63936),
            .I2 (N750),
            .I3 (N33[1]),
            .I4 (_N58584));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3)|(I3&I4) ;

    GTP_LUT5 /* \N758_29_or[2]_2  */ #(
            .INIT(32'b11111111111111111111111110101110))
        \N758_29_or[2]_2  (
            .Z (_N46101),
            .I0 (_N63936),
            .I1 (N674),
            .I2 (cnt[5]),
            .I3 (rdcal_state_4),
            .I4 (_N58584));
	// LUT = (I0)|(I3)|(I4)|(I1&~I2) ;

    GTP_LUT4 /* N758_39_3 */ #(
            .INIT(16'b1111111111001110))
        N758_39_3 (
            .Z (_N63936),
            .I0 (_N58607),
            .I1 (_N6628),
            .I2 (cnt[5]),
            .I3 (_N58730));
	// LUT = (I1)|(I3)|(I0&~I2) ;

    GTP_LUT4 /* N785_1 */ #(
            .INIT(16'b0000000000000001))
        N785_1 (
            .Z (_N58143),
            .I0 (cnt[4]),
            .I1 (cnt[0]),
            .I2 (cnt[3]),
            .I3 (cnt[2]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N809_5 */ #(
            .INIT(8'b01000000))
        N809_5 (
            .Z (N809),
            .I0 (mc_wl[4]),
            .I1 (rdcal_state_5),
            .I2 (_N7447));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* N823_3 */ #(
            .INIT(8'b11111110))
        N823_3 (
            .Z (_N58591),
            .I0 (rdcal_state_10),
            .I1 (rdcal_state_7),
            .I2 (rdcal_state_5));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* N829_1 */ #(
            .INIT(32'b01000100111101001100110011111100))
        N829_1 (
            .Z (_N58584),
            .I0 (_N63923),
            .I1 (rdcal_state_13),
            .I2 (rdcal_state_3),
            .I3 (cnt_trfc_pass),
            .I4 (_N58601));
	// LUT = (I1&~I4)|(I2&~I3)|(~I0&I1) ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[10]  (
            .Q (cnt[10]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[11]  (
            .Q (cnt[11]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[12]  (
            .Q (cnt[12]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[13]  (
            .Q (cnt[13]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[14]  (
            .Q (cnt[14]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[15]  (
            .Q (cnt[15]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[16]  (
            .Q (cnt[16]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[16]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* \cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[17]  (
            .Q (cnt[17]),
            .C (N0),
            .CE (N752),
            .CLK (ddrphy_clkin),
            .D (N758[17]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_C /* cnt_trfc_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_trfc_pass_vname (
            .Q (cnt_trfc_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N440));
    // defparam cnt_trfc_pass_vname.orig_name = cnt_trfc_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:599

    GTP_DFF_C /* \ddrphy_rst_ack_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_rst_ack_r[0]  (
            .Q (ddrphy_rst_ack_r[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rst_ack));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:931

    GTP_DFF_C /* \ddrphy_rst_ack_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_rst_ack_r[1]  (
            .Q (ddrphy_rst_ack_r[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rst_ack_r[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:931

    GTP_DFF_C /* ddrphy_rst_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_vname (
            .Q (ddrphy_rst_req),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_9));
    // defparam ddrphy_rst_req_vname.orig_name = ddrphy_rst_req;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:940

    GTP_DFF_C /* gate_move_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_move_en_vname (
            .Q (gate_move_en),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N231));
    // defparam gate_move_en_vname.orig_name = gate_move_en;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:856

    GTP_DFF_C /* gatecal_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gatecal_start_vname (
            .Q (gatecal_start),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61833));
    // defparam gatecal_start_vname.orig_name = gatecal_start;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:830

    GTP_LUT5 /* gatecal_start_ce_mux */ #(
            .INIT(32'b00000011000000100011001100100010))
        gatecal_start_ce_mux (
            .Z (_N61833),
            .I0 (gatecal_start),
            .I1 (rdcal_state_17),
            .I2 (ddrphy_rst_ack_r[1]),
            .I3 (rdcal_state_6),
            .I4 (gate_check_pass));
	// LUT = (I0&~I1&~I4)|(~I1&I3&~I4)|(I0&~I1&~I2)|(~I1&~I2&I3) ;

    GTP_DFF_C /* init_adj_rdel */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_adj_rdel_vname (
            .Q (init_adj_rdel),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247));
    // defparam init_adj_rdel_vname.orig_name = init_adj_rdel;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:882

    GTP_DFF_C /* \rdcal_address[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_address[2]  (
            .Q (rdcal_address[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N374[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_C /* \rdcal_address[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_address[3]  (
            .Q (rdcal_address[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_13));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_C /* \rdcal_address[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_address[10]  (
            .Q (rdcal_address[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N374[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_C /* \rdcal_ba[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_ba[0]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba [0] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N375[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_C /* rdcal_cas_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_cas_n_vname (
            .Q (rdcal_cas_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N372));
    // defparam rdcal_cas_n_vname.orig_name = rdcal_cas_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_P /* rdcal_cs_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rdcal_cs_n_vname (
            .Q (rdcal_cs_n),
            .CLK (ddrphy_clkin),
            .D (N370),
            .P (N0));
    // defparam rdcal_cs_n_vname.orig_name = rdcal_cs_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_C /* rdcal_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_done_vname (
            .Q (rdcal_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61835));
    // defparam rdcal_done_vname.orig_name = rdcal_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:915

    GTP_LUT5 /* rdcal_done_ce_mux */ #(
            .INIT(32'b11110000100000001111000000000000))
        rdcal_done_ce_mux (
            .Z (_N61835),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (rdcal_state_16),
            .I3 (rdcal_done),
            .I4 (cnt[2]));
	// LUT = (I2&I3)|(I0&I1&I2&I4) ;

    GTP_DFF_C /* rdcal_odt */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_odt_vname (
            .Q (rdcal_odt),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_5));
    // defparam rdcal_odt_vname.orig_name = rdcal_odt;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:949

    GTP_DFF_C /* rdcal_ras_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_ras_n_vname (
            .Q (rdcal_ras_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N371));
    // defparam rdcal_ras_n_vname.orig_name = rdcal_ras_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_PE /* rdcal_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rdcal_state_0_vname (
            .Q (rdcal_state_0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_16),
            .P (N0));
    // defparam rdcal_state_0_vname.orig_name = rdcal_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_1_vname (
            .Q (rdcal_state_1),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_0));
    // defparam rdcal_state_1_vname.orig_name = rdcal_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_2_vname (
            .Q (rdcal_state_2),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N268));
    // defparam rdcal_state_2_vname.orig_name = rdcal_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_3_vname (
            .Q (rdcal_state_3),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_2));
    // defparam rdcal_state_3_vname.orig_name = rdcal_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_4_vname (
            .Q (rdcal_state_4),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N270));
    // defparam rdcal_state_4_vname.orig_name = rdcal_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_5_vname (
            .Q (rdcal_state_5),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_4));
    // defparam rdcal_state_5_vname.orig_name = rdcal_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_6_vname (
            .Q (rdcal_state_6),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N280));
    // defparam rdcal_state_6_vname.orig_name = rdcal_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_7_vname (
            .Q (rdcal_state_7),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N283));
    // defparam rdcal_state_7_vname.orig_name = rdcal_state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_8_vname (
            .Q (rdcal_state_8),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N287));
    // defparam rdcal_state_8_vname.orig_name = rdcal_state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_9_vname (
            .Q (rdcal_state_9),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N290));
    // defparam rdcal_state_9_vname.orig_name = rdcal_state_9;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_10_vname (
            .Q (rdcal_state_10),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N295));
    // defparam rdcal_state_10_vname.orig_name = rdcal_state_10;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_11_vname (
            .Q (rdcal_state_11),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N298));
    // defparam rdcal_state_11_vname.orig_name = rdcal_state_11;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_12 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_12_vname (
            .Q (rdcal_state_12),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N299));
    // defparam rdcal_state_12_vname.orig_name = rdcal_state_12;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_13 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_13_vname (
            .Q (rdcal_state_13),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N303));
    // defparam rdcal_state_13_vname.orig_name = rdcal_state_13;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_14 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_14_vname (
            .Q (rdcal_state_14),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (rdcal_state_13));
    // defparam rdcal_state_14_vname.orig_name = rdcal_state_14;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_15 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_15_vname (
            .Q (rdcal_state_15),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (N672));
    // defparam rdcal_state_15_vname.orig_name = rdcal_state_15;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_16 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_16_vname (
            .Q (rdcal_state_16),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N307));
    // defparam rdcal_state_16_vname.orig_name = rdcal_state_16;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_DFF_CE /* rdcal_state_17 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_state_17_vname (
            .Q (rdcal_state_17),
            .C (N0),
            .CE (N685),
            .CLK (ddrphy_clkin),
            .D (_N312));
    // defparam rdcal_state_17_vname.orig_name = rdcal_state_17;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT5 /* \rdcal_state_fsm[4:0]_3  */ #(
            .INIT(32'b10000000000000000000000000000000))
        \rdcal_state_fsm[4:0]_3  (
            .Z (_N263),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [0] ),
            .I3 (rdcal_state_1),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [3] ));
	// LUT = I0&I1&I2&I3&I4 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT3 /* \rdcal_state_fsm[4:0]_5  */ #(
            .INIT(8'b01000000))
        \rdcal_state_fsm[4:0]_5  (
            .Z (_N265),
            .I0 (ref_cnt_done),
            .I1 (cnt_trfc_pass),
            .I2 (rdcal_state_3));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* \rdcal_state_fsm[4:0]_8_3  */ #(
            .INIT(32'b11111111111111111101110011001100))
        \rdcal_state_fsm[4:0]_8_3  (
            .Z (_N268),
            .I0 (rdel_calib_error),
            .I1 (_N265),
            .I2 (cnt[5]),
            .I3 (rdcal_state_15),
            .I4 (_N263));
	// LUT = (I1)|(I4)|(~I0&I2&I3) ;

    GTP_LUT5 /* \rdcal_state_fsm[4:0]_9  */ #(
            .INIT(32'b01111111111111110000000000000000))
        \rdcal_state_fsm[4:0]_9  (
            .Z (_N58147),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [0] ),
            .I4 (rdcal_state_14));
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;

    GTP_LUT2 /* \rdcal_state_fsm[4:0]_10  */ #(
            .INIT(4'b1000))
        \rdcal_state_fsm[4:0]_10  (
            .Z (_N270),
            .I0 (ref_cnt_done),
            .I1 (rdcal_state_3));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_20  */ #(
            .INIT(16'b1111100010001000))
        \rdcal_state_fsm[4:0]_20  (
            .Z (_N280),
            .I0 (rdcal_state_5),
            .I1 (cnt[2]),
            .I2 (rdcal_state_17),
            .I3 (adj_rdel_done));
	// LUT = (I0&I1)|(I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_23  */ #(
            .INIT(16'b1111000011111000))
        \rdcal_state_fsm[4:0]_23  (
            .Z (_N283),
            .I0 (ddrphy_rst_ack_r[1]),
            .I1 (rdcal_state_9),
            .I2 (rdcal_state_6),
            .I3 (gate_check_pass));
	// LUT = (I2)|(I0&I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT5 /* \rdcal_state_fsm[4:0]_26_2  */ #(
            .INIT(32'b00000000000000000000000100000000))
        \rdcal_state_fsm[4:0]_26_2  (
            .Z (_N63697),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [0] ),
            .I3 (rdcal_state_8),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [3] ));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_27  */ #(
            .INIT(16'b1100000011101010))
        \rdcal_state_fsm[4:0]_27  (
            .Z (_N287),
            .I0 (_N63697),
            .I1 (cnt[1]),
            .I2 (rdcal_state_7),
            .I3 (gate_adj_done));
	// LUT = (I0&~I3)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_30  */ #(
            .INIT(16'b1111010001000100))
        \rdcal_state_fsm[4:0]_30  (
            .Z (_N290),
            .I0 (ddrphy_rst_ack_r[1]),
            .I1 (rdcal_state_9),
            .I2 (rdcal_state_8),
            .I3 (gate_adj_done));
	// LUT = (~I0&I1)|(I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT5 /* \rdcal_state_fsm[4:0]_35  */ #(
            .INIT(32'b00001010110011100000101000001010))
        \rdcal_state_fsm[4:0]_35  (
            .Z (_N295),
            .I0 (_N58607),
            .I1 (N231),
            .I2 (cnt[5]),
            .I3 (rdcal_success),
            .I4 (gate_check_pass));
	// LUT = (I0&~I2)|(I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_38  */ #(
            .INIT(16'b1101110001010000))
        \rdcal_state_fsm[4:0]_38  (
            .Z (_N298),
            .I0 (cnt[2]),
            .I1 (rdcal_state_10),
            .I2 (rdcal_state_11),
            .I3 (rddata_check_pass));
	// LUT = (~I0&I2)|(I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT2 /* \rdcal_state_fsm[4:0]_39  */ #(
            .INIT(4'b1000))
        \rdcal_state_fsm[4:0]_39  (
            .Z (_N299),
            .I0 (rdcal_state_11),
            .I1 (cnt[2]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_43  */ #(
            .INIT(16'b1110101011000000))
        \rdcal_state_fsm[4:0]_43  (
            .Z (_N303),
            .I0 (rdel_move_done),
            .I1 (rdcal_state_12),
            .I2 (cnt[4]),
            .I3 (_N58147));
	// LUT = (I0&I3)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:620

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_44  */ #(
            .INIT(16'b1100110010000000))
        \rdcal_state_fsm[4:0]_44  (
            .Z (_N312),
            .I0 (rdel_calib_error),
            .I1 (cnt[5]),
            .I2 (rdcal_state_15),
            .I3 (_N58607));
	// LUT = (I1&I3)|(I0&I1&I2) ;

    GTP_LUT4 /* \rdcal_state_fsm[4:0]_47  */ #(
            .INIT(16'b1000000000000000))
        \rdcal_state_fsm[4:0]_47  (
            .Z (_N307),
            .I0 (ddrphy_rst_ack_r[1]),
            .I1 (rdcal_state_9),
            .I2 (rdcal_success),
            .I3 (gate_check_pass));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* \rdcal_state_fsm[4:0]_64  */ #(
            .INIT(4'b1000))
        \rdcal_state_fsm[4:0]_64  (
            .Z (N231),
            .I0 (rdcal_state_9),
            .I1 (ddrphy_rst_ack_r[1]));
	// LUT = I0&I1 ;

    GTP_DFF_C /* rdcal_success */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_success_vname (
            .Q (rdcal_success),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61832));
    // defparam rdcal_success_vname.orig_name = rdcal_success;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:820

    GTP_LUT4 /* rdcal_success_ce_mux */ #(
            .INIT(16'b0001000100010000))
        rdcal_success_ce_mux (
            .Z (_N61832),
            .I0 (rdcal_state_17),
            .I1 (rdcal_state_0),
            .I2 (rdcal_success),
            .I3 (rdcal_state_13));
	// LUT = (~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_DFF_C /* rdcal_we_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdcal_we_n_vname (
            .Q (rdcal_we_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N373));
    // defparam rdcal_we_n_vname.orig_name = rdcal_we_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:967

    GTP_DFF_C /* \rdcal_wrdata[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[0]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [0] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N432[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[32]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [32] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N548));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[64]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[64]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N544));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[96]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[96]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N545));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[128]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[128]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [128] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N432[128]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[160]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[160]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [160] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N546));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[192]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[192]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (mc_wl[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata[224]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata[224]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [224] ),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N547));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata_en[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata_en[0]  (
            .Q (rdcal_wrdata_en[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N431[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata_en[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata_en[1]  (
            .Q (rdcal_wrdata_en[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N431[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata_en[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata_en[2]  (
            .Q (rdcal_wrdata_en[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N431[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* \rdcal_wrdata_en[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdcal_wrdata_en[3]  (
            .Q (rdcal_wrdata_en[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wr_enable));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1155

    GTP_DFF_C /* rddata_cal */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rddata_cal_vname (
            .Q (rddata_cal),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61834));
    // defparam rddata_cal_vname.orig_name = rddata_cal;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:866

    GTP_LUT4 /* rddata_cal_ce_mux */ #(
            .INIT(16'b0100000011001100))
        rddata_cal_ce_mux (
            .Z (_N61834),
            .I0 (cnt[5]),
            .I1 (rdcal_state_10),
            .I2 (rddata_cal),
            .I3 (N238));
	// LUT = (I1&~I3)|(~I0&I1&I2) ;

    GTP_DFF_C /* rdel_calibration */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calibration_vname (
            .Q (rdel_calibration),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N257));
    // defparam rdel_calibration_vname.orig_name = rdel_calibration;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:900

    GTP_DFF_C /* rdel_move_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_move_en_vname (
            .Q (rdel_move_en),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N260));
    // defparam rdel_move_en_vname.orig_name = rdel_move_en;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:900

    GTP_DFF_CE /* \ref_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ref_cnt[0]  (
            .Q (ref_cnt[0]),
            .C (N0),
            .CE (rdcal_state_2),
            .CLK (ddrphy_clkin),
            .D (N8[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:607

    GTP_LUT1 /* \ref_cnt[1:0]_inv  */ #(
            .INIT(2'b01))
        \ref_cnt[1:0]_inv  (
            .Z (N8[0]),
            .I0 (ref_cnt[0]));
	// LUT = ~I0 ;

    GTP_DFF_CE /* \ref_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ref_cnt[1]  (
            .Q (ref_cnt[1]),
            .C (N0),
            .CE (rdcal_state_2),
            .CLK (ddrphy_clkin),
            .D (N8[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:607

    GTP_DFF_CE /* ref_cnt_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ref_cnt_done_vname (
            .Q (ref_cnt_done),
            .C (N0),
            .CE (rdcal_state_2),
            .CLK (ddrphy_clkin),
            .D (N9));
    // defparam ref_cnt_done_vname.orig_name = ref_cnt_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:607

    GTP_DFF_C /* reinit_adj_rdel */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reinit_adj_rdel_vname (
            .Q (reinit_adj_rdel),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N251));
    // defparam reinit_adj_rdel_vname.orig_name = reinit_adj_rdel;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:890

    GTP_DFF_C /* wr_enable */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_enable_vname (
            .Q (wr_enable),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N809));
    // defparam wr_enable_vname.orig_name = wr_enable;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:1101


endmodule


module ipsxb_ddrphy_upcal_v1_4
(
    input [17:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 ,
    output _N58607,
    output _N58726
);

    GTP_LUT4 /* \N84_10[1]_4  */ #(
            .INIT(16'b0000000100000000))
        \N84_10[1]_4  (
            .Z (_N58726),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt [5] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt [6] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt [7] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt [1] ));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N469_1 */ #(
            .INIT(32'b01111111111111110000000000000000))
        N469_1 (
            .Z (_N58607),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [0] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 ));
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;


endmodule


module ipsxb_ddrphy_calib_top_v1_3
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp ,
    input [4:0] mc_wl,
    input [15:0] mr0_ddr3,
    input [15:0] mr1_ddr3,
    input [15:0] mr2_ddr3,
    input [15:0] mr3_ddr3,
    input adj_rdel_done,
    input ddrphy_clkin,
    input ddrphy_rst_ack,
    input ddrphy_rst_n,
    input gate_adj_done,
    input gate_check_pass,
    input rddata_check_pass,
    input rdel_calib_error,
    input rdel_move_done,
    input wrlvl_dqs_resp,
    output [14:0] calib_address,
    output [2:0] calib_ba,
    output [255:0] rdcal_wrdata,
    output [3:0] rdcal_wrdata_en,
    output calib_cas_n,
    output calib_cke,
    output calib_cs_n,
    output calib_done,
    output \calib_mux/N0 ,
    output calib_odt,
    output calib_ras_n,
    output calib_rst,
    output calib_we_n,
    output ddrphy_rst_rreq,
    output gate_move_en,
    output gatecal_start,
    output init_adj_rdel,
    output rddata_cal,
    output rdel_calibration,
    output rdel_move_en,
    output reinit_adj_rdel,
    output wrlvl_cke,
    output wrlvl_dqs_req
);
    wire _N58607;
    wire _N58726;
    wire [14:0] init_address;
    wire [2:0] init_ba;
    wire init_cke;
    wire init_cs_n;
    wire init_done;
    wire init_ras_n;
    wire init_start;
    wire init_we_n;
    wire [17:0] \rdcal/cnt ;
    wire \rdcal/rdcal_state_10 ;
    wire [14:0] rdcal_address;
    wire [2:0] rdcal_ba;
    wire rdcal_cas_n;
    wire rdcal_cs_n;
    wire rdcal_done;
    wire rdcal_odt;
    wire rdcal_ras_n;
    wire rdcal_start;
    wire rdcal_we_n;
    wire [14:0] wrlvl_address;
    wire [2:0] wrlvl_ba;
    wire wrlvl_cs_n;
    wire wrlvl_done;
    wire wrlvl_odt;
    wire wrlvl_start;
    wire \calib_mux_calib_ba[2]_floating ;
    wire \ddrphy_init_init_ba[2]_floating ;
    wire \ddrphy_wrlvl_wrlvl_address[13]_floating ;
    wire \ddrphy_wrlvl_wrlvl_address[14]_floating ;
    wire \ddrphy_wrlvl_wrlvl_ba[1]_floating ;
    wire \ddrphy_wrlvl_wrlvl_ba[2]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba[1]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba[2]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[1]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[2]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[3]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[4]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[5]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[6]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[7]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[8]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[9]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[10]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[11]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[12]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[13]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[14]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[15]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[16]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[17]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[18]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[19]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[20]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[21]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[22]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[23]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[24]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[25]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[26]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[27]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[28]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[29]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[30]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[31]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[33]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[34]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[35]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[36]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[37]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[38]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[39]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[40]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[41]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[42]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[43]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[44]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[45]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[46]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[47]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[48]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[49]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[50]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[51]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[52]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[53]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[54]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[55]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[56]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[57]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[58]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[59]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[60]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[61]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[62]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[63]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[65]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[66]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[67]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[68]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[69]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[70]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[71]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[72]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[73]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[74]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[75]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[76]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[77]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[78]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[79]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[80]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[81]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[82]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[83]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[84]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[85]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[86]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[87]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[88]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[89]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[90]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[91]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[92]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[93]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[94]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[95]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[97]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[98]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[99]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[100]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[101]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[102]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[103]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[104]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[105]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[106]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[107]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[108]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[109]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[110]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[111]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[112]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[113]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[114]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[115]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[116]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[117]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[118]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[119]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[120]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[121]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[122]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[123]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[124]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[125]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[126]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[127]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[129]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[130]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[131]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[132]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[133]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[134]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[135]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[136]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[137]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[138]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[139]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[140]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[141]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[142]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[143]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[144]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[145]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[146]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[147]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[148]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[149]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[150]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[151]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[152]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[153]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[154]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[155]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[156]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[157]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[158]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[159]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[161]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[162]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[163]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[164]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[165]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[166]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[167]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[168]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[169]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[170]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[171]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[172]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[173]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[174]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[175]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[176]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[177]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[178]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[179]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[180]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[181]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[182]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[183]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[184]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[185]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[186]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[187]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[188]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[189]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[190]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[191]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[193]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[194]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[195]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[196]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[197]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[198]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[199]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[200]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[201]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[202]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[203]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[204]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[205]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[206]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[207]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[208]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[209]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[210]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[211]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[212]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[213]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[214]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[215]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[216]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[217]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[218]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[219]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[220]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[221]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[222]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[223]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[225]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[226]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[227]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[228]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[229]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[230]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[231]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[232]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[233]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[234]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[235]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[236]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[237]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[238]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[239]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[240]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[241]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[242]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[243]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[244]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[245]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[246]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[247]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[248]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[249]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[250]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[251]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[252]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[253]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[254]_floating ;
    wire \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[255]_floating ;
    wire \rdcal_cnt[0]_floating ;
    wire \rdcal_cnt[2]_floating ;
    wire \rdcal_cnt[3]_floating ;
    wire \rdcal_cnt[4]_floating ;
    wire \rdcal_cnt[8]_floating ;
    wire \rdcal_cnt[9]_floating ;
    wire \rdcal_cnt[10]_floating ;
    wire \rdcal_cnt[11]_floating ;
    wire \rdcal_cnt[12]_floating ;
    wire \rdcal_cnt[13]_floating ;
    wire \rdcal_cnt[14]_floating ;
    wire \rdcal_cnt[15]_floating ;
    wire \rdcal_cnt[16]_floating ;
    wire \rdcal_cnt[17]_floating ;
    wire \rdcal_rdcal_address[0]_floating ;
    wire \rdcal_rdcal_address[1]_floating ;
    wire \rdcal_rdcal_address[4]_floating ;
    wire \rdcal_rdcal_address[5]_floating ;
    wire \rdcal_rdcal_address[6]_floating ;
    wire \rdcal_rdcal_address[7]_floating ;
    wire \rdcal_rdcal_address[8]_floating ;
    wire \rdcal_rdcal_address[9]_floating ;
    wire \rdcal_rdcal_address[11]_floating ;
    wire \rdcal_rdcal_address[12]_floating ;
    wire \rdcal_rdcal_address[13]_floating ;
    wire \rdcal_rdcal_address[14]_floating ;

    ipsxb_ddrphy_calib_mux_v1_3 calib_mux (
            .calib_address (calib_address),
            .calib_ba ({\calib_mux_calib_ba[2]_floating , calib_ba[1], calib_ba[0]}),
            .init_address (init_address),
            .init_ba ({1'bz, init_ba[1], init_ba[0]}),
            .rdcal_address ({1'bz, 1'bz, 1'bz, 1'bz, rdcal_address[10], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, rdcal_address[3], rdcal_address[2], 1'bz, 1'bz}),
            .rdcal_ba ({1'bz, 1'bz, rdcal_ba[0]}),
            .wrlvl_address ({1'bz, 1'bz, wrlvl_address[12], wrlvl_address[11], wrlvl_address[10], wrlvl_address[9], wrlvl_address[8], wrlvl_address[7], wrlvl_address[6], wrlvl_address[5], wrlvl_address[4], wrlvl_address[3], wrlvl_address[2], wrlvl_address[1], wrlvl_address[0]}),
            .wrlvl_ba ({1'bz, 1'bz, wrlvl_ba[0]}),
            .N0 (\calib_mux/N0 ),
            .calib_cas_n (calib_cas_n),
            .calib_cke (calib_cke),
            .calib_cs_n (calib_cs_n),
            .calib_odt (calib_odt),
            .calib_ras_n (calib_ras_n),
            .calib_we_n (calib_we_n),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_rst_n (ddrphy_rst_n),
            .init_cke (init_cke),
            .init_cs_n (init_cs_n),
            .init_ras_n (init_ras_n),
            .init_start (init_start),
            .init_we_n (init_we_n),
            .rdcal_cas_n (rdcal_cas_n),
            .rdcal_cs_n (rdcal_cs_n),
            .rdcal_odt (rdcal_odt),
            .rdcal_ras_n (rdcal_ras_n),
            .rdcal_start (rdcal_start),
            .rdcal_we_n (rdcal_we_n),
            .wrlvl_cke (wrlvl_cke),
            .wrlvl_cs_n (wrlvl_cs_n),
            .wrlvl_odt (wrlvl_odt),
            .wrlvl_start (wrlvl_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp:629

    ipsxb_ddrphy_init_v1_0 ddrphy_init (
            .init_address (init_address),
            .init_ba ({\ddrphy_init_init_ba[2]_floating , init_ba[1], init_ba[0]}),
            .mr0_ddr3 ({1'bz, mr0_ddr3[14], mr0_ddr3[13], mr0_ddr3[12], mr0_ddr3[11], mr0_ddr3[10], mr0_ddr3[9], mr0_ddr3[8], mr0_ddr3[7], mr0_ddr3[6], mr0_ddr3[5], mr0_ddr3[4], mr0_ddr3[3], mr0_ddr3[2], mr0_ddr3[1], mr0_ddr3[0]}),
            .mr1_ddr3 ({1'bz, mr1_ddr3[14], mr1_ddr3[13], mr1_ddr3[12], mr1_ddr3[11], mr1_ddr3[10], mr1_ddr3[9], mr1_ddr3[8], mr1_ddr3[7], mr1_ddr3[6], mr1_ddr3[5], mr1_ddr3[4], mr1_ddr3[3], mr1_ddr3[2], mr1_ddr3[1], mr1_ddr3[0]}),
            .mr2_ddr3 ({1'bz, mr2_ddr3[14], mr2_ddr3[13], mr2_ddr3[12], mr2_ddr3[11], mr2_ddr3[10], mr2_ddr3[9], mr2_ddr3[8], mr2_ddr3[7], mr2_ddr3[6], mr2_ddr3[5], mr2_ddr3[4], mr2_ddr3[3], mr2_ddr3[2], mr2_ddr3[1], mr2_ddr3[0]}),
            .mr3_ddr3 ({1'bz, mr3_ddr3[14], mr3_ddr3[13], mr3_ddr3[12], mr3_ddr3[11], mr3_ddr3[10], mr3_ddr3[9], mr3_ddr3[8], mr3_ddr3[7], mr3_ddr3[6], mr3_ddr3[5], mr3_ddr3[4], mr3_ddr3[3], mr3_ddr3[2], mr3_ddr3[1], mr3_ddr3[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/init_ras_n  (init_ras_n),
            .init_cke (init_cke),
            .init_cs_n (init_cs_n),
            .init_done (init_done),
            .init_rst (calib_rst),
            .init_we_n (init_we_n),
            .N0 (\calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .init_start (init_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp:520

    ipsxb_ddrphy_main_ctrl_v1_3 ddrphy_main_ctrl (
            .calib_done (calib_done),
            .init_start (init_start),
            .rdcal_start (rdcal_start),
            .wrlvl_start (wrlvl_start),
            .N0 (\calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .init_done (init_done),
            .rdcal_done (rdcal_done),
            .wrlvl_done (wrlvl_done));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp:492

    ipsxb_ddrphy_wrlvl_v1_0 ddrphy_wrlvl (
            .wrlvl_address ({\ddrphy_wrlvl_wrlvl_address[14]_floating , \ddrphy_wrlvl_wrlvl_address[13]_floating , wrlvl_address[12], wrlvl_address[11], wrlvl_address[10], wrlvl_address[9], wrlvl_address[8], wrlvl_address[7], wrlvl_address[6], wrlvl_address[5], wrlvl_address[4], wrlvl_address[3], wrlvl_address[2], wrlvl_address[1], wrlvl_address[0]}),
            .wrlvl_ba ({\ddrphy_wrlvl_wrlvl_ba[2]_floating , \ddrphy_wrlvl_wrlvl_ba[1]_floating , wrlvl_ba[0]}),
            .mr1_ddr3 ({1'bz, 1'bz, 1'bz, mr1_ddr3[12], mr1_ddr3[11], mr1_ddr3[10], mr1_ddr3[9], mr1_ddr3[8], 1'bz, mr1_ddr3[6], mr1_ddr3[5], mr1_ddr3[4], mr1_ddr3[3], mr1_ddr3[2], mr1_ddr3[1], mr1_ddr3[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/wrlvl_cs_n  (wrlvl_cs_n),
            .wrlvl_cke (wrlvl_cke),
            .wrlvl_done (wrlvl_done),
            .wrlvl_dqs_req (wrlvl_dqs_req),
            .wrlvl_odt (wrlvl_odt),
            .N0 (\calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .wrlvl_dqs_resp (wrlvl_dqs_resp),
            .wrlvl_start (wrlvl_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp:548

    ipsxb_ddrphy_rdcal_v1_2 rdcal (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba  ({\rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba[2]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_ba[1]_floating , rdcal_ba[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata  ({\rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[255]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[254]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[253]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[252]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[251]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[250]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[249]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[248]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[247]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[246]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[245]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[244]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[243]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[242]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[241]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[240]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[239]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[238]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[237]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[236]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[235]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[234]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[233]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[232]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[231]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[230]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[229]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[228]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[227]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[226]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[225]_floating , rdcal_wrdata[224], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[223]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[222]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[221]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[220]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[219]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[218]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[217]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[216]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[215]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[214]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[213]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[212]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[211]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[210]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[209]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[208]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[207]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[206]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[205]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[204]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[203]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[202]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[201]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[200]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[199]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[198]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[197]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[196]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[195]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[194]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[193]_floating , rdcal_wrdata[192], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[191]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[190]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[189]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[188]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[187]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[186]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[185]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[184]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[183]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[182]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[181]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[180]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[179]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[178]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[177]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[176]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[175]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[174]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[173]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[172]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[171]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[170]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[169]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[168]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[167]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[166]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[165]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[164]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[163]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[162]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[161]_floating , rdcal_wrdata[160], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[159]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[158]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[157]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[156]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[155]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[154]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[153]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[152]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[151]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[150]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[149]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[148]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[147]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[146]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[145]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[144]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[143]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[142]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[141]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[140]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[139]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[138]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[137]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[136]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[135]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[134]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[133]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[132]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[131]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[130]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[129]_floating , rdcal_wrdata[128], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[127]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[126]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[125]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[124]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[123]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[122]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[121]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[120]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[119]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[118]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[117]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[116]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[115]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[114]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[113]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[112]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[111]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[110]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[109]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[108]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[107]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[106]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[105]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[104]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[103]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[102]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[101]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[100]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[99]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[98]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[97]_floating , rdcal_wrdata[96], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[95]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[94]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[93]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[92]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[91]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[90]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[89]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[88]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[87]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[86]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[85]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[84]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[83]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[82]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[81]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[80]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[79]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[78]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[77]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[76]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[75]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[74]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[73]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[72]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[71]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[70]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[69]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[68]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[67]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[66]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[65]_floating , rdcal_wrdata[64], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[63]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[62]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[61]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[60]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[59]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[58]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[57]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[56]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[55]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[54]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[53]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[52]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[51]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[50]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[49]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[48]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[47]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[46]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[45]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[44]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[43]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[42]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[41]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[40]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[39]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[38]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[37]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[36]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[35]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[34]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[33]_floating , rdcal_wrdata[32], \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[31]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[30]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[29]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[28]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[27]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[26]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[25]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[24]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[23]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[22]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[21]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[20]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[19]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[18]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[17]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[16]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[15]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[14]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[13]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[12]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[11]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[10]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[9]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[8]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[7]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[6]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[5]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[4]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[3]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[2]_floating , \rdcal_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata[1]_floating , rdcal_wrdata[0]}),
            .cnt ({\rdcal_cnt[17]_floating , \rdcal_cnt[16]_floating , \rdcal_cnt[15]_floating , \rdcal_cnt[14]_floating , \rdcal_cnt[13]_floating , \rdcal_cnt[12]_floating , \rdcal_cnt[11]_floating , \rdcal_cnt[10]_floating , \rdcal_cnt[9]_floating , \rdcal_cnt[8]_floating , \rdcal/cnt [7] , \rdcal/cnt [6] , \rdcal/cnt [5] , \rdcal_cnt[4]_floating , \rdcal_cnt[3]_floating , \rdcal_cnt[2]_floating , \rdcal/cnt [1] , \rdcal_cnt[0]_floating }),
            .rdcal_address ({\rdcal_rdcal_address[14]_floating , \rdcal_rdcal_address[13]_floating , \rdcal_rdcal_address[12]_floating , \rdcal_rdcal_address[11]_floating , rdcal_address[10], \rdcal_rdcal_address[9]_floating , \rdcal_rdcal_address[8]_floating , \rdcal_rdcal_address[7]_floating , \rdcal_rdcal_address[6]_floating , \rdcal_rdcal_address[5]_floating , \rdcal_rdcal_address[4]_floating , rdcal_address[3], rdcal_address[2], \rdcal_rdcal_address[1]_floating , \rdcal_rdcal_address[0]_floating }),
            .rdcal_wrdata_en (rdcal_wrdata_en),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp [0] }),
            .mc_wl (mc_wl),
            .ddrphy_rst_req (ddrphy_rst_rreq),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .init_adj_rdel (init_adj_rdel),
            .rdcal_cas_n (rdcal_cas_n),
            .rdcal_cs_n (rdcal_cs_n),
            .rdcal_done (rdcal_done),
            .rdcal_odt (rdcal_odt),
            .rdcal_ras_n (rdcal_ras_n),
            .rdcal_state_10 (\rdcal/rdcal_state_10 ),
            .rdcal_we_n (rdcal_we_n),
            .rddata_cal (rddata_cal),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .N0 (\calib_mux/N0 ),
            ._N58607 (_N58607),
            ._N58726 (_N58726),
            .adj_rdel_done (adj_rdel_done),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .gate_adj_done (gate_adj_done),
            .gate_check_pass (gate_check_pass),
            .rdcal_start (rdcal_start),
            .rddata_check_pass (rddata_check_pass),
            .rdel_calib_error (rdel_calib_error),
            .rdel_move_done (rdel_move_done));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp:577

    ipsxb_ddrphy_upcal_v1_4 upcal (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \rdcal/cnt [7] , \rdcal/cnt [6] , \rdcal/cnt [5] , 1'bz, 1'bz, 1'bz, \rdcal/cnt [1] , 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp [0] }),
            ._N58607 (_N58607),
            ._N58726 (_N58726),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10  (\rdcal/rdcal_state_10 ));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp:689


endmodule


module ipsxb_ddrphy_dfi_v1_4
(
    input [255:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r ,
    input [31:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb ,
    input [14:0] calib_address,
    input [2:0] calib_ba,
    input [59:0] dfi_address,
    input [11:0] dfi_bank,
    input [3:0] dfi_cas_n,
    input [3:0] dfi_cke,
    input [3:0] dfi_cs_n,
    input [3:0] dfi_odt,
    input [3:0] dfi_ras_n,
    input [3:0] dfi_we_n,
    input [255:0] dfi_wrdata,
    input [3:0] dfi_wrdata_en,
    input N0,
    input calib_cas_n,
    input calib_cke,
    input calib_cs_n,
    input calib_done,
    input calib_odt,
    input calib_ras_n,
    input calib_rst,
    input calib_we_n,
    input ddrphy_clkin,
    output [59:0] phy_addr,
    output [11:0] phy_ba,
    output [3:0] phy_cas_n,
    output [3:0] phy_cke,
    output [3:0] phy_cs_n,
    output [3:0] phy_odt,
    output [3:0] phy_ras_n,
    output [3:0] phy_we_n,
    output [255:0] phy_wrdata,
    output [3:0] phy_wrdata_en,
    output [31:0] phy_wrdata_mask,
    output [3:0] read_cmd,
    output \axi_ctrl_inst/axi_rvalid ,
    output ddr_init_done,
    output phy_rst
);
    wire _N61826;
    wire calib_done_r;
    wire [59:0] phy_addr_d;
    wire [11:0] phy_ba_d;
    wire [3:0] phy_cas_n_d;
    wire [3:0] phy_cke_d;
    wire [3:0] phy_cs_n_d;
    wire [3:0] phy_odt_d;
    wire [3:0] phy_ras_n_d;
    wire [3:0] phy_we_n_d;
    wire [255:0] phy_wrdata_d;
    wire [31:0] phy_wrdata_mask_d;
    wire [59:0] w_phy_addr;
    wire [11:0] w_phy_ba;
    wire [3:0] w_phy_cas_n;
    wire [3:0] w_phy_cke;
    wire [3:0] w_phy_cs_n;
    wire [3:0] w_phy_odt;
    wire [3:0] w_phy_ras_n;
    wire [3:0] w_phy_we_n;
    wire [255:0] w_phy_wrdata;
    wire [3:0] w_phy_wrdata_en;
    wire [31:0] w_phy_wrdata_mask;

    GTP_LUT3 /* \N25[0]  */ #(
            .INIT(8'b11001010))
        \N25[0]  (
            .Z (w_phy_cs_n[0]),
            .I0 (calib_cs_n),
            .I1 (dfi_cs_n[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:404

    GTP_LUT2 /* \N25[1]  */ #(
            .INIT(4'b1011))
        \N25[1]  (
            .Z (w_phy_cs_n[2]),
            .I0 (dfi_cs_n[2]),
            .I1 (calib_done));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:404

    GTP_LUT3 /* \N28[0]  */ #(
            .INIT(8'b11001010))
        \N28[0]  (
            .Z (w_phy_ras_n[0]),
            .I0 (calib_ras_n),
            .I1 (dfi_ras_n[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:405

    GTP_LUT2 /* \N28[1]  */ #(
            .INIT(4'b1011))
        \N28[1]  (
            .Z (w_phy_ras_n[2]),
            .I0 (dfi_ras_n[2]),
            .I1 (calib_done));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:405

    GTP_LUT3 /* \N31[0]  */ #(
            .INIT(8'b11001010))
        \N31[0]  (
            .Z (w_phy_cas_n[0]),
            .I0 (calib_cas_n),
            .I1 (dfi_cas_n[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:406

    GTP_LUT2 /* \N31[1]  */ #(
            .INIT(4'b1011))
        \N31[1]  (
            .Z (w_phy_cas_n[2]),
            .I0 (dfi_cas_n[2]),
            .I1 (calib_done));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:406

    GTP_LUT3 /* \N34[0]  */ #(
            .INIT(8'b11001010))
        \N34[0]  (
            .Z (w_phy_we_n[0]),
            .I0 (calib_we_n),
            .I1 (dfi_we_n[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:407

    GTP_LUT2 /* \N34[1]  */ #(
            .INIT(4'b1011))
        \N34[1]  (
            .Z (w_phy_we_n[2]),
            .I0 (dfi_we_n[2]),
            .I1 (calib_done));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:407

    GTP_LUT4 /* N36 */ #(
            .INIT(16'b1100110011011000))
        N36 (
            .Z (w_phy_cke[0]),
            .I0 (calib_done_r),
            .I1 (dfi_cke[0]),
            .I2 (calib_cke),
            .I3 (calib_done));
	// LUT = (I0&I1)|(I1&I3)|(~I0&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:408

    GTP_LUT3 /* \N38[0]  */ #(
            .INIT(8'b11001010))
        \N38[0]  (
            .Z (w_phy_odt[0]),
            .I0 (calib_odt),
            .I1 (dfi_odt[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:409

    GTP_LUT3 /* \N38[1]  */ #(
            .INIT(8'b11001010))
        \N38[1]  (
            .Z (w_phy_odt[2]),
            .I0 (calib_odt),
            .I1 (dfi_odt[2]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:409

    GTP_LUT3 /* \N41[0]  */ #(
            .INIT(8'b11001010))
        \N41[0]  (
            .Z (w_phy_addr[0]),
            .I0 (calib_address[0]),
            .I1 (dfi_address[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[1]  */ #(
            .INIT(8'b11001010))
        \N41[1]  (
            .Z (w_phy_addr[1]),
            .I0 (calib_address[1]),
            .I1 (dfi_address[1]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[2]  */ #(
            .INIT(8'b11001010))
        \N41[2]  (
            .Z (w_phy_addr[2]),
            .I0 (calib_address[2]),
            .I1 (dfi_address[2]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[3]  */ #(
            .INIT(8'b11001010))
        \N41[3]  (
            .Z (w_phy_addr[3]),
            .I0 (calib_address[3]),
            .I1 (dfi_address[3]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[4]  */ #(
            .INIT(8'b11001010))
        \N41[4]  (
            .Z (w_phy_addr[4]),
            .I0 (calib_address[4]),
            .I1 (dfi_address[4]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[5]  */ #(
            .INIT(8'b11001010))
        \N41[5]  (
            .Z (w_phy_addr[5]),
            .I0 (calib_address[5]),
            .I1 (dfi_address[5]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[6]  */ #(
            .INIT(8'b11001010))
        \N41[6]  (
            .Z (w_phy_addr[6]),
            .I0 (calib_address[6]),
            .I1 (dfi_address[6]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[7]  */ #(
            .INIT(8'b11001010))
        \N41[7]  (
            .Z (w_phy_addr[7]),
            .I0 (calib_address[7]),
            .I1 (dfi_address[7]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[8]  */ #(
            .INIT(8'b11001010))
        \N41[8]  (
            .Z (w_phy_addr[8]),
            .I0 (calib_address[8]),
            .I1 (dfi_address[8]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[9]  */ #(
            .INIT(8'b11001010))
        \N41[9]  (
            .Z (w_phy_addr[9]),
            .I0 (calib_address[9]),
            .I1 (dfi_address[9]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[10]  */ #(
            .INIT(8'b11001010))
        \N41[10]  (
            .Z (w_phy_addr[10]),
            .I0 (calib_address[10]),
            .I1 (dfi_address[10]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[11]  */ #(
            .INIT(8'b11001010))
        \N41[11]  (
            .Z (w_phy_addr[11]),
            .I0 (calib_address[11]),
            .I1 (dfi_address[11]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[12]  */ #(
            .INIT(8'b11001010))
        \N41[12]  (
            .Z (w_phy_addr[12]),
            .I0 (calib_address[12]),
            .I1 (dfi_address[12]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[13]  */ #(
            .INIT(8'b11001010))
        \N41[13]  (
            .Z (w_phy_addr[13]),
            .I0 (calib_address[13]),
            .I1 (dfi_address[13]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N41[14]  */ #(
            .INIT(8'b11001010))
        \N41[14]  (
            .Z (w_phy_addr[14]),
            .I0 (calib_address[14]),
            .I1 (dfi_address[14]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[16]_1  */ #(
            .INIT(4'b1000))
        \N41[16]_1  (
            .Z (w_phy_addr[30]),
            .I0 (dfi_address[30]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[17]_1  */ #(
            .INIT(4'b1000))
        \N41[17]_1  (
            .Z (w_phy_addr[33]),
            .I0 (dfi_address[33]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[18]_1  */ #(
            .INIT(4'b1000))
        \N41[18]_1  (
            .Z (w_phy_addr[34]),
            .I0 (dfi_address[34]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[19]_1  */ #(
            .INIT(4'b1000))
        \N41[19]_1  (
            .Z (w_phy_addr[35]),
            .I0 (dfi_address[35]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[20]_1  */ #(
            .INIT(4'b1000))
        \N41[20]_1  (
            .Z (w_phy_addr[36]),
            .I0 (dfi_address[36]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[21]_1  */ #(
            .INIT(4'b1000))
        \N41[21]_1  (
            .Z (w_phy_addr[37]),
            .I0 (dfi_address[37]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[22]_1  */ #(
            .INIT(4'b1000))
        \N41[22]_1  (
            .Z (w_phy_addr[38]),
            .I0 (dfi_address[38]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[23]_1  */ #(
            .INIT(4'b1000))
        \N41[23]_1  (
            .Z (w_phy_addr[39]),
            .I0 (dfi_address[39]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT2 /* \N41[24]_1  */ #(
            .INIT(4'b1000))
        \N41[24]_1  (
            .Z (w_phy_addr[40]),
            .I0 (dfi_address[40]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:410

    GTP_LUT3 /* \N44[0]  */ #(
            .INIT(8'b11001010))
        \N44[0]  (
            .Z (w_phy_ba[0]),
            .I0 (calib_ba[0]),
            .I1 (dfi_bank[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:411

    GTP_LUT3 /* \N44[1]  */ #(
            .INIT(8'b11001010))
        \N44[1]  (
            .Z (w_phy_ba[1]),
            .I0 (calib_ba[1]),
            .I1 (dfi_bank[1]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:411

    GTP_LUT2 /* \N44[2]_1  */ #(
            .INIT(4'b1000))
        \N44[2]_1  (
            .Z (w_phy_ba[2]),
            .I0 (dfi_bank[2]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:411

    GTP_LUT2 /* \N44[3]_1  */ #(
            .INIT(4'b1000))
        \N44[3]_1  (
            .Z (w_phy_ba[6]),
            .I0 (dfi_bank[6]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:411

    GTP_LUT2 /* \N44[4]_1  */ #(
            .INIT(4'b1000))
        \N44[4]_1  (
            .Z (w_phy_ba[7]),
            .I0 (dfi_bank[7]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:411

    GTP_LUT2 /* \N44[5]_1  */ #(
            .INIT(4'b1000))
        \N44[5]_1  (
            .Z (w_phy_ba[8]),
            .I0 (dfi_bank[8]),
            .I1 (calib_done));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:411

    GTP_LUT2 /* \N46[0]_1  */ #(
            .INIT(4'b0100))
        \N46[0]_1  (
            .Z (w_phy_wrdata_mask[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [0] ),
            .I1 (calib_done));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:413

    GTP_LUT2 /* \N46[1]_1  */ #(
            .INIT(4'b0100))
        \N46[1]_1  (
            .Z (w_phy_wrdata_mask[8]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [8] ),
            .I1 (calib_done));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:413

    GTP_LUT2 /* \N46[3]_1  */ #(
            .INIT(4'b0100))
        \N46[3]_1  (
            .Z (w_phy_wrdata_mask[24]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [24] ),
            .I1 (calib_done));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:413

    GTP_LUT2 /* \N47_6[0]  */ #(
            .INIT(4'b0010))
        \N47_6[0]  (
            .Z (w_phy_wrdata[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [0] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N47_6[1]  */ #(
            .INIT(8'b11001010))
        \N47_6[1]  (
            .Z (w_phy_wrdata[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [0] ),
            .I1 (dfi_wrdata[1]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT2 /* \N47_6[32]_1  */ #(
            .INIT(4'b0010))
        \N47_6[32]_1  (
            .Z (w_phy_wrdata[32]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [32] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N47_6[33]  */ #(
            .INIT(8'b11001010))
        \N47_6[33]  (
            .Z (w_phy_wrdata[33]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [32] ),
            .I1 (dfi_wrdata[1]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \N47_6[64]  */ #(
            .INIT(8'b11001010))
        \N47_6[64]  (
            .Z (w_phy_wrdata[64]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64] ),
            .I1 (dfi_wrdata[64]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \N47_6[65]  */ #(
            .INIT(8'b10101100))
        \N47_6[65]  (
            .Z (w_phy_wrdata[65]),
            .I0 (dfi_wrdata[65]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT2 /* \N47_6[66]_1  */ #(
            .INIT(4'b0010))
        \N47_6[66]_1  (
            .Z (w_phy_wrdata[66]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [64] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N47_6[96]_1  */ #(
            .INIT(4'b0010))
        \N47_6[96]_1  (
            .Z (w_phy_wrdata[96]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N47_6[97]  */ #(
            .INIT(8'b10101100))
        \N47_6[97]  (
            .Z (w_phy_wrdata[97]),
            .I0 (dfi_wrdata[65]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [96] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT2 /* \N47_6[128]  */ #(
            .INIT(4'b0010))
        \N47_6[128]  (
            .Z (w_phy_wrdata[128]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [128] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N47_6[129]  */ #(
            .INIT(8'b10101100))
        \N47_6[129]  (
            .Z (w_phy_wrdata[129]),
            .I0 (dfi_wrdata[65]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [128] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT2 /* \N47_6[160]_1  */ #(
            .INIT(4'b0010))
        \N47_6[160]_1  (
            .Z (w_phy_wrdata[160]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [160] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N47_6[161]  */ #(
            .INIT(8'b10101100))
        \N47_6[161]  (
            .Z (w_phy_wrdata[161]),
            .I0 (dfi_wrdata[65]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [160] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \N47_6[192]  */ #(
            .INIT(8'b11001010))
        \N47_6[192]  (
            .Z (w_phy_wrdata[192]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192] ),
            .I1 (dfi_wrdata[192]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \N47_6[193]  */ #(
            .INIT(8'b10101100))
        \N47_6[193]  (
            .Z (w_phy_wrdata[193]),
            .I0 (dfi_wrdata[193]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT2 /* \N47_6[194]_1  */ #(
            .INIT(4'b0010))
        \N47_6[194]_1  (
            .Z (w_phy_wrdata[194]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [192] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N47_6[224]_1  */ #(
            .INIT(4'b0010))
        \N47_6[224]_1  (
            .Z (w_phy_wrdata[224]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [224] ),
            .I1 (calib_done));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N47_6[225]  */ #(
            .INIT(8'b10101100))
        \N47_6[225]  (
            .Z (w_phy_wrdata[225]),
            .I0 (dfi_wrdata[193]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata [224] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \N47_6[256]  */ #(
            .INIT(8'b11001010))
        \N47_6[256]  (
            .Z (w_phy_wrdata_en[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [0] ),
            .I1 (dfi_wrdata_en[0]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \N47_6[257]  */ #(
            .INIT(8'b10101100))
        \N47_6[257]  (
            .Z (w_phy_wrdata_en[1]),
            .I0 (dfi_wrdata_en[1]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [1] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \N47_6[258]  */ #(
            .INIT(8'b10101100))
        \N47_6[258]  (
            .Z (w_phy_wrdata_en[2]),
            .I0 (dfi_wrdata_en[1]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [2] ),
            .I2 (calib_done));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \N47_6[259]  */ #(
            .INIT(8'b11001010))
        \N47_6[259]  (
            .Z (w_phy_wrdata_en[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en [3] ),
            .I1 (dfi_wrdata_en[3]),
            .I2 (calib_done));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT2 /* N48 */ #(
            .INIT(4'b1110))
        N48 (
            .Z (phy_rst),
            .I0 (calib_rst),
            .I1 (calib_done));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:416

    GTP_LUT5 /* N114 */ #(
            .INIT(32'b11111111111111100000000000000000))
        N114 (
            .Z (\axi_ctrl_inst/axi_rvalid ),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [0] ),
            .I4 (calib_done));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* N161_5 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N161_5 (
            .Z (read_cmd[0]),
            .I0 (phy_we_n_d[0]),
            .I1 (phy_ras_n_d[0]),
            .I2 (phy_cs_n_d[0]),
            .I3 (phy_cas_n_d[0]),
            .I4 (phy_cke_d[0]));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N167_5 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N167_5 (
            .Z (read_cmd[2]),
            .I0 (phy_we_n_d[2]),
            .I1 (phy_ras_n_d[2]),
            .I2 (phy_cs_n_d[2]),
            .I3 (phy_cas_n_d[2]),
            .I4 (phy_cke_d[0]));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_DFF_C /* calib_done_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        calib_done_r_vname (
            .Q (calib_done_r),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (calib_done));
    // defparam calib_done_r_vname.orig_name = calib_done_r;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:393

    GTP_DFF_C /* dfi_init_complete */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dfi_init_complete (
            .Q (ddr_init_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61826));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:484

    GTP_LUT2 /* dfi_init_complete_ce_mux */ #(
            .INIT(4'b1110))
        dfi_init_complete_ce_mux (
            .Z (_N61826),
            .I0 (ddr_init_done),
            .I1 (calib_done));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* \phy_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[0]  (
            .Q (phy_addr[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[1]  (
            .Q (phy_addr[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[2]  (
            .Q (phy_addr[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[3]  (
            .Q (phy_addr[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[4]  (
            .Q (phy_addr[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[5]  (
            .Q (phy_addr[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[6]  (
            .Q (phy_addr[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[7]  (
            .Q (phy_addr[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[8]  (
            .Q (phy_addr[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[9]  (
            .Q (phy_addr[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[10]  (
            .Q (phy_addr[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[11]  (
            .Q (phy_addr[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[12]  (
            .Q (phy_addr[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[13]  (
            .Q (phy_addr[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[14]  (
            .Q (phy_addr[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[15]  (
            .Q (phy_addr[15]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (calib_done_r));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[30]  (
            .Q (phy_addr[30]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[30]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[33]  (
            .Q (phy_addr[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[34]  (
            .Q (phy_addr[34]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[34]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[35]  (
            .Q (phy_addr[35]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[35]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[36]  (
            .Q (phy_addr[36]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[36]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[37]  (
            .Q (phy_addr[37]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[37]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[38]  (
            .Q (phy_addr[38]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[38]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[39]  (
            .Q (phy_addr[39]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[39]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr[40]  (
            .Q (phy_addr[40]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr_d[40]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_addr_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[0]  (
            .Q (phy_addr_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[1]  (
            .Q (phy_addr_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[2]  (
            .Q (phy_addr_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[3]  (
            .Q (phy_addr_d[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[4]  (
            .Q (phy_addr_d[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[5]  (
            .Q (phy_addr_d[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[6]  (
            .Q (phy_addr_d[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[7]  (
            .Q (phy_addr_d[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[8]  (
            .Q (phy_addr_d[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[9]  (
            .Q (phy_addr_d[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[10]  (
            .Q (phy_addr_d[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[11]  (
            .Q (phy_addr_d[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[12]  (
            .Q (phy_addr_d[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[13]  (
            .Q (phy_addr_d[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[14]  (
            .Q (phy_addr_d[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[30]  (
            .Q (phy_addr_d[30]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[30]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[33]  (
            .Q (phy_addr_d[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[34]  (
            .Q (phy_addr_d[34]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[34]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[35]  (
            .Q (phy_addr_d[35]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[35]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[36]  (
            .Q (phy_addr_d[36]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[36]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[37]  (
            .Q (phy_addr_d[37]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[37]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[38]  (
            .Q (phy_addr_d[38]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[38]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[39]  (
            .Q (phy_addr_d[39]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[39]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_addr_d[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_d[40]  (
            .Q (phy_addr_d[40]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_addr[40]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_ba[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba[0]  (
            .Q (phy_ba[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_ba_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_ba[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba[1]  (
            .Q (phy_ba[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_ba_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_ba[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba[2]  (
            .Q (phy_ba[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_ba_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_ba[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba[6]  (
            .Q (phy_ba[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_ba_d[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_ba[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba[7]  (
            .Q (phy_ba[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_ba_d[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_ba[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba[8]  (
            .Q (phy_ba[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_ba_d[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_ba_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba_d[0]  (
            .Q (phy_ba_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_ba[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_ba_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba_d[1]  (
            .Q (phy_ba_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_ba[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_ba_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba_d[2]  (
            .Q (phy_ba_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_ba[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_ba_d[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba_d[6]  (
            .Q (phy_ba_d[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_ba[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_ba_d[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba_d[7]  (
            .Q (phy_ba_d[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_ba[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_ba_d[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_ba_d[8]  (
            .Q (phy_ba_d[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_ba[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_cas_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cas_n[0]  (
            .Q (phy_cas_n[0]),
            .CLK (ddrphy_clkin),
            .D (phy_cas_n_d[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_cas_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cas_n[2]  (
            .Q (phy_cas_n[2]),
            .CLK (ddrphy_clkin),
            .D (phy_cas_n_d[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_cas_n_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cas_n_d[0]  (
            .Q (phy_cas_n_d[0]),
            .CLK (ddrphy_clkin),
            .D (w_phy_cas_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_cas_n_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cas_n_d[2]  (
            .Q (phy_cas_n_d[2]),
            .CLK (ddrphy_clkin),
            .D (w_phy_cas_n[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_cke[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_cke[0]  (
            .Q (phy_cke[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_cke_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_cke_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_cke_d[0]  (
            .Q (phy_cke_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_cke[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_cs_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cs_n[0]  (
            .Q (phy_cs_n[0]),
            .CLK (ddrphy_clkin),
            .D (phy_cs_n_d[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_cs_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cs_n[2]  (
            .Q (phy_cs_n[2]),
            .CLK (ddrphy_clkin),
            .D (phy_cs_n_d[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_cs_n_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cs_n_d[0]  (
            .Q (phy_cs_n_d[0]),
            .CLK (ddrphy_clkin),
            .D (w_phy_cs_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_cs_n_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_cs_n_d[2]  (
            .Q (phy_cs_n_d[2]),
            .CLK (ddrphy_clkin),
            .D (w_phy_cs_n[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_odt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_odt[0]  (
            .Q (phy_odt[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_odt_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_odt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_odt[2]  (
            .Q (phy_odt[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_odt_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_odt_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_odt_d[0]  (
            .Q (phy_odt_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_odt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_odt_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_odt_d[2]  (
            .Q (phy_odt_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_odt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_ras_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_ras_n[0]  (
            .Q (phy_ras_n[0]),
            .CLK (ddrphy_clkin),
            .D (phy_ras_n_d[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_ras_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_ras_n[2]  (
            .Q (phy_ras_n[2]),
            .CLK (ddrphy_clkin),
            .D (phy_ras_n_d[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_ras_n_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_ras_n_d[0]  (
            .Q (phy_ras_n_d[0]),
            .CLK (ddrphy_clkin),
            .D (w_phy_ras_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_ras_n_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_ras_n_d[2]  (
            .Q (phy_ras_n_d[2]),
            .CLK (ddrphy_clkin),
            .D (w_phy_ras_n[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_we_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_we_n[0]  (
            .Q (phy_we_n[0]),
            .CLK (ddrphy_clkin),
            .D (phy_we_n_d[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_we_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_we_n[2]  (
            .Q (phy_we_n[2]),
            .CLK (ddrphy_clkin),
            .D (phy_we_n_d[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_P /* \phy_we_n_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_we_n_d[0]  (
            .Q (phy_we_n_d[0]),
            .CLK (ddrphy_clkin),
            .D (w_phy_we_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_P /* \phy_we_n_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \phy_we_n_d[2]  (
            .Q (phy_we_n_d[2]),
            .CLK (ddrphy_clkin),
            .D (w_phy_we_n[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[0]  (
            .Q (phy_wrdata[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[1]  (
            .Q (phy_wrdata[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[32]  (
            .Q (phy_wrdata[32]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[32]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[33]  (
            .Q (phy_wrdata[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[64]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[64]  (
            .Q (phy_wrdata[64]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[64]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[65]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[65]  (
            .Q (phy_wrdata[65]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[65]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[66]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[66]  (
            .Q (phy_wrdata[66]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[66]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[96]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[96]  (
            .Q (phy_wrdata[96]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[96]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[97]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[97]  (
            .Q (phy_wrdata[97]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[97]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[128]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[128]  (
            .Q (phy_wrdata[128]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[128]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[129]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[129]  (
            .Q (phy_wrdata[129]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[129]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[160]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[160]  (
            .Q (phy_wrdata[160]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[160]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[161]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[161]  (
            .Q (phy_wrdata[161]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[161]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[192]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[192]  (
            .Q (phy_wrdata[192]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[192]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[193]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[193]  (
            .Q (phy_wrdata[193]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[193]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[194]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[194]  (
            .Q (phy_wrdata[194]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[194]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[224]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[224]  (
            .Q (phy_wrdata[224]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[224]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata[225]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata[225]  (
            .Q (phy_wrdata[225]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_d[225]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[0]  (
            .Q (phy_wrdata_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[1]  (
            .Q (phy_wrdata_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[32]  (
            .Q (phy_wrdata_d[32]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[32]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[33]  (
            .Q (phy_wrdata_d[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[64]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[64]  (
            .Q (phy_wrdata_d[64]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[64]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[65]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[65]  (
            .Q (phy_wrdata_d[65]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[65]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[66]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[66]  (
            .Q (phy_wrdata_d[66]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[66]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[96]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[96]  (
            .Q (phy_wrdata_d[96]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[96]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[97]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[97]  (
            .Q (phy_wrdata_d[97]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[97]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[128]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[128]  (
            .Q (phy_wrdata_d[128]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[128]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[129]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[129]  (
            .Q (phy_wrdata_d[129]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[129]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[160]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[160]  (
            .Q (phy_wrdata_d[160]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[160]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[161]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[161]  (
            .Q (phy_wrdata_d[161]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[161]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[192]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[192]  (
            .Q (phy_wrdata_d[192]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[192]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[193]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[193]  (
            .Q (phy_wrdata_d[193]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[193]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[194]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[194]  (
            .Q (phy_wrdata_d[194]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[194]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[224]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[224]  (
            .Q (phy_wrdata_d[224]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[224]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_d[225]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_d[225]  (
            .Q (phy_wrdata_d[225]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata[225]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_en[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en[0]  (
            .Q (phy_wrdata_en[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_en[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_en[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en[1]  (
            .Q (phy_wrdata_en[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_en[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_en[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en[2]  (
            .Q (phy_wrdata_en[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_en[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_en[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en[3]  (
            .Q (phy_wrdata_en[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_en[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_mask[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_mask[0]  (
            .Q (phy_wrdata_mask[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_mask_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata_mask[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_mask[8]  (
            .Q (phy_wrdata_mask[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_mask_d[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata_mask[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_mask[24]  (
            .Q (phy_wrdata_mask[24]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_mask_d[24]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:453

    GTP_DFF_C /* \phy_wrdata_mask_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_mask_d[0]  (
            .Q (phy_wrdata_mask_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_mask[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_mask_d[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_mask_d[8]  (
            .Q (phy_wrdata_mask_d[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_mask[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423

    GTP_DFF_C /* \phy_wrdata_mask_d[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_mask_d[24]  (
            .Q (phy_wrdata_mask_d[24]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (w_phy_wrdata_mask[24]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp:423


endmodule


module ipsxb_ddrphy_dll_update_ctrl_v1_0
(
    input ddr_clkin,
    input ddr_rstn,
    input dll_update_req_rst_ctrl,
    output N0,
    output dll_update_ack_rst_ctrl,
    output dll_update_n
);
    wire [3:0] N38;
    wire N54;
    wire N87;
    wire N89;
    wire N91;
    wire N93;
    wire N95;
    wire _N6663;
    wire [3:0] cnt;
    wire [1:0] dll_update_req_rst_ctrl_d;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;

    GTP_INV N0_vname (
            .Z (N0),
            .I (ddr_rstn));
    // defparam N0_vname.orig_name = N0;

    GTP_LUT4 /* N38_12 */ #(
            .INIT(16'b0011000010111010))
        N38_12 (
            .Z (_N6663),
            .I0 (state_1),
            .I1 (cnt[3]),
            .I2 (state_2),
            .I3 (cnt[2]));
	// LUT = (I0&~I3)|(~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT5 /* \N38_13[0]_1  */ #(
            .INIT(32'b00000011000000000000101100001010))
        \N38_13[0]_1  (
            .Z (N38[0]),
            .I0 (state_1),
            .I1 (cnt[3]),
            .I2 (cnt[0]),
            .I3 (state_2),
            .I4 (cnt[2]));
	// LUT = (I0&~I2&~I4)|(~I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT3 /* \N38_13[1]_1  */ #(
            .INIT(8'b01100000))
        \N38_13[1]_1  (
            .Z (N38[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (_N6663));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT4 /* \N38_13[2]_1  */ #(
            .INIT(16'b0110101000000000))
        \N38_13[2]_1  (
            .Z (N38[2]),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (_N6663));
	// LUT = (I0&~I2&I3)|(I0&~I1&I3)|(~I0&I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT5M /* \N38_13[3]_1  */ #(
            .INIT(32'b00100000000000001000100010001000))
        \N38_13[3]_1  (
            .Z (N38[3]),
            .I0 (cnt[0]),
            .I1 (cnt[3]),
            .I2 (state_2),
            .I3 (cnt[1]),
            .I4 (cnt[2]),
            .ID (state_1));
	// LUT = (ID&I1&~I4)|(I0&~I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT1 /* N54_1 */ #(
            .INIT(2'b01))
        N54_1 (
            .Z (N54),
            .I0 (state_1));
	// LUT = ~I0 ;

    GTP_LUT2 /* N87 */ #(
            .INIT(4'b1000))
        N87_vname (
            .Z (N87),
            .I0 (state_0),
            .I1 (dll_update_req_rst_ctrl_d[1]));
    // defparam N87_vname.orig_name = N87;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT2 /* N89 */ #(
            .INIT(4'b1000))
        N89_vname (
            .Z (N89),
            .I0 (state_1),
            .I1 (cnt[2]));
    // defparam N89_vname.orig_name = N89;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT2 /* N91 */ #(
            .INIT(4'b1000))
        N91_vname (
            .Z (N91),
            .I0 (state_2),
            .I1 (cnt[3]));
    // defparam N91_vname.orig_name = N91;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT2 /* N93 */ #(
            .INIT(4'b0100))
        N93_vname (
            .Z (N93),
            .I0 (dll_update_req_rst_ctrl_d[1]),
            .I1 (state_3));
    // defparam N93_vname.orig_name = N93;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:141

    GTP_LUT5M /* N95_4 */ #(
            .INIT(32'b11111110111011101111111011101110))
        N95_4 (
            .Z (N95),
            .I0 (state_0),
            .I1 (N91),
            .I2 (cnt[2]),
            .I3 (state_1),
            .I4 (dll_update_req_rst_ctrl_d[1]),
            .ID (state_3));
	// LUT = (ID&~I4)|(I0&I4)|(I2&I3)|(I1) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CLK (ddr_clkin),
            .D (N38[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CLK (ddr_clkin),
            .D (N38[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CLK (ddr_clkin),
            .D (N38[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CLK (ddr_clkin),
            .D (N38[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_C /* dll_update_ack_rst_ctrl */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_ack_rst_ctrl_vname (
            .Q (dll_update_ack_rst_ctrl),
            .C (N0),
            .CLK (ddr_clkin),
            .D (state_3));
    // defparam dll_update_ack_rst_ctrl_vname.orig_name = dll_update_ack_rst_ctrl;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:176

    GTP_DFF_C /* dll_update_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_n_vname (
            .Q (dll_update_n),
            .C (N0),
            .CLK (ddr_clkin),
            .D (N54));
    // defparam dll_update_n_vname.orig_name = dll_update_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:196

    GTP_DFF_C /* \dll_update_req_rst_ctrl_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_req_rst_ctrl_d[0]  (
            .Q (dll_update_req_rst_ctrl_d[0]),
            .C (N0),
            .CLK (ddr_clkin),
            .D (dll_update_req_rst_ctrl));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:121

    GTP_DFF_C /* \dll_update_req_rst_ctrl_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_req_rst_ctrl_d[1]  (
            .Q (dll_update_req_rst_ctrl_d[1]),
            .C (N0),
            .CLK (ddr_clkin),
            .D (dll_update_req_rst_ctrl_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:121

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N95),
            .CLK (ddr_clkin),
            .D (N93),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N95),
            .CLK (ddr_clkin),
            .D (N87));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N95),
            .CLK (ddr_clkin),
            .D (N89));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N95),
            .CLK (ddr_clkin),
            .D (N91));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp:133


endmodule


module ipsxb_ddrphy_info_v1_0
(
    input [59:0] phy_addr,
    input [11:0] phy_ba,
    input [3:0] phy_cas_n,
    input [3:0] phy_cke,
    input [3:0] phy_cs_n,
    input [3:0] phy_ras_n,
    input [3:0] phy_we_n,
    input N4,
    input calib_done,
    input ddrphy_clkin,
    output [4:0] mc_rl,
    output [4:0] mc_wl,
    output [15:0] mr0_ddr3,
    output [15:0] mr1_ddr3,
    output [15:0] mr2_ddr3,
    output [15:0] mr3_ddr3
);
    wire N18;
    wire N157;
    wire N224;
    wire N308;
    wire N392;
    wire N476;
    wire N560;
    wire _N5233;
    wire _N5234;
    wire _N5235;
    wire _N5236;
    wire _N5238;
    wire _N5239;
    wire _N5240;
    wire _N5241;
    wire _N5242;
    wire _N11384;
    wire _N27378;
    wire _N27381;
    wire _N27481;
    wire _N27588;
    wire _N27694;
    wire _N27823;
    wire _N27921;
    wire _N28023;
    wire _N28206;
    wire _N28215;
    wire _N28329;
    wire _N28440;
    wire _N28553;
    wire _N28666;
    wire _N28765;
    wire _N28858;
    wire _N28953;
    wire _N28956;
    wire _N29069;
    wire _N29186;
    wire _N29300;
    wire _N29413;
    wire _N29523;
    wire _N29623;
    wire _N29734;
    wire _N29906;
    wire _N29930;
    wire _N30058;
    wire _N30162;
    wire _N30278;
    wire _N30399;
    wire _N30495;
    wire _N30625;
    wire _N30713;
    wire _N30754;
    wire _N30810;
    wire _N30863;
    wire _N30924;
    wire _N30953;
    wire _N31025;
    wire _N31054;
    wire _N31104;
    wire _N31123;
    wire _N31126;
    wire _N31224;
    wire _N31279;
    wire _N31303;
    wire _N31342;
    wire _N31373;
    wire _N31376;
    wire _N31484;
    wire _N31596;
    wire _N31712;
    wire _N31816;
    wire _N31939;
    wire _N32051;
    wire _N32152;
    wire _N32253;
    wire _N32364;
    wire _N32468;
    wire _N32580;
    wire _N32768;
    wire _N32773;
    wire _N32792;
    wire _N32989;
    wire _N32995;
    wire _N58736;
    wire _N58737;
    wire _N63164;
    wire _N63191;
    wire [3:0] mc_al;
    wire [4:0] \mc_al_6.co ;
    wire [3:0] mc_cl;
    wire [3:0] mc_cwl;

    GTP_LUT4 /* \N144_8[0]_3  */ #(
            .INIT(16'b0000011100000000))
        \N144_8[0]_3  (
            .Z (mc_cl[0]),
            .I0 (mr0_ddr3[5]),
            .I1 (mr0_ddr3[6]),
            .I2 (mr0_ddr3[2]),
            .I3 (mr0_ddr3[4]));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3) ;

    GTP_LUT4 /* \N144_8[1]  */ #(
            .INIT(16'b0000001000001010))
        \N144_8[1]  (
            .Z (mc_cl[1]),
            .I0 (mr0_ddr3[5]),
            .I1 (mr0_ddr3[6]),
            .I2 (mr0_ddr3[2]),
            .I3 (mr0_ddr3[4]));
	// LUT = (I0&~I2&~I3)|(I0&~I1&~I2) ;

    GTP_LUT4 /* \N144_8[2]  */ #(
            .INIT(16'b0000001100000010))
        \N144_8[2]  (
            .Z (mc_cl[2]),
            .I0 (mr0_ddr3[5]),
            .I1 (mr0_ddr3[6]),
            .I2 (mr0_ddr3[2]),
            .I3 (mr0_ddr3[4]));
	// LUT = (I0&~I1&~I2)|(~I1&~I2&I3) ;

    GTP_LUT4 /* \N144_8[3]_2  */ #(
            .INIT(16'b0000010000001100))
        \N144_8[3]_2  (
            .Z (mc_cl[3]),
            .I0 (mr0_ddr3[5]),
            .I1 (mr0_ddr3[6]),
            .I2 (mr0_ddr3[2]),
            .I3 (mr0_ddr3[4]));
	// LUT = (I1&~I2&~I3)|(~I0&I1&~I2) ;

    GTP_LUT2 /* N157 */ #(
            .INIT(4'b0110))
        N157_vname (
            .Z (N157),
            .I0 (mr1_ddr3[3]),
            .I1 (mr1_ddr3[4]));
    // defparam N157_vname.orig_name = N157;
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT2 /* N224 */ #(
            .INIT(4'b0010))
        N224_vname (
            .Z (N224),
            .I0 (mr1_ddr3[3]),
            .I1 (mr1_ddr3[4]));
    // defparam N224_vname.orig_name = N224;
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:254

    GTP_LUT5 /* N308_1 */ #(
            .INIT(32'b00000000100000001100000011000000))
        N308_1 (
            .Z (N308),
            .I0 (_N58736),
            .I1 (calib_done),
            .I2 (phy_cke[0]),
            .I3 (phy_ba[7]),
            .I4 (_N31126));
	// LUT = (I1&I2&~I4)|(I0&I1&I2&~I3) ;

    GTP_LUT5 /* N308_7 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N308_7 (
            .Z (_N63191),
            .I0 (phy_ras_n[2]),
            .I1 (phy_cs_n[2]),
            .I2 (phy_cas_n[2]),
            .I3 (phy_ba[8]),
            .I4 (phy_we_n[2]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N308_9 */ #(
            .INIT(32'b00100010001000100010001000100000))
        N308_9 (
            .Z (_N58736),
            .I0 (_N63191),
            .I1 (phy_ba[6]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&~I1&I2)|(I0&~I1&I3)|(I0&~I1&I4) ;

    GTP_LUT5 /* N308_10 */ #(
            .INIT(32'b10001000100010001000100010000000))
        N308_10 (
            .Z (_N58737),
            .I0 (_N63191),
            .I1 (phy_ba[6]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I1&I2)|(I0&I1&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* N392_1 */ #(
            .INIT(32'b00000000100000001100000011000000))
        N392_1 (
            .Z (N392),
            .I0 (_N58737),
            .I1 (calib_done),
            .I2 (phy_cke[0]),
            .I3 (phy_ba[7]),
            .I4 (_N31376));
	// LUT = (I1&I2&~I4)|(I0&I1&I2&~I3) ;

    GTP_LUT5 /* N476_1 */ #(
            .INIT(32'b10000000000000001100000011000000))
        N476_1 (
            .Z (N476),
            .I0 (_N58736),
            .I1 (calib_done),
            .I2 (phy_cke[0]),
            .I3 (phy_ba[7]),
            .I4 (_N27381));
	// LUT = (I1&I2&~I4)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* N560_1 */ #(
            .INIT(32'b10000000000000001100000011000000))
        N560_1 (
            .Z (N560),
            .I0 (_N58737),
            .I1 (calib_done),
            .I2 (phy_cke[0]),
            .I3 (phy_ba[7]),
            .I4 (_N28956));
	// LUT = (I1&I2&~I4)|(I0&I1&I2&I3) ;

    GTP_LUT3 /* N577_3 */ #(
            .INIT(8'b00001000))
        N577_3 (
            .Z (mc_cwl[3]),
            .I0 (mr2_ddr3[3]),
            .I1 (mr2_ddr3[4]),
            .I2 (mr2_ddr3[5]));
	// LUT = I0&I1&~I2 ;

    GTP_LUT5CARRY /* \mc_al_6.fsub_1  */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \mc_al_6.fsub_1  (
            .COUT (\mc_al_6.co [1] ),
            .Z (mc_al[0]),
            .CIN (),
            .I0 (N224),
            .I1 (mc_cl[0]),
            .I2 (N157),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \mc_al_6.fsub_2  */ #(
            .INIT(32'b10000000011100001111111110001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \mc_al_6.fsub_2  (
            .COUT (\mc_al_6.co [2] ),
            .Z (mc_al[1]),
            .CIN (\mc_al_6.co [1] ),
            .I0 (N224),
            .I1 (mc_cl[0]),
            .I2 (N157),
            .I3 (mc_cl[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&I2&I3) ;
	// CARRY = ((I3)|(I0&I1)) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \mc_al_6.fsub_3  */ #(
            .INIT(32'b00001001100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \mc_al_6.fsub_3  (
            .COUT (\mc_al_6.co [3] ),
            .Z (mc_al[2]),
            .CIN (\mc_al_6.co [2] ),
            .I0 (),
            .I1 (mc_cl[2]),
            .I2 (mr1_ddr3[3]),
            .I3 (mr1_ddr3[4]),
            .I4 (mc_cl[2]),
            .ID ());
	// LUT = (~CIN&~I1&I2&~I3)|(CIN&I1&I2&~I3)|(~CIN&~I1&~I2&I3)|(CIN&I1&~I2&I3) ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \mc_al_6.fsub_4  */ #(
            .INIT(32'b00001001100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \mc_al_6.fsub_4  (
            .COUT (),
            .Z (mc_al[3]),
            .CIN (\mc_al_6.co [3] ),
            .I0 (),
            .I1 (mc_cl[3]),
            .I2 (mr1_ddr3[3]),
            .I3 (mr1_ddr3[4]),
            .I4 (mc_cl[3]),
            .ID ());
	// LUT = (~CIN&~I1&I2&~I3)|(CIN&I1&I2&~I3)|(~CIN&~I1&~I2&I3)|(CIN&I1&~I2&I3) ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT2 /* \mc_cwl_3[1]  */ #(
            .INIT(4'b0110))
        \mc_cwl_3[1]  (
            .Z (_N11384),
            .I0 (mr2_ddr3[4]),
            .I1 (mr2_ddr3[3]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT5CARRY /* mc_rl_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_rl_1 (
            .COUT (_N5233),
            .Z (mc_rl[0]),
            .CIN (),
            .I0 (mc_cl[0]),
            .I1 (mc_al[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271

    GTP_LUT5CARRY /* mc_rl_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_rl_2 (
            .COUT (_N5234),
            .Z (mc_rl[1]),
            .CIN (_N5233),
            .I0 (mc_cl[0]),
            .I1 (mc_al[0]),
            .I2 (mc_cl[1]),
            .I3 (mc_al[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&I2&~I3)|(~I0&I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = ((I2&I3)|(I0&I1&I3)|(I0&I1&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271

    GTP_LUT5CARRY /* mc_rl_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_rl_3 (
            .COUT (_N5235),
            .Z (mc_rl[2]),
            .CIN (_N5234),
            .I0 (),
            .I1 (mc_cl[2]),
            .I2 (mc_al[2]),
            .I3 (),
            .I4 (mc_al[2]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271

    GTP_LUT5CARRY /* mc_rl_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_rl_4 (
            .COUT (_N5236),
            .Z (mc_rl[3]),
            .CIN (_N5235),
            .I0 (),
            .I1 (mc_cl[3]),
            .I2 (mc_al[3]),
            .I3 (),
            .I4 (mc_al[3]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271

    GTP_LUT5CARRY /* mc_rl_5 */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_rl_5 (
            .COUT (),
            .Z (mc_rl[4]),
            .CIN (_N5236),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271

    GTP_LUT5CARRY /* mc_wl_0 */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        mc_wl_0 (
            .COUT (_N5238),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273

    GTP_LUT5CARRY /* mc_wl_1 */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_wl_1 (
            .COUT (_N5239),
            .Z (mc_wl[0]),
            .CIN (_N5238),
            .I0 (),
            .I1 (mr2_ddr3[5]),
            .I2 (mc_al[0]),
            .I3 (mr2_ddr3[3]),
            .I4 (mc_al[0]),
            .ID ());
	// LUT = (~CIN&~I2&~I3)|(CIN&I2&~I3)|(CIN&~I1&~I2&I3)|(~CIN&~I1&I2&I3)|(~CIN&I1&~I2)|(CIN&I1&I2) ;
	// CARRY = ((~I2&~I3)|(~I1&I2&I3)|(I1&~I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273

    GTP_LUT5CARRY /* mc_wl_2 */ #(
            .INIT(32'b01101001010110101100001111110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_wl_2 (
            .COUT (_N5240),
            .Z (mc_wl[1]),
            .CIN (_N5239),
            .I0 (),
            .I1 (mr2_ddr3[5]),
            .I2 (mc_al[1]),
            .I3 (_N11384),
            .I4 (mc_al[1]),
            .ID ());
	// LUT = (CIN&~I2&~I3)|(~CIN&I2&~I3)|(~CIN&~I1&~I2&I3)|(CIN&~I1&I2&I3)|(CIN&I1&~I2)|(~CIN&I1&I2) ;
	// CARRY = ((I2&~I3)|(~I1&~I2&I3)|(I1&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273

    GTP_LUT5CARRY /* mc_wl_3 */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_wl_3 (
            .COUT (_N5241),
            .Z (mc_wl[2]),
            .CIN (_N5240),
            .I0 (),
            .I1 (mc_cwl[3]),
            .I2 (mc_al[2]),
            .I3 (),
            .I4 (mc_al[2]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273

    GTP_LUT5CARRY /* mc_wl_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_wl_4 (
            .COUT (_N5242),
            .Z (mc_wl[3]),
            .CIN (_N5241),
            .I0 (),
            .I1 (mc_cwl[3]),
            .I2 (mc_al[3]),
            .I3 (),
            .I4 (mc_al[3]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273

    GTP_LUT5CARRY /* mc_wl_5 */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        mc_wl_5 (
            .COUT (),
            .Z (mc_wl[4]),
            .CIN (_N5242),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273

    GTP_DFF_CE /* \mr0_ddr3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[0]  (
            .Q (mr0_ddr3[0]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30625));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[1]  (
            .Q (mr0_ddr3[1]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30713));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[2]  (
            .Q (mr0_ddr3[2]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30754));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[3]  (
            .Q (mr0_ddr3[3]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30810));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[4]  (
            .Q (mr0_ddr3[4]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30863));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_PE /* \mr0_ddr3[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mr0_ddr3[5]  (
            .Q (mr0_ddr3[5]),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30924),
            .P (N4));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[6]  (
            .Q (mr0_ddr3[6]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N30953));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[7]  (
            .Q (mr0_ddr3[7]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31025));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_PE /* \mr0_ddr3[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mr0_ddr3[8]  (
            .Q (mr0_ddr3[8]),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31054),
            .P (N4));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[9]  (
            .Q (mr0_ddr3[9]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31104));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_PE /* \mr0_ddr3[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mr0_ddr3[10]  (
            .Q (mr0_ddr3[10]),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31123),
            .P (N4));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[11]  (
            .Q (mr0_ddr3[11]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31224));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_PE /* \mr0_ddr3[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mr0_ddr3[12]  (
            .Q (mr0_ddr3[12]),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31279),
            .P (N4));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[13]  (
            .Q (mr0_ddr3[13]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31303));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr0_ddr3[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr0_ddr3[14]  (
            .Q (mr0_ddr3[14]),
            .C (N4),
            .CE (N308),
            .CLK (ddrphy_clkin),
            .D (_N31342));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_LUT5 /* \mr0_ddr3[15:0]_0  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_0  (
            .Z (_N31123),
            .I0 (phy_addr[10]),
            .I1 (phy_addr[40]),
            .I2 (phy_ba[0]),
            .I3 (phy_ba[1]),
            .I4 (_N32773));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT4 /* \mr0_ddr3[15:0]_3  */ #(
            .INIT(16'b1111111111111110))
        \mr0_ddr3[15:0]_3  (
            .Z (_N31126),
            .I0 (phy_ba[0]),
            .I1 (phy_ba[2]),
            .I2 (phy_ba[1]),
            .I3 (N18));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_7  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_7  (
            .Z (_N30625),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[0]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_8  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_8  (
            .Z (_N30713),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[1]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_9  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_9  (
            .Z (_N30754),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[2]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_10  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_10  (
            .Z (_N30810),
            .I0 (phy_addr[3]),
            .I1 (phy_addr[33]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_125  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_125  (
            .Z (_N30863),
            .I0 (phy_addr[4]),
            .I1 (phy_addr[34]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_161  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_161  (
            .Z (_N30924),
            .I0 (phy_addr[5]),
            .I1 (phy_addr[35]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_173  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_173  (
            .Z (_N30953),
            .I0 (phy_addr[6]),
            .I1 (phy_addr[36]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_210  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_210  (
            .Z (_N31025),
            .I0 (phy_addr[7]),
            .I1 (phy_addr[37]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_221  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_221  (
            .Z (_N31054),
            .I0 (phy_addr[8]),
            .I1 (phy_addr[38]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_240  */ #(
            .INIT(32'b11001100110011001100110011001010))
        \mr0_ddr3[15:0]_240  (
            .Z (_N31104),
            .I0 (phy_addr[9]),
            .I1 (phy_addr[39]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I1&I2)|(I1&I3)|(I1&I4)|(I0&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_325  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_325  (
            .Z (_N31224),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[11]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_369  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_369  (
            .Z (_N31279),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[12]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_386  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_386  (
            .Z (_N31303),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[13]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr0_ddr3[15:0]_412  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr0_ddr3[15:0]_412  (
            .Z (_N31342),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[14]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (_N63164));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_DFF_CE /* \mr1_ddr3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[0]  (
            .Q (mr1_ddr3[0]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N31373));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[1]  (
            .Q (mr1_ddr3[1]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N31484));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_PE /* \mr1_ddr3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mr1_ddr3[2]  (
            .Q (mr1_ddr3[2]),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N31596),
            .P (N4));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[3]  (
            .Q (mr1_ddr3[3]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N31712));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_PE /* \mr1_ddr3[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mr1_ddr3[4]  (
            .Q (mr1_ddr3[4]),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N31816),
            .P (N4));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[5]  (
            .Q (mr1_ddr3[5]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N31939));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[6]  (
            .Q (mr1_ddr3[6]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32051));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[7]  (
            .Q (mr1_ddr3[7]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32152));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[8]  (
            .Q (mr1_ddr3[8]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32253));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[9]  (
            .Q (mr1_ddr3[9]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32364));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[10]  (
            .Q (mr1_ddr3[10]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32468));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[11]  (
            .Q (mr1_ddr3[11]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32580));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[12]  (
            .Q (mr1_ddr3[12]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32768));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[13]  (
            .Q (mr1_ddr3[13]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32792));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr1_ddr3[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr1_ddr3[14]  (
            .Q (mr1_ddr3[14]),
            .C (N4),
            .CE (N392),
            .CLK (ddrphy_clkin),
            .D (_N32989));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_LUT3 /* \mr1_ddr3[15:0]_0  */ #(
            .INIT(8'b10101100))
        \mr1_ddr3[15:0]_0  (
            .Z (_N31373),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[0]),
            .I2 (_N31376));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT4 /* \mr1_ddr3[15:0]_3  */ #(
            .INIT(16'b1111111111111101))
        \mr1_ddr3[15:0]_3  (
            .Z (_N31376),
            .I0 (phy_ba[0]),
            .I1 (phy_ba[2]),
            .I2 (phy_ba[1]),
            .I3 (N18));
	// LUT = (~I0)|(I1)|(I2)|(I3) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_9  */ #(
            .INIT(8'b10101100))
        \mr1_ddr3[15:0]_9  (
            .Z (_N31484),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[1]),
            .I2 (_N31376));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_170  */ #(
            .INIT(8'b10101100))
        \mr1_ddr3[15:0]_170  (
            .Z (_N31596),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[2]),
            .I2 (_N31376));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_257  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_257  (
            .Z (_N31712),
            .I0 (phy_addr[3]),
            .I1 (phy_addr[33]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_342  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_342  (
            .Z (_N31816),
            .I0 (phy_addr[4]),
            .I1 (phy_addr[34]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_429  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_429  (
            .Z (_N31939),
            .I0 (phy_addr[5]),
            .I1 (phy_addr[35]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_515  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_515  (
            .Z (_N32051),
            .I0 (phy_addr[6]),
            .I1 (phy_addr[36]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_600  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_600  (
            .Z (_N32152),
            .I0 (phy_addr[7]),
            .I1 (phy_addr[37]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_687  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_687  (
            .Z (_N32253),
            .I0 (phy_addr[8]),
            .I1 (phy_addr[38]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_774  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_774  (
            .Z (_N32364),
            .I0 (phy_addr[9]),
            .I1 (phy_addr[39]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_860  */ #(
            .INIT(8'b11001010))
        \mr1_ddr3[15:0]_860  (
            .Z (_N32468),
            .I0 (phy_addr[10]),
            .I1 (phy_addr[40]),
            .I2 (_N31376));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_946  */ #(
            .INIT(8'b10101100))
        \mr1_ddr3[15:0]_946  (
            .Z (_N32580),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[11]),
            .I2 (_N31376));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT5 /* \mr1_ddr3[15:0]_1097  */ #(
            .INIT(32'b10101010101010101010101010101100))
        \mr1_ddr3[15:0]_1097  (
            .Z (_N32768),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[12]),
            .I2 (phy_ba[2]),
            .I3 (phy_ba[1]),
            .I4 (N18));
	// LUT = (I0&I2)|(I0&I3)|(I0&I4)|(I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* \mr1_ddr3[15:0]_1101  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \mr1_ddr3[15:0]_1101  (
            .Z (_N32773),
            .I0 (phy_cas_n[0]),
            .I1 (phy_ba[2]),
            .I2 (phy_ras_n[0]),
            .I3 (phy_cs_n[0]),
            .I4 (phy_we_n[0]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT3 /* \mr1_ddr3[15:0]_1117  */ #(
            .INIT(8'b10101100))
        \mr1_ddr3[15:0]_1117  (
            .Z (_N32792),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[13]),
            .I2 (_N31376));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT4 /* \mr1_ddr3[15:0]_1277  */ #(
            .INIT(16'b1010101010101100))
        \mr1_ddr3[15:0]_1277  (
            .Z (_N32989),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[14]),
            .I2 (phy_we_n[0]),
            .I3 (_N32995));
	// LUT = (I0&I2)|(I0&I3)|(I1&~I2&~I3) ;

    GTP_LUT4 /* \mr1_ddr3[15:0]_1282_3  */ #(
            .INIT(16'b1111111111111110))
        \mr1_ddr3[15:0]_1282_3  (
            .Z (_N32995),
            .I0 (phy_ba[2]),
            .I1 (phy_ras_n[0]),
            .I2 (phy_cs_n[0]),
            .I3 (phy_cas_n[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* \mr1_ddr3[15:0]_1329  */ #(
            .INIT(4'b1110))
        \mr1_ddr3[15:0]_1329  (
            .Z (_N63164),
            .I0 (phy_cas_n[0]),
            .I1 (phy_we_n[0]));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \mr1_ddr3[15:0]_1330  */ #(
            .INIT(16'b1111111111111110))
        \mr1_ddr3[15:0]_1330  (
            .Z (N18),
            .I0 (phy_cas_n[0]),
            .I1 (phy_ras_n[0]),
            .I2 (phy_cs_n[0]),
            .I3 (phy_we_n[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_DFF_CE /* \mr2_ddr3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[0]  (
            .Q (mr2_ddr3[0]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N27378));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[1]  (
            .Q (mr2_ddr3[1]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N27481));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[2]  (
            .Q (mr2_ddr3[2]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N27588));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[3]  (
            .Q (mr2_ddr3[3]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N27694));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[4]  (
            .Q (mr2_ddr3[4]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N27823));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[5]  (
            .Q (mr2_ddr3[5]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N27921));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[6]  (
            .Q (mr2_ddr3[6]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28023));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[7]  (
            .Q (mr2_ddr3[7]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28206));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[8]  (
            .Q (mr2_ddr3[8]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28215));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[9]  (
            .Q (mr2_ddr3[9]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28329));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[10]  (
            .Q (mr2_ddr3[10]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28440));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[11]  (
            .Q (mr2_ddr3[11]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28553));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[12]  (
            .Q (mr2_ddr3[12]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28666));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[13]  (
            .Q (mr2_ddr3[13]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28765));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr2_ddr3[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr2_ddr3[14]  (
            .Q (mr2_ddr3[14]),
            .C (N4),
            .CE (N476),
            .CLK (ddrphy_clkin),
            .D (_N28858));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_LUT3 /* \mr2_ddr3[15:0]_0  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_0  (
            .Z (_N27378),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[0]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT4 /* \mr2_ddr3[15:0]_3_3  */ #(
            .INIT(16'b1111111111101111))
        \mr2_ddr3[15:0]_3_3  (
            .Z (_N27381),
            .I0 (phy_ba[0]),
            .I1 (phy_ba[2]),
            .I2 (phy_ba[1]),
            .I3 (N18));
	// LUT = (~I2)|(I0)|(I1)|(I3) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_9  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_9  (
            .Z (_N27481),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[1]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_169  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_169  (
            .Z (_N27588),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[2]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_253  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_253  (
            .Z (_N27694),
            .I0 (phy_addr[3]),
            .I1 (phy_addr[33]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_340  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_340  (
            .Z (_N27823),
            .I0 (phy_addr[4]),
            .I1 (phy_addr[34]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_424  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_424  (
            .Z (_N27921),
            .I0 (phy_addr[5]),
            .I1 (phy_addr[35]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_507  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_507  (
            .Z (_N28023),
            .I0 (phy_addr[6]),
            .I1 (phy_addr[36]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_665  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_665  (
            .Z (_N28215),
            .I0 (phy_addr[8]),
            .I1 (phy_addr[38]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_751  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_751  (
            .Z (_N28329),
            .I0 (phy_addr[9]),
            .I1 (phy_addr[39]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_837  */ #(
            .INIT(8'b11001010))
        \mr2_ddr3[15:0]_837  (
            .Z (_N28440),
            .I0 (phy_addr[10]),
            .I1 (phy_addr[40]),
            .I2 (_N27381));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_923  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_923  (
            .Z (_N28553),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[11]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_1009  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_1009  (
            .Z (_N28666),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[12]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_1095  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_1095  (
            .Z (_N28765),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[13]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr2_ddr3[15:0]_1180  */ #(
            .INIT(8'b10101100))
        \mr2_ddr3[15:0]_1180  (
            .Z (_N28858),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[14]),
            .I2 (_N27381));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT4 /* \mr2_ddr3[15:0]_1276  */ #(
            .INIT(16'b1100110010101100))
        \mr2_ddr3[15:0]_1276  (
            .Z (_N28206),
            .I0 (phy_addr[7]),
            .I1 (phy_addr[37]),
            .I2 (phy_ba[1]),
            .I3 (N18));
	// LUT = (I1&~I2)|(I1&I3)|(I0&I2&~I3) ;

    GTP_DFF_CE /* \mr3_ddr3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[0]  (
            .Q (mr3_ddr3[0]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N28953));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[1]  (
            .Q (mr3_ddr3[1]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29069));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[2]  (
            .Q (mr3_ddr3[2]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29186));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[3]  (
            .Q (mr3_ddr3[3]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29300));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[4]  (
            .Q (mr3_ddr3[4]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29413));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[5]  (
            .Q (mr3_ddr3[5]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29523));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[6]  (
            .Q (mr3_ddr3[6]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29623));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[7]  (
            .Q (mr3_ddr3[7]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29734));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[8]  (
            .Q (mr3_ddr3[8]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29906));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[9]  (
            .Q (mr3_ddr3[9]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N29930));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[10]  (
            .Q (mr3_ddr3[10]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N30058));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[11]  (
            .Q (mr3_ddr3[11]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N30162));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[12]  (
            .Q (mr3_ddr3[12]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N30278));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[13]  (
            .Q (mr3_ddr3[13]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N30399));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_DFF_CE /* \mr3_ddr3[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mr3_ddr3[14]  (
            .Q (mr3_ddr3[14]),
            .C (N4),
            .CE (N560),
            .CLK (ddrphy_clkin),
            .D (_N30495));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:177

    GTP_LUT3 /* \mr3_ddr3[15:0]_0  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_0  (
            .Z (_N28953),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[0]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT4 /* \mr3_ddr3[15:0]_3  */ #(
            .INIT(16'b1111111111011111))
        \mr3_ddr3[15:0]_3  (
            .Z (_N28956),
            .I0 (phy_ba[0]),
            .I1 (phy_ba[2]),
            .I2 (phy_ba[1]),
            .I3 (N18));
	// LUT = (~I2)|(~I0)|(I1)|(I3) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_9  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_9  (
            .Z (_N29069),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[1]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_170  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_170  (
            .Z (_N29186),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[2]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_257  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_257  (
            .Z (_N29300),
            .I0 (phy_addr[3]),
            .I1 (phy_addr[33]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_343  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_343  (
            .Z (_N29413),
            .I0 (phy_addr[4]),
            .I1 (phy_addr[34]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_430  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_430  (
            .Z (_N29523),
            .I0 (phy_addr[5]),
            .I1 (phy_addr[35]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_517  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_517  (
            .Z (_N29623),
            .I0 (phy_addr[6]),
            .I1 (phy_addr[36]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_604  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_604  (
            .Z (_N29734),
            .I0 (phy_addr[7]),
            .I1 (phy_addr[37]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT5 /* \mr3_ddr3[15:0]_755  */ #(
            .INIT(32'b11001100110011001100110010101100))
        \mr3_ddr3[15:0]_755  (
            .Z (_N29906),
            .I0 (phy_addr[8]),
            .I1 (phy_addr[38]),
            .I2 (phy_ba[0]),
            .I3 (phy_ba[2]),
            .I4 (N18));
	// LUT = (I1&~I2)|(I1&I3)|(I1&I4)|(I0&I2&~I3&~I4) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_775  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_775  (
            .Z (_N29930),
            .I0 (phy_addr[9]),
            .I1 (phy_addr[39]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_862  */ #(
            .INIT(8'b11001010))
        \mr3_ddr3[15:0]_862  (
            .Z (_N30058),
            .I0 (phy_addr[10]),
            .I1 (phy_addr[40]),
            .I2 (_N28956));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_946  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_946  (
            .Z (_N30162),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[11]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_1033  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_1033  (
            .Z (_N30278),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[12]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_1119  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_1119  (
            .Z (_N30399),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[13]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \mr3_ddr3[15:0]_1205  */ #(
            .INIT(8'b10101100))
        \mr3_ddr3[15:0]_1205  (
            .Z (_N30495),
            .I0 (phy_addr[30]),
            .I1 (phy_addr[14]),
            .I2 (_N28956));
	// LUT = (I1&~I2)|(I0&I2) ;


endmodule


module ipsxb_ddrphy_rst_debounce_v1_0
(
    input N0,
    input clk,
    input signal_b,
    output signal_deb
);
    wire N2;
    wire [18:0] N11;
    wire N43;
    wire [18:0] N44;
    wire _N5245;
    wire _N5246;
    wire _N5247;
    wire _N5248;
    wire _N5249;
    wire _N5250;
    wire _N5251;
    wire _N5252;
    wire _N5253;
    wire _N5254;
    wire _N5255;
    wire _N5256;
    wire _N5257;
    wire _N5258;
    wire _N5259;
    wire _N5260;
    wire _N5261;
    wire _N61973;
    wire _N63748;
    wire _N63752;
    wire _N63756;
    wire _N63759;
    wire [18:0] rise_cnt;
    wire signal_b_ff;
    wire signal_b_neg;

    GTP_LUT2 /* N2 */ #(
            .INIT(4'b0010))
        N2_vname (
            .Z (N2),
            .I0 (signal_b_ff),
            .I1 (signal_b));
    // defparam N2_vname.orig_name = N2;
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:89

    GTP_LUT5CARRY /* N11_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_1 (
            .COUT (_N5245),
            .Z (N11[1]),
            .CIN (),
            .I0 (rise_cnt[0]),
            .I1 (rise_cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_2 (
            .COUT (_N5246),
            .Z (N11[2]),
            .CIN (_N5245),
            .I0 (rise_cnt[0]),
            .I1 (rise_cnt[1]),
            .I2 (rise_cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_3 (
            .COUT (_N5247),
            .Z (N11[3]),
            .CIN (_N5246),
            .I0 (),
            .I1 (rise_cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_4 (
            .COUT (_N5248),
            .Z (N11[4]),
            .CIN (_N5247),
            .I0 (),
            .I1 (rise_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_5 (
            .COUT (_N5249),
            .Z (N11[5]),
            .CIN (_N5248),
            .I0 (),
            .I1 (rise_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_6 (
            .COUT (_N5250),
            .Z (N11[6]),
            .CIN (_N5249),
            .I0 (),
            .I1 (rise_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_7 (
            .COUT (_N5251),
            .Z (N11[7]),
            .CIN (_N5250),
            .I0 (),
            .I1 (rise_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_8 (
            .COUT (_N5252),
            .Z (N11[8]),
            .CIN (_N5251),
            .I0 (),
            .I1 (rise_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_9 (
            .COUT (_N5253),
            .Z (N11[9]),
            .CIN (_N5252),
            .I0 (),
            .I1 (rise_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_10 (
            .COUT (_N5254),
            .Z (N11[10]),
            .CIN (_N5253),
            .I0 (),
            .I1 (rise_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_11 (
            .COUT (_N5255),
            .Z (N11[11]),
            .CIN (_N5254),
            .I0 (),
            .I1 (rise_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_12 (
            .COUT (_N5256),
            .Z (N11[12]),
            .CIN (_N5255),
            .I0 (),
            .I1 (rise_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_13 (
            .COUT (_N5257),
            .Z (N11[13]),
            .CIN (_N5256),
            .I0 (),
            .I1 (rise_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_14 (
            .COUT (_N5258),
            .Z (N11[14]),
            .CIN (_N5257),
            .I0 (),
            .I1 (rise_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_15 (
            .COUT (_N5259),
            .Z (N11[15]),
            .CIN (_N5258),
            .I0 (),
            .I1 (rise_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_16 (
            .COUT (_N5260),
            .Z (N11[16]),
            .CIN (_N5259),
            .I0 (),
            .I1 (rise_cnt[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_17 (
            .COUT (_N5261),
            .Z (N11[17]),
            .CIN (_N5260),
            .I0 (),
            .I1 (rise_cnt[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5CARRY /* N11_1_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N11_1_18 (
            .COUT (),
            .Z (N11[18]),
            .CIN (_N5261),
            .I0 (),
            .I1 (rise_cnt[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102

    GTP_LUT5 /* N39_25 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N39_25 (
            .Z (_N63748),
            .I0 (rise_cnt[7]),
            .I1 (rise_cnt[6]),
            .I2 (rise_cnt[5]),
            .I3 (rise_cnt[4]),
            .I4 (rise_cnt[8]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N39_29 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N39_29 (
            .Z (_N63752),
            .I0 (rise_cnt[12]),
            .I1 (rise_cnt[11]),
            .I2 (rise_cnt[10]),
            .I3 (rise_cnt[9]),
            .I4 (rise_cnt[13]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N39_33 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N39_33 (
            .Z (_N63756),
            .I0 (rise_cnt[17]),
            .I1 (rise_cnt[16]),
            .I2 (rise_cnt[15]),
            .I3 (rise_cnt[14]),
            .I4 (rise_cnt[18]));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N39_36 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N39_36 (
            .Z (_N63759),
            .I0 (rise_cnt[3]),
            .I1 (rise_cnt[2]),
            .I2 (rise_cnt[1]),
            .I3 (rise_cnt[0]),
            .I4 (_N63756));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N43 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N43_vname (
            .Z (N43),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (signal_b),
            .I3 (signal_b_neg),
            .I4 (_N63759));
    // defparam N43_vname.orig_name = N43;
	// LUT = (I2)|(I3)|(I0&I1&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_LUT5 /* \N44_3[0]  */ #(
            .INIT(32'b00000000000001110000000000001111))
        \N44_3[0]  (
            .Z (N44[0]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (rise_cnt[0]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (~I2&~I3&~I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3) ;

    GTP_LUT5 /* \N44_3[1]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[1]  (
            .Z (N44[1]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[1]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[2]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[2]  (
            .Z (N44[2]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[2]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[3]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[3]  (
            .Z (N44[3]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[3]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[4]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[4]  (
            .Z (N44[4]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[4]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[5]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[5]  (
            .Z (N44[5]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[5]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[6]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[6]  (
            .Z (N44[6]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[6]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[7]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[7]  (
            .Z (N44[7]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[7]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[8]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[8]  (
            .Z (N44[8]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[8]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[9]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[9]  (
            .Z (N44[9]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[9]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[10]  */ #(
            .INIT(32'b00000000011100000000000011110000))
        \N44_3[10]  (
            .Z (N44[10]),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (N11[10]),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N44_3[11]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[11]  (
            .Z (N44[11]),
            .I0 (N11[11]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[12]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[12]  (
            .Z (N44[12]),
            .I0 (N11[12]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[13]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[13]  (
            .Z (N44[13]),
            .I0 (N11[13]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[14]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[14]  (
            .Z (N44[14]),
            .I0 (N11[14]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[15]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[15]  (
            .Z (N44[15]),
            .I0 (N11[15]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[16]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[16]  (
            .Z (N44[16]),
            .I0 (N11[16]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[17]  */ #(
            .INIT(32'b00000000001010100000000010101010))
        \N44_3[17]  (
            .Z (N44[17]),
            .I0 (N11[17]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I3)|(I0&~I1&~I3) ;

    GTP_LUT5 /* \N44_3[18]  */ #(
            .INIT(32'b00000000111010100000000010101010))
        \N44_3[18]  (
            .Z (N44[18]),
            .I0 (N11[18]),
            .I1 (_N63752),
            .I2 (_N63748),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I0&~I3)|(I1&I2&~I3&I4) ;

    GTP_DFF_CE /* \rise_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[0]  (
            .Q (rise_cnt[0]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[1]  (
            .Q (rise_cnt[1]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[2]  (
            .Q (rise_cnt[2]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[3]  (
            .Q (rise_cnt[3]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[4]  (
            .Q (rise_cnt[4]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[5]  (
            .Q (rise_cnt[5]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[6]  (
            .Q (rise_cnt[6]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[7]  (
            .Q (rise_cnt[7]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[8]  (
            .Q (rise_cnt[8]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[9]  (
            .Q (rise_cnt[9]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[10]  (
            .Q (rise_cnt[10]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[11]  (
            .Q (rise_cnt[11]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[12]  (
            .Q (rise_cnt[12]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[13]  (
            .Q (rise_cnt[13]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[14]  (
            .Q (rise_cnt[14]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[15]  (
            .Q (rise_cnt[15]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[16]  (
            .Q (rise_cnt[16]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[16]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[17]  (
            .Q (rise_cnt[17]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[17]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_CE /* \rise_cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rise_cnt[18]  (
            .Q (rise_cnt[18]),
            .C (N0),
            .CE (N43),
            .CLK (clk),
            .D (N44[18]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:93

    GTP_DFF_C /* signal_b_ff */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        signal_b_ff_vname (
            .Q (signal_b_ff),
            .C (N0),
            .CLK (clk),
            .D (signal_b));
    // defparam signal_b_ff_vname.orig_name = signal_b_ff;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:81

    GTP_DFF_C /* signal_b_neg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        signal_b_neg_vname (
            .Q (signal_b_neg),
            .C (N0),
            .CLK (clk),
            .D (N2));
    // defparam signal_b_neg_vname.orig_name = signal_b_neg;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:81

    GTP_DFF_C /* signal_deb_pre */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        signal_deb_pre (
            .Q (signal_deb),
            .C (N0),
            .CLK (clk),
            .D (_N61973));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:105

    GTP_LUT5 /* signal_deb_pre_ce_mux */ #(
            .INIT(32'b00000000111110000000000011110000))
        signal_deb_pre_ce_mux (
            .Z (_N61973),
            .I0 (_N63752),
            .I1 (_N63748),
            .I2 (signal_deb),
            .I3 (signal_b_neg),
            .I4 (_N63759));
	// LUT = (I2&~I3)|(I0&I1&~I3&I4) ;


endmodule


module ipsxb_rst_sync_v1_1_1
(
    input clk,
    input rst_n,
    output [0:0] sig_synced
);
    wire N0;
    wire [0:0] sig_async_r1;

    GTP_INV N0_vname (
            .Z (N0),
            .I (rst_n));
    // defparam N0_vname.orig_name = N0;

    GTP_DFF_C /* \sig_async_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sig_async_r1[0]  (
            .Q (sig_async_r1[0]),
            .C (N0),
            .CLK (clk),
            .D (1'b1));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25

    GTP_DFF_C /* \sig_async_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sig_async_r2[0]  (
            .Q (sig_synced[0]),
            .C (N0),
            .CLK (clk),
            .D (sig_async_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25


endmodule


module ipsxb_rst_sync_v1_1_2
(
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg ,
    input clk,
    output [0:0] sig_synced
);
    wire [0:0] sig_async_r1;

    GTP_DFF_P /* \sig_async_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sig_async_r1[0]  (
            .Q (sig_async_r1[0]),
            .CLK (clk),
            .D (1'b0),
            .P (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg ));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25

    GTP_DFF_P /* \sig_async_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sig_async_r2[0]  (
            .Q (sig_synced[0]),
            .CLK (clk),
            .D (sig_async_r1[0]),
            .P (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg ));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25


endmodule


module ipsxb_ddrphy_reset_ctrl_v1_4
(
    input N0,
    input _N6665,
    input ddr_rstn,
    input ddrphy_clkin,
    input dll_lock,
    input dll_update_ack_rst_ctrl,
    input gate_check_error,
    input ioclk_gate_clk,
    input pll_lock,
    input ref_clk,
    input training_error,
    input wrlvl_ck_dly_start_rst,
    output [7:0] cnt,
    output N17,
    output N137,
    output _N58742,
    output _N63775,
    output ddrphy_dll_rst,
    output ddrphy_dqs_rst,
    output ddrphy_ioclk_gate,
    output ddrphy_pll_rst,
    output ddrphy_rst_n,
    output dll_update_req_rst_ctrl,
    output logic_rstn,
    output state_7
);
    wire N115;
    wire N126;
    wire N219;
    wire N240;
    wire [7:0] N241;
    wire [13:0] N262;
    wire _N0;
    wire _N3;
    wire _N8;
    wire _N13;
    wire _N21;
    wire _N26;
    wire _N33;
    wire _N38;
    wire _N43;
    wire _N48;
    wire _N5225;
    wire _N5226;
    wire _N5227;
    wire _N5228;
    wire _N5229;
    wire _N5230;
    wire _N58743;
    wire _N63762;
    wire _N63767;
    wire _N63769;
    wire _N63838;
    wire ddrphy_dll_rst_rg;
    wire ddrphy_rst_n_rg;
    wire [1:0] dll_lock_d;
    wire [1:0] dll_update_ack_rst_ctrl_d;
    wire [1:0] pll_lock_d;
    wire pll_lock_deb;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_8;
    wire [1:0] training_error_d;
    wire wrlvl_ck_dly_start_rst_d1;
    wire wrlvl_ck_dly_start_rst_d2;

    GTP_INV N17_vname (
            .Z (N17),
            .I (ddr_rstn));
    // defparam N17_vname.orig_name = N17;

    GTP_LUT5CARRY /* N29_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_1 (
            .COUT (_N5225),
            .Z (N241[1]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (_N6665),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT5CARRY /* N29_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_2 (
            .COUT (_N5226),
            .Z (N241[2]),
            .CIN (_N5225),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (_N6665),
            .I3 (cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT5CARRY /* N29_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_3 (
            .COUT (_N5227),
            .Z (N241[3]),
            .CIN (_N5226),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (_N6665),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT5CARRY /* N29_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_4 (
            .COUT (_N5228),
            .Z (N241[4]),
            .CIN (_N5227),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (_N6665),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT5CARRY /* N29_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_5 (
            .COUT (_N5229),
            .Z (N241[5]),
            .CIN (_N5228),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (_N6665),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT5CARRY /* N29_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_6 (
            .COUT (_N5230),
            .Z (N241[6]),
            .CIN (_N5229),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (_N6665),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT5CARRY /* N29_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N29_1_7 (
            .COUT (),
            .Z (N241[7]),
            .CIN (_N5230),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (_N6665),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286

    GTP_LUT2 /* N84 */ #(
            .INIT(4'b1011))
        N84 (
            .Z (N262[13]),
            .I0 (training_error_d[1]),
            .I1 (pll_lock_deb));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:355

    GTP_LUT2 /* N115_0 */ #(
            .INIT(4'b1110))
        N115_0 (
            .Z (N115),
            .I0 (state_1),
            .I1 (state_0));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT1 /* N126 */ #(
            .INIT(2'b01))
        N126_vname (
            .Z (N126),
            .I0 (state_0));
    // defparam N126_vname.orig_name = N126;
	// LUT = ~I0 ;

    GTP_LUT4 /* N219 */ #(
            .INIT(16'b1111110111111111))
        N219_vname (
            .Z (N219),
            .I0 (state_2),
            .I1 (dll_lock_d[1]),
            .I2 (gate_check_error),
            .I3 (cnt[7]));
    // defparam N219_vname.orig_name = N219;
	// LUT = (~I3)|(~I0)|(I1)|(I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT3 /* N240_5 */ #(
            .INIT(8'b11011111))
        N240_5 (
            .Z (N240),
            .I0 (state_2),
            .I1 (gate_check_error),
            .I2 (cnt[7]));
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT5 /* N241_4_4 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N241_4_4 (
            .Z (_N63775),
            .I0 (state_3),
            .I1 (state_1),
            .I2 (state_4),
            .I3 (gate_check_error),
            .I4 (state_8));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT2 /* \N241_7[0]_1  */ #(
            .INIT(4'b0100))
        \N241_7[0]_1  (
            .Z (N241[0]),
            .I0 (cnt[0]),
            .I1 (_N6665));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT2 /* N241_8 */ #(
            .INIT(4'b1110))
        N241_8 (
            .Z (N137),
            .I0 (state_6),
            .I1 (state_5));
	// LUT = (I0)|(I1) ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N17),
            .CE (N240),
            .CLK (ref_clk),
            .D (N241[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_P /* ddrphy_dll_rst_rg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrphy_dll_rst_rg_vname (
            .Q (ddrphy_dll_rst_rg),
            .CLK (ref_clk),
            .D (N115),
            .P (N17));
    // defparam ddrphy_dll_rst_rg_vname.orig_name = ddrphy_dll_rst_rg;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:379

    GTP_DFF_P /* ddrphy_dqs_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrphy_dqs_rst_vname (
            .Q (ddrphy_dqs_rst),
            .CLK (ref_clk),
            .D (state_5),
            .P (N17));
    // defparam ddrphy_dqs_rst_vname.orig_name = ddrphy_dqs_rst;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:379

    GTP_DFF_P /* ddrphy_ioclk_gate */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrphy_ioclk_gate_vname (
            .Q (ddrphy_ioclk_gate),
            .CLK (ioclk_gate_clk),
            .D (N137),
            .P (N17));
    // defparam ddrphy_ioclk_gate_vname.orig_name = ddrphy_ioclk_gate;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:399

    ipsxb_ddrphy_rst_debounce_v1_0 ddrphy_pll_lock_debounce (
            .signal_deb (pll_lock_deb),
            .N0 (N17),
            .clk (ref_clk),
            .signal_b (pll_lock_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:259

    GTP_DFF_P /* ddrphy_pll_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrphy_pll_rst_vname (
            .Q (ddrphy_pll_rst),
            .CLK (ref_clk),
            .D (state_0),
            .P (N17));
    // defparam ddrphy_pll_rst_vname.orig_name = ddrphy_pll_rst;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:379

    GTP_DFF_C /* ddrphy_rst_n_rg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_n_rg_vname (
            .Q (ddrphy_rst_n_rg),
            .C (N17),
            .CLK (ref_clk),
            .D (state_8));
    // defparam ddrphy_rst_n_rg_vname.orig_name = ddrphy_rst_n_rg;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:379

    GTP_DFF_C /* \dll_lock_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_lock_d[0]  (
            .Q (dll_lock_d[0]),
            .C (N0),
            .CLK (ref_clk),
            .D (dll_lock));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_C /* \dll_lock_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_lock_d[1]  (
            .Q (dll_lock_d[1]),
            .C (N0),
            .CLK (ref_clk),
            .D (dll_lock_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_C /* \dll_update_ack_rst_ctrl_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_ack_rst_ctrl_d[0]  (
            .Q (dll_update_ack_rst_ctrl_d[0]),
            .C (N0),
            .CLK (ref_clk),
            .D (dll_update_ack_rst_ctrl));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_C /* \dll_update_ack_rst_ctrl_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_ack_rst_ctrl_d[1]  (
            .Q (dll_update_ack_rst_ctrl_d[1]),
            .C (N0),
            .CLK (ref_clk),
            .D (dll_update_ack_rst_ctrl_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_C /* dll_update_req_rst_ctrl */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_req_rst_ctrl_vname (
            .Q (dll_update_req_rst_ctrl),
            .C (N17),
            .CLK (ref_clk),
            .D (state_3));
    // defparam dll_update_req_rst_ctrl_vname.orig_name = dll_update_req_rst_ctrl;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:379

    GTP_DFF_C /* logic_rstn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        logic_rstn_vname (
            .Q (logic_rstn),
            .C (N17),
            .CLK (ref_clk),
            .D (N126));
    // defparam logic_rstn_vname.orig_name = logic_rstn;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:379

    GTP_DFF_C /* \pll_lock_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pll_lock_d[0]  (
            .Q (pll_lock_d[0]),
            .C (N0),
            .CLK (ref_clk),
            .D (pll_lock));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_C /* \pll_lock_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pll_lock_d[1]  (
            .Q (pll_lock_d[1]),
            .C (N0),
            .CLK (ref_clk),
            .D (pll_lock_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N3),
            .P (N17));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N8));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N13));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N21));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N26));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N33));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N38));
    // defparam state_6_vname.orig_name = state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N43));
    // defparam state_7_vname.orig_name = state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N17),
            .CE (N219),
            .CLK (ref_clk),
            .D (_N48));
    // defparam state_8_vname.orig_name = state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT4 /* \state_fsm[3:0]_1_4  */ #(
            .INIT(16'b1101111111111111))
        \state_fsm[3:0]_1_4  (
            .Z (_N63838),
            .I0 (cnt[5]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (cnt[6]));
	// LUT = (~I3)|(~I2)|(~I0)|(I1) ;

    GTP_LUT5 /* \state_fsm[3:0]_1_7  */ #(
            .INIT(32'b11111111111111111111111101111111))
        \state_fsm[3:0]_1_7  (
            .Z (_N0),
            .I0 (cnt[7]),
            .I1 (cnt[3]),
            .I2 (cnt[4]),
            .I3 (cnt[0]),
            .I4 (_N63838));
	// LUT = (~I2)|(~I1)|(~I0)|(I3)|(I4) ;

    GTP_LUT5 /* \state_fsm[3:0]_4_3  */ #(
            .INIT(32'b11111111111011001111111110100000))
        \state_fsm[3:0]_4_3  (
            .Z (_N3),
            .I0 (N262[13]),
            .I1 (state_0),
            .I2 (state_8),
            .I3 (gate_check_error),
            .I4 (_N0));
	// LUT = (I3)|(I0&I2)|(I1&I4) ;

    GTP_LUT5 /* \state_fsm[3:0]_10  */ #(
            .INIT(32'b00000000101011100000000000001100))
        \state_fsm[3:0]_10  (
            .Z (_N8),
            .I0 (cnt[3]),
            .I1 (state_1),
            .I2 (pll_lock_deb),
            .I3 (gate_check_error),
            .I4 (_N58742));
	// LUT = (I1&~I2&~I3)|(I0&~I3&I4) ;

    GTP_LUT5 /* \state_fsm[3:0]_34_2  */ #(
            .INIT(32'b00000000000011000000000010101110))
        \state_fsm[3:0]_34_2  (
            .Z (_N63769),
            .I0 (state_5),
            .I1 (state_4),
            .I2 (dll_update_ack_rst_ctrl_d[1]),
            .I3 (gate_check_error),
            .I4 (cnt[3]));
	// LUT = (I0&~I3&~I4)|(I1&~I2&~I3) ;

    GTP_LUT3 /* \state_fsm[3:0]_34_3  */ #(
            .INIT(8'b11111000))
        \state_fsm[3:0]_34_3  (
            .Z (_N33),
            .I0 (_N58743),
            .I1 (wrlvl_ck_dly_start_rst_d2),
            .I2 (_N63769));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT4 /* \state_fsm[3:0]_39  */ #(
            .INIT(16'b0000101000001100))
        \state_fsm[3:0]_39  (
            .Z (_N38),
            .I0 (state_5),
            .I1 (state_6),
            .I2 (gate_check_error),
            .I3 (cnt[3]));
	// LUT = (I1&~I2&~I3)|(I0&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT4 /* \state_fsm[3:0]_44  */ #(
            .INIT(16'b0000110000001010))
        \state_fsm[3:0]_44  (
            .Z (_N43),
            .I0 (state_7),
            .I1 (state_6),
            .I2 (gate_check_error),
            .I3 (cnt[3]));
	// LUT = (I0&~I2&~I3)|(I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT5 /* \state_fsm[3:0]_49  */ #(
            .INIT(32'b00001111100011110000000010001000))
        \state_fsm[3:0]_49  (
            .Z (_N48),
            .I0 (cnt[3]),
            .I1 (state_7),
            .I2 (wrlvl_ck_dly_start_rst_d2),
            .I3 (gate_check_error),
            .I4 (_N58743));
	// LUT = (~I2&I4)|(I0&I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:267

    GTP_LUT5 /* \state_fsm[3:0]_59  */ #(
            .INIT(32'b00000000110000000000000011101010))
        \state_fsm[3:0]_59  (
            .Z (_N13),
            .I0 (state_2),
            .I1 (state_1),
            .I2 (pll_lock_deb),
            .I3 (gate_check_error),
            .I4 (cnt[7]));
	// LUT = (I0&~I3&~I4)|(I1&I2&~I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_63  */ #(
            .INIT(32'b11001110110011100000000000001010))
        \state_fsm[3:0]_63  (
            .Z (_N21),
            .I0 (state_3),
            .I1 (state_2),
            .I2 (dll_update_ack_rst_ctrl_d[1]),
            .I3 (gate_check_error),
            .I4 (_N63762));
	// LUT = (I1&I4)|(I0&~I2&~I3)|(I0&~I2&I4) ;

    GTP_LUT3 /* \state_fsm[3:0]_65_3  */ #(
            .INIT(8'b00100000))
        \state_fsm[3:0]_65_3  (
            .Z (_N63762),
            .I0 (dll_lock_d[1]),
            .I1 (gate_check_error),
            .I2 (cnt[7]));
	// LUT = I0&~I1&I2 ;

    GTP_LUT4 /* \state_fsm[3:0]_70_3  */ #(
            .INIT(16'b0000110000001000))
        \state_fsm[3:0]_70_3  (
            .Z (_N26),
            .I0 (state_4),
            .I1 (dll_update_ack_rst_ctrl_d[1]),
            .I2 (gate_check_error),
            .I3 (state_3));
	// LUT = (I0&I1&~I2)|(I1&~I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_101  */ #(
            .INIT(16'b0000001000000000))
        \state_fsm[3:0]_101  (
            .Z (_N58743),
            .I0 (pll_lock_deb),
            .I1 (training_error_d[1]),
            .I2 (gate_check_error),
            .I3 (state_8));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT4 /* \state_fsm[3:0]_105  */ #(
            .INIT(16'b0000100000000000))
        \state_fsm[3:0]_105  (
            .Z (_N63767),
            .I0 (cnt[7]),
            .I1 (cnt[4]),
            .I2 (cnt[0]),
            .I3 (state_0));
	// LUT = I0&I1&~I2&I3 ;

    GTP_LUT5 /* \state_fsm[3:0]_106  */ #(
            .INIT(32'b00001000000000000000000000000000))
        \state_fsm[3:0]_106  (
            .Z (_N58742),
            .I0 (cnt[6]),
            .I1 (cnt[5]),
            .I2 (cnt[2]),
            .I3 (cnt[1]),
            .I4 (_N63767));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_DFF_C /* \training_error_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \training_error_d[0]  (
            .Q (training_error_d[0]),
            .C (N0),
            .CLK (ref_clk),
            .D (training_error));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    GTP_DFF_C /* \training_error_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \training_error_d[1]  (
            .Q (training_error_d[1]),
            .C (N0),
            .CLK (ref_clk),
            .D (training_error_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:232

    ipsxb_rst_sync_v1_1_1 u_ddrphy_rstn_sync (
            .sig_synced ({ddrphy_rst_n}),
            .clk (ddrphy_clkin),
            .rst_n (ddrphy_rst_n_rg));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:414

    ipsxb_rst_sync_v1_1_2 u_dll_rst_sync (
            .sig_synced ({ddrphy_dll_rst}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg  (ddrphy_dll_rst_rg),
            .clk (ddrphy_clkin));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:424

    GTP_DFF_C /* wrlvl_ck_dly_start_rst_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_start_rst_d1_vname (
            .Q (wrlvl_ck_dly_start_rst_d1),
            .C (N17),
            .CLK (ref_clk),
            .D (wrlvl_ck_dly_start_rst));
    // defparam wrlvl_ck_dly_start_rst_d1_vname.orig_name = wrlvl_ck_dly_start_rst_d1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:367

    GTP_DFF_C /* wrlvl_ck_dly_start_rst_d2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_start_rst_d2_vname (
            .Q (wrlvl_ck_dly_start_rst_d2),
            .C (N17),
            .CLK (ref_clk),
            .D (wrlvl_ck_dly_start_rst_d1));
    // defparam wrlvl_ck_dly_start_rst_d2_vname.orig_name = wrlvl_ck_dly_start_rst_d2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:367


endmodule


module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [3:0] coarse_slip_step,
    input [4:0] mc_rl,
    input [3:0] read_cmd,
    input N1,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input ddrphy_clkin,
    input gatecal_start,
    input rddata_cal,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] dqs_gate_ctrl,
    output [3:0] read_cmd_mux,
    output [3:0] read_cmd_mux_r1,
    output [3:0] read_cmd_mux_r2,
    output [3:0] read_cmd_mux_r3,
    output _N58253,
    output dqs_gate_vld
);
    wire N194_inv;
    wire N208;
    wire [4:0] N222;
    wire _N2843;
    wire _N8212;
    wire _N8214;
    wire _N8216;
    wire _N8217;
    wire _N8218;
    wire _N8219;
    wire _N8228;
    wire _N8230;
    wire _N8244;
    wire _N8246;
    wire _N8247;
    wire _N9765;
    wire _N9788;
    wire _N9812;
    wire _N9834;
    wire _N9835;
    wire _N9836;
    wire _N9837;
    wire _N9838;
    wire _N9839;
    wire _N9840;
    wire _N9841;
    wire _N9842;
    wire _N9843;
    wire _N9844;
    wire _N9845;
    wire _N9846;
    wire _N9847;
    wire _N9848;
    wire _N9849;
    wire _N9850;
    wire _N9883;
    wire _N9884;
    wire _N9885;
    wire _N9886;
    wire _N9887;
    wire _N9888;
    wire _N9889;
    wire _N9890;
    wire _N9891;
    wire _N9892;
    wire _N9893;
    wire _N9894;
    wire _N9895;
    wire _N9896;
    wire _N9897;
    wire _N9898;
    wire _N9947;
    wire _N9948;
    wire _N9951;
    wire _N9952;
    wire _N9955;
    wire _N9956;
    wire _N9959;
    wire _N9960;
    wire _N9995;
    wire _N9996;
    wire _N9997;
    wire _N9998;
    wire _N9999;
    wire _N10000;
    wire _N10001;
    wire _N10002;
    wire _N10003;
    wire _N10004;
    wire _N10005;
    wire _N10006;
    wire _N10007;
    wire _N10008;
    wire _N10009;
    wire _N10010;
    wire _N58026;
    wire _N58388;
    wire _N61862;
    wire [4:0] cnt;
    wire [3:0] dqs_gate_ctrl_adj;
    wire [3:0] dqs_gate_pulse_r1;
    wire [3:0] dqs_gate_pulse_r2;
    wire [3:0] dqs_gate_pulse_r3;
    wire [3:0] dqs_gate_pulse_r4;
    wire [3:0] dqs_gate_pulse_src;
    wire [3:0] dqs_gate_pulse_src_nxt;
    wire [3:0] dqs_gate_pulse_src_nxt_r;
    wire read_cmd_comb;
    wire [1:0] read_cmd_comb_r;
    wire [3:0] read_en_slipped;

    GTP_LUT2 /* N0 */ #(
            .INIT(4'b1110))
        N0 (
            .Z (read_cmd_comb),
            .I0 (read_cmd[0]),
            .I1 (read_cmd[2]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:193

    GTP_LUT3 /* \N11[0]  */ #(
            .INIT(8'b00101010))
        \N11[0]  (
            .Z (read_cmd_mux[0]),
            .I0 (read_cmd[0]),
            .I1 (gatecal_start),
            .I2 (read_cmd_comb_r[1]));
	// LUT = (I0&~I2)|(I0&~I1) ;

    GTP_LUT3 /* \N11[1]  */ #(
            .INIT(8'b01110000))
        \N11[1]  (
            .Z (read_cmd_mux[2]),
            .I0 (gatecal_start),
            .I1 (read_cmd_comb_r[1]),
            .I2 (read_cmd[2]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* N144_ac2 */ #(
            .INIT(8'b10000000))
        N144_ac2 (
            .Z (_N2843),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (cnt[2]));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N194_4 */ #(
            .INIT(16'b1111111111111110))
        N194_4 (
            .Z (N194_inv),
            .I0 (dqs_gate_ctrl[2]),
            .I1 (dqs_gate_ctrl[1]),
            .I2 (dqs_gate_ctrl[0]),
            .I3 (dqs_gate_ctrl[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N205_1_5 */ #(
            .INIT(32'b00000000000001000000000000000000))
        N205_1_5 (
            .Z (_N58026),
            .I0 (cnt[2]),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[4]),
            .I4 (cnt[3]));
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N208_3 */ #(
            .INIT(16'b1111111110101011))
        N208_3 (
            .Z (N208),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (rddata_cal),
            .I3 (_N58026));
	// LUT = (I0)|(I3)|(~I1&~I2) ;

    GTP_LUT5 /* \N222[0]_1  */ #(
            .INIT(32'b00000000000000000000010100000100))
        \N222[0]_1  (
            .Z (N222[0]),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (cnt[0]),
            .I3 (rddata_cal),
            .I4 (_N58026));
	// LUT = (~I0&I1&~I2&~I4)|(~I0&~I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* \N222[1]_1  */ #(
            .INIT(8'b00000110))
        \N222[1]_1  (
            .Z (N222[1]),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (N208));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[2]_1  */ #(
            .INIT(16'b0000000001101010))
        \N222[2]_1  (
            .Z (N222[2]),
            .I0 (cnt[2]),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (N208));
	// LUT = (I0&~I2&~I3)|(I0&~I1&~I3)|(~I0&I1&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* \N222[3]_1  */ #(
            .INIT(32'b00000000000000000110101010101010))
        \N222[3]_1  (
            .Z (N222[3]),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (cnt[0]),
            .I4 (N208));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I4)|(I0&~I1&~I4)|(~I0&I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[4]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[4]_1  (
            .Z (N222[4]),
            .I0 (_N2843),
            .I1 (cnt[3]),
            .I2 (cnt[4]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* N245 */ #(
            .INIT(8'b00000010))
        N245 (
            .Z (dqs_gate_pulse_src_nxt[2]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58388));
	// LUT = I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:255

    GTP_LUT3 /* N246_inv */ #(
            .INIT(8'b11111110))
        N246_inv (
            .Z (dqs_gate_pulse_src[3]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58388));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N256_inv */ #(
            .INIT(16'b0000111100001110))
        N256_inv (
            .Z (dqs_gate_pulse_src_nxt[0]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (read_en_slipped[0]),
            .I3 (_N58388));
	// LUT = (I0&~I2)|(I1&~I2)|(~I2&I3) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* dqs_gate_ctrl_adj_113_4 */ #(
            .INIT(32'b00000000000000011110000000001010))
        dqs_gate_ctrl_adj_113_4 (
            .Z (_N9788),
            .I0 (mc_rl[3]),
            .I1 (mc_rl[2]),
            .I2 (mc_rl[1]),
            .I3 (mc_rl[0]),
            .I4 (mc_rl[4]));
	// LUT = (I0&~I2&~I3&~I4)|(I0&I2&I3&~I4)|(I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4) ;

    GTP_LUT5 /* dqs_gate_ctrl_adj_137_5 */ #(
            .INIT(32'b00000001000100000010001000101000))
        dqs_gate_ctrl_adj_137_5 (
            .Z (_N9812),
            .I0 (mc_rl[3]),
            .I1 (mc_rl[2]),
            .I2 (mc_rl[1]),
            .I3 (mc_rl[0]),
            .I4 (mc_rl[4]));
	// LUT = (I0&~I1&I2&~I4)|(I0&~I1&I3&~I4)|(I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&I4)|(~I0&~I1&~I2&I3&I4) ;

    GTP_LUT5 /* dqs_gate_ctrl_adj_159_12 */ #(
            .INIT(32'b00000001000100011000100010000000))
        dqs_gate_ctrl_adj_159_12 (
            .Z (_N9834),
            .I0 (mc_rl[3]),
            .I1 (mc_rl[2]),
            .I2 (mc_rl[1]),
            .I3 (mc_rl[0]),
            .I4 (mc_rl[4]));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&~I4)|(~I0&~I1&~I3&I4)|(~I0&~I1&~I2&I4) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[0]  */ #(
            .INIT(8'b11001010))
        \dqs_gate_ctrl_adj_160[0]  (
            .Z (_N9835),
            .I0 (dqs_gate_pulse_r2[2]),
            .I1 (dqs_gate_pulse_r2[1]),
            .I2 (_N9765));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[1]  */ #(
            .INIT(8'b11001010))
        \dqs_gate_ctrl_adj_160[1]  (
            .Z (_N9836),
            .I0 (dqs_gate_pulse_r2[3]),
            .I1 (dqs_gate_pulse_r2[2]),
            .I2 (_N9765));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[2]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[2]  (
            .Z (_N9837),
            .I0 (dqs_gate_pulse_r2[3]),
            .I1 (dqs_gate_pulse_r1[0]),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[3]  */ #(
            .INIT(8'b11001010))
        \dqs_gate_ctrl_adj_160[3]  (
            .Z (_N9838),
            .I0 (dqs_gate_pulse_r1[1]),
            .I1 (dqs_gate_pulse_r1[0]),
            .I2 (_N9765));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[4]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[4]  (
            .Z (_N9839),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[5]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[5]  (
            .Z (_N9840),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[6]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[6]  (
            .Z (_N9841),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[7]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[7]  (
            .Z (_N9842),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[8]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[8]  (
            .Z (_N9843),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[9]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[9]  (
            .Z (_N9844),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[10]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[10]  (
            .Z (_N9845),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[11]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[11]  (
            .Z (_N9846),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[12]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[12]  (
            .Z (_N9847),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[13]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[13]  (
            .Z (_N9848),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[14]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[14]  (
            .Z (_N9849),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \dqs_gate_ctrl_adj_160[15]  */ #(
            .INIT(8'b10101100))
        \dqs_gate_ctrl_adj_160[15]  (
            .Z (_N9850),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ),
            .I2 (_N9765));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[0]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_163[0]  (
            .Z (_N9883),
            .I0 (dqs_gate_pulse_r1[1]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_r3[2]),
            .I3 (dqs_gate_pulse_r3[1]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r1[2]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[1]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_163[1]  (
            .Z (_N9884),
            .I0 (dqs_gate_pulse_r1[2]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_r3[3]),
            .I3 (dqs_gate_pulse_r3[2]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r1[3]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[2]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_163[2]  (
            .Z (_N9885),
            .I0 (dqs_gate_pulse_r1[3]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_src[0]),
            .I3 (dqs_gate_pulse_r3[3]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r2[0]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[3]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_163[3]  (
            .Z (_N9886),
            .I0 (dqs_gate_pulse_r2[0]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_src[0]),
            .I3 (dqs_gate_pulse_r2[1]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_src[1]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \dqs_gate_ctrl_adj_163[4]  (
            .Z (_N9887),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[5]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_163[5]  (
            .Z (_N9888),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[6]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_163[6]  (
            .Z (_N9889),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[7]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_163[7]  (
            .Z (_N9890),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[8]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \dqs_gate_ctrl_adj_163[8]  (
            .Z (_N9891),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[9]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_163[9]  (
            .Z (_N9892),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[10]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_163[10]  (
            .Z (_N9893),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[11]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_163[11]  (
            .Z (_N9894),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[12]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \dqs_gate_ctrl_adj_163[12]  (
            .Z (_N9895),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[13]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_163[13]  (
            .Z (_N9896),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[14]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_163[14]  (
            .Z (_N9897),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_163[15]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_163[15]  (
            .Z (_N9898),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[0]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_167[0]  (
            .Z (_N9947),
            .I0 (dqs_gate_pulse_r2[3]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_r3[0]),
            .I3 (dqs_gate_pulse_r4[3]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r1[0]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[1]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_167[1]  (
            .Z (_N9948),
            .I0 (dqs_gate_pulse_r1[0]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_r3[1]),
            .I3 (dqs_gate_pulse_r3[0]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r1[1]));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[4]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_167[4]  (
            .Z (_N9951),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \dqs_gate_ctrl_adj_167[5]  (
            .Z (_N9952),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[8]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_167[8]  (
            .Z (_N9955),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[9]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \dqs_gate_ctrl_adj_167[9]  (
            .Z (_N9956),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[12]  */ #(
            .INIT(32'b11101110001000101110001011100010))
        \dqs_gate_ctrl_adj_167[12]  (
            .Z (_N9959),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ));
	// LUT = (I1&I2&~I4)|(ID&~I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_167[13]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \dqs_gate_ctrl_adj_167[13]  (
            .Z (_N9960),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[0]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_170[0]  (
            .Z (_N9995),
            .I0 (dqs_gate_pulse_r3[3]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_src[0]),
            .I3 (dqs_gate_pulse_r2[0]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r1[3]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[1]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_170[1]  (
            .Z (_N9996),
            .I0 (dqs_gate_pulse_src[1]),
            .I1 (_N9834),
            .I2 (dqs_gate_pulse_src[0]),
            .I3 (dqs_gate_pulse_r2[0]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_r2[1]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[2]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[2]  (
            .Z (_N9997),
            .I0 (dqs_gate_pulse_r2[1]),
            .I1 (dqs_gate_pulse_src[2]),
            .I2 (_N9834),
            .I3 (dqs_gate_pulse_r2[2]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_src[1]));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[3]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[3]  (
            .Z (_N9998),
            .I0 (dqs_gate_pulse_r2[2]),
            .I1 (dqs_gate_pulse_src[3]),
            .I2 (_N9834),
            .I3 (dqs_gate_pulse_r2[3]),
            .I4 (_N9765),
            .ID (dqs_gate_pulse_src[2]));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[4]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_170[4]  (
            .Z (_N9999),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[5]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_170[5]  (
            .Z (_N10000),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[6]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[6]  (
            .Z (_N10001),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] ),
            .I2 (_N9834),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[7]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[7]  (
            .Z (_N10002),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] ),
            .I2 (_N9834),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] ));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[8]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_170[8]  (
            .Z (_N10003),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[9]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_170[9]  (
            .Z (_N10004),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[10]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[10]  (
            .Z (_N10005),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] ),
            .I2 (_N9834),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[11]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[11]  (
            .Z (_N10006),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] ),
            .I2 (_N9834),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] ));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[12]  */ #(
            .INIT(32'b10111000101110001110111000100010))
        \dqs_gate_ctrl_adj_170[12]  (
            .Z (_N10007),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(~I1&I2&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[13]  */ #(
            .INIT(32'b11101110001000101011100010111000))
        \dqs_gate_ctrl_adj_170[13]  (
            .Z (_N10008),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ),
            .I1 (_N9834),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(I1&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[14]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[14]  (
            .Z (_N10009),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] ),
            .I2 (_N9834),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] ));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_170[15]  */ #(
            .INIT(32'b10101100101011001111101000001010))
        \dqs_gate_ctrl_adj_170[15]  (
            .Z (_N10010),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] ),
            .I2 (_N9834),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] ),
            .I4 (_N9765),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] ));
	// LUT = (I2&I3&~I4)|(ID&~I2&~I4)|(I1&~I2&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[0]  */ #(
            .INIT(32'b11110000101010101010101011001100))
        \dqs_gate_ctrl_adj_172[0]  (
            .Z (dqs_gate_ctrl_adj[0]),
            .I0 (_N9883),
            .I1 (_N9995),
            .I2 (_N9835),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9947));
	// LUT = (I1&~I3&~I4)|(ID&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[1]  */ #(
            .INIT(32'b10101010111100001100110010101010))
        \dqs_gate_ctrl_adj_172[1]  (
            .Z (dqs_gate_ctrl_adj[1]),
            .I0 (_N9836),
            .I1 (_N9948),
            .I2 (_N9884),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9996));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I2&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[2]  */ #(
            .INIT(32'b10101010110011001111000010101010))
        \dqs_gate_ctrl_adj_172[2]  (
            .Z (dqs_gate_ctrl_adj[2]),
            .I0 (_N9837),
            .I1 (_N9885),
            .I2 (_N9883),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9997));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I1&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[3]  */ #(
            .INIT(32'b11110000101010101100110010101010))
        \dqs_gate_ctrl_adj_172[3]  (
            .Z (dqs_gate_ctrl_adj[3]),
            .I0 (_N9886),
            .I1 (_N9884),
            .I2 (_N9838),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9998));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[4]  */ #(
            .INIT(32'b11110000101010101010101011001100))
        \dqs_gate_ctrl_adj_172[4]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] ),
            .I0 (_N9887),
            .I1 (_N9999),
            .I2 (_N9839),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9951));
	// LUT = (I1&~I3&~I4)|(ID&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[5]  */ #(
            .INIT(32'b10101010111100001100110010101010))
        \dqs_gate_ctrl_adj_172[5]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] ),
            .I0 (_N9840),
            .I1 (_N9952),
            .I2 (_N9888),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10000));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I2&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[6]  */ #(
            .INIT(32'b10101010110011001111000010101010))
        \dqs_gate_ctrl_adj_172[6]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] ),
            .I0 (_N9841),
            .I1 (_N9889),
            .I2 (_N9887),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10001));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I1&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[7]  */ #(
            .INIT(32'b11110000101010101100110010101010))
        \dqs_gate_ctrl_adj_172[7]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] ),
            .I0 (_N9890),
            .I1 (_N9888),
            .I2 (_N9842),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10002));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[8]  */ #(
            .INIT(32'b11110000101010101010101011001100))
        \dqs_gate_ctrl_adj_172[8]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] ),
            .I0 (_N9891),
            .I1 (_N10003),
            .I2 (_N9843),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9955));
	// LUT = (I1&~I3&~I4)|(ID&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[9]  */ #(
            .INIT(32'b10101010111100001100110010101010))
        \dqs_gate_ctrl_adj_172[9]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] ),
            .I0 (_N9844),
            .I1 (_N9956),
            .I2 (_N9892),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10004));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I2&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[10]  */ #(
            .INIT(32'b10101010110011001111000010101010))
        \dqs_gate_ctrl_adj_172[10]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] ),
            .I0 (_N9845),
            .I1 (_N9893),
            .I2 (_N9891),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10005));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I1&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[11]  */ #(
            .INIT(32'b11110000101010101100110010101010))
        \dqs_gate_ctrl_adj_172[11]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] ),
            .I0 (_N9894),
            .I1 (_N9892),
            .I2 (_N9846),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10006));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[12]  */ #(
            .INIT(32'b11110000101010101010101011001100))
        \dqs_gate_ctrl_adj_172[12]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] ),
            .I0 (_N9895),
            .I1 (_N10007),
            .I2 (_N9847),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N9959));
	// LUT = (I1&~I3&~I4)|(ID&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[13]  */ #(
            .INIT(32'b10101010111100001100110010101010))
        \dqs_gate_ctrl_adj_172[13]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] ),
            .I0 (_N9848),
            .I1 (_N9960),
            .I2 (_N9896),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10008));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I2&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[14]  */ #(
            .INIT(32'b10101010110011001111000010101010))
        \dqs_gate_ctrl_adj_172[14]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] ),
            .I0 (_N9849),
            .I1 (_N9897),
            .I2 (_N9895),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10009));
	// LUT = (ID&~I3&~I4)|(I2&I3&~I4)|(I1&~I3&I4)|(I0&I3&I4) ;

    GTP_LUT5M /* \dqs_gate_ctrl_adj_172[15]  */ #(
            .INIT(32'b11110000101010101100110010101010))
        \dqs_gate_ctrl_adj_172[15]  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] ),
            .I0 (_N9898),
            .I1 (_N9896),
            .I2 (_N9850),
            .I3 (_N9812),
            .I4 (_N9788),
            .ID (_N10010));
	// LUT = (ID&~I3&~I4)|(I1&I3&~I4)|(I0&~I3&I4)|(I2&I3&I4) ;

    GTP_LUT5 /* dqs_gate_ctrl_adj_198_5 */ #(
            .INIT(32'b11111110111111110001010110111111))
        dqs_gate_ctrl_adj_198_5 (
            .Z (_N9765),
            .I0 (mc_rl[3]),
            .I1 (mc_rl[2]),
            .I2 (mc_rl[1]),
            .I3 (mc_rl[0]),
            .I4 (mc_rl[4]));
	// LUT = (~I2&~I3)|(~I1&~I3)|(I0&~I3)|(I0&I4)|(I1&I4)|(I2&I4)|(~I0&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_DFF_C /* \dqs_gate_ctrl_pos[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[0]  (
            .Q (dqs_gate_ctrl[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[1]  (
            .Q (dqs_gate_ctrl[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[2]  (
            .Q (dqs_gate_ctrl[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[3]  (
            .Q (dqs_gate_ctrl[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_pulse_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[0]  (
            .Q (dqs_gate_pulse_r1[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[1]  (
            .Q (dqs_gate_pulse_r1[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[2]  (
            .Q (dqs_gate_pulse_r1[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[3]  (
            .Q (dqs_gate_pulse_r1[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[0]  (
            .Q (dqs_gate_pulse_r2[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[1]  (
            .Q (dqs_gate_pulse_r2[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[2]  (
            .Q (dqs_gate_pulse_r2[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[3]  (
            .Q (dqs_gate_pulse_r2[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[0]  (
            .Q (dqs_gate_pulse_r3[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[1]  (
            .Q (dqs_gate_pulse_r3[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[2]  (
            .Q (dqs_gate_pulse_r3[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[3]  (
            .Q (dqs_gate_pulse_r3[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r4[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r4[3]  (
            .Q (dqs_gate_pulse_r4[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r3[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_LUT2 /* \dqs_gate_pulse_src_5[0]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[0]  (
            .Z (dqs_gate_pulse_src[0]),
            .I0 (dqs_gate_pulse_src_nxt_r[0]),
            .I1 (read_en_slipped[0]));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \dqs_gate_pulse_src_5[1]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[1]  (
            .Z (dqs_gate_pulse_src[1]),
            .I0 (dqs_gate_pulse_src_nxt_r[1]),
            .I1 (_N58388));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \dqs_gate_pulse_src_5[1]_1  */ #(
            .INIT(16'b1111111111001010))
        \dqs_gate_pulse_src_5[1]_1  (
            .Z (_N58388),
            .I0 (_N8219),
            .I1 (_N8217),
            .I2 (coarse_slip_step[1]),
            .I3 (read_en_slipped[0]));
	// LUT = (I3)|(I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_pulse_src_5[2]_3  */ #(
            .INIT(8'b11111110))
        \dqs_gate_pulse_src_5[2]_3  (
            .Z (dqs_gate_pulse_src[2]),
            .I0 (read_en_slipped[2]),
            .I1 (dqs_gate_pulse_src_nxt_r[2]),
            .I2 (_N58388));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT3 /* dqs_gate_pulse_src_nxt_4 */ #(
            .INIT(8'b00001110))
        dqs_gate_pulse_src_nxt_4 (
            .Z (dqs_gate_pulse_src_nxt[1]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58388));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[0]  (
            .Q (dqs_gate_pulse_src_nxt_r[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[1]  (
            .Q (dqs_gate_pulse_src_nxt_r[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[2]  (
            .Q (dqs_gate_pulse_src_nxt_r[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* dqs_gate_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_vname (
            .Q (dqs_gate_vld),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61862));
    // defparam dqs_gate_vld_vname.orig_name = dqs_gate_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* dqs_gate_vld_ce_mux */ #(
            .INIT(32'b10101010100010001111101011001000))
        dqs_gate_vld_ce_mux (
            .Z (_N61862),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (dqs_gate_vld),
            .I3 (rddata_cal),
            .I4 (_N58026));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2&~I4)|(I2&I3&~I4) ;

    GTP_DFF_C /* \read_cmd_comb_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_comb_r[0]  (
            .Q (read_cmd_comb_r[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_comb));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:195

    GTP_DFF_C /* \read_cmd_comb_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_comb_r[1]  (
            .Q (read_cmd_comb_r[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_comb_r[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:195

    GTP_DFF_C /* \read_cmd_mux_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_mux_r1[0]  (
            .Q (read_cmd_mux_r1[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_mux[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:214

    GTP_DFF_C /* \read_cmd_mux_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_mux_r1[2]  (
            .Q (read_cmd_mux_r1[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_mux[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:214

    GTP_DFF_C /* \read_cmd_mux_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_mux_r2[0]  (
            .Q (read_cmd_mux_r2[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_mux_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:214

    GTP_DFF_C /* \read_cmd_mux_r2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_mux_r2[2]  (
            .Q (read_cmd_mux_r2[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_mux_r1[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:214

    GTP_DFF_C /* \read_cmd_mux_r3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_mux_r3[0]  (
            .Q (read_cmd_mux_r3[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_mux_r2[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:214

    GTP_DFF_C /* \read_cmd_mux_r3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cmd_mux_r3[2]  (
            .Q (read_cmd_mux_r3[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (read_cmd_mux_r2[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:214

    GTP_LUT3 /* \read_en_slipped_2[3]_1  */ #(
            .INIT(8'b01000000))
        \read_en_slipped_2[3]_1  (
            .Z (_N58253),
            .I0 (dqs_gate_vld),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT4 /* \read_en_slipped_5[0]  */ #(
            .INIT(16'b0010001000110000))
        \read_en_slipped_5[0]  (
            .Z (_N8212),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[2]),
            .I3 (coarse_slip_step[3]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&I3) ;

    GTP_LUT4 /* \read_en_slipped_5[2]_1  */ #(
            .INIT(16'b0011000100100000))
        \read_en_slipped_5[2]_1  (
            .Z (_N8214),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[0]),
            .I3 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I3)|(I0&~I1&I2) ;

    GTP_LUT5M /* \read_en_slipped_6[0]  */ #(
            .INIT(32'b10001011100010001010101010101010))
        \read_en_slipped_6[0]  (
            .Z (_N8216),
            .I0 (read_cmd_mux[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (_N8212));
	// LUT = (ID&~I4)|(~I1&~I2&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[1]  */ #(
            .INIT(32'b00000000100010001100000010001000))
        \read_en_slipped_6[1]  (
            .Z (_N8217),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[2]),
            .I3 (coarse_slip_step[2]),
            .I4 (coarse_slip_step[3]),
            .ID (read_cmd_mux_r1[2]));
	// LUT = (ID&I1&~I3&~I4)|(I1&I2&I3&~I4)|(I0&I1&~I3&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[2]  */ #(
            .INIT(32'b11000101110000001010101010101010))
        \read_en_slipped_6[2]  (
            .Z (_N8218),
            .I0 (coarse_slip_step[0]),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r1[0]),
            .I4 (coarse_slip_step[2]),
            .ID (_N8214));
	// LUT = (ID&~I4)|(~I0&~I2&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[3]_1  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_6[3]_1  (
            .Z (_N8219),
            .I0 (read_cmd_mux_r1[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[0]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[0]  */ #(
            .INIT(32'b10111010100110000011001000010000))
        \read_en_slipped_9[0]  (
            .Z (_N8228),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[0]),
            .I3 (read_cmd_mux_r3[0]),
            .I4 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I2)|(I0&~I1&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[2]  */ #(
            .INIT(32'b10101101101010000000110100001000))
        \read_en_slipped_9[2]  (
            .Z (_N8230),
            .I0 (coarse_slip_step[3]),
            .I1 (read_cmd_mux_r3[2]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r1[2]),
            .I4 (read_cmd_mux[2]));
	// LUT = (~I0&~I2&I3)|(I0&I1&~I2)|(I0&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[0]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[0]  (
            .Z (_N8244),
            .I0 (_N8228),
            .I1 (read_cmd_mux[0]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[2]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[2]  (
            .Z (_N8246),
            .I0 (_N8230),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[3]  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_13[3]  (
            .Z (_N8247),
            .I0 (read_cmd_mux_r1[2]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[2]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_MUX2LUT6 \read_en_slipped_14[0]  (
            .Z (read_en_slipped[0]),
            .I0 (_N8244),
            .I1 (_N8216),
            .S (coarse_slip_step[1]));

    GTP_MUX2LUT6 \read_en_slipped_14[2]  (
            .Z (read_en_slipped[2]),
            .I0 (_N8246),
            .I1 (_N8218),
            .S (coarse_slip_step[1]));

    GTP_LUT3 /* \read_en_slipped_14[3]  */ #(
            .INIT(8'b11100010))
        \read_en_slipped_14[3]  (
            .Z (read_en_slipped[3]),
            .I0 (_N8247),
            .I1 (coarse_slip_step[1]),
            .I2 (_N8219));
	// LUT = (I0&~I1)|(I1&I2) ;


endmodule


module ipsxb_ddrphy_gatecal_v1_3
(
    input N1,
    input _N58253,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input dqs_gate_vld,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    output [3:0] coarse_slip_step,
    output [2:0] read_clk_ctrl,
    output _N58356,
    output dqs_gate_vld_r,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output gate_state_2
);
    wire [2:0] N22;
    wire N70;
    wire N139;
    wire [2:0] N281;
    wire N327;
    wire [5:0] N328;
    wire [5:0] N389;
    wire [5:0] \N389_8.co ;
    wire N538;
    wire [2:0] N539;
    wire [6:0] N573;
    wire _N1;
    wire _N2;
    wire _N6;
    wire _N10;
    wire _N17;
    wire _N5858;
    wire _N5859;
    wire _N5860;
    wire _N5861;
    wire _N5862;
    wire _N7755;
    wire _N7756;
    wire _N7757;
    wire _N7758;
    wire _N7759;
    wire _N8005;
    wire _N8008;
    wire _N8009;
    wire _N8010;
    wire _N45729;
    wire _N58199;
    wire _N61840;
    wire _N61841;
    wire _N61842;
    wire [2:0] dgts_cnt;
    wire dqs_gate_vld_n;
    wire gate_check_pass_d;
    wire gate_state_0;
    wire gate_state_1;
    wire gate_state_3;
    wire gate_state_4;
    wire [2:0] gate_state_next;
    wire [5:0] gate_value_lock;
    wire [2:0] gate_win_size;
    wire [5:0] golden_value;
    wire [5:0] nb0;

    GTP_LUT3 /* \N22_10[0]_1  */ #(
            .INIT(8'b01000000))
        \N22_10[0]_1  (
            .Z (_N58356),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* \N22_10[0]_3  */ #(
            .INIT(32'b00010011001100110000000000000000))
        \N22_10[0]_3  (
            .Z (N22[0]),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[2]),
            .I2 (dgts_cnt[0]),
            .I3 (dgts_cnt[1]),
            .I4 (dqs_gate_vld_n));
	// LUT = (~I1&~I3&I4)|(~I1&~I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT4 /* \N22_10[2]  */ #(
            .INIT(16'b0011000000100000))
        \N22_10[2]  (
            .Z (N22[2]),
            .I0 (dgts_cnt[2]),
            .I1 (dqs_gate_vld),
            .I2 (dqs_gate_vld_r),
            .I3 (coarse_slip_step[3]));
	// LUT = (I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_LUT4 /* N34_3 */ #(
            .INIT(16'b0001010100000000))
        N34_3 (
            .Z (N573[6]),
            .I0 (gate_win_size[2]),
            .I1 (gate_win_size[1]),
            .I2 (gate_win_size[0]),
            .I3 (gate_check_pass_d));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N52_6[0]  */ #(
            .INIT(32'b00111010001111110011000000111111))
        \N52_6[0]  (
            .Z (_N8005),
            .I0 (gatecal_start),
            .I1 (gate_move_en),
            .I2 (gate_state_3),
            .I3 (gate_state_4),
            .I4 (N573[6]));
	// LUT = (~I2&~I3)|(~I1&I2)|(I0&~I2&I4) ;

    GTP_MUX2LUT6 \N52_7[0]  (
            .Z (_N8008),
            .I0 (_N8005),
            .I1 (N22[0]),
            .S (gate_state_2));

    GTP_LUT5M /* \N52_7[1]  */ #(
            .INIT(32'b11110001111111111010101010101010))
        \N52_7[1]  (
            .Z (_N8009),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[2]),
            .I2 (dqs_gate_vld),
            .I3 (dqs_gate_vld_r),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (ID&~I4)|(~I3&I4)|(I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* \N52_7[2]  */ #(
            .INIT(32'b11110010111100110000001000000011))
        \N52_7[2]  (
            .Z (_N8010),
            .I0 (gatecal_start),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_4),
            .I4 (N22[2]));
	// LUT = (I2&I4)|(~I1&~I2&~I3)|(I0&~I1&~I2) ;

    GTP_LUT4 /* \N52_9[0]  */ #(
            .INIT(16'b1000101110001000))
        \N52_9[0]  (
            .Z (gate_state_next[0]),
            .I0 (gatecal_start),
            .I1 (gate_state_0),
            .I2 (gate_state_1),
            .I3 (_N8008));
	// LUT = (I0&I1)|(~I1&~I2&I3) ;

    GTP_LUT3 /* \N52_9[2]_2  */ #(
            .INIT(8'b00010000))
        \N52_9[2]_2  (
            .Z (gate_state_next[2]),
            .I0 (gate_state_0),
            .I1 (gate_state_1),
            .I2 (_N8010));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT2 /* N55 */ #(
            .INIT(4'b0010))
        N55 (
            .Z (dqs_gate_vld_n),
            .I0 (dqs_gate_vld_r),
            .I1 (dqs_gate_vld));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:404

    GTP_LUT5 /* N70_3 */ #(
            .INIT(32'b00001100000000000000110000001000))
        N70_3 (
            .Z (N70),
            .I0 (_N8009),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (_N8008));
	// LUT = (I1&~I2&I3)|(I0&I1&~I2&~I4) ;

    GTP_LUT5CARRY /* N81_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_0 (
            .COUT (_N5858),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (read_clk_ctrl[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_1 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_1 (
            .COUT (_N5859),
            .Z (_N7755),
            .CIN (_N5858),
            .I0 (),
            .I1 (read_clk_ctrl[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_2 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_2 (
            .COUT (_N5860),
            .Z (_N7756),
            .CIN (_N5859),
            .I0 (),
            .I1 (coarse_slip_step[0]),
            .I2 (gate_move_en),
            .I3 (golden_value[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_3 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_3 (
            .COUT (_N5861),
            .Z (_N7757),
            .CIN (_N5860),
            .I0 (),
            .I1 (coarse_slip_step[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_4 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_4 (
            .COUT (_N5862),
            .Z (_N7758),
            .CIN (_N5861),
            .I0 (),
            .I1 (coarse_slip_step[2]),
            .I2 (gate_move_en),
            .I3 (golden_value[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_5 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_5 (
            .COUT (),
            .Z (_N7759),
            .CIN (_N5862),
            .I0 (),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_move_en),
            .I3 (golden_value[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5 /* N139 */ #(
            .INIT(32'b01010100010001000000000000000000))
        N139_vname (
            .Z (N139),
            .I0 (_N8008),
            .I1 (gate_win_size[2]),
            .I2 (gate_win_size[1]),
            .I3 (gate_win_size[0]),
            .I4 (gate_state_next[2]));
    // defparam N139_vname.orig_name = N139;
	// LUT = (~I0&I1&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:543

    GTP_LUT2 /* \N281[0]_1  */ #(
            .INIT(4'b1000))
        \N281[0]_1  (
            .Z (N281[0]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[0]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[1]_1  */ #(
            .INIT(4'b1000))
        \N281[1]_1  (
            .Z (N281[1]),
            .I0 (dgts_cnt[1]),
            .I1 (gate_check_pass));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[2]_1  */ #(
            .INIT(4'b1000))
        \N281[2]_1  (
            .Z (N281[2]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[2]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT5M /* N301_1 */ #(
            .INIT(32'b00110000001100100011000000110001))
        N301_1 (
            .Z (_N58199),
            .I0 (N22[2]),
            .I1 (gate_state_next[2]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (~ID&~I1&~I3&~I4)|(I0&~I1&~I3&I4)|(~I1&I2) ;

    GTP_LUT2 /* N327 */ #(
            .INIT(4'b1110))
        N327_vname (
            .Z (N327),
            .I0 (gate_move_en),
            .I1 (_N58199));
    // defparam N327_vname.orig_name = N327;
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \N328_2[0]_1  */ #(
            .INIT(32'b00010101000001000011111100001100))
        \N328_2[0]_1  (
            .Z (N328[0]),
            .I0 (gate_state_next[0]),
            .I1 (gate_move_en),
            .I2 (read_clk_ctrl[0]),
            .I3 (golden_value[0]),
            .I4 (_N58199));
	// LUT = (I1&~I2&~I4)|(~I1&I3&~I4)|(~I0&I1&~I2)|(~I0&~I1&I3) ;

    GTP_LUT3 /* \N328_2[1]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[1]_1  (
            .Z (N328[1]),
            .I0 (gate_state_next[0]),
            .I1 (_N7755),
            .I2 (_N58199));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[2]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[2]_1  (
            .Z (N328[2]),
            .I0 (gate_state_next[0]),
            .I1 (_N7756),
            .I2 (_N58199));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[3]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[3]_1  (
            .Z (N328[3]),
            .I0 (gate_state_next[0]),
            .I1 (_N7757),
            .I2 (_N58199));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[4]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[4]_1  (
            .Z (N328[4]),
            .I0 (gate_state_next[0]),
            .I1 (_N7758),
            .I2 (_N58199));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[5]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[5]_1  (
            .Z (N328[5]),
            .I0 (gate_state_next[0]),
            .I1 (_N7759),
            .I2 (_N58199));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT1 /* N389_4_inv */ #(
            .INIT(2'b01))
        N389_4_inv (
            .Z (N389[0]),
            .I0 (gate_value_lock[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N389_8.fsub_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_1  (
            .COUT (\N389_8.co [1] ),
            .Z (nb0[1]),
            .CIN (),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_2  */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_2  (
            .COUT (\N389_8.co [2] ),
            .Z (nb0[2]),
            .CIN (\N389_8.co [1] ),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (gate_value_lock[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_3  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_3  (
            .COUT (\N389_8.co [3] ),
            .Z (nb0[3]),
            .CIN (\N389_8.co [2] ),
            .I0 (),
            .I1 (gate_value_lock[3]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[3]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_4  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_4  (
            .COUT (\N389_8.co [4] ),
            .Z (nb0[4]),
            .CIN (\N389_8.co [3] ),
            .I0 (),
            .I1 (gate_value_lock[4]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[4]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_5  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_5  (
            .COUT (),
            .Z (nb0[5]),
            .CIN (\N389_8.co [4] ),
            .I0 (),
            .I1 (gate_value_lock[5]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[5]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT4 /* N538_5 */ #(
            .INIT(16'b1111110111111100))
        N538_5 (
            .Z (N538),
            .I0 (gate_state_next[0]),
            .I1 (gate_check),
            .I2 (dqs_gate_check_pass),
            .I3 (_N58199));
	// LUT = (I1)|(I2)|(~I0&I3) ;

    GTP_LUT3 /* \N539[0]_1  */ #(
            .INIT(8'b00100011))
        \N539[0]_1  (
            .Z (N539[0]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (_N58199));
	// LUT = (~I1&~I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT4 /* \N539[1]_1  */ #(
            .INIT(16'b0010100000111100))
        \N539[1]_1  (
            .Z (N539[1]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[1]),
            .I3 (_N58199));
	// LUT = (I1&~I2&~I3)|(~I1&I2&~I3)|(I0&I1&~I2)|(I0&~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT5 /* \N539[2]_1  */ #(
            .INIT(32'b00101000100010000011110011001100))
        \N539[2]_1  (
            .Z (N539[2]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[2]),
            .I2 (dgts_cnt[0]),
            .I3 (dgts_cnt[1]),
            .I4 (_N58199));
	// LUT = (I1&~I3&~I4)|(I1&~I2&~I4)|(I0&I1&~I3)|(I0&I1&~I2)|(~I1&I2&I3&~I4)|(I0&~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[0]  (
            .Q (dgts_cnt[0]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[1]  (
            .Q (dgts_cnt[1]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[2]  (
            .Q (dgts_cnt[2]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_C /* dqs_gate_vld_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_r_vname (
            .Q (dqs_gate_vld_r),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_vld));
    // defparam dqs_gate_vld_r_vname.orig_name = dqs_gate_vld_r;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:396

    GTP_DFF_C /* gate_adj_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_adj_done_vname (
            .Q (gate_adj_done),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61841));
    // defparam gate_adj_done_vname.orig_name = gate_adj_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:406

    GTP_LUT5 /* gate_adj_done_ce_mux */ #(
            .INIT(32'b00001010000010000000111100001100))
        gate_adj_done_ce_mux (
            .Z (_N61841),
            .I0 (gate_state_next[0]),
            .I1 (dqs_gate_vld_n),
            .I2 (gate_move_en),
            .I3 (gate_adj_done),
            .I4 (_N58199));
	// LUT = (I1&~I2&~I4)|(~I2&I3&~I4)|(I0&I1&~I2)|(I0&~I2&I3) ;

    GTP_DFF_C /* gate_cal_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_cal_error_vname (
            .Q (gate_cal_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61840));
    // defparam gate_cal_error_vname.orig_name = gate_cal_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:416

    GTP_LUT3 /* gate_cal_error_ce_mux */ #(
            .INIT(8'b11101100))
        gate_cal_error_ce_mux (
            .Z (_N61840),
            .I0 (_N8008),
            .I1 (gate_cal_error),
            .I2 (gate_state_next[2]));
	// LUT = (I1)|(I0&I2) ;

    GTP_DFF_C /* gate_check_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_error_vname (
            .Q (gate_check_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N70));
    // defparam gate_check_error_vname.orig_name = gate_check_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:424

    GTP_DFF_C /* gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_vname (
            .Q (gate_check_pass),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61842));
    // defparam gate_check_pass_vname.orig_name = gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:620

    GTP_LUT5 /* gate_check_pass_ce_mux */ #(
            .INIT(32'b11101110010011001111111100001100))
        gate_check_pass_ce_mux (
            .Z (_N61842),
            .I0 (gate_state_next[0]),
            .I1 (gate_state_next[2]),
            .I2 (_N8008),
            .I3 (gate_check_pass),
            .I4 (_N58199));
	// LUT = (I3&~I4)|(I1&~I2)|(I0&I3)|(~I0&I1&I4) ;

    GTP_DFF_C /* gate_check_pass_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_d_vname (
            .Q (gate_check_pass_d),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (gate_check_pass));
    // defparam gate_check_pass_d_vname.orig_name = gate_check_pass_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:630

    GTP_DFF_P /* gate_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gate_state_0_vname (
            .Q (gate_state_0),
            .CLK (ddrphy_clkin),
            .D (_N1),
            .P (N1));
    // defparam gate_state_0_vname.orig_name = gate_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_1_vname (
            .Q (gate_state_1),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N2));
    // defparam gate_state_1_vname.orig_name = gate_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_2_vname (
            .Q (gate_state_2),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam gate_state_2_vname.orig_name = gate_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_3_vname (
            .Q (gate_state_3),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam gate_state_3_vname.orig_name = gate_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_4_vname (
            .Q (gate_state_4),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N17));
    // defparam gate_state_4_vname.orig_name = gate_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT3 /* \gate_state_fsm[2:0]_2  */ #(
            .INIT(8'b00001110))
        \gate_state_fsm[2:0]_2  (
            .Z (_N1),
            .I0 (gate_state_0),
            .I1 (gate_state_4),
            .I2 (gatecal_start));
	// LUT = (I0&~I2)|(I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT2 /* \gate_state_fsm[2:0]_3  */ #(
            .INIT(4'b1000))
        \gate_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (gate_state_0),
            .I1 (gatecal_start));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_7_3  */ #(
            .INIT(32'b11111111100010001111111111111000))
        \gate_state_fsm[2:0]_7_3  (
            .Z (_N6),
            .I0 (gate_move_en),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_1),
            .I4 (dqs_gate_vld_n));
	// LUT = (I3)|(I2&~I4)|(I0&I1) ;

    GTP_LUT5 /* \gate_state_fsm[2:0]_11  */ #(
            .INIT(32'b01010000011100110101000001010000))
        \gate_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (gate_move_en),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_3),
            .I3 (dgts_cnt[2]),
            .I4 (_N58253));
	// LUT = (~I0&I2)|(~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_18  */ #(
            .INIT(32'b10111010101010100011000000000000))
        \gate_state_fsm[2:0]_18  (
            .Z (_N17),
            .I0 (_N58253),
            .I1 (N573[6]),
            .I2 (gatecal_start),
            .I3 (gate_state_4),
            .I4 (_N45729));
	// LUT = (I0&I4)|(~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT4 /* \gate_state_fsm[2:0]_33  */ #(
            .INIT(16'b1110101010101010))
        \gate_state_fsm[2:0]_33  (
            .Z (_N45729),
            .I0 (dgts_cnt[2]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[1]),
            .I3 (coarse_slip_step[3]));
	// LUT = (I0)|(I1&I2&I3) ;

    GTP_DFF_CE /* \gate_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[0]  (
            .Q (read_clk_ctrl[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[1]  (
            .Q (read_clk_ctrl[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[2]  (
            .Q (coarse_slip_step[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[3]  (
            .Q (coarse_slip_step[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[4]  (
            .Q (coarse_slip_step[2]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[5]  (
            .Q (coarse_slip_step[3]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value_lock[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[0]  (
            .Q (gate_value_lock[0]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[1]  (
            .Q (gate_value_lock[1]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[2]  (
            .Q (gate_value_lock[2]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[3]  (
            .Q (gate_value_lock[3]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[4]  (
            .Q (gate_value_lock[4]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[5]  (
            .Q (gate_value_lock[5]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_win_size[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[0]  (
            .Q (gate_win_size[0]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[1]  (
            .Q (gate_win_size[1]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[2]  (
            .Q (gate_win_size[2]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \golden_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[0]  (
            .Q (golden_value[0]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (N389[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[1]  (
            .Q (golden_value[1]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[2]  (
            .Q (golden_value[2]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[3]  (
            .Q (golden_value[3]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[4]  (
            .Q (golden_value[4]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[5]  (
            .Q (golden_value[5]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532


endmodule


module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [4:0] mc_rl,
    input [3:0] read_cmd,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    input rddata_cal,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \dqs_gate_coarse_cal/read_cmd_mux ,
    output [3:0] \dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    output [3:0] \dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    output [3:0] \dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    output [3:0] dqs_gate_ctrl,
    output [2:0] read_clk_ctrl,
    output _N58356,
    output dqs_gate_vld,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass
);
    wire _N58253;
    wire [3:0] coarse_slip_step;
    wire \gatecal/dqs_gate_vld_r ;
    wire \gatecal/gate_state_2 ;
    wire \dqs_gate_coarse_cal_read_cmd_mux[1]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux[3]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux_r1[1]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux_r1[3]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux_r2[1]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux_r2[3]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux_r3[1]_floating ;
    wire \dqs_gate_coarse_cal_read_cmd_mux_r3[3]_floating ;
    wire \gatecal_read_clk_ctrl[2]_floating ;

    ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 dqs_gate_coarse_cal (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .read_cmd_mux ({\dqs_gate_coarse_cal_read_cmd_mux[3]_floating , \dqs_gate_coarse_cal/read_cmd_mux [2] , \dqs_gate_coarse_cal_read_cmd_mux[1]_floating , \dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .read_cmd_mux_r1 ({\dqs_gate_coarse_cal_read_cmd_mux_r1[3]_floating , \dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , \dqs_gate_coarse_cal_read_cmd_mux_r1[1]_floating , \dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .read_cmd_mux_r2 ({\dqs_gate_coarse_cal_read_cmd_mux_r2[3]_floating , \dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , \dqs_gate_coarse_cal_read_cmd_mux_r2[1]_floating , \dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .read_cmd_mux_r3 ({\dqs_gate_coarse_cal_read_cmd_mux_r3[3]_floating , \dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , \dqs_gate_coarse_cal_read_cmd_mux_r3[1]_floating , \dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .coarse_slip_step (coarse_slip_step),
            .mc_rl (mc_rl),
            .read_cmd ({1'bz, read_cmd[2], 1'bz, read_cmd[0]}),
            ._N58253 (_N58253),
            .dqs_gate_vld (dqs_gate_vld),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\gatecal/gate_state_2 ),
            .ddrphy_clkin (ddrphy_clkin),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:135

    ipsxb_ddrphy_gatecal_v1_3 gatecal (
            .coarse_slip_step (coarse_slip_step),
            .read_clk_ctrl ({\gatecal_read_clk_ctrl[2]_floating , read_clk_ctrl[1], read_clk_ctrl[0]}),
            ._N58356 (_N58356),
            .dqs_gate_vld_r (\gatecal/dqs_gate_vld_r ),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .gate_state_2 (\gatecal/gate_state_2 ),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            ._N58253 (_N58253),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:151


endmodule


module ipsxb_ddrphy_data_slice_wrlvl_v1_4
(
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input N0,
    input _N58280,
    input _N58652,
    input _N58663,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ,
    input ddrphy_clkin,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs ,
    output [7:0] ck_dly_set_bin_tra,
    output [4:0] cnt,
    output [7:0] wrlvl_step,
    output _N58212,
    output _N58214,
    output _N58216,
    output _N58654,
    output \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ,
    output ck_check_done,
    output ddrphy_gatei,
    output wl_state_4,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs,
    output wrlvl_dqs_en,
    output wrlvl_dqs_resp,
    output wrlvl_error
);
    wire N14;
    wire N56;
    wire N63;
    wire N136;
    wire [7:0] N141;
    wire N165;
    wire N173;
    wire N228;
    wire N286;
    wire N296;
    wire N301;
    wire N334;
    wire N359;
    wire [4:0] N367;
    wire N377;
    wire [7:0] N378;
    wire N386;
    wire [7:0] N387;
    wire N409;
    wire [2:0] N417;
    wire N439;
    wire [7:0] N440;
    wire N449;
    wire [5:0] N450;
    wire N466;
    wire [3:0] N467;
    wire N491;
    wire [4:0] N500;
    wire _N2;
    wire _N6;
    wire _N9;
    wire _N10;
    wire _N12;
    wire _N15;
    wire _N22;
    wire _N2723;
    wire _N5270;
    wire _N5271;
    wire _N5272;
    wire _N5273;
    wire _N5274;
    wire _N5275;
    wire _N5641;
    wire _N5642;
    wire _N5643;
    wire _N5644;
    wire _N5645;
    wire _N5646;
    wire _N5647;
    wire _N6149;
    wire _N6150;
    wire _N6151;
    wire _N6152;
    wire _N6153;
    wire _N6154;
    wire _N7985;
    wire _N34235;
    wire _N61846;
    wire _N61847;
    wire _N61848;
    wire _N61849;
    wire _N61850;
    wire _N61851;
    wire _N61852;
    wire _N63784;
    wire _N63785;
    wire _N63790;
    wire _N63798;
    wire _N63801;
    wire _N63807;
    wire _N63821;
    wire _N63822;
    wire _N63830;
    wire _N63831;
    wire _N64140;
    wire [7:0] ck_dly_step;
    wire dq_rising;
    wire dq_vld;
    wire [7:0] step_cnt;
    wire [7:0] vld_init_cnt;
    wire wl_done_flag;
    wire [2:0] wl_next_state;
    wire wl_state_0;
    wire wl_state_1;
    wire wl_state_2;
    wire wl_state_3;
    wire wl_state_5;
    wire wl_state_6;
    wire [5:0] wrlvl_ck_check_seq;
    wire wrlvl_ck_dly_pass;
    wire [2:0] wrlvl_dq_r;
    wire [3:0] wrlvl_dq_seq;

    GTP_LUT3 /* N14 */ #(
            .INIT(8'b11111000))
        N14_vname (
            .Z (N14),
            .I0 (_N63831),
            .I1 (_N63830),
            .I2 (N286));
    // defparam N14_vname.orig_name = N14;
	// LUT = (I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:309

    GTP_LUT5 /* \N53_4_and[1][4]_1  */ #(
            .INIT(32'b10000000000000000000000000000000))
        \N53_4_and[1][4]_1  (
            .Z (N500[4]),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[4]),
            .I3 (cnt[1]),
            .I4 (cnt[3]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT3 /* \N53_4_or[0]_1  */ #(
            .INIT(8'b11101010))
        \N53_4_or[0]_1  (
            .Z (_N15),
            .I0 (wl_state_5),
            .I1 (wl_state_1),
            .I2 (N14));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT4 /* \N53_4_or[0]_5  */ #(
            .INIT(16'b1111111111101010))
        \N53_4_or[0]_5  (
            .Z (wl_next_state[0]),
            .I0 (_N6),
            .I1 (wl_state_2),
            .I2 (cnt[4]),
            .I3 (_N15));
	// LUT = (I0)|(I3)|(I1&I2) ;

    GTP_LUT4 /* \N53_4_or[1]_3  */ #(
            .INIT(16'b1110111011111110))
        \N53_4_or[1]_3  (
            .Z (wl_next_state[1]),
            .I0 (_N22),
            .I1 (wl_state_2),
            .I2 (wl_state_1),
            .I3 (N14));
	// LUT = (I0)|(I1)|(I2&~I3) ;

    GTP_LUT5 /* \N53_4_or[2]_3  */ #(
            .INIT(32'b11111111111111111111111110111010))
        \N53_4_or[2]_3  (
            .Z (wl_next_state[2]),
            .I0 (_N22),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (_N15));
	// LUT = (I0)|(I3)|(I4)|(~I1&I2) ;

    GTP_LUT3 /* N53_5 */ #(
            .INIT(8'b11001110))
        N53_5 (
            .Z (_N12),
            .I0 (wl_state_4),
            .I1 (wl_state_3),
            .I2 (N500[4]));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:298

    GTP_LUT1 /* N56 */ #(
            .INIT(2'b01))
        N56_vname (
            .Z (N56),
            .I0 (N296));
    // defparam N56_vname.orig_name = N56;
	// LUT = ~I0 ;

    GTP_LUT2 /* N63 */ #(
            .INIT(4'b0100))
        N63_vname (
            .Z (N63),
            .I0 (wl_done_flag),
            .I1 (wl_state_0));
    // defparam N63_vname.orig_name = N63;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:364

    GTP_LUT4 /* N66_ac3 */ #(
            .INIT(16'b1000000000000000))
        N66_ac3 (
            .Z (_N2723),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (cnt[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5CARRY /* N102_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_0 (
            .COUT (_N5641),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (step_cnt[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_1 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_1 (
            .COUT (_N5642),
            .Z (N378[1]),
            .CIN (_N5641),
            .I0 (),
            .I1 (step_cnt[1]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_2 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_2 (
            .COUT (_N5643),
            .Z (N378[2]),
            .CIN (_N5642),
            .I0 (),
            .I1 (step_cnt[2]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_3 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_3 (
            .COUT (_N5644),
            .Z (N378[3]),
            .CIN (_N5643),
            .I0 (),
            .I1 (step_cnt[3]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_4 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_4 (
            .COUT (_N5645),
            .Z (N378[4]),
            .CIN (_N5644),
            .I0 (),
            .I1 (step_cnt[4]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_5 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_5 (
            .COUT (_N5646),
            .Z (N378[5]),
            .CIN (_N5645),
            .I0 (),
            .I1 (step_cnt[5]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_6 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_6 (
            .COUT (_N5647),
            .Z (N378[6]),
            .CIN (_N5646),
            .I0 (),
            .I1 (step_cnt[6]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_7 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_7 (
            .COUT (),
            .Z (N378[7]),
            .CIN (_N5647),
            .I0 (),
            .I1 (step_cnt[7]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5270),
            .Z (N387[1]),
            .CIN (),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5271),
            .Z (N387[2]),
            .CIN (_N5270),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (ck_dly_step[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5272),
            .Z (N387[3]),
            .CIN (_N5271),
            .I0 (),
            .I1 (ck_dly_step[3]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5273),
            .Z (N387[4]),
            .CIN (_N5272),
            .I0 (),
            .I1 (ck_dly_step[4]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5274),
            .Z (N387[5]),
            .CIN (_N5273),
            .I0 (),
            .I1 (ck_dly_step[5]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5275),
            .Z (N387[6]),
            .CIN (_N5274),
            .I0 (),
            .I1 (ck_dly_step[6]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (),
            .Z (N387[7]),
            .CIN (_N5275),
            .I0 (),
            .I1 (ck_dly_step[7]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5 /* N124_10 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N124_10 (
            .Z (_N64140),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[4]),
            .I3 (cnt[1]),
            .I4 (cnt[3]));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT3 /* N136_1 */ #(
            .INIT(8'b10000000))
        N136_1 (
            .Z (_N58654),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N136_7 */ #(
            .INIT(16'b0100000000000000))
        N136_7 (
            .Z (N136),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (wl_state_2),
            .I3 (_N58280));
	// LUT = ~I0&I1&I2&I3 ;

    GTP_LUT2 /* \N141[0]_1  */ #(
            .INIT(4'b0010))
        \N141[0]_1  (
            .Z (N141[0]),
            .I0 (step_cnt[0]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[1]_1  */ #(
            .INIT(4'b0010))
        \N141[1]_1  (
            .Z (N141[1]),
            .I0 (step_cnt[1]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[2]_1  */ #(
            .INIT(4'b0010))
        \N141[2]_1  (
            .Z (N141[2]),
            .I0 (step_cnt[2]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[3]_1  */ #(
            .INIT(4'b0010))
        \N141[3]_1  (
            .Z (N141[3]),
            .I0 (step_cnt[3]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[4]_1  */ #(
            .INIT(4'b0010))
        \N141[4]_1  (
            .Z (N141[4]),
            .I0 (step_cnt[4]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[5]_1  */ #(
            .INIT(4'b0010))
        \N141[5]_1  (
            .Z (N141[5]),
            .I0 (step_cnt[5]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[6]_1  */ #(
            .INIT(4'b0010))
        \N141[6]_1  (
            .Z (N141[6]),
            .I0 (step_cnt[6]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[7]_1  */ #(
            .INIT(4'b0010))
        \N141[7]_1  (
            .Z (N141[7]),
            .I0 (step_cnt[7]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* N165 */ #(
            .INIT(4'b1000))
        N165_vname (
            .Z (N165),
            .I0 (dq_vld),
            .I1 (wrlvl_dqs_en));
    // defparam N165_vname.orig_name = N165;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:477

    GTP_LUT2 /* N173_1 */ #(
            .INIT(4'b0001))
        N173_1 (
            .Z (_N58212),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] ));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N173_17 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N173_17 (
            .Z (_N63798),
            .I0 (vld_init_cnt[5]),
            .I1 (vld_init_cnt[4]),
            .I2 (vld_init_cnt[3]),
            .I3 (vld_init_cnt[1]),
            .I4 (N165));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N173_18 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N173_18 (
            .Z (N173),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[7]),
            .I2 (vld_init_cnt[6]),
            .I3 (vld_init_cnt[2]),
            .I4 (_N63798));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5CARRY /* N201_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_1 (
            .COUT (_N6149),
            .Z (N440[1]),
            .CIN (),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_2 (
            .COUT (_N6150),
            .Z (N440[2]),
            .CIN (_N6149),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (vld_init_cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_3 (
            .COUT (_N6151),
            .Z (N440[3]),
            .CIN (_N6150),
            .I0 (),
            .I1 (vld_init_cnt[3]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_4 (
            .COUT (_N6152),
            .Z (N440[4]),
            .CIN (_N6151),
            .I0 (),
            .I1 (vld_init_cnt[4]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_5 (
            .COUT (_N6153),
            .Z (N440[5]),
            .CIN (_N6152),
            .I0 (),
            .I1 (vld_init_cnt[5]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_6 (
            .COUT (_N6154),
            .Z (N440[6]),
            .CIN (_N6153),
            .I0 (),
            .I1 (vld_init_cnt[6]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_7 (
            .COUT (),
            .Z (N440[7]),
            .CIN (_N6154),
            .I0 (),
            .I1 (vld_init_cnt[7]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT3 /* N228_3 */ #(
            .INIT(8'b10000000))
        N228_3 (
            .Z (_N63801),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[3]));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N228_5 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N228_5 (
            .Z (N228),
            .I0 (wl_state_4),
            .I1 (cnt[4]),
            .I2 (cnt[1]),
            .I3 (dq_vld),
            .I4 (_N63801));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT2 /* N232_1 */ #(
            .INIT(4'b0001))
        N232_1 (
            .Z (_N58214),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] ));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* N265_1 */ #(
            .INIT(4'b0001))
        N265_1 (
            .Z (_N58216),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] ));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N265_11 */ #(
            .INIT(32'b00000000000000000000000001000000))
        N265_11 (
            .Z (_N63807),
            .I0 (wrlvl_dq_seq[1]),
            .I1 (wrlvl_dq_seq[0]),
            .I2 (wrlvl_ck_dly_pass),
            .I3 (wrlvl_dq_seq[3]),
            .I4 (wrlvl_dq_seq[2]));
	// LUT = ~I0&I1&I2&~I3&~I4 ;

    GTP_LUT4 /* N279_6 */ #(
            .INIT(16'b1000000000000000))
        N279_6 (
            .Z (_N63830),
            .I0 (step_cnt[3]),
            .I1 (step_cnt[2]),
            .I2 (step_cnt[1]),
            .I3 (step_cnt[4]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N279_7 */ #(
            .INIT(16'b1000000000000000))
        N279_7 (
            .Z (_N63831),
            .I0 (step_cnt[7]),
            .I1 (step_cnt[6]),
            .I2 (step_cnt[5]),
            .I3 (step_cnt[0]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N286_9 */ #(
            .INIT(4'b0001))
        N286_9 (
            .Z (_N63821),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[7]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N286_10 */ #(
            .INIT(16'b0000000000000001))
        N286_10 (
            .Z (_N63822),
            .I0 (ck_dly_step[4]),
            .I1 (ck_dly_step[2]),
            .I2 (ck_dly_step[1]),
            .I3 (ck_dly_step[5]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N286_13 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N286_13 (
            .Z (N286),
            .I0 (ck_dly_step[6]),
            .I1 (ck_dly_step[3]),
            .I2 (ck_dly_step[7]),
            .I3 (ck_dly_step[0]),
            .I4 (_N63822));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N296 */ #(
            .INIT(32'b00000000000000000000000001000101))
        N296_vname (
            .Z (N296),
            .I0 (wl_next_state[1]),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (wl_next_state[0]));
    // defparam N296_vname.orig_name = N296;
	// LUT = (~I0&~I2&~I3&~I4)|(~I0&I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:354

    GTP_LUT3 /* N301 */ #(
            .INIT(8'b00001000))
        N301_vname (
            .Z (N301),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[1]),
            .I2 (wl_next_state[0]));
    // defparam N301_vname.orig_name = N301;
	// LUT = I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:388

    GTP_LUT4 /* N334_5 */ #(
            .INIT(16'b0000000000000001))
        N334_5 (
            .Z (_N63790),
            .I0 (wrlvl_ck_check_seq[1]),
            .I1 (wrlvl_ck_check_seq[5]),
            .I2 (wrlvl_ck_check_seq[0]),
            .I3 (wrlvl_ck_check_seq[2]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N334_6 */ #(
            .INIT(8'b00010000))
        N334_6 (
            .Z (N334),
            .I0 (wrlvl_ck_check_seq[4]),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (_N63790));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT3 /* N359 */ #(
            .INIT(8'b11011111))
        N359_vname (
            .Z (N359),
            .I0 (wl_state_0),
            .I1 (wl_done_flag),
            .I2 (N500[4]));
    // defparam N359_vname.orig_name = N359;
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N367_1[1]  */ #(
            .INIT(8'b01100000))
        \N367_1[1]  (
            .Z (N367[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N491));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT4 /* \N367_1[2]  */ #(
            .INIT(16'b0110101000000000))
        \N367_1[2]  (
            .Z (N367[2]),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (N491));
	// LUT = (I0&~I2&I3)|(I0&~I1&I3)|(~I0&I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[3]  */ #(
            .INIT(32'b01101010101010100000000000000000))
        \N367_1[3]  (
            .Z (N367[3]),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (N491));
	// LUT = (I0&~I3&I4)|(I0&~I2&I4)|(I0&~I1&I4)|(~I0&I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT3 /* \N367_1[4]  */ #(
            .INIT(8'b01100000))
        \N367_1[4]  (
            .Z (N367[4]),
            .I0 (_N2723),
            .I1 (cnt[4]),
            .I2 (N491));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT3 /* N377 */ #(
            .INIT(8'b11110010))
        N377_vname (
            .Z (N377),
            .I0 (N500[4]),
            .I1 (dq_rising),
            .I2 (N296));
    // defparam N377_vname.orig_name = N377;
	// LUT = (I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT3 /* \N378[0]_1  */ #(
            .INIT(8'b00000001))
        \N378[0]_1  (
            .Z (N378[0]),
            .I0 (wrlvl_ck_dly_start),
            .I1 (step_cnt[0]),
            .I2 (N296));
	// LUT = ~I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT4 /* N386 */ #(
            .INIT(16'b1111111100001000))
        N386_vname (
            .Z (N386),
            .I0 (wrlvl_ck_dly_start),
            .I1 (N500[4]),
            .I2 (dq_rising),
            .I3 (N296));
    // defparam N386_vname.orig_name = N386;
	// LUT = (I3)|(I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT2 /* \N387[0]_1  */ #(
            .INIT(4'b0001))
        \N387[0]_1  (
            .Z (N387[0]),
            .I0 (ck_dly_step[0]),
            .I1 (N296));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT5 /* N395_2 */ #(
            .INIT(32'b00000000000010001111111111111111))
        N395_2 (
            .Z (_N7985),
            .I0 (_N63822),
            .I1 (_N63821),
            .I2 (ck_dly_step[6]),
            .I3 (ck_dly_step[3]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I4)|(I0&I1&~I2&~I3) ;

    GTP_LUT5 /* N409 */ #(
            .INIT(32'b00100000000000000000000000000000))
        N409_vname (
            .Z (N409),
            .I0 (_N58280),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (wl_state_2),
            .I4 (wrlvl_ck_dly_start));
    // defparam N409_vname.orig_name = N409;
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* \N417[0]_1  */ #(
            .INIT(32'b00111011111111110011001111111111))
        \N417[0]_1  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ),
            .I0 (_N58214),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ),
            .I4 (_N58663));
	// LUT = (~I3)|(~I1)|(I0&~I2&I4) ;

    GTP_LUT4 /* \N417[0]_15  */ #(
            .INIT(16'b1111111111111110))
        \N417[0]_15  (
            .Z (_N63784),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [6] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [5] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [4] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [7] ));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* \N417[0]_16  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \N417[0]_16  (
            .Z (_N63785),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0] ),
            .I4 (_N63784));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT3 /* \N417[0]_17  */ #(
            .INIT(8'b11011111))
        \N417[0]_17  (
            .Z (N417[0]),
            .I0 (dq_vld),
            .I1 (_N63785),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N417[1]  */ #(
            .INIT(8'b11011111))
        \N417[1]  (
            .Z (N417[1]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT3 /* \N417[2]  */ #(
            .INIT(8'b11011111))
        \N417[2]  (
            .Z (N417[2]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT5 /* N439 */ #(
            .INIT(32'b11101010101010101010101010101010))
        N439_vname (
            .Z (N439),
            .I0 (wl_state_6),
            .I1 (wl_state_4),
            .I2 (cnt[3]),
            .I3 (cnt[2]),
            .I4 (_N58280));
    // defparam N439_vname.orig_name = N439;
	// LUT = (I0)|(I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT2 /* \N440[0]_1  */ #(
            .INIT(4'b0001))
        \N440[0]_1  (
            .Z (N440[0]),
            .I0 (vld_init_cnt[0]),
            .I1 (wl_state_6));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT5 /* \N450_3[0]_1  */ #(
            .INIT(32'b10100000000000001000100000000000))
        \N450_3[0]_1  (
            .Z (N450[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_dq_r[2]),
            .I2 (wrlvl_ck_check_seq[1]),
            .I3 (dq_vld),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I2&I3&I4) ;

    GTP_LUT5 /* \N450_3[1]_1  */ #(
            .INIT(32'b10000000100000001010000000000000))
        \N450_3[1]_1  (
            .Z (N450[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_ck_check_seq[2]),
            .I2 (dq_vld),
            .I3 (wrlvl_ck_check_seq[0]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I2&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT5 /* \N450_3[2]_1  */ #(
            .INIT(32'b10001000000000001010000000000000))
        \N450_3[2]_1  (
            .Z (N450[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (wrlvl_ck_check_seq[1]),
            .I3 (dq_vld),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I2&I3&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[3]_1  */ #(
            .INIT(32'b10001000000000001010000000000000))
        \N450_3[3]_1  (
            .Z (N450[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_ck_check_seq[4]),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (dq_vld),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I2&I3&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[4]_1  */ #(
            .INIT(32'b10100000000000001000000010000000))
        \N450_3[4]_1  (
            .Z (N450[4]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (dq_vld),
            .I3 (wrlvl_ck_check_seq[5]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I2&I3&I4) ;

    GTP_LUT5 /* \N450_3[5]_1  */ #(
            .INIT(32'b10001000000000001010000000000000))
        \N450_3[5]_1  (
            .Z (N450[5]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_dq_r[2]),
            .I2 (wrlvl_ck_check_seq[4]),
            .I3 (dq_vld),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I2&I3&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT2 /* N466 */ #(
            .INIT(4'b1110))
        N466_vname (
            .Z (N466),
            .I0 (N449),
            .I1 (wrlvl_ck_dly_start));
    // defparam N466_vname.orig_name = N466;
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT5 /* N466_1 */ #(
            .INIT(32'b11010101010101010101010101010101))
        N466_1 (
            .Z (N449),
            .I0 (N165),
            .I1 (wl_state_4),
            .I2 (cnt[3]),
            .I3 (cnt[2]),
            .I4 (_N58280));
	// LUT = (~I0)|(I1&I2&I3&I4) ;

    GTP_LUT4 /* \N467_1[0]  */ #(
            .INIT(16'b1111111111011111))
        \N467_1[0]  (
            .Z (N467[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (wrlvl_dq_r[2]),
            .I2 (dq_vld),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I2)|(~I0)|(I1)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[1]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[1]  (
            .Z (N467[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[0]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[2]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[2]  (
            .Z (N467[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[1]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[3]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[3]  (
            .Z (N467[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT5M /* N491_1 */ #(
            .INIT(32'b01010101010101010001010100010000))
        N491_1 (
            .Z (N491),
            .I0 (N500[4]),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[1]),
            .I3 (_N12),
            .I4 (N63),
            .ID (wl_next_state[0]));
	// LUT = (~ID&~I2&I3&~I4)|(~ID&~I1&I2&~I4)|(~I0&I4) ;

    GTP_DFF_C /* ck_check_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_check_done_vname (
            .Q (ck_check_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61851));
    // defparam ck_check_done_vname.orig_name = ck_check_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:535

    GTP_LUT5 /* ck_check_done_ce_mux */ #(
            .INIT(32'b00001111000010000000111100000000))
        ck_check_done_ce_mux (
            .Z (_N61851),
            .I0 (N334),
            .I1 (N228),
            .I2 (wl_state_6),
            .I3 (ck_check_done),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I2&I3)|(I0&I1&~I2&I4) ;

    GTP_DFF_CE /* \ck_dly_set_bin_tra[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[0]  (
            .Q (ck_dly_set_bin_tra[0]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[1]  (
            .Q (ck_dly_set_bin_tra[1]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[2]  (
            .Q (ck_dly_set_bin_tra[2]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[3]  (
            .Q (ck_dly_set_bin_tra[3]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[4]  (
            .Q (ck_dly_set_bin_tra[4]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[5]  (
            .Q (ck_dly_set_bin_tra[5]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[6]  (
            .Q (ck_dly_set_bin_tra[6]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_set_bin_tra[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin_tra[7]  (
            .Q (ck_dly_set_bin_tra[7]),
            .C (N0),
            .CE (N409),
            .CLK (ddrphy_clkin),
            .D (ck_dly_step[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \ck_dly_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[0]  (
            .Q (ck_dly_step[0]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[1]  (
            .Q (ck_dly_step[1]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[2]  (
            .Q (ck_dly_step[2]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[3]  (
            .Q (ck_dly_step[3]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[4]  (
            .Q (ck_dly_step[4]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[5]  (
            .Q (ck_dly_step[5]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[6]  (
            .Q (ck_dly_step[6]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[7]  (
            .Q (ck_dly_step[7]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (_N34235));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5M /* \cnt[4:0]_2135  */ #(
            .INIT(32'b00000000111100010000000011110010))
        \cnt[4:0]_2135  (
            .Z (_N34235),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[0]),
            .I2 (N63),
            .I3 (cnt[0]),
            .I4 (wl_next_state[1]),
            .ID (_N12));
	// LUT = (ID&~I1&~I3&~I4)|(~I0&~I1&~I3&I4)|(I2&~I3) ;

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_C /* ddrphy_gatei */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_gatei_vname (
            .Q (ddrphy_gatei),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61846));
    // defparam ddrphy_gatei_vname.orig_name = ddrphy_gatei;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:413

    GTP_LUT5M /* ddrphy_gatei_ce_mux */ #(
            .INIT(32'b11111110000000101101111100000000))
        ddrphy_gatei_ce_mux (
            .Z (_N61846),
            .I0 (_N7985),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[1]),
            .I3 (ddrphy_gatei),
            .I4 (wl_next_state[0]),
            .ID (_N64140));
	// LUT = (~I2&I3&~I4)|(I2&I3&I4)|(I0&~I1&~I2&I4)|(~ID&I2&I3)|(I1&I3) ;

    GTP_DFF_C /* dq_rising */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_rising_vname (
            .Q (dq_rising),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61852));
    // defparam dq_rising_vname.orig_name = dq_rising;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:559

    GTP_LUT4 /* dq_rising_ce_mux */ #(
            .INIT(16'b0011001000110000))
        dq_rising_ce_mux (
            .Z (_N61852),
            .I0 (_N63807),
            .I1 (wl_state_6),
            .I2 (dq_rising),
            .I3 (N228));
	// LUT = (~I1&I2)|(I0&~I1&I3) ;

    GTP_DFF_C /* dq_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_vld_vname (
            .Q (dq_vld),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61847));
    // defparam dq_vld_vname.orig_name = dq_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:453

    GTP_LUT5 /* dq_vld_ce_mux */ #(
            .INIT(32'b01011101000011000101010100000000))
        dq_vld_ce_mux (
            .Z (_N61847),
            .I0 (wl_state_6),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (dq_vld),
            .I4 (_N58652));
	// LUT = (~I0&I3)|(I1&~I2&I4) ;

    GTP_DFF_CE /* \step_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[0]  (
            .Q (step_cnt[0]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[1]  (
            .Q (step_cnt[1]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[2]  (
            .Q (step_cnt[2]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[3]  (
            .Q (step_cnt[3]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[4]  (
            .Q (step_cnt[4]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[5]  (
            .Q (step_cnt[5]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[6]  (
            .Q (step_cnt[6]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[7]  (
            .Q (step_cnt[7]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \vld_init_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[0]  (
            .Q (vld_init_cnt[0]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[1]  (
            .Q (vld_init_cnt[1]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[2]  (
            .Q (vld_init_cnt[2]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[3]  (
            .Q (vld_init_cnt[3]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[4]  (
            .Q (vld_init_cnt[4]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[5]  (
            .Q (vld_init_cnt[5]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[6]  (
            .Q (vld_init_cnt[6]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[7]  (
            .Q (vld_init_cnt[7]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_C /* wl_done_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_done_flag_vname (
            .Q (wl_done_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61848));
    // defparam wl_done_flag_vname.orig_name = wl_done_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:463

    GTP_LUT3 /* wl_done_flag_ce_mux */ #(
            .INIT(8'b00001110))
        wl_done_flag_ce_mux (
            .Z (_N61848),
            .I0 (wl_state_6),
            .I1 (wl_done_flag),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_P /* wl_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wl_state_0_vname (
            .Q (wl_state_0),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam wl_state_0_vname.orig_name = wl_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_1_vname (
            .Q (wl_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam wl_state_1_vname.orig_name = wl_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_2_vname (
            .Q (wl_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N9));
    // defparam wl_state_2_vname.orig_name = wl_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_3_vname (
            .Q (wl_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam wl_state_3_vname.orig_name = wl_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_4_vname (
            .Q (wl_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N12));
    // defparam wl_state_4_vname.orig_name = wl_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_5_vname (
            .Q (wl_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N15));
    // defparam wl_state_5_vname.orig_name = wl_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_6_vname (
            .Q (wl_state_6),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N22));
    // defparam wl_state_6_vname.orig_name = wl_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT3 /* \wl_state_fsm[2:0]_5  */ #(
            .INIT(8'b00001110))
        \wl_state_fsm[2:0]_5  (
            .Z (_N2),
            .I0 (wl_state_6),
            .I1 (wl_state_0),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* \wl_state_fsm[2:0]_10  */ #(
            .INIT(16'b0010001011110010))
        \wl_state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (wl_state_2),
            .I1 (cnt[4]),
            .I2 (wl_state_1),
            .I3 (N14));
	// LUT = (I2&~I3)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT2 /* \wl_state_fsm[2:0]_11  */ #(
            .INIT(4'b1000))
        \wl_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (cnt[4]),
            .I1 (wl_state_2));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT5 /* \wl_state_fsm[2:0]_17  */ #(
            .INIT(32'b11111000100010001000100010001000))
        \wl_state_fsm[2:0]_17  (
            .Z (_N22),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_6),
            .I2 (wl_state_4),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I1)|(I2&I3&I4) ;

    GTP_LUT5 /* \wl_state_fsm[2:0]_18  */ #(
            .INIT(32'b10100000111011001010000010100000))
        \wl_state_fsm[2:0]_18  (
            .Z (_N6),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_4),
            .I2 (wl_state_0),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I2)|(I1&~I3&I4) ;

    GTP_DFF_CE /* \wrlvl_ck_check_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[0]  (
            .Q (wrlvl_ck_check_seq[0]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[1]  (
            .Q (wrlvl_ck_check_seq[1]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[2]  (
            .Q (wrlvl_ck_check_seq[2]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[3]  (
            .Q (wrlvl_ck_check_seq[3]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[4]  (
            .Q (wrlvl_ck_check_seq[4]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[5]  (
            .Q (wrlvl_ck_check_seq[5]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_C /* wrlvl_ck_dly_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_flag_vname (
            .Q (wrlvl_ck_dly_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61849));
    // defparam wrlvl_ck_dly_flag_vname.orig_name = wrlvl_ck_dly_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5M /* wrlvl_ck_dly_flag_ce_mux */ #(
            .INIT(32'b11111111111110110101010100000000))
        wrlvl_ck_dly_flag_ce_mux (
            .Z (_N61849),
            .I0 (wrlvl_ck_check_seq[3]),
            .I1 (_N63790),
            .I2 (wrlvl_ck_check_seq[4]),
            .I3 (wrlvl_ck_dly_flag),
            .I4 (N173),
            .ID (wrlvl_ck_dly_done));
	// LUT = (I3&I4)|(I2&I4)|(~I1&I4)|(I0&I4)|(~ID&I3) ;

    GTP_DFF_C /* wrlvl_ck_dly_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_pass_vname (
            .Q (wrlvl_ck_dly_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61850));
    // defparam wrlvl_ck_dly_pass_vname.orig_name = wrlvl_ck_dly_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5 /* wrlvl_ck_dly_pass_ce_mux */ #(
            .INIT(32'b11111111000000101111111100000000))
        wrlvl_ck_dly_pass_ce_mux (
            .Z (_N61850),
            .I0 (_N63790),
            .I1 (wrlvl_ck_check_seq[4]),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_dly_pass),
            .I4 (N173));
	// LUT = (I3)|(I0&~I1&~I2&I4) ;

    GTP_DFF_P /* \wrlvl_dq_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[0]  (
            .Q (wrlvl_dq_r[0]),
            .CLK (ddrphy_clkin),
            .D (N417[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[1]  (
            .Q (wrlvl_dq_r[1]),
            .CLK (ddrphy_clkin),
            .D (N417[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[2]  (
            .Q (wrlvl_dq_r[2]),
            .CLK (ddrphy_clkin),
            .D (N417[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_PE /* \wrlvl_dq_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[0]  (
            .Q (wrlvl_dq_seq[0]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[1]  (
            .Q (wrlvl_dq_seq[1]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[2]  (
            .Q (wrlvl_dq_seq[2]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[3]  (
            .Q (wrlvl_dq_seq[3]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[3]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_C /* wrlvl_dqs */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_vname (
            .Q (wrlvl_dqs),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_3));
    // defparam wrlvl_dqs_vname.orig_name = wrlvl_dqs;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:375

    GTP_DFF_C /* wrlvl_dqs_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_en_vname (
            .Q (wrlvl_dqs_en),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N56));
    // defparam wrlvl_dqs_en_vname.orig_name = wrlvl_dqs_en;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:350

    GTP_LUT1 /* wrlvl_dqs_en_inv */ #(
            .INIT(2'b01))
        wrlvl_dqs_en_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs [2] ),
            .I0 (wrlvl_dqs_en));
	// LUT = ~I0 ;

    GTP_DFF_C /* wrlvl_dqs_resp */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_resp_vname (
            .Q (wrlvl_dqs_resp),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N301));
    // defparam wrlvl_dqs_resp_vname.orig_name = wrlvl_dqs_resp;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:383

    GTP_DFF_C /* wrlvl_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_error_vname (
            .Q (wrlvl_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_5));
    // defparam wrlvl_error_vname.orig_name = wrlvl_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:569

    GTP_DFF_CE /* \wrlvl_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[0]  (
            .Q (wrlvl_step[0]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[1]  (
            .Q (wrlvl_step[1]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[2]  (
            .Q (wrlvl_step[2]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[3]  (
            .Q (wrlvl_step[3]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[4]  (
            .Q (wrlvl_step[4]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[5]  (
            .Q (wrlvl_step[5]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[6]  (
            .Q (wrlvl_step[6]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[7]  (
            .Q (wrlvl_step[7]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433


endmodule


module ipsxb_ddrphy_dqs_rddata_align_v1_3
(
    input [63:0] ddrphy_rdata,
    input N0,
    input ddrphy_clkin,
    input ddrphy_read_valid,
    input dqs_gate_vld,
    input gate_adj_done,
    input rdel_cal_vld,
    output dqs_gate_check_pass,
    output gate_check,
    output rddata_check_pass,
    output rdel_rvalid,
    output read_valid
);
    wire N118;
    wire [3:0] N331;
    wire _N9;
    wire _N16;
    wire _N19;
    wire _N21;
    wire _N59031;
    wire _N59038;
    wire _N61854;
    wire _N61855;
    wire _N63014;
    wire _N63018;
    wire _N63022;
    wire _N63026;
    wire _N63030;
    wire _N63038;
    wire _N63042;
    wire _N63046;
    wire _N63050;
    wire _N63054;
    wire _N63058;
    wire _N63062;
    wire _N63066;
    wire _N63070;
    wire _N63073;
    wire _N63619;
    wire _N63623;
    wire _N63627;
    wire _N63631;
    wire _N63635;
    wire _N63639;
    wire _N63643;
    wire _N63644;
    wire _N63650;
    wire _N63654;
    wire _N63667;
    wire _N63671;
    wire _N63675;
    wire _N63679;
    wire _N63682;
    wire _N63686;
    wire [2:0] gdet_next_state;
    wire gdet_state_0;
    wire gdet_state_1;
    wire gdet_state_2;
    wire gdet_state_3;
    wire gdet_state_4;
    wire [63:0] read_data;

    GTP_LUT3 /* N21_2 */ #(
            .INIT(8'b10000000))
        N21_2 (
            .Z (N331[2]),
            .I0 (_N59038),
            .I1 (read_valid),
            .I2 (_N59031));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_or[1]  */ #(
            .INIT(8'b11110010))
        \N57_12_or[1]  (
            .Z (gdet_next_state[1]),
            .I0 (gdet_state_2),
            .I1 (gate_adj_done),
            .I2 (_N16));
	// LUT = (I2)|(I0&~I1) ;

    GTP_LUT3 /* \N57_12_or[2]_1  */ #(
            .INIT(8'b11001110))
        \N57_12_or[2]_1  (
            .Z (gdet_next_state[2]),
            .I0 (gdet_state_4),
            .I1 (gdet_state_3),
            .I2 (gate_adj_done));
	// LUT = (I1)|(I0&~I2) ;

    GTP_LUT5 /* N118_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_5 (
            .Z (_N63667),
            .I0 (read_data[22]),
            .I1 (read_data[20]),
            .I2 (read_data[14]),
            .I3 (read_data[12]),
            .I4 (read_data[28]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_9 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_9 (
            .Z (_N63671),
            .I0 (read_data[44]),
            .I1 (read_data[38]),
            .I2 (read_data[36]),
            .I3 (read_data[30]),
            .I4 (read_data[46]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_13 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N118_13 (
            .Z (_N63675),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[3]),
            .I4 (read_data[62]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N118_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N118_17 (
            .Z (_N63679),
            .I0 (read_data[35]),
            .I1 (read_data[27]),
            .I2 (read_data[19]),
            .I3 (read_data[11]),
            .I4 (read_data[43]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N118_20 */ #(
            .INIT(32'b00010000000000000000000000000000))
        N118_20 (
            .Z (_N63682),
            .I0 (read_data[59]),
            .I1 (read_data[51]),
            .I2 (read_data[6]),
            .I3 (read_data[4]),
            .I4 (gdet_state_3));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT4 /* N118_24 */ #(
            .INIT(16'b1000000000000000))
        N118_24 (
            .Z (_N63686),
            .I0 (_N63675),
            .I1 (_N63671),
            .I2 (_N63667),
            .I3 (_N63679));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT3 /* N118_25 */ #(
            .INIT(8'b10000000))
        N118_25 (
            .Z (N118),
            .I0 (_N63686),
            .I1 (_N63682),
            .I2 (_N59031));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N172_59 */ #(
            .INIT(16'b1000000000000000))
        N172_59 (
            .Z (_N63014),
            .I0 (read_data[19]),
            .I1 (read_data[11]),
            .I2 (read_data[3]),
            .I3 (read_data[27]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N172_63 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N172_63 (
            .Z (_N63018),
            .I0 (read_data[51]),
            .I1 (read_data[43]),
            .I2 (read_data[35]),
            .I3 (read_data[4]),
            .I4 (read_data[59]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N172_67 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_67 (
            .Z (_N63022),
            .I0 (read_data[20]),
            .I1 (read_data[14]),
            .I2 (read_data[12]),
            .I3 (read_data[6]),
            .I4 (read_data[22]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_71 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_71 (
            .Z (_N63026),
            .I0 (read_data[38]),
            .I1 (read_data[36]),
            .I2 (read_data[30]),
            .I3 (read_data[28]),
            .I4 (read_data[44]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_75 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_75 (
            .Z (_N63030),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[46]),
            .I4 (read_data[62]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_79 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_79 (
            .Z (_N59038),
            .I0 (_N63026),
            .I1 (_N63022),
            .I2 (_N63018),
            .I3 (_N63014),
            .I4 (_N63030));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_83 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_83 (
            .Z (_N63038),
            .I0 (read_data[9]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[13]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_87 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_87 (
            .Z (_N63042),
            .I0 (read_data[23]),
            .I1 (read_data[21]),
            .I2 (read_data[17]),
            .I3 (read_data[15]),
            .I4 (read_data[25]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_91 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_91 (
            .Z (_N63046),
            .I0 (read_data[37]),
            .I1 (read_data[33]),
            .I2 (read_data[31]),
            .I3 (read_data[29]),
            .I4 (read_data[39]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_95 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_95 (
            .Z (_N63050),
            .I0 (read_data[49]),
            .I1 (read_data[47]),
            .I2 (read_data[45]),
            .I3 (read_data[41]),
            .I4 (read_data[53]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_99 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N172_99 (
            .Z (_N63054),
            .I0 (read_data[61]),
            .I1 (read_data[57]),
            .I2 (read_data[55]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N172_103 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_103 (
            .Z (_N63058),
            .I0 (read_data[16]),
            .I1 (read_data[10]),
            .I2 (read_data[8]),
            .I3 (read_data[2]),
            .I4 (read_data[18]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_107 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_107 (
            .Z (_N63062),
            .I0 (read_data[34]),
            .I1 (read_data[32]),
            .I2 (read_data[26]),
            .I3 (read_data[24]),
            .I4 (read_data[40]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_111 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_111 (
            .Z (_N63066),
            .I0 (read_data[56]),
            .I1 (read_data[50]),
            .I2 (read_data[48]),
            .I3 (read_data[42]),
            .I4 (read_data[58]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_115 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_115 (
            .Z (_N63070),
            .I0 (_N63050),
            .I1 (_N63046),
            .I2 (_N63042),
            .I3 (_N63038),
            .I4 (_N59038));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N172_118 */ #(
            .INIT(16'b1000000000000000))
        N172_118 (
            .Z (_N63073),
            .I0 (_N63062),
            .I1 (_N63058),
            .I2 (_N63054),
            .I3 (_N63066));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N257_40 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N257_40 (
            .Z (_N63619),
            .I0 (read_data[26]),
            .I1 (read_data[24]),
            .I2 (read_data[18]),
            .I3 (read_data[16]),
            .I4 (read_data[32]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N257_44 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N257_44 (
            .Z (_N63623),
            .I0 (read_data[48]),
            .I1 (read_data[42]),
            .I2 (read_data[40]),
            .I3 (read_data[34]),
            .I4 (read_data[50]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N257_48 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N257_48 (
            .Z (_N63627),
            .I0 (read_data[56]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[58]));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N257_52 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_52 (
            .Z (_N63631),
            .I0 (read_data[17]),
            .I1 (read_data[15]),
            .I2 (read_data[13]),
            .I3 (read_data[9]),
            .I4 (read_data[21]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_56 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_56 (
            .Z (_N63635),
            .I0 (read_data[31]),
            .I1 (read_data[29]),
            .I2 (read_data[25]),
            .I3 (read_data[23]),
            .I4 (read_data[33]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_60 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_60 (
            .Z (_N63639),
            .I0 (read_data[45]),
            .I1 (read_data[41]),
            .I2 (read_data[39]),
            .I3 (read_data[37]),
            .I4 (read_data[47]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_64 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_64 (
            .Z (_N63643),
            .I0 (read_data[57]),
            .I1 (read_data[55]),
            .I2 (read_data[53]),
            .I3 (read_data[49]),
            .I4 (read_data[61]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_65 */ #(
            .INIT(32'b00000000000000001000000000000000))
        N257_65 (
            .Z (_N63644),
            .I0 (read_data[10]),
            .I1 (read_data[8]),
            .I2 (read_data[2]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&I3&~I4 ;

    GTP_LUT4 /* N257_71 */ #(
            .INIT(16'b1000000000000000))
        N257_71 (
            .Z (_N63650),
            .I0 (_N63639),
            .I1 (_N63635),
            .I2 (_N63631),
            .I3 (_N63643));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N257_72 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N257_72 (
            .Z (_N59031),
            .I0 (_N63644),
            .I1 (_N63627),
            .I2 (_N63623),
            .I3 (_N63619),
            .I4 (_N63650));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_DFF_C /* dqs_gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_check_pass_vname (
            .Q (dqs_gate_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N118));
    // defparam dqs_gate_check_pass_vname.orig_name = dqs_gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:406

    GTP_DFF_C /* gate_check */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_vname (
            .Q (gate_check),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N16));
    // defparam gate_check_vname.orig_name = gate_check;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:389

    GTP_DFF_P /* gdet_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gdet_state_0_vname (
            .Q (gdet_state_0),
            .CLK (ddrphy_clkin),
            .D (_N9),
            .P (N0));
    // defparam gdet_state_0_vname.orig_name = gdet_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_1_vname (
            .Q (gdet_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[0]));
    // defparam gdet_state_1_vname.orig_name = gdet_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_2_vname (
            .Q (gdet_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N19));
    // defparam gdet_state_2_vname.orig_name = gdet_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_3_vname (
            .Q (gdet_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N21));
    // defparam gdet_state_3_vname.orig_name = gdet_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_4_vname (
            .Q (gdet_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[2]));
    // defparam gdet_state_4_vname.orig_name = gdet_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT5 /* \gdet_state_fsm[2:0]_15  */ #(
            .INIT(32'b10101010000000001011101000110000))
        \gdet_state_fsm[2:0]_15  (
            .Z (gdet_next_state[0]),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_1),
            .I3 (gdet_state_0),
            .I4 (N331[2]));
	// LUT = (I0&I3)|(~I1&I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT3 /* \gdet_state_fsm[2:0]_17  */ #(
            .INIT(8'b01000000))
        \gdet_state_fsm[2:0]_17  (
            .Z (_N16),
            .I0 (gate_adj_done),
            .I1 (gdet_state_1),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT4 /* \gdet_state_fsm[2:0]_20  */ #(
            .INIT(16'b0011000000100010))
        \gdet_state_fsm[2:0]_20  (
            .Z (_N19),
            .I0 (gdet_state_2),
            .I1 (gate_adj_done),
            .I2 (gdet_state_1),
            .I3 (N331[2]));
	// LUT = (I0&~I1&~I3)|(~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT3 /* \gdet_state_fsm[2:0]_22  */ #(
            .INIT(8'b00100000))
        \gdet_state_fsm[2:0]_22  (
            .Z (_N21),
            .I0 (gdet_state_2),
            .I1 (gate_adj_done),
            .I2 (N331[2]));
	// LUT = I0&~I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT5 /* \gdet_state_fsm[2:0]_36  */ #(
            .INIT(32'b11110011111100001011001110100000))
        \gdet_state_fsm[2:0]_36  (
            .Z (_N9),
            .I0 (gdet_state_2),
            .I1 (dqs_gate_vld),
            .I2 (gate_adj_done),
            .I3 (gdet_state_0),
            .I4 (_N63654));
	// LUT = (~I1&I3)|(I0&I2)|(I2&I4) ;

    GTP_LUT2 /* \gdet_state_fsm[2:0]_39_2  */ #(
            .INIT(4'b1110))
        \gdet_state_fsm[2:0]_39_2  (
            .Z (_N63654),
            .I0 (gdet_state_4),
            .I1 (gdet_state_1));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* rddata_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rddata_check_pass_vname (
            .Q (rddata_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61855));
    // defparam rddata_check_pass_vname.orig_name = rddata_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:416

    GTP_LUT5 /* rddata_check_pass_ce_mux */ #(
            .INIT(32'b11111111110011001111101011001000))
        rddata_check_pass_ce_mux (
            .Z (_N61855),
            .I0 (gdet_next_state[0]),
            .I1 (N118),
            .I2 (gdet_next_state[2]),
            .I3 (rddata_check_pass),
            .I4 (gdet_next_state[1]));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2)|(I1&I4)|(I2&I3)|(I3&I4) ;

    GTP_DFF_C /* \rddata_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[0]  (
            .Q (read_data[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[1]  (
            .Q (read_data[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[2]  (
            .Q (read_data[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[3]  (
            .Q (read_data[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[4]  (
            .Q (read_data[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[5]  (
            .Q (read_data[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[6]  (
            .Q (read_data[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[7]  (
            .Q (read_data[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[8]  (
            .Q (read_data[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[9]  (
            .Q (read_data[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[10]  (
            .Q (read_data[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[11]  (
            .Q (read_data[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[12]  (
            .Q (read_data[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[13]  (
            .Q (read_data[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[14]  (
            .Q (read_data[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[15]  (
            .Q (read_data[15]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[16]  (
            .Q (read_data[16]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[16]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[17]  (
            .Q (read_data[17]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[17]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[18]  (
            .Q (read_data[18]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[18]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[19]  (
            .Q (read_data[19]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[19]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[20]  (
            .Q (read_data[20]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[20]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[21]  (
            .Q (read_data[21]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[21]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[22]  (
            .Q (read_data[22]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[22]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[23]  (
            .Q (read_data[23]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[23]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[24]  (
            .Q (read_data[24]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[24]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[25]  (
            .Q (read_data[25]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[25]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[26]  (
            .Q (read_data[26]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[26]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[27]  (
            .Q (read_data[27]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[27]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[28]  (
            .Q (read_data[28]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[28]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[29]  (
            .Q (read_data[29]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[29]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[30]  (
            .Q (read_data[30]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[30]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[31]  (
            .Q (read_data[31]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[31]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[32]  (
            .Q (read_data[32]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[32]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[33]  (
            .Q (read_data[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[34]  (
            .Q (read_data[34]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[34]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[35]  (
            .Q (read_data[35]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[35]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[36]  (
            .Q (read_data[36]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[36]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[37]  (
            .Q (read_data[37]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[37]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[38]  (
            .Q (read_data[38]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[38]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[39]  (
            .Q (read_data[39]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[39]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[40]  (
            .Q (read_data[40]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[40]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[41]  (
            .Q (read_data[41]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[41]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[42]  (
            .Q (read_data[42]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[42]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[43]  (
            .Q (read_data[43]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[43]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[44]  (
            .Q (read_data[44]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[44]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[45]  (
            .Q (read_data[45]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[45]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[46]  (
            .Q (read_data[46]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[46]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[47]  (
            .Q (read_data[47]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[47]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[48]  (
            .Q (read_data[48]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[48]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[49]  (
            .Q (read_data[49]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[49]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[50]  (
            .Q (read_data[50]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[50]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[51]  (
            .Q (read_data[51]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[51]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[52]  (
            .Q (read_data[52]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[52]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[53]  (
            .Q (read_data[53]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[53]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[54]  (
            .Q (read_data[54]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[54]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[55]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[55]  (
            .Q (read_data[55]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[55]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[56]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[56]  (
            .Q (read_data[56]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[56]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[57]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[57]  (
            .Q (read_data[57]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[57]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[58]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[58]  (
            .Q (read_data[58]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[58]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[59]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[59]  (
            .Q (read_data[59]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[59]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[60]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[60]  (
            .Q (read_data[60]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[60]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[61]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[61]  (
            .Q (read_data[61]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[61]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[62]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[62]  (
            .Q (read_data[62]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[62]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[63]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[63]  (
            .Q (read_data[63]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[63]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_P /* rdel_rvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rdel_rvalid_vname (
            .Q (rdel_rvalid),
            .CLK (ddrphy_clkin),
            .D (_N61854),
            .P (N0));
    // defparam rdel_rvalid_vname.orig_name = rdel_rvalid;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:427

    GTP_LUT5 /* rdel_rvalid_ce_mux */ #(
            .INIT(32'b10110011111100110011001111110011))
        rdel_rvalid_ce_mux (
            .Z (_N61854),
            .I0 (_N63073),
            .I1 (rdel_cal_vld),
            .I2 (rdel_rvalid),
            .I3 (read_valid),
            .I4 (_N63070));
	// LUT = (~I1)|(I2&~I3)|(I0&I2&I4) ;

    GTP_DFF_C /* rdvalid_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdvalid_r1 (
            .Q (read_valid),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_read_valid));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249


endmodule


module ipsxb_ddrphy_dqsi_rdel_cal_v1_2
(
    input [7:0] dll_step,
    input N0,
    input N635,
    input _N538,
    input _N58300,
    input _N63085,
    input _N63086,
    input ddrphy_clkin,
    input init_adj_rdel,
    input rdel_calibration,
    input rdel_move_en,
    input rdel_ov,
    input read_data_valid,
    input reinit_adj_rdel,
    output [29:0] N735,
    output [9:0] cnt,
    output [7:0] default_samp_position,
    output [7:0] init_dqsi_value,
    output [2:0] rdel_ctrl_wire,
    output [7:0] total_margin_div2,
    output N456,
    output _N45177_3,
    output _N45177_5,
    output _N63113,
    output adj_rdel_done,
    output rdel_cal_vld,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_calibration_d,
    output rdel_calibration_rising,
    output rdel_move_done,
    output reinit_adj_rdel_d
);
    wire [6:0] \N28_1.co ;
    wire [7:0] \N43_1.co ;
    wire N53;
    wire [8:0] \N53.co ;
    wire N108;
    wire [10:0] \N108.co ;
    wire N167;
    wire [10:0] \N167.co ;
    wire [2:0] N247;
    wire [8:0] N285;
    wire N337;
    wire N340;
    wire N377;
    wire N384;
    wire N446;
    wire [7:0] N457;
    wire [7:0] N467;
    wire N570;
    wire N598;
    wire N603;
    wire [9:0] N604;
    wire N607;
    wire [7:0] N608;
    wire N610;
    wire [7:0] N611;
    wire N619;
    wire N632;
    wire [6:0] N667;
    wire N680;
    wire N684;
    wire N695_inv;
    wire [7:0] N715;
    wire [7:0] N717;
    wire [7:0] N721;
    wire _N2;
    wire _N3;
    wire _N134;
    wire _N138;
    wire _N140;
    wire _N142;
    wire _N276;
    wire _N278;
    wire _N280;
    wire _N2766;
    wire _N5180;
    wire _N5181;
    wire _N5182;
    wire _N5183;
    wire _N5184;
    wire _N5185;
    wire _N5186;
    wire _N5285;
    wire _N5286;
    wire _N5287;
    wire _N5288;
    wire _N5289;
    wire _N5290;
    wire _N5309;
    wire _N5310;
    wire _N5311;
    wire _N5312;
    wire _N5313;
    wire _N5314;
    wire _N5315;
    wire _N5316;
    wire _N5319;
    wire _N5320;
    wire _N5321;
    wire _N5322;
    wire _N5323;
    wire _N5324;
    wire _N5325;
    wire _N5328;
    wire _N5329;
    wire _N5330;
    wire _N5331;
    wire _N5332;
    wire _N5333;
    wire _N5334;
    wire _N5335;
    wire _N6042;
    wire _N6043;
    wire _N6044;
    wire _N6045;
    wire _N6046;
    wire _N6047;
    wire _N6048;
    wire _N8103;
    wire _N8137_inv;
    wire _N8166_inv;
    wire _N8176;
    wire _N8177;
    wire _N8178;
    wire _N8179;
    wire _N8180;
    wire _N8181;
    wire _N12063;
    wire _N46869;
    wire _N49543;
    wire _N61856;
    wire _N61857;
    wire _N61858;
    wire _N61859;
    wire _N61860;
    wire _N61861;
    wire _N63103;
    wire _N63105;
    wire _N63108;
    wire _N63118;
    wire _N63119;
    wire _N63122;
    wire _N63126;
    wire _N63906;
    wire [7:0] adj_cnt;
    wire adj_inc_dec_n;
    wire [7:0] left_margin;
    wire [7:0] next_default_samp_position;
    wire [2:0] rdel_ctrl;
    wire [3:0] rdel_ov_d;
    wire rdel_ov_sync;
    wire [7:0] right_margin;
    wire [7:0] samp_win_size;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_8;
    wire state_9;
    wire state_10;
    wire state_11;
    wire [8:0] total_margin;

    GTP_LUT2 /* \N17[0]  */ #(
            .INIT(4'b1110))
        \N17[0]  (
            .Z (init_dqsi_value[0]),
            .I0 (dll_step[0]),
            .I1 (dll_step[7]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:392

    GTP_LUT2 /* \N17[1]  */ #(
            .INIT(4'b1110))
        \N17[1]  (
            .Z (init_dqsi_value[1]),
            .I0 (dll_step[1]),
            .I1 (dll_step[7]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:392

    GTP_LUT2 /* \N17[2]  */ #(
            .INIT(4'b1110))
        \N17[2]  (
            .Z (init_dqsi_value[2]),
            .I0 (dll_step[2]),
            .I1 (dll_step[7]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:392

    GTP_LUT2 /* \N17[3]  */ #(
            .INIT(4'b1110))
        \N17[3]  (
            .Z (init_dqsi_value[3]),
            .I0 (dll_step[3]),
            .I1 (dll_step[7]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:392

    GTP_LUT5CARRY /* \N28_1.fsub_1  */ #(
            .INIT(32'b10010000100100000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_1  (
            .COUT (\N28_1.co [1] ),
            .Z (_N8176),
            .CIN (),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (_N8137_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_2  */ #(
            .INIT(32'b11100000000100001111111111101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_2  (
            .COUT (\N28_1.co [2] ),
            .Z (_N8177),
            .CIN (\N28_1.co [1] ),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (_N8137_inv),
            .I3 (default_samp_position[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&I2&~I3)|(I1&I2&I3)|(I0&I2&I3) ;
	// CARRY = ((I3)|(I1)|(I0)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_3  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_3  (
            .COUT (\N28_1.co [3] ),
            .Z (_N8178),
            .CIN (\N28_1.co [2] ),
            .I0 (),
            .I1 (default_samp_position[3]),
            .I2 (_N8137_inv),
            .I3 (),
            .I4 (default_samp_position[3]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_4  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_4  (
            .COUT (\N28_1.co [4] ),
            .Z (_N8179),
            .CIN (\N28_1.co [3] ),
            .I0 (),
            .I1 (default_samp_position[4]),
            .I2 (_N8137_inv),
            .I3 (),
            .I4 (default_samp_position[4]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_5  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_5  (
            .COUT (\N28_1.co [5] ),
            .Z (_N8180),
            .CIN (\N28_1.co [4] ),
            .I0 (),
            .I1 (default_samp_position[5]),
            .I2 (_N8137_inv),
            .I3 (),
            .I4 (default_samp_position[5]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_6  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_6  (
            .COUT (),
            .Z (_N8181),
            .CIN (\N28_1.co [5] ),
            .I0 (),
            .I1 (default_samp_position[6]),
            .I2 (_N8137_inv),
            .I3 (),
            .I4 (default_samp_position[6]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* N33_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_1 (
            .COUT (_N5285),
            .Z (N717[1]),
            .CIN (),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_2 (
            .COUT (_N5286),
            .Z (N717[2]),
            .CIN (_N5285),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (default_samp_position[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_3 (
            .COUT (_N5287),
            .Z (N717[3]),
            .CIN (_N5286),
            .I0 (),
            .I1 (default_samp_position[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_4 (
            .COUT (_N5288),
            .Z (N717[4]),
            .CIN (_N5287),
            .I0 (),
            .I1 (default_samp_position[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_5 (
            .COUT (_N5289),
            .Z (N717[5]),
            .CIN (_N5288),
            .I0 (),
            .I1 (default_samp_position[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_6 (
            .COUT (_N5290),
            .Z (N717[6]),
            .CIN (_N5289),
            .I0 (),
            .I1 (default_samp_position[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_7 (
            .COUT (),
            .Z (N717[7]),
            .CIN (_N5290),
            .I0 (),
            .I1 (default_samp_position[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* \N43_1.fsub_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_1  (
            .COUT (\N43_1.co [1] ),
            .Z (N715[1]),
            .CIN (),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_2  */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_2  (
            .COUT (\N43_1.co [2] ),
            .Z (N715[2]),
            .CIN (\N43_1.co [1] ),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (default_samp_position[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_3  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_3  (
            .COUT (\N43_1.co [3] ),
            .Z (N715[3]),
            .CIN (\N43_1.co [2] ),
            .I0 (),
            .I1 (default_samp_position[3]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[3]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_4  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_4  (
            .COUT (\N43_1.co [4] ),
            .Z (N715[4]),
            .CIN (\N43_1.co [3] ),
            .I0 (),
            .I1 (default_samp_position[4]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[4]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_5  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_5  (
            .COUT (\N43_1.co [5] ),
            .Z (N715[5]),
            .CIN (\N43_1.co [4] ),
            .I0 (),
            .I1 (default_samp_position[5]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[5]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_6  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_6  (
            .COUT (\N43_1.co [6] ),
            .Z (N715[6]),
            .CIN (\N43_1.co [5] ),
            .I0 (),
            .I1 (default_samp_position[6]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[6]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_7  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_7  (
            .COUT (),
            .Z (N715[7]),
            .CIN (\N43_1.co [6] ),
            .I0 (),
            .I1 (default_samp_position[7]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[7]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N53.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_0  (
            .COUT (\N53.co [0] ),
            .Z (),
            .CIN (),
            .I0 (init_dqsi_value[0]),
            .I1 (adj_cnt[0]),
            .I2 (init_dqsi_value[1]),
            .I3 (adj_cnt[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5CARRY /* \N53.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_1  (
            .COUT (\N53.co [2] ),
            .Z (),
            .CIN (\N53.co [0] ),
            .I0 (init_dqsi_value[2]),
            .I1 (adj_cnt[2]),
            .I2 (init_dqsi_value[3]),
            .I3 (adj_cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5CARRY /* \N53.eq_2  */ #(
            .INIT(32'b00000000000000000000000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_2  (
            .COUT (\N53.co [4] ),
            .Z (),
            .CIN (\N53.co [2] ),
            .I0 (dll_step[4]),
            .I1 (adj_cnt[4]),
            .I2 (dll_step[5]),
            .I3 (dll_step[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5CARRY /* \N53.eq_3  */ #(
            .INIT(32'b00000000000000000001000100010001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_3  (
            .COUT (N53),
            .Z (),
            .CIN (\N53.co [4] ),
            .I0 (dll_step[6]),
            .I1 (dll_step[7]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (~I0&~I1) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5 /* N67_1_sum3 */ #(
            .INIT(32'b01111111100000001111111100000000))
        N67_1_sum3 (
            .Z (N721[4]),
            .I0 (adj_cnt[2]),
            .I1 (adj_cnt[1]),
            .I2 (adj_cnt[0]),
            .I3 (adj_cnt[4]),
            .I4 (adj_cnt[3]));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT5CARRY /* N85_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_1 (
            .COUT (_N5319),
            .Z (total_margin_div2[0]),
            .CIN (),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_2 (
            .COUT (_N5320),
            .Z (total_margin_div2[1]),
            .CIN (_N5319),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (samp_win_size[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_3 (
            .COUT (_N5321),
            .Z (total_margin_div2[2]),
            .CIN (_N5320),
            .I0 (),
            .I1 (samp_win_size[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_4 (
            .COUT (_N5322),
            .Z (total_margin_div2[3]),
            .CIN (_N5321),
            .I0 (),
            .I1 (samp_win_size[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_5 (
            .COUT (_N5323),
            .Z (total_margin_div2[4]),
            .CIN (_N5322),
            .I0 (),
            .I1 (samp_win_size[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_6 (
            .COUT (_N5324),
            .Z (total_margin_div2[5]),
            .CIN (_N5323),
            .I0 (),
            .I1 (samp_win_size[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_7 (
            .COUT (_N5325),
            .Z (total_margin_div2[6]),
            .CIN (_N5324),
            .I0 (),
            .I1 (samp_win_size[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_8 (
            .COUT (),
            .Z (total_margin_div2[7]),
            .CIN (_N5325),
            .I0 (),
            .I1 (total_margin[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5309),
            .Z (N604[1]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5310),
            .Z (N604[2]),
            .CIN (_N5309),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5311),
            .Z (N604[3]),
            .CIN (_N5310),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5312),
            .Z (N604[4]),
            .CIN (_N5311),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5313),
            .Z (N604[5]),
            .CIN (_N5312),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5314),
            .Z (N604[6]),
            .CIN (_N5313),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (_N5315),
            .Z (N604[7]),
            .CIN (_N5314),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_8 (
            .COUT (_N5316),
            .Z (N604[8]),
            .CIN (_N5315),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_9 (
            .COUT (),
            .Z (N604[9]),
            .CIN (_N5316),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* \N108.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_0  (
            .COUT (\N108.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_1  (
            .COUT (\N108.co [2] ),
            .Z (),
            .CIN (\N108.co [0] ),
            .I0 (default_samp_position[0]),
            .I1 (cnt[2]),
            .I2 (default_samp_position[1]),
            .I3 (cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_2  (
            .COUT (\N108.co [4] ),
            .Z (),
            .CIN (\N108.co [2] ),
            .I0 (default_samp_position[2]),
            .I1 (cnt[4]),
            .I2 (default_samp_position[3]),
            .I3 (cnt[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_3  (
            .COUT (\N108.co [6] ),
            .Z (),
            .CIN (\N108.co [4] ),
            .I0 (default_samp_position[4]),
            .I1 (cnt[6]),
            .I2 (default_samp_position[5]),
            .I3 (cnt[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_4  */ #(
            .INIT(32'b00000000000000000000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_4  (
            .COUT (N108),
            .Z (),
            .CIN (\N108.co [6] ),
            .I0 (default_samp_position[6]),
            .I1 (cnt[8]),
            .I2 (cnt[9]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N167.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_0  (
            .COUT (\N167.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_1  (
            .COUT (\N167.co [2] ),
            .Z (),
            .CIN (\N167.co [0] ),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[2]),
            .I2 (total_margin_div2[1]),
            .I3 (cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_2  (
            .COUT (\N167.co [4] ),
            .Z (),
            .CIN (\N167.co [2] ),
            .I0 (total_margin_div2[2]),
            .I1 (cnt[4]),
            .I2 (total_margin_div2[3]),
            .I3 (cnt[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_3  (
            .COUT (\N167.co [6] ),
            .Z (),
            .CIN (\N167.co [4] ),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (total_margin_div2[5]),
            .I3 (cnt[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_4  (
            .COUT (N167),
            .Z (),
            .CIN (\N167.co [6] ),
            .I0 (total_margin_div2[6]),
            .I1 (cnt[8]),
            .I2 (total_margin_div2[7]),
            .I3 (cnt[9]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT4 /* N247_0_2 */ #(
            .INIT(16'b0000001101010111))
        N247_0_2 (
            .Z (N247[0]),
            .I0 (cnt[1]),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (cnt[2]));
	// LUT = (~I0&~I3)|(~I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:570

    GTP_LUT5 /* \N247_1_1_or[0]_1  */ #(
            .INIT(32'b11110000111100001111000011100000))
        \N247_1_1_or[0]_1  (
            .Z (N247[1]),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (cnt[1]),
            .I3 (state_2),
            .I4 (_N46869));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3)|(I2&I4) ;

    GTP_LUT4 /* \N247_1_1_or[0]_3  */ #(
            .INIT(16'b0000000001010100))
        \N247_1_1_or[0]_3  (
            .Z (_N46869),
            .I0 (cnt[2]),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (cnt[3]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_LUT2 /* \N247_1_1_or[0]_5  */ #(
            .INIT(4'b1110))
        \N247_1_1_or[0]_5  (
            .Z (N680),
            .I0 (state_9),
            .I1 (state_5));
	// LUT = (I0)|(I1) ;

    GTP_LUT1 /* N249 */ #(
            .INIT(2'b01))
        N249 (
            .Z (rdel_ctrl_wire[0]),
            .I0 (rdel_ctrl[0]));
	// LUT = ~I0 ;

    GTP_LUT2 /* N252 */ #(
            .INIT(4'b0100))
        N252 (
            .Z (rdel_calibration_rising),
            .I0 (rdel_calibration_d),
            .I1 (rdel_calibration));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:618

    GTP_LUT5CARRY /* N264_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_0 (
            .COUT (_N6042),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_1 (
            .COUT (_N6043),
            .Z (N608[1]),
            .CIN (_N6042),
            .I0 (),
            .I1 (left_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_2 (
            .COUT (_N6044),
            .Z (N608[2]),
            .CIN (_N6043),
            .I0 (),
            .I1 (left_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_3 (
            .COUT (_N6045),
            .Z (N608[3]),
            .CIN (_N6044),
            .I0 (),
            .I1 (left_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_4 (
            .COUT (_N6046),
            .Z (N608[4]),
            .CIN (_N6045),
            .I0 (),
            .I1 (left_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_5 (
            .COUT (_N6047),
            .Z (N608[5]),
            .CIN (_N6046),
            .I0 (),
            .I1 (left_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_6 (
            .COUT (_N6048),
            .Z (N608[6]),
            .CIN (_N6047),
            .I0 (),
            .I1 (left_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_7 (
            .COUT (),
            .Z (N608[7]),
            .CIN (_N6048),
            .I0 (),
            .I1 (left_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N280_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_0 (
            .COUT (_N5180),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (right_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_1 (
            .COUT (_N5181),
            .Z (N611[1]),
            .CIN (_N5180),
            .I0 (),
            .I1 (right_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_2 (
            .COUT (_N5182),
            .Z (N611[2]),
            .CIN (_N5181),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_3 (
            .COUT (_N5183),
            .Z (N611[3]),
            .CIN (_N5182),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_4 (
            .COUT (_N5184),
            .Z (N611[4]),
            .CIN (_N5183),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_5 (
            .COUT (_N5185),
            .Z (N611[5]),
            .CIN (_N5184),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_6 (
            .COUT (_N5186),
            .Z (N611[6]),
            .CIN (_N5185),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_7 (
            .COUT (),
            .Z (N611[7]),
            .CIN (_N5186),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N285_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_1 (
            .COUT (_N5328),
            .Z (N285[0]),
            .CIN (),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_2 (
            .COUT (_N5329),
            .Z (N285[1]),
            .CIN (_N5328),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (right_margin[1]),
            .I3 (left_margin[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&I2&~I3)|(~I0&I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = ((I2&I3)|(I0&I1&I3)|(I0&I1&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_3 (
            .COUT (_N5330),
            .Z (N285[2]),
            .CIN (_N5329),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (left_margin[2]),
            .I3 (),
            .I4 (left_margin[2]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_4 (
            .COUT (_N5331),
            .Z (N285[3]),
            .CIN (_N5330),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (left_margin[3]),
            .I3 (),
            .I4 (left_margin[3]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_5 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_5 (
            .COUT (_N5332),
            .Z (N285[4]),
            .CIN (_N5331),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (left_margin[4]),
            .I3 (),
            .I4 (left_margin[4]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_6 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_6 (
            .COUT (_N5333),
            .Z (N285[5]),
            .CIN (_N5332),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (left_margin[5]),
            .I3 (),
            .I4 (left_margin[5]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_7 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_7 (
            .COUT (_N5334),
            .Z (N285[6]),
            .CIN (_N5333),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (left_margin[6]),
            .I3 (),
            .I4 (left_margin[6]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_8 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_8 (
            .COUT (_N5335),
            .Z (N285[7]),
            .CIN (_N5334),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (left_margin[7]),
            .I3 (),
            .I4 (left_margin[7]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_9 */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_9 (
            .COUT (),
            .Z (N285[8]),
            .CIN (_N5335),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT3 /* N295_mux2 */ #(
            .INIT(8'b01010111))
        N295_mux2 (
            .Z (_N2766),
            .I0 (samp_win_size[3]),
            .I1 (samp_win_size[2]),
            .I2 (samp_win_size[1]));
	// LUT = (~I0)|(~I1&~I2) ;

    GTP_LUT2 /* N337 */ #(
            .INIT(4'b1000))
        N337_vname (
            .Z (N337),
            .I0 (state_11),
            .I1 (rdel_calibration));
    // defparam N337_vname.orig_name = N337;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:688

    GTP_LUT2 /* N340 */ #(
            .INIT(4'b0100))
        N340_vname (
            .Z (N340),
            .I0 (rdel_move_en),
            .I1 (rdel_calibration));
    // defparam N340_vname.orig_name = N340;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:696

    GTP_LUT1 /* N377 */ #(
            .INIT(2'b01))
        N377_vname (
            .Z (N377),
            .I0 (default_samp_position[0]));
    // defparam N377_vname.orig_name = N377;
	// LUT = ~I0 ;

    GTP_LUT5 /* N384_5 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N384_5 (
            .Z (N384),
            .I0 (adj_cnt[2]),
            .I1 (adj_cnt[1]),
            .I2 (adj_cnt[0]),
            .I3 (adj_cnt[4]),
            .I4 (adj_cnt[3]));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT5 /* N446_0_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N446_0_3 (
            .Z (N446),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (state_5),
            .I3 (state_9),
            .I4 (N603));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT2 /* N446_1 */ #(
            .INIT(4'b1110))
        N446_1 (
            .Z (N603),
            .I0 (state_1),
            .I1 (state_6));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \N451_and[0][2]  */ #(
            .INIT(16'b1111111000000000))
        \N451_and[0][2]  (
            .Z (_N12063),
            .I0 (state_7),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (default_samp_position[7]));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT3 /* N456 */ #(
            .INIT(8'b11110010))
        N456_vname (
            .Z (N456),
            .I0 (reinit_adj_rdel),
            .I1 (reinit_adj_rdel_d),
            .I2 (init_adj_rdel));
    // defparam N456_vname.orig_name = N456;
	// LUT = (I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N457[0]_1  */ #(
            .INIT(32'b00000000000000000000000000110001))
        \N457[0]_1  (
            .Z (N457[0]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (adj_cnt[0]),
            .I4 (N384));
	// LUT = (~I0&~I1&~I3&~I4)|(~I1&I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT3 /* \N457[1]_1  */ #(
            .INIT(8'b00000110))
        \N457[1]_1  (
            .Z (N457[1]),
            .I0 (adj_cnt[1]),
            .I1 (adj_cnt[0]),
            .I2 (N684));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT4 /* \N457[2]_1  */ #(
            .INIT(16'b0000000001101010))
        \N457[2]_1  (
            .Z (N457[2]),
            .I0 (adj_cnt[2]),
            .I1 (adj_cnt[1]),
            .I2 (adj_cnt[0]),
            .I3 (N684));
	// LUT = (I0&~I2&~I3)|(I0&~I1&~I3)|(~I0&I1&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N457[3]_1  */ #(
            .INIT(32'b00000000000000000110101010101010))
        \N457[3]_1  (
            .Z (N457[3]),
            .I0 (adj_cnt[3]),
            .I1 (adj_cnt[2]),
            .I2 (adj_cnt[1]),
            .I3 (adj_cnt[0]),
            .I4 (N684));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I4)|(I0&~I1&~I4)|(~I0&I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N457[4]_1  */ #(
            .INIT(32'b00000000000000000000101000000010))
        \N457[4]_1  (
            .Z (N457[4]),
            .I0 (N721[4]),
            .I1 (N53),
            .I2 (init_adj_rdel),
            .I3 (adj_inc_dec_n),
            .I4 (N384));
	// LUT = (I0&~I1&~I2&~I4)|(I0&~I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[0]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[0]_1  (
            .Z (N467[0]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[0]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[1]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[1]_1  (
            .Z (N467[1]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[1]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[2]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[2]_1  (
            .Z (N467[2]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[2]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[3]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[3]_1  (
            .Z (N467[3]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[3]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[4]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[4]_1  (
            .Z (N467[4]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[4]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[5]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[5]_1  (
            .Z (N467[5]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[5]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[6]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[6]_1  (
            .Z (N467[6]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[6]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[7]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[7]_1  (
            .Z (N467[7]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[7]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT3 /* N538 */ #(
            .INIT(8'b00010000))
        N538 (
            .Z (N735[26]),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (rdel_calibration));
	// LUT = ~I0&~I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:471

    GTP_LUT5M /* N564_20_3 */ #(
            .INIT(32'b10101000101010001111111111111110))
        N564_20_3 (
            .Z (_N63118),
            .I0 (rdel_move_en),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (state_6),
            .I4 (cnt[3]),
            .ID (state_1));
	// LUT = (I3&~I4)|(I2&~I4)|(I1&~I4)|(ID&~I4)|(I0&I2)|(I0&I1) ;

    GTP_LUT5M /* N564_20_4 */ #(
            .INIT(32'b11101110111011101100110011011100))
        N564_20_4 (
            .Z (_N63119),
            .I0 (state_11),
            .I1 (_N49543),
            .I2 (state_0),
            .I3 (reinit_adj_rdel),
            .I4 (rdel_calibration),
            .ID (init_adj_rdel));
	// LUT = (~ID&I2&~I3&~I4)|(I0&I4)|(I1) ;

    GTP_LUT5M /* N564_20_7 */ #(
            .INIT(32'b11111110111111001111111111111110))
        N564_20_7 (
            .Z (_N63122),
            .I0 (rdel_move_en),
            .I1 (_N63119),
            .I2 (_N63118),
            .I3 (state_7),
            .I4 (N108),
            .ID (state_2));
	// LUT = (I3&~I4)|(ID&~I4)|(I0&I3)|(I2)|(I1) ;

    GTP_LUT3 /* N564_25 */ #(
            .INIT(8'b00001110))
        N564_25 (
            .Z (_N49543),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (rdel_move_en));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* N570 */ #(
            .INIT(16'b0000000000111011))
        N570_vname (
            .Z (N570),
            .I0 (N167),
            .I1 (state_10),
            .I2 (rdel_move_en),
            .I3 (_N63122));
    // defparam N570_vname.orig_name = N570;
	// LUT = (~I1&~I3)|(I0&~I2&~I3) ;

    GTP_LUT5 /* N598_1_2 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N598_1_2 (
            .Z (_N63103),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (state_6),
            .I3 (state_1),
            .I4 (state_0));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N598_1_4 */ #(
            .INIT(32'b10101110101011101111111110101110))
        N598_1_4 (
            .Z (_N63105),
            .I0 (_N63103),
            .I1 (N680),
            .I2 (cnt[3]),
            .I3 (state_7),
            .I4 (N108));
	// LUT = (I0)|(I3&~I4)|(I1&~I2) ;

    GTP_LUT5 /* N598_1_6 */ #(
            .INIT(32'b10111011101010101111101111111010))
        N598_1_6 (
            .Z (N598),
            .I0 (_N63105),
            .I1 (N108),
            .I2 (state_10),
            .I3 (state_2),
            .I4 (N167));
	// LUT = (I0)|(I2&~I4)|(~I1&I3) ;

    GTP_LUT2 /* \N604_1[0]_1  */ #(
            .INIT(4'b0100))
        \N604_1[0]_1  (
            .Z (N604[0]),
            .I0 (cnt[0]),
            .I1 (N695_inv));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:466

    GTP_LUT5 /* N607 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N607_vname (
            .Z (N607),
            .I0 (rdel_move_en),
            .I1 (state_4),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N607_vname.orig_name = N607;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT3 /* \N608[0]_1  */ #(
            .INIT(8'b01000101))
        \N608[0]_1  (
            .Z (N608[0]),
            .I0 (left_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT5 /* N610 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N610_vname (
            .Z (N610),
            .I0 (rdel_move_en),
            .I1 (state_8),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N610_vname.orig_name = N610;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT3 /* \N611[0]_1  */ #(
            .INIT(8'b01000101))
        \N611[0]_1  (
            .Z (N611[0]),
            .I0 (right_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT4 /* N614_4 */ #(
            .INIT(16'b0000000000000001))
        N614_4 (
            .Z (_N63126),
            .I0 (samp_win_size[6]),
            .I1 (samp_win_size[5]),
            .I2 (samp_win_size[4]),
            .I3 (samp_win_size[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N619_1_2 */ #(
            .INIT(16'b1111111011110000))
        N619_1_2 (
            .Z (_N63906),
            .I0 (state_5),
            .I1 (state_9),
            .I2 (rdel_calib_done),
            .I3 (cnt[3]));
	// LUT = (I2)|(I0&I3)|(I1&I3) ;

    GTP_LUT5 /* N619_1_4 */ #(
            .INIT(32'b11111110111111001110111011001100))
        N619_1_4 (
            .Z (N619),
            .I0 (N108),
            .I1 (_N63906),
            .I2 (state_10),
            .I3 (state_7),
            .I4 (N167));
	// LUT = (I1)|(I0&I3)|(I2&I4) ;

    GTP_LUT5 /* N643_3 */ #(
            .INIT(32'b10101010101011111010101010101100))
        N643_3 (
            .Z (_N8103),
            .I0 (N717[7]),
            .I1 (N715[7]),
            .I2 (default_samp_position[7]),
            .I3 (adj_inc_dec_n),
            .I4 (N635));
	// LUT = (I0&I2)|(I0&I3)|(I1&~I2&~I3)|(~I2&~I3&I4) ;

    GTP_LUT5 /* N667_33_inv */ #(
            .INIT(32'b01111111111111011111111111111111))
        N667_33_inv (
            .Z (_N8137_inv),
            .I0 (_N63085),
            .I1 (default_samp_position[7]),
            .I2 (default_samp_position[0]),
            .I3 (adj_inc_dec_n),
            .I4 (_N63086));
	// LUT = (~I4)|(~I0)|(I1&~I3)|(~I2&I3)|(~I1&I2) ;

    GTP_LUT5 /* N667_62 */ #(
            .INIT(32'b11111111110011101111111111001100))
        N667_62 (
            .Z (_N8166_inv),
            .I0 (_N63085),
            .I1 (default_samp_position[7]),
            .I2 (default_samp_position[0]),
            .I3 (adj_inc_dec_n),
            .I4 (_N63086));
	// LUT = (I1)|(I3)|(I0&~I2&I4) ;

    GTP_LUT5M /* \N667_67[1]  */ #(
            .INIT(32'b10101111101000001000111110000000))
        \N667_67[1]  (
            .Z (N667[1]),
            .I0 (_N8176),
            .I1 (_N8137_inv),
            .I2 (_N8166_inv),
            .I3 (N715[1]),
            .I4 (N632),
            .ID (N717[1]));
	// LUT = (ID&I1&I2&~I4)|(I0&I2&I4)|(~I2&I3) ;

    GTP_LUT5M /* \N667_67[2]  */ #(
            .INIT(32'b10101111101000001000111110000000))
        \N667_67[2]  (
            .Z (N667[2]),
            .I0 (_N8177),
            .I1 (_N8137_inv),
            .I2 (_N8166_inv),
            .I3 (N715[2]),
            .I4 (N632),
            .ID (N717[2]));
	// LUT = (ID&I1&I2&~I4)|(I0&I2&I4)|(~I2&I3) ;

    GTP_LUT5M /* \N667_67[3]  */ #(
            .INIT(32'b10101111101000001000111110000000))
        \N667_67[3]  (
            .Z (N667[3]),
            .I0 (_N8178),
            .I1 (_N8137_inv),
            .I2 (_N8166_inv),
            .I3 (N715[3]),
            .I4 (N632),
            .ID (N717[3]));
	// LUT = (ID&I1&I2&~I4)|(I0&I2&I4)|(~I2&I3) ;

    GTP_LUT5M /* \N667_67[4]  */ #(
            .INIT(32'b10101111101000001000111110000000))
        \N667_67[4]  (
            .Z (N667[4]),
            .I0 (_N8179),
            .I1 (_N8137_inv),
            .I2 (_N8166_inv),
            .I3 (N715[4]),
            .I4 (N632),
            .ID (N717[4]));
	// LUT = (ID&I1&I2&~I4)|(I0&I2&I4)|(~I2&I3) ;

    GTP_LUT5M /* \N667_67[5]  */ #(
            .INIT(32'b10101111101000001000111110000000))
        \N667_67[5]  (
            .Z (N667[5]),
            .I0 (_N8180),
            .I1 (_N8137_inv),
            .I2 (_N8166_inv),
            .I3 (N715[5]),
            .I4 (N632),
            .ID (N717[5]));
	// LUT = (ID&I1&I2&~I4)|(I0&I2&I4)|(~I2&I3) ;

    GTP_LUT5M /* \N667_67[6]  */ #(
            .INIT(32'b10101111101000001000111110000000))
        \N667_67[6]  (
            .Z (N667[6]),
            .I0 (_N8181),
            .I1 (_N8137_inv),
            .I2 (_N8166_inv),
            .I3 (N715[6]),
            .I4 (N632),
            .ID (N717[6]));
	// LUT = (ID&I1&I2&~I4)|(I0&I2&I4)|(~I2&I3) ;

    GTP_LUT4 /* N684_2 */ #(
            .INIT(16'b1111111111001110))
        N684_2 (
            .Z (N684),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (N384));
	// LUT = (I1)|(I3)|(I0&~I2) ;

    GTP_LUT5 /* N695_inv */ #(
            .INIT(32'b00000000000000010000000000000011))
        N695_inv_vname (
            .Z (N695_inv),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (state_8),
            .I3 (state_4),
            .I4 (N603));
    // defparam N695_inv_vname.orig_name = N695_inv;
	// LUT = (~I1&~I2&~I3&~I4)|(~I0&~I1&~I2&~I3) ;

    GTP_DFF_CE /* \adj_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[0]  (
            .Q (adj_cnt[0]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[1]  (
            .Q (adj_cnt[1]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[2]  (
            .Q (adj_cnt[2]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[3]  (
            .Q (adj_cnt[3]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[4]  (
            .Q (adj_cnt[4]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_C /* adj_inc_dec_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adj_inc_dec_n_vname (
            .Q (adj_inc_dec_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61858));
    // defparam adj_inc_dec_n_vname.orig_name = adj_inc_dec_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* adj_inc_dec_n_ce_mux */ #(
            .INIT(32'b01010000000101001111000011110000))
        adj_inc_dec_n_ce_mux (
            .Z (_N61858),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (reinit_adj_rdel_d),
            .I4 (N684));
	// LUT = (I2&~I4)|(~I0&~I1&I2)|(~I0&I2&I3)|(~I0&I1&~I2&~I3&I4) ;

    GTP_DFF_C /* adj_rdel_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adj_rdel_done_vname (
            .Q (adj_rdel_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61860));
    // defparam adj_rdel_done_vname.orig_name = adj_rdel_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:660

    GTP_LUT5 /* adj_rdel_done_ce_mux */ #(
            .INIT(32'b11111110110011001111101000000000))
        adj_rdel_done_ce_mux (
            .Z (_N61860),
            .I0 (init_adj_rdel),
            .I1 (state_2),
            .I2 (reinit_adj_rdel),
            .I3 (adj_rdel_done),
            .I4 (N108));
	// LUT = (I0&I3)|(I1&I4)|(I2&I3) ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \default_samp_position[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[0]  (
            .Q (default_samp_position[0]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[1]  (
            .Q (default_samp_position[1]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[2]  (
            .Q (default_samp_position[2]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[3]  (
            .Q (default_samp_position[3]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[4]  (
            .Q (default_samp_position[4]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[5]  (
            .Q (default_samp_position[5]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[6]  (
            .Q (default_samp_position[6]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[7]  (
            .Q (default_samp_position[7]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \left_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[0]  (
            .Q (left_margin[0]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[1]  (
            .Q (left_margin[1]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[2]  (
            .Q (left_margin[2]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[3]  (
            .Q (left_margin[3]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[4]  (
            .Q (left_margin[4]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[5]  (
            .Q (left_margin[5]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[6]  (
            .Q (left_margin[6]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[7]  (
            .Q (left_margin[7]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_C /* \next_default_samp_position[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[0]  (
            .Q (next_default_samp_position[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N377));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[1]  (
            .Q (next_default_samp_position[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[2]  (
            .Q (next_default_samp_position[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[3]  (
            .Q (next_default_samp_position[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[4]  (
            .Q (next_default_samp_position[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[5]  (
            .Q (next_default_samp_position[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[6]  (
            .Q (next_default_samp_position[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[7]  (
            .Q (next_default_samp_position[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61861));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_LUT5M /* \next_default_samp_position_ce_mux[7]  */ #(
            .INIT(32'b01111111000000001010101010101010))
        \next_default_samp_position_ce_mux[7]  (
            .Z (_N61861),
            .I0 (default_samp_position[0]),
            .I1 (_N63086),
            .I2 (_N63085),
            .I3 (next_default_samp_position[7]),
            .I4 (N632),
            .ID (_N8103));
	// LUT = (ID&~I4)|(~I2&I3&I4)|(~I1&I3&I4)|(~I0&I3&I4) ;

    GTP_DFF_C /* rdel_cal_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_cal_vld_vname (
            .Q (rdel_cal_vld),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N340));
    // defparam rdel_cal_vld_vname.orig_name = rdel_cal_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:691

    GTP_DFF_C /* rdel_calib_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_done_vname (
            .Q (rdel_calib_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N337));
    // defparam rdel_calib_done_vname.orig_name = rdel_calib_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:683

    GTP_DFF_C /* rdel_calib_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_error_vname (
            .Q (rdel_calib_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61859));
    // defparam rdel_calib_error_vname.orig_name = rdel_calib_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:650

    GTP_LUT5M /* rdel_calib_error_ce_mux */ #(
            .INIT(32'b00001000100010000000101010101010))
        rdel_calib_error_ce_mux (
            .Z (_N61859),
            .I0 (_N63126),
            .I1 (_N2766),
            .I2 (rdel_calibration),
            .I3 (state_0),
            .I4 (state_11),
            .ID (rdel_calib_error));
	// LUT = (ID&~I3&~I4)|(ID&~I2&~I4)|(I0&I1&~I3&I4)|(I0&I1&~I2&I4) ;

    GTP_DFF_C /* rdel_calibration_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calibration_d_vname (
            .Q (rdel_calibration_d),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_calibration));
    // defparam rdel_calibration_d_vname.orig_name = rdel_calibration_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_C /* \rdel_ctrl[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[0]  (
            .Q (rdel_ctrl[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[1]  (
            .Q (rdel_ctrl_wire[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[2]  (
            .Q (rdel_ctrl_wire[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61857));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_LUT5 /* \rdel_ctrl_ce_mux[2]  */ #(
            .INIT(32'b11111110111111101111111100000000))
        \rdel_ctrl_ce_mux[2]  (
            .Z (_N61857),
            .I0 (_N12063),
            .I1 (state_10),
            .I2 (state_5),
            .I3 (rdel_ctrl_wire[2]),
            .I4 (N446));
	// LUT = (I3&~I4)|(I0&I4)|(I1&I4)|(I2&I4) ;

    GTP_DFF_C /* rdel_move_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_move_done_vname (
            .Q (rdel_move_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N619));
    // defparam rdel_move_done_vname.orig_name = rdel_move_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:670

    GTP_DFF_C /* \rdel_ov_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[0]  (
            .Q (rdel_ov_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[1]  (
            .Q (rdel_ov_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[2]  (
            .Q (rdel_ov_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[3]  (
            .Q (rdel_ov_d[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* rdel_ov_sync */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_ov_sync_vname (
            .Q (rdel_ov_sync),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61856));
    // defparam rdel_ov_sync_vname.orig_name = rdel_ov_sync;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_LUT3 /* rdel_ov_sync_ce_mux */ #(
            .INIT(8'b11101000))
        rdel_ov_sync_ce_mux (
            .Z (_N61856),
            .I0 (rdel_ov_sync),
            .I1 (rdel_ov_d[3]),
            .I2 (rdel_ov_d[2]));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_DFF_C /* reinit_adj_rdel_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reinit_adj_rdel_d_vname (
            .Q (reinit_adj_rdel_d),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (reinit_adj_rdel));
    // defparam reinit_adj_rdel_d_vname.orig_name = reinit_adj_rdel_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \right_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[0]  (
            .Q (right_margin[0]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[1]  (
            .Q (right_margin[1]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[2]  (
            .Q (right_margin[2]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[3]  (
            .Q (right_margin[3]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[4]  (
            .Q (right_margin[4]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[5]  (
            .Q (right_margin[5]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[6]  (
            .Q (right_margin[6]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[7]  (
            .Q (right_margin[7]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N3));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_1));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N134));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N138));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N140));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N142));
    // defparam state_6_vname.orig_name = state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_6));
    // defparam state_7_vname.orig_name = state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N276));
    // defparam state_8_vname.orig_name = state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_9_vname (
            .Q (state_9),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N278));
    // defparam state_9_vname.orig_name = state_9;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N280));
    // defparam state_10_vname.orig_name = state_10;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_11_vname (
            .Q (state_11),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N538));
    // defparam state_11_vname.orig_name = state_11;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_3  */ #(
            .INIT(8'b11001110))
        \state_fsm[3:0]_3  (
            .Z (_N2),
            .I0 (state_11),
            .I1 (state_3),
            .I2 (rdel_calibration));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_4  */ #(
            .INIT(8'b11100000))
        \state_fsm[3:0]_4  (
            .Z (_N3),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (state_0));
	// LUT = (I0&I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT2 /* \state_fsm[3:0]_135  */ #(
            .INIT(4'b1000))
        \state_fsm[3:0]_135  (
            .Z (_N134),
            .I0 (state_2),
            .I1 (_N58300));
	// LUT = I0&I1 ;

    GTP_LUT5 /* \state_fsm[3:0]_139  */ #(
            .INIT(32'b11001110110011000000101000000000))
        \state_fsm[3:0]_139  (
            .Z (_N138),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (rdel_move_en),
            .I3 (state_5),
            .I4 (N735[26]));
	// LUT = (I1&I4)|(I0&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_141  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_141  (
            .Z (_N140),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_143  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_143  (
            .Z (_N142),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_277  */ #(
            .INIT(32'b00001110000011000000101000000000))
        \state_fsm[3:0]_277  (
            .Z (_N276),
            .I0 (cnt[3]),
            .I1 (state_7),
            .I2 (rdel_move_en),
            .I3 (state_9),
            .I4 (_N58300));
	// LUT = (I0&~I2&I3)|(I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_279  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_279  (
            .Z (_N278),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_281  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_281  (
            .Z (_N280),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_540_4  */ #(
            .INIT(32'b11111111110111111111111111111101))
        \state_fsm[3:0]_540_4  (
            .Z (_N63113),
            .I0 (state_10),
            .I1 (cnt[1]),
            .I2 (cnt[8]),
            .I3 (cnt[0]),
            .I4 (total_margin_div2[6]));
	// LUT = (~I0)|(I1)|(I3)|(I2&~I4)|(~I2&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_542_2  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_542_2  (
            .Z (_N63108),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (total_margin_div2[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_542_4  */ #(
            .INIT(32'b10000100001000010000000000000000))
        \state_fsm[3:0]_542_4  (
            .Z (_N45177_3),
            .I0 (total_margin_div2[3]),
            .I1 (total_margin_div2[2]),
            .I2 (cnt[5]),
            .I3 (cnt[4]),
            .I4 (_N63108));
	// LUT = (~I0&~I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_544  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_544  (
            .Z (_N45177_5),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[7]),
            .I2 (cnt[6]),
            .I3 (total_margin_div2[5]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT2 /* \state_fsm[3:0]_3372  */ #(
            .INIT(4'b1000))
        \state_fsm[3:0]_3372  (
            .Z (N632),
            .I0 (adj_inc_dec_n),
            .I1 (default_samp_position[7]));
	// LUT = I0&I1 ;

    GTP_DFF_C /* \total_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[0]  (
            .Q (samp_win_size[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[1]  (
            .Q (samp_win_size[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[2]  (
            .Q (samp_win_size[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[3]  (
            .Q (samp_win_size[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[4]  (
            .Q (samp_win_size[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[5]  (
            .Q (samp_win_size[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[6]  (
            .Q (samp_win_size[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[7]  (
            .Q (samp_win_size[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[8]  (
            .Q (total_margin[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635


endmodule


module ipsxb_ddrphy_wdata_path_adj_v1_0
(
    input [3:0] phy_wrdata_en,
    input N0,
    input ddrphy_clkin,
    input wrlvl_dqs,
    input wrlvl_dqs_en,
    output [3:0] adj_wrdq_en,
    output [7:0] adj_wrdqs,
    output [3:0] adj_wrdqs_en,
    output [3:0] phy_wrdata_en_r2,
    output [3:0] phy_wrdata_en_slip4
);

    GTP_LUT2 /* \N14[0]  */ #(
            .INIT(4'b0001))
        \N14[0]  (
            .Z (adj_wrdq_en[0]),
            .I0 (phy_wrdata_en_slip4[0]),
            .I1 (phy_wrdata_en_slip4[1]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* \N14[1]  */ #(
            .INIT(4'b0001))
        \N14[1]  (
            .Z (adj_wrdq_en[1]),
            .I0 (phy_wrdata_en_slip4[1]),
            .I1 (phy_wrdata_en_slip4[2]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* \N14[2]  */ #(
            .INIT(4'b0001))
        \N14[2]  (
            .Z (adj_wrdq_en[2]),
            .I0 (phy_wrdata_en_slip4[2]),
            .I1 (phy_wrdata_en_slip4[3]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* \N14[3]  */ #(
            .INIT(4'b0001))
        \N14[3]  (
            .Z (adj_wrdq_en[3]),
            .I0 (phy_wrdata_en[0]),
            .I1 (phy_wrdata_en_slip4[3]));
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* \N18[0]  */ #(
            .INIT(8'b00000001))
        \N18[0]  (
            .Z (adj_wrdqs_en[0]),
            .I0 (phy_wrdata_en_slip4[0]),
            .I1 (phy_wrdata_en_r2[3]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[1]  */ #(
            .INIT(8'b00000001))
        \N18[1]  (
            .Z (adj_wrdqs_en[1]),
            .I0 (phy_wrdata_en_slip4[1]),
            .I1 (phy_wrdata_en_slip4[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[2]  */ #(
            .INIT(8'b00000001))
        \N18[2]  (
            .Z (adj_wrdqs_en[2]),
            .I0 (phy_wrdata_en_slip4[2]),
            .I1 (phy_wrdata_en_slip4[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[3]  */ #(
            .INIT(8'b00000001))
        \N18[3]  (
            .Z (adj_wrdqs_en[3]),
            .I0 (phy_wrdata_en_slip4[3]),
            .I1 (phy_wrdata_en_slip4[2]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT2 /* \N21[0]  */ #(
            .INIT(4'b1011))
        \N21[0]  (
            .Z (adj_wrdqs[0]),
            .I0 (wrlvl_dqs),
            .I1 (wrlvl_dqs_en));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:229

    GTP_DFF_C /* \phy_wrdata_en_r2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en_r2[3]  (
            .Q (phy_wrdata_en_r2[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_en_slip4[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:182

    GTP_DFF_C /* \phy_wrdata_en_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en_r[0]  (
            .Q (phy_wrdata_en_slip4[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_en[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:182

    GTP_DFF_C /* \phy_wrdata_en_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en_r[1]  (
            .Q (phy_wrdata_en_slip4[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_en[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:182

    GTP_DFF_C /* \phy_wrdata_en_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en_r[2]  (
            .Q (phy_wrdata_en_slip4[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_en[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:182

    GTP_DFF_C /* \phy_wrdata_en_r[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_wrdata_en_r[3]  (
            .Q (phy_wrdata_en_slip4[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_wrdata_en[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:182


endmodule


module ipsxb_ddrphy_data_slice_v1_4
(
    input [63:0] adj_wrdq,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [31:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask ,
    input [7:0] dll_step,
    input [4:0] mc_rl,
    input [3:0] phy_wrdata_en,
    input [3:0] read_cmd,
    input _N58280,
    input _N58300,
    input _N58652,
    input _N58663,
    input _N63085,
    input _N63086,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ,
    input \data_slice_dqs_gate_cal/gatecal/N1 ,
    input ddrphy_clkin,
    input ddrphy_dqs_rst,
    input ddrphy_dqs_training_rstn,
    input ddrphy_ioclk,
    input \dqsi_rdel_cal/N635 ,
    input \dqsi_rdel_cal/_N538 ,
    input gate_move_en,
    input gatecal_start,
    input init_adj_rdel,
    input rddata_cal,
    input rdel_calibration,
    input rdel_move_en,
    input reinit_adj_rdel,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [3:0] adj_wrdq_en,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    output [7:0] ck_dly_set_bin_tra,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    output [4:0] \data_slice_wrlvl/cnt ,
    output [29:0] \dqsi_rdel_cal/N735 ,
    output [9:0] \dqsi_rdel_cal/cnt ,
    output [7:0] \dqsi_rdel_cal/default_samp_position ,
    output [7:0] \dqsi_rdel_cal/init_dqsi_value ,
    output [7:0] \dqsi_rdel_cal/total_margin_div2 ,
    output [3:0] \wdata_path_adj/phy_wrdata_en_r2 ,
    output [3:0] \wdata_path_adj/phy_wrdata_en_slip4 ,
    output _N45177_3,
    output _N45177_5,
    output _N58212,
    output _N58214,
    output _N58216,
    output _N58356,
    output _N58654,
    output _N63113,
    output adj_rdel_done,
    output \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ,
    output ck_check_done,
    output \data_slice_wrlvl/wl_state_4 ,
    output dm,
    output \dqsi_rdel_cal/N456 ,
    output \dqsi_rdel_cal/rdel_calibration_d ,
    output \dqsi_rdel_cal/rdel_calibration_rising ,
    output \dqsi_rdel_cal/reinit_adj_rdel_d ,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output rddata_check_pass,
    output rdel_cal_vld,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done,
    output read_valid,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs_resp,
    output wrlvl_error,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire [7:0] adj_wrdqs;
    wire [3:0] adj_wrdqs_en;
    wire ddrphy_dgts;
    wire ddrphy_gatei;
    wire [63:0] ddrphy_rdata;
    wire ddrphy_read_valid;
    wire [33:0] debug_data;
    wire [7:0] dq_in;
    wire [7:0] dq_in_dly;
    wire [1:0] dqs_drift;
    wire dqs_gate_check_pass;
    wire [3:0] dqs_gate_ctrl;
    wire dqs_gate_vld;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire gate_check;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire [2:0] rdel_ctrl;
    wire rdel_ov;
    wire read_data_valid;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;
    wire wrlvl_dqs;
    wire wrlvl_dqs_en;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux[3]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r1[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r1[3]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r2[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r2[3]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r3[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r3[3]_floating ;
    wire \data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[0]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[1]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[3]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[4]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[5]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[6]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[7]_floating ;
    wire \data_slice_wrlvl_cnt[2]_floating ;
    wire \data_slice_wrlvl_cnt[3]_floating ;
    wire \dqsi_rdel_cal_N735[0]_floating ;
    wire \dqsi_rdel_cal_N735[1]_floating ;
    wire \dqsi_rdel_cal_N735[2]_floating ;
    wire \dqsi_rdel_cal_N735[3]_floating ;
    wire \dqsi_rdel_cal_N735[4]_floating ;
    wire \dqsi_rdel_cal_N735[5]_floating ;
    wire \dqsi_rdel_cal_N735[6]_floating ;
    wire \dqsi_rdel_cal_N735[7]_floating ;
    wire \dqsi_rdel_cal_N735[8]_floating ;
    wire \dqsi_rdel_cal_N735[9]_floating ;
    wire \dqsi_rdel_cal_N735[10]_floating ;
    wire \dqsi_rdel_cal_N735[11]_floating ;
    wire \dqsi_rdel_cal_N735[12]_floating ;
    wire \dqsi_rdel_cal_N735[13]_floating ;
    wire \dqsi_rdel_cal_N735[14]_floating ;
    wire \dqsi_rdel_cal_N735[15]_floating ;
    wire \dqsi_rdel_cal_N735[16]_floating ;
    wire \dqsi_rdel_cal_N735[17]_floating ;
    wire \dqsi_rdel_cal_N735[18]_floating ;
    wire \dqsi_rdel_cal_N735[19]_floating ;
    wire \dqsi_rdel_cal_N735[20]_floating ;
    wire \dqsi_rdel_cal_N735[21]_floating ;
    wire \dqsi_rdel_cal_N735[22]_floating ;
    wire \dqsi_rdel_cal_N735[23]_floating ;
    wire \dqsi_rdel_cal_N735[24]_floating ;
    wire \dqsi_rdel_cal_N735[25]_floating ;
    wire \dqsi_rdel_cal_N735[27]_floating ;
    wire \dqsi_rdel_cal_N735[28]_floating ;
    wire \dqsi_rdel_cal_N735[29]_floating ;
    wire \dqsi_rdel_cal_default_samp_position[7]_floating ;
    wire \dqsi_rdel_cal_init_dqsi_value[4]_floating ;
    wire \dqsi_rdel_cal_init_dqsi_value[5]_floating ;
    wire \dqsi_rdel_cal_init_dqsi_value[6]_floating ;
    wire \dqsi_rdel_cal_init_dqsi_value[7]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[0]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[1]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[2]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[3]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[4]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[5]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[1]_floating ;
    wire \wdata_path_adj_adj_wrdqs[2]_floating ;
    wire \wdata_path_adj_adj_wrdqs[3]_floating ;
    wire \wdata_path_adj_adj_wrdqs[4]_floating ;
    wire \wdata_path_adj_adj_wrdqs[5]_floating ;
    wire \wdata_path_adj_adj_wrdqs[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[7]_floating ;
    wire \wdata_path_adj_phy_wrdata_en_r2[0]_floating ;
    wire \wdata_path_adj_phy_wrdata_en_r2[1]_floating ;
    wire \wdata_path_adj_phy_wrdata_en_r2[2]_floating ;

    ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 data_slice_dqs_gate_cal (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\dqs_gate_coarse_cal/read_cmd_mux  ({\data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux[3]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux[1]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\dqs_gate_coarse_cal/read_cmd_mux_r1  ({\data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r1[3]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r1[1]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\dqs_gate_coarse_cal/read_cmd_mux_r2  ({\data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r2[3]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r2[1]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\dqs_gate_coarse_cal/read_cmd_mux_r3  ({\data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r3[3]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/read_cmd_mux_r3[1]_floating , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .read_clk_ctrl ({\data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating , debug_data[5], debug_data[4]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .mc_rl (mc_rl),
            .read_cmd ({1'bz, read_cmd[2], 1'bz, read_cmd[0]}),
            ._N58356 (_N58356),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0  (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:546

    ipsxb_ddrphy_data_slice_wrlvl_v1_4 data_slice_wrlvl (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs  ({\data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[7]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[6]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[5]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[4]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[3]_floating , adj_wrdqs[2], \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[1]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/adj_wrdqs[0]_floating }),
            .ck_dly_set_bin_tra (ck_dly_set_bin_tra),
            .cnt ({\data_slice_wrlvl/cnt [4] , \data_slice_wrlvl_cnt[3]_floating , \data_slice_wrlvl_cnt[2]_floating , \data_slice_wrlvl/cnt [1] , \data_slice_wrlvl/cnt [0] }),
            .wrlvl_step ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly  (dq_in_dly),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            ._N58212 (_N58212),
            ._N58214 (_N58214),
            ._N58216 (_N58216),
            ._N58654 (_N58654),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ),
            .ck_check_done (ck_check_done),
            .ddrphy_gatei (ddrphy_gatei),
            .wl_state_4 (\data_slice_wrlvl/wl_state_4 ),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en),
            .wrlvl_dqs_resp (wrlvl_dqs_resp),
            .wrlvl_error (wrlvl_error),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            ._N58280 (_N58280),
            ._N58652 (_N58652),
            ._N58663 (_N58663),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ),
            .ddrphy_clkin (ddrphy_clkin),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:521

    GTP_ISERDES /* \dq_loop[0].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[0].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[7], ddrphy_rdata[6], ddrphy_rdata[5], ddrphy_rdata[4], ddrphy_rdata[3], ddrphy_rdata[2], ddrphy_rdata[1], ddrphy_rdata[0]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[0]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[0].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[0].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[0]),
            .DI (dq_in[0]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[1].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[1].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[15], ddrphy_rdata[14], ddrphy_rdata[13], ddrphy_rdata[12], ddrphy_rdata[11], ddrphy_rdata[10], ddrphy_rdata[9], ddrphy_rdata[8]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[1]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[1].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[1].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[1]),
            .DI (dq_in[1]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[2].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[2].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[23], ddrphy_rdata[22], ddrphy_rdata[21], ddrphy_rdata[20], ddrphy_rdata[19], ddrphy_rdata[18], ddrphy_rdata[17], ddrphy_rdata[16]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[2]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[2].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[2].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[2]),
            .DI (dq_in[2]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[22], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[18], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[3].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[3].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[31], ddrphy_rdata[30], ddrphy_rdata[29], ddrphy_rdata[28], ddrphy_rdata[27], ddrphy_rdata[26], ddrphy_rdata[25], ddrphy_rdata[24]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[3]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[3].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[3].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[3]),
            .DI (dq_in[3]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[22], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[18], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[4].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[4].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[39], ddrphy_rdata[38], ddrphy_rdata[37], ddrphy_rdata[36], ddrphy_rdata[35], ddrphy_rdata[34], ddrphy_rdata[33], ddrphy_rdata[32]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[4]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[4].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[4].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[4]),
            .DI (dq_in[4]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[22], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[18], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[5].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[5].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[47], ddrphy_rdata[46], ddrphy_rdata[45], ddrphy_rdata[44], ddrphy_rdata[43], ddrphy_rdata[42], ddrphy_rdata[41], ddrphy_rdata[40]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[5]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[5].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[5].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[5]),
            .DI (dq_in[5]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[6].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[6].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[55], ddrphy_rdata[54], ddrphy_rdata[53], ddrphy_rdata[52], ddrphy_rdata[51], ddrphy_rdata[50], ddrphy_rdata[49], ddrphy_rdata[48]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[6]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[6].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[6].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[6]),
            .DI (dq_in[6]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[22], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[18], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[7].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[7].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[63], ddrphy_rdata[62], ddrphy_rdata[61], ddrphy_rdata[60], ddrphy_rdata[59], ddrphy_rdata[58], ddrphy_rdata[57], ddrphy_rdata[56]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[7]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[7].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[7].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[7]),
            .DI (dq_in[7]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[22], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[18], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    ipsxb_ddrphy_dqs_rddata_align_v1_3 dqs_rddata_align (
            .ddrphy_rdata (ddrphy_rdata),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .rddata_check_pass (rddata_check_pass),
            .rdel_rvalid (read_data_valid),
            .read_valid (read_valid),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_read_valid (ddrphy_read_valid),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .rdel_cal_vld (rdel_cal_vld));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:613

    ipsxb_ddrphy_dqsi_rdel_cal_v1_2 dqsi_rdel_cal (
            .N735 ({\dqsi_rdel_cal_N735[29]_floating , \dqsi_rdel_cal_N735[28]_floating , \dqsi_rdel_cal_N735[27]_floating , \dqsi_rdel_cal/N735 [26] , \dqsi_rdel_cal_N735[25]_floating , \dqsi_rdel_cal_N735[24]_floating , \dqsi_rdel_cal_N735[23]_floating , \dqsi_rdel_cal_N735[22]_floating , \dqsi_rdel_cal_N735[21]_floating , \dqsi_rdel_cal_N735[20]_floating , \dqsi_rdel_cal_N735[19]_floating , \dqsi_rdel_cal_N735[18]_floating , \dqsi_rdel_cal_N735[17]_floating , \dqsi_rdel_cal_N735[16]_floating , \dqsi_rdel_cal_N735[15]_floating , \dqsi_rdel_cal_N735[14]_floating , \dqsi_rdel_cal_N735[13]_floating , \dqsi_rdel_cal_N735[12]_floating , \dqsi_rdel_cal_N735[11]_floating , \dqsi_rdel_cal_N735[10]_floating , \dqsi_rdel_cal_N735[9]_floating , \dqsi_rdel_cal_N735[8]_floating , \dqsi_rdel_cal_N735[7]_floating , \dqsi_rdel_cal_N735[6]_floating , \dqsi_rdel_cal_N735[5]_floating , \dqsi_rdel_cal_N735[4]_floating , \dqsi_rdel_cal_N735[3]_floating , \dqsi_rdel_cal_N735[2]_floating , \dqsi_rdel_cal_N735[1]_floating , \dqsi_rdel_cal_N735[0]_floating }),
            .cnt ({\dqsi_rdel_cal/cnt [9] , \dqsi_rdel_cal/cnt [8] , \dqsi_rdel_cal/cnt [7] , \dqsi_rdel_cal/cnt [6] , \dqsi_rdel_cal/cnt [5] , \dqsi_rdel_cal/cnt [4] , \dqsi_rdel_cal/cnt [3] , \dqsi_rdel_cal/cnt [2] , \dqsi_rdel_cal/cnt [1] , \dqsi_rdel_cal/cnt [0] }),
            .default_samp_position ({\dqsi_rdel_cal_default_samp_position[7]_floating , \dqsi_rdel_cal/default_samp_position [6] , \dqsi_rdel_cal/default_samp_position [5] , \dqsi_rdel_cal/default_samp_position [4] , \dqsi_rdel_cal/default_samp_position [3] , \dqsi_rdel_cal/default_samp_position [2] , \dqsi_rdel_cal/default_samp_position [1] , \dqsi_rdel_cal/default_samp_position [0] }),
            .init_dqsi_value ({\dqsi_rdel_cal_init_dqsi_value[7]_floating , \dqsi_rdel_cal_init_dqsi_value[6]_floating , \dqsi_rdel_cal_init_dqsi_value[5]_floating , \dqsi_rdel_cal_init_dqsi_value[4]_floating , \dqsi_rdel_cal/init_dqsi_value [3] , \dqsi_rdel_cal/init_dqsi_value [2] , \dqsi_rdel_cal/init_dqsi_value [1] , \dqsi_rdel_cal/init_dqsi_value [0] }),
            .rdel_ctrl_wire (rdel_ctrl),
            .total_margin_div2 ({\dqsi_rdel_cal/total_margin_div2 [7] , \dqsi_rdel_cal_total_margin_div2[6]_floating , \dqsi_rdel_cal_total_margin_div2[5]_floating , \dqsi_rdel_cal_total_margin_div2[4]_floating , \dqsi_rdel_cal_total_margin_div2[3]_floating , \dqsi_rdel_cal_total_margin_div2[2]_floating , \dqsi_rdel_cal_total_margin_div2[1]_floating , \dqsi_rdel_cal_total_margin_div2[0]_floating }),
            .dll_step (dll_step),
            .N456 (\dqsi_rdel_cal/N456 ),
            ._N45177_3 (_N45177_3),
            ._N45177_5 (_N45177_5),
            ._N63113 (_N63113),
            .adj_rdel_done (adj_rdel_done),
            .rdel_cal_vld (rdel_cal_vld),
            .rdel_calib_done (rdel_calib_done),
            .rdel_calib_error (rdel_calib_error),
            .rdel_calibration_d (\dqsi_rdel_cal/rdel_calibration_d ),
            .rdel_calibration_rising (\dqsi_rdel_cal/rdel_calibration_rising ),
            .rdel_move_done (rdel_move_done),
            .reinit_adj_rdel_d (\dqsi_rdel_cal/reinit_adj_rdel_d ),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .N635 (\dqsi_rdel_cal/N635 ),
            ._N538 (\dqsi_rdel_cal/_N538 ),
            ._N58300 (_N58300),
            ._N63085 (_N63085),
            ._N63086 (_N63086),
            .ddrphy_clkin (ddrphy_clkin),
            .init_adj_rdel (init_adj_rdel),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .rdel_ov (rdel_ov),
            .read_data_valid (read_data_valid),
            .reinit_adj_rdel (reinit_adj_rdel));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:584

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL (dqs_gate_ctrl),
            .READ_CLK_CTRL ({1'b0, debug_data[5], debug_data[4]}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (ddrphy_gatei),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (rdel_ctrl[2]),
            .R_LOAD_N (rdel_ctrl[0]),
            .R_MOVE (rdel_ctrl[1]),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [0] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [0] }),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[0]}),
            .TI (adj_wrdqs_en),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802

    ipsxb_ddrphy_wdata_path_adj_v1_0 wdata_path_adj (
            .adj_wrdq_en (adj_wrdq_en),
            .adj_wrdqs ({\wdata_path_adj_adj_wrdqs[7]_floating , \wdata_path_adj_adj_wrdqs[6]_floating , \wdata_path_adj_adj_wrdqs[5]_floating , \wdata_path_adj_adj_wrdqs[4]_floating , \wdata_path_adj_adj_wrdqs[3]_floating , \wdata_path_adj_adj_wrdqs[2]_floating , \wdata_path_adj_adj_wrdqs[1]_floating , adj_wrdqs[0]}),
            .adj_wrdqs_en (adj_wrdqs_en),
            .phy_wrdata_en_r2 ({\wdata_path_adj/phy_wrdata_en_r2 [3] , \wdata_path_adj_phy_wrdata_en_r2[2]_floating , \wdata_path_adj_phy_wrdata_en_r2[1]_floating , \wdata_path_adj_phy_wrdata_en_r2[0]_floating }),
            .phy_wrdata_en_slip4 ({\wdata_path_adj/phy_wrdata_en_slip4 [3] , \wdata_path_adj/phy_wrdata_en_slip4 [2] , \wdata_path_adj/phy_wrdata_en_slip4 [1] , \wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .phy_wrdata_en (phy_wrdata_en),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:639


endmodule


module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3_unq8
(
    input [3:0] coarse_slip_step,
    input [3:0] dqs_gate_ctrl_adj,
    input [3:0] read_cmd_mux,
    input [3:0] read_cmd_mux_r1,
    input [3:0] read_cmd_mux_r2,
    input [3:0] read_cmd_mux_r3,
    input N1,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ,
    input ddrphy_clkin,
    input gatecal_start,
    input rddata_cal,
    output [3:0] dqs_gate_ctrl,
    output [3:0] dqs_gate_pulse_r1,
    output [3:0] dqs_gate_pulse_r2,
    output [3:0] dqs_gate_pulse_r3,
    output [3:0] dqs_gate_pulse_r4,
    output [3:0] dqs_gate_pulse_src,
    output _N58309,
    output dqs_gate_vld
);
    wire N194_inv;
    wire N208;
    wire [4:0] N222;
    wire _N3091;
    wire _N9128;
    wire _N9130;
    wire _N9132;
    wire _N9133;
    wire _N9134;
    wire _N9135;
    wire _N9144;
    wire _N9146;
    wire _N9160;
    wire _N9162;
    wire _N9163;
    wire _N58027;
    wire _N58196;
    wire _N61884;
    wire [4:0] cnt;
    wire [3:0] dqs_gate_pulse_src_nxt;
    wire [3:0] dqs_gate_pulse_src_nxt_r;
    wire [3:0] read_en_slipped;

    GTP_LUT3 /* N144_ac2 */ #(
            .INIT(8'b10000000))
        N144_ac2 (
            .Z (_N3091),
            .I0 (cnt[1]),
            .I1 (cnt[2]),
            .I2 (cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N194_4 */ #(
            .INIT(16'b1111111111111110))
        N194_4 (
            .Z (N194_inv),
            .I0 (dqs_gate_ctrl[1]),
            .I1 (dqs_gate_ctrl[2]),
            .I2 (dqs_gate_ctrl[3]),
            .I3 (dqs_gate_ctrl[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N205_1_5 */ #(
            .INIT(32'b00000000000000000000000000100000))
        N205_1_5 (
            .Z (_N58027),
            .I0 (cnt[1]),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = I0&~I1&I2&~I3&~I4 ;

    GTP_LUT4 /* N208_3 */ #(
            .INIT(16'b1111111110101011))
        N208_3 (
            .Z (N208),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (rddata_cal),
            .I3 (_N58027));
	// LUT = (I0)|(I3)|(~I1&~I2) ;

    GTP_LUT5 /* \N222[0]_1  */ #(
            .INIT(32'b00000000000000000000010100000100))
        \N222[0]_1  (
            .Z (N222[0]),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (cnt[0]),
            .I3 (rddata_cal),
            .I4 (_N58027));
	// LUT = (~I0&I1&~I2&~I4)|(~I0&~I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* \N222[1]_1  */ #(
            .INIT(8'b00000110))
        \N222[1]_1  (
            .Z (N222[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N208));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[2]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[2]_1  (
            .Z (N222[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* \N222[3]_1  */ #(
            .INIT(32'b00000000000000000111111110000000))
        \N222[3]_1  (
            .Z (N222[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (N208));
	// LUT = (~I2&I3&~I4)|(~I1&I3&~I4)|(~I0&I3&~I4)|(I0&I1&I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[4]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[4]_1  (
            .Z (N222[4]),
            .I0 (_N3091),
            .I1 (cnt[3]),
            .I2 (cnt[4]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* N245 */ #(
            .INIT(8'b00000010))
        N245 (
            .Z (dqs_gate_pulse_src_nxt[2]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58196));
	// LUT = I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:255

    GTP_LUT3 /* N246_inv */ #(
            .INIT(8'b11111110))
        N246_inv (
            .Z (dqs_gate_pulse_src[3]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58196));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N256_inv */ #(
            .INIT(16'b0000111100001110))
        N256_inv (
            .Z (dqs_gate_pulse_src_nxt[0]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (read_en_slipped[0]),
            .I3 (_N58196));
	// LUT = (I0&~I2)|(I1&~I2)|(~I2&I3) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \dqs_gate_ctrl_pos[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[0]  (
            .Q (dqs_gate_ctrl[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[1]  (
            .Q (dqs_gate_ctrl[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[2]  (
            .Q (dqs_gate_ctrl[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[3]  (
            .Q (dqs_gate_ctrl[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_pulse_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[0]  (
            .Q (dqs_gate_pulse_r1[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[1]  (
            .Q (dqs_gate_pulse_r1[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[2]  (
            .Q (dqs_gate_pulse_r1[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[3]  (
            .Q (dqs_gate_pulse_r1[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[0]  (
            .Q (dqs_gate_pulse_r2[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[1]  (
            .Q (dqs_gate_pulse_r2[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[2]  (
            .Q (dqs_gate_pulse_r2[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[3]  (
            .Q (dqs_gate_pulse_r2[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[0]  (
            .Q (dqs_gate_pulse_r3[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[1]  (
            .Q (dqs_gate_pulse_r3[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[2]  (
            .Q (dqs_gate_pulse_r3[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[3]  (
            .Q (dqs_gate_pulse_r3[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r4[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r4[3]  (
            .Q (dqs_gate_pulse_r4[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r3[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_LUT2 /* \dqs_gate_pulse_src_5[0]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[0]  (
            .Z (dqs_gate_pulse_src[0]),
            .I0 (dqs_gate_pulse_src_nxt_r[0]),
            .I1 (read_en_slipped[0]));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \dqs_gate_pulse_src_5[1]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[1]  (
            .Z (dqs_gate_pulse_src[1]),
            .I0 (dqs_gate_pulse_src_nxt_r[1]),
            .I1 (_N58196));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \dqs_gate_pulse_src_5[1]_1  */ #(
            .INIT(16'b1111111111001010))
        \dqs_gate_pulse_src_5[1]_1  (
            .Z (_N58196),
            .I0 (_N9135),
            .I1 (_N9133),
            .I2 (coarse_slip_step[1]),
            .I3 (read_en_slipped[0]));
	// LUT = (I3)|(I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_pulse_src_5[2]_3  */ #(
            .INIT(8'b11111110))
        \dqs_gate_pulse_src_5[2]_3  (
            .Z (dqs_gate_pulse_src[2]),
            .I0 (read_en_slipped[2]),
            .I1 (dqs_gate_pulse_src_nxt_r[2]),
            .I2 (_N58196));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT3 /* dqs_gate_pulse_src_nxt_4 */ #(
            .INIT(8'b00001110))
        dqs_gate_pulse_src_nxt_4 (
            .Z (dqs_gate_pulse_src_nxt[1]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58196));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[0]  (
            .Q (dqs_gate_pulse_src_nxt_r[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[1]  (
            .Q (dqs_gate_pulse_src_nxt_r[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[2]  (
            .Q (dqs_gate_pulse_src_nxt_r[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* dqs_gate_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_vname (
            .Q (dqs_gate_vld),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61884));
    // defparam dqs_gate_vld_vname.orig_name = dqs_gate_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* dqs_gate_vld_ce_mux */ #(
            .INIT(32'b10101010100010001111101011001000))
        dqs_gate_vld_ce_mux (
            .Z (_N61884),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (dqs_gate_vld),
            .I3 (rddata_cal),
            .I4 (_N58027));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT3 /* \read_en_slipped_2[3]_1  */ #(
            .INIT(8'b01000000))
        \read_en_slipped_2[3]_1  (
            .Z (_N58309),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT4 /* \read_en_slipped_5[0]  */ #(
            .INIT(16'b0010001000110000))
        \read_en_slipped_5[0]  (
            .Z (_N9128),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[2]),
            .I3 (coarse_slip_step[3]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&I3) ;

    GTP_LUT4 /* \read_en_slipped_5[2]_1  */ #(
            .INIT(16'b0011000100100000))
        \read_en_slipped_5[2]_1  (
            .Z (_N9130),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[0]),
            .I3 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I3)|(I0&~I1&I2) ;

    GTP_LUT5M /* \read_en_slipped_6[0]  */ #(
            .INIT(32'b10001011100010001010101010101010))
        \read_en_slipped_6[0]  (
            .Z (_N9132),
            .I0 (read_cmd_mux[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (_N9128));
	// LUT = (ID&~I4)|(~I1&~I2&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[1]  */ #(
            .INIT(32'b00000000100010001100000010001000))
        \read_en_slipped_6[1]  (
            .Z (_N9133),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[2]),
            .I3 (coarse_slip_step[2]),
            .I4 (coarse_slip_step[3]),
            .ID (read_cmd_mux_r1[2]));
	// LUT = (ID&I1&~I3&~I4)|(I1&I2&I3&~I4)|(I0&I1&~I3&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[2]  */ #(
            .INIT(32'b11000101110000001010101010101010))
        \read_en_slipped_6[2]  (
            .Z (_N9134),
            .I0 (coarse_slip_step[0]),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r1[0]),
            .I4 (coarse_slip_step[2]),
            .ID (_N9130));
	// LUT = (ID&~I4)|(~I0&~I2&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[3]_1  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_6[3]_1  (
            .Z (_N9135),
            .I0 (read_cmd_mux_r1[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[0]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[0]  */ #(
            .INIT(32'b10111010100110000011001000010000))
        \read_en_slipped_9[0]  (
            .Z (_N9144),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[0]),
            .I3 (read_cmd_mux_r3[0]),
            .I4 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I2)|(I0&~I1&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[2]  */ #(
            .INIT(32'b10101101101010000000110100001000))
        \read_en_slipped_9[2]  (
            .Z (_N9146),
            .I0 (coarse_slip_step[3]),
            .I1 (read_cmd_mux_r3[2]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r1[2]),
            .I4 (read_cmd_mux[2]));
	// LUT = (~I0&~I2&I3)|(I0&I1&~I2)|(I0&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[0]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[0]  (
            .Z (_N9160),
            .I0 (_N9144),
            .I1 (read_cmd_mux[0]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[2]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[2]  (
            .Z (_N9162),
            .I0 (_N9146),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[3]  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_13[3]  (
            .Z (_N9163),
            .I0 (read_cmd_mux_r1[2]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[2]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_MUX2LUT6 \read_en_slipped_14[0]  (
            .Z (read_en_slipped[0]),
            .I0 (_N9160),
            .I1 (_N9132),
            .S (coarse_slip_step[1]));

    GTP_MUX2LUT6 \read_en_slipped_14[2]  (
            .Z (read_en_slipped[2]),
            .I0 (_N9162),
            .I1 (_N9134),
            .S (coarse_slip_step[1]));

    GTP_LUT3 /* \read_en_slipped_14[3]  */ #(
            .INIT(8'b11100010))
        \read_en_slipped_14[3]  (
            .Z (read_en_slipped[3]),
            .I0 (_N9163),
            .I1 (coarse_slip_step[1]),
            .I2 (_N9135));
	// LUT = (I0&~I1)|(I1&I2) ;


endmodule


module ipsxb_ddrphy_gatecal_v1_3_unq8
(
    input N1,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input dqs_gate_vld,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    output [3:0] coarse_slip_step,
    output [2:0] read_clk_ctrl,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass
);
    wire [2:0] N22;
    wire N70;
    wire N139;
    wire [2:0] N281;
    wire N327;
    wire [5:0] N328;
    wire [5:0] N389;
    wire [5:0] \N389_8.co ;
    wire N538;
    wire [2:0] N539;
    wire [6:0] N573;
    wire _N1;
    wire _N2;
    wire _N6;
    wire _N10;
    wire _N17;
    wire _N5188;
    wire _N5189;
    wire _N5190;
    wire _N5191;
    wire _N5192;
    wire _N7431;
    wire _N7434;
    wire _N7435;
    wire _N7436;
    wire _N8382;
    wire _N8383;
    wire _N8384;
    wire _N8385;
    wire _N8386;
    wire _N46128;
    wire _N58264;
    wire _N58270;
    wire _N61863;
    wire _N61864;
    wire _N61865;
    wire [2:0] dgts_cnt;
    wire dqs_gate_vld_n;
    wire dqs_gate_vld_r;
    wire gate_check_pass_d;
    wire gate_state_0;
    wire gate_state_1;
    wire gate_state_2;
    wire gate_state_3;
    wire gate_state_4;
    wire [2:0] gate_state_next;
    wire [5:0] gate_value_lock;
    wire [2:0] gate_win_size;
    wire [5:0] golden_value;
    wire [5:0] nb0;

    GTP_LUT5 /* \N22_10[0]_3  */ #(
            .INIT(32'b00000111000011110000000000000000))
        \N22_10[0]_3  (
            .Z (N22[0]),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[2]),
            .I3 (dgts_cnt[1]),
            .I4 (dqs_gate_vld_n));
	// LUT = (~I2&~I3&I4)|(~I1&~I2&I4)|(~I0&~I2&I4) ;

    GTP_LUT4 /* \N22_10[2]  */ #(
            .INIT(16'b0011000000100000))
        \N22_10[2]  (
            .Z (N22[2]),
            .I0 (dgts_cnt[2]),
            .I1 (dqs_gate_vld),
            .I2 (dqs_gate_vld_r),
            .I3 (coarse_slip_step[3]));
	// LUT = (I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_LUT4 /* N34_3 */ #(
            .INIT(16'b0001010100000000))
        N34_3 (
            .Z (N573[6]),
            .I0 (gate_win_size[2]),
            .I1 (gate_win_size[1]),
            .I2 (gate_win_size[0]),
            .I3 (gate_check_pass_d));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N52_6[0]  */ #(
            .INIT(32'b00111010001111110011000000111111))
        \N52_6[0]  (
            .Z (_N7431),
            .I0 (gatecal_start),
            .I1 (gate_move_en),
            .I2 (gate_state_3),
            .I3 (gate_state_4),
            .I4 (N573[6]));
	// LUT = (~I2&~I3)|(~I1&I2)|(I0&~I2&I4) ;

    GTP_MUX2LUT6 \N52_7[0]  (
            .Z (_N7434),
            .I0 (_N7431),
            .I1 (N22[0]),
            .S (gate_state_2));

    GTP_LUT5M /* \N52_7[1]  */ #(
            .INIT(32'b11110001111111111010101010101010))
        \N52_7[1]  (
            .Z (_N7435),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[2]),
            .I2 (dqs_gate_vld),
            .I3 (dqs_gate_vld_r),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (ID&~I4)|(~I3&I4)|(I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* \N52_7[2]  */ #(
            .INIT(32'b11110010111100110000001000000011))
        \N52_7[2]  (
            .Z (_N7436),
            .I0 (gatecal_start),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_4),
            .I4 (N22[2]));
	// LUT = (I2&I4)|(~I1&~I2&~I3)|(I0&~I1&~I2) ;

    GTP_LUT4 /* \N52_9[0]  */ #(
            .INIT(16'b1000101110001000))
        \N52_9[0]  (
            .Z (gate_state_next[0]),
            .I0 (gatecal_start),
            .I1 (gate_state_0),
            .I2 (gate_state_1),
            .I3 (_N7434));
	// LUT = (I0&I1)|(~I1&~I2&I3) ;

    GTP_LUT3 /* \N52_9[2]_2  */ #(
            .INIT(8'b00010000))
        \N52_9[2]_2  (
            .Z (gate_state_next[2]),
            .I0 (gate_state_0),
            .I1 (gate_state_1),
            .I2 (_N7436));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT2 /* N55 */ #(
            .INIT(4'b0010))
        N55 (
            .Z (dqs_gate_vld_n),
            .I0 (dqs_gate_vld_r),
            .I1 (dqs_gate_vld));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:404

    GTP_LUT5 /* N70_3 */ #(
            .INIT(32'b00001100000000000000110000001000))
        N70_3 (
            .Z (N70),
            .I0 (_N7435),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (_N7434));
	// LUT = (I1&~I2&I3)|(I0&I1&~I2&~I4) ;

    GTP_LUT5CARRY /* N81_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_0 (
            .COUT (_N5188),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (read_clk_ctrl[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_1 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_1 (
            .COUT (_N5189),
            .Z (_N8382),
            .CIN (_N5188),
            .I0 (),
            .I1 (read_clk_ctrl[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_2 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_2 (
            .COUT (_N5190),
            .Z (_N8383),
            .CIN (_N5189),
            .I0 (),
            .I1 (coarse_slip_step[0]),
            .I2 (gate_move_en),
            .I3 (golden_value[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_3 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_3 (
            .COUT (_N5191),
            .Z (_N8384),
            .CIN (_N5190),
            .I0 (),
            .I1 (coarse_slip_step[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_4 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_4 (
            .COUT (_N5192),
            .Z (_N8385),
            .CIN (_N5191),
            .I0 (),
            .I1 (coarse_slip_step[2]),
            .I2 (gate_move_en),
            .I3 (golden_value[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_5 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_5 (
            .COUT (),
            .Z (_N8386),
            .CIN (_N5192),
            .I0 (),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_move_en),
            .I3 (golden_value[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5 /* N139 */ #(
            .INIT(32'b01010100010001000000000000000000))
        N139_vname (
            .Z (N139),
            .I0 (_N7434),
            .I1 (gate_win_size[2]),
            .I2 (gate_win_size[1]),
            .I3 (gate_win_size[0]),
            .I4 (gate_state_next[2]));
    // defparam N139_vname.orig_name = N139;
	// LUT = (~I0&I1&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:543

    GTP_LUT2 /* \N281[0]_1  */ #(
            .INIT(4'b1000))
        \N281[0]_1  (
            .Z (N281[0]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[0]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[1]_1  */ #(
            .INIT(4'b1000))
        \N281[1]_1  (
            .Z (N281[1]),
            .I0 (dgts_cnt[1]),
            .I1 (gate_check_pass));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[2]_1  */ #(
            .INIT(4'b1000))
        \N281[2]_1  (
            .Z (N281[2]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[2]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT5M /* N301_1 */ #(
            .INIT(32'b00110000001100100011000000110001))
        N301_1 (
            .Z (_N58264),
            .I0 (N22[2]),
            .I1 (gate_state_next[2]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (~ID&~I1&~I3&~I4)|(I0&~I1&~I3&I4)|(~I1&I2) ;

    GTP_LUT2 /* N327 */ #(
            .INIT(4'b1110))
        N327_vname (
            .Z (N327),
            .I0 (gate_move_en),
            .I1 (_N58264));
    // defparam N327_vname.orig_name = N327;
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \N328_2[0]_1  */ #(
            .INIT(32'b00010101000001000011111100001100))
        \N328_2[0]_1  (
            .Z (N328[0]),
            .I0 (gate_state_next[0]),
            .I1 (gate_move_en),
            .I2 (read_clk_ctrl[0]),
            .I3 (golden_value[0]),
            .I4 (_N58264));
	// LUT = (I1&~I2&~I4)|(~I1&I3&~I4)|(~I0&I1&~I2)|(~I0&~I1&I3) ;

    GTP_LUT3 /* \N328_2[1]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[1]_1  (
            .Z (N328[1]),
            .I0 (gate_state_next[0]),
            .I1 (_N8382),
            .I2 (_N58264));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[2]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[2]_1  (
            .Z (N328[2]),
            .I0 (gate_state_next[0]),
            .I1 (_N8383),
            .I2 (_N58264));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[3]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[3]_1  (
            .Z (N328[3]),
            .I0 (gate_state_next[0]),
            .I1 (_N8384),
            .I2 (_N58264));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[4]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[4]_1  (
            .Z (N328[4]),
            .I0 (gate_state_next[0]),
            .I1 (_N8385),
            .I2 (_N58264));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[5]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[5]_1  (
            .Z (N328[5]),
            .I0 (gate_state_next[0]),
            .I1 (_N8386),
            .I2 (_N58264));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT1 /* N389_4_inv */ #(
            .INIT(2'b01))
        N389_4_inv (
            .Z (N389[0]),
            .I0 (gate_value_lock[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N389_8.fsub_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_1  (
            .COUT (\N389_8.co [1] ),
            .Z (nb0[1]),
            .CIN (),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_2  */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_2  (
            .COUT (\N389_8.co [2] ),
            .Z (nb0[2]),
            .CIN (\N389_8.co [1] ),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (gate_value_lock[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_3  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_3  (
            .COUT (\N389_8.co [3] ),
            .Z (nb0[3]),
            .CIN (\N389_8.co [2] ),
            .I0 (),
            .I1 (gate_value_lock[3]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[3]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_4  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_4  (
            .COUT (\N389_8.co [4] ),
            .Z (nb0[4]),
            .CIN (\N389_8.co [3] ),
            .I0 (),
            .I1 (gate_value_lock[4]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[4]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_5  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_5  (
            .COUT (),
            .Z (nb0[5]),
            .CIN (\N389_8.co [4] ),
            .I0 (),
            .I1 (gate_value_lock[5]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[5]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT4 /* N538_5 */ #(
            .INIT(16'b1111110111111100))
        N538_5 (
            .Z (N538),
            .I0 (gate_state_next[0]),
            .I1 (gate_check),
            .I2 (dqs_gate_check_pass),
            .I3 (_N58264));
	// LUT = (I1)|(I2)|(~I0&I3) ;

    GTP_LUT3 /* \N539[0]_1  */ #(
            .INIT(8'b00100011))
        \N539[0]_1  (
            .Z (N539[0]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (_N58264));
	// LUT = (~I1&~I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT4 /* \N539[1]_1  */ #(
            .INIT(16'b0010100000111100))
        \N539[1]_1  (
            .Z (N539[1]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[1]),
            .I3 (_N58264));
	// LUT = (I1&~I2&~I3)|(~I1&I2&~I3)|(I0&I1&~I2)|(I0&~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT5 /* \N539[2]_1  */ #(
            .INIT(32'b00101000101000000011110011110000))
        \N539[2]_1  (
            .Z (N539[2]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[2]),
            .I3 (dgts_cnt[1]),
            .I4 (_N58264));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I4)|(I0&I2&~I3)|(I0&~I1&I2)|(I1&~I2&I3&~I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[0]  (
            .Q (dgts_cnt[0]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[1]  (
            .Q (dgts_cnt[1]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[2]  (
            .Q (dgts_cnt[2]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_C /* dqs_gate_vld_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_r_vname (
            .Q (dqs_gate_vld_r),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_vld));
    // defparam dqs_gate_vld_r_vname.orig_name = dqs_gate_vld_r;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:396

    GTP_DFF_C /* gate_adj_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_adj_done_vname (
            .Q (gate_adj_done),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61864));
    // defparam gate_adj_done_vname.orig_name = gate_adj_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:406

    GTP_LUT5 /* gate_adj_done_ce_mux */ #(
            .INIT(32'b00001010000010000000111100001100))
        gate_adj_done_ce_mux (
            .Z (_N61864),
            .I0 (gate_state_next[0]),
            .I1 (dqs_gate_vld_n),
            .I2 (gate_move_en),
            .I3 (gate_adj_done),
            .I4 (_N58264));
	// LUT = (I1&~I2&~I4)|(~I2&I3&~I4)|(I0&I1&~I2)|(I0&~I2&I3) ;

    GTP_DFF_C /* gate_cal_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_cal_error_vname (
            .Q (gate_cal_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61863));
    // defparam gate_cal_error_vname.orig_name = gate_cal_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:416

    GTP_LUT3 /* gate_cal_error_ce_mux */ #(
            .INIT(8'b11101100))
        gate_cal_error_ce_mux (
            .Z (_N61863),
            .I0 (_N7434),
            .I1 (gate_cal_error),
            .I2 (gate_state_next[2]));
	// LUT = (I1)|(I0&I2) ;

    GTP_DFF_C /* gate_check_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_error_vname (
            .Q (gate_check_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N70));
    // defparam gate_check_error_vname.orig_name = gate_check_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:424

    GTP_DFF_C /* gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_vname (
            .Q (gate_check_pass),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61865));
    // defparam gate_check_pass_vname.orig_name = gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:620

    GTP_LUT5 /* gate_check_pass_ce_mux */ #(
            .INIT(32'b11101110010011001111111100001100))
        gate_check_pass_ce_mux (
            .Z (_N61865),
            .I0 (gate_state_next[0]),
            .I1 (gate_state_next[2]),
            .I2 (_N7434),
            .I3 (gate_check_pass),
            .I4 (_N58264));
	// LUT = (I3&~I4)|(I1&~I2)|(I0&I3)|(~I0&I1&I4) ;

    GTP_DFF_C /* gate_check_pass_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_d_vname (
            .Q (gate_check_pass_d),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (gate_check_pass));
    // defparam gate_check_pass_d_vname.orig_name = gate_check_pass_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:630

    GTP_DFF_P /* gate_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gate_state_0_vname (
            .Q (gate_state_0),
            .CLK (ddrphy_clkin),
            .D (_N1),
            .P (N1));
    // defparam gate_state_0_vname.orig_name = gate_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_1_vname (
            .Q (gate_state_1),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N2));
    // defparam gate_state_1_vname.orig_name = gate_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_2_vname (
            .Q (gate_state_2),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam gate_state_2_vname.orig_name = gate_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_3_vname (
            .Q (gate_state_3),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam gate_state_3_vname.orig_name = gate_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_4_vname (
            .Q (gate_state_4),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N17));
    // defparam gate_state_4_vname.orig_name = gate_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT3 /* \gate_state_fsm[2:0]_2  */ #(
            .INIT(8'b00001110))
        \gate_state_fsm[2:0]_2  (
            .Z (_N1),
            .I0 (gate_state_0),
            .I1 (gate_state_4),
            .I2 (gatecal_start));
	// LUT = (I0&~I2)|(I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT2 /* \gate_state_fsm[2:0]_3  */ #(
            .INIT(4'b1000))
        \gate_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (gate_state_0),
            .I1 (gatecal_start));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_7_3  */ #(
            .INIT(32'b11111111100010001111111111111000))
        \gate_state_fsm[2:0]_7_3  (
            .Z (_N6),
            .I0 (gate_move_en),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_1),
            .I4 (dqs_gate_vld_n));
	// LUT = (I3)|(I2&~I4)|(I0&I1) ;

    GTP_LUT5 /* \gate_state_fsm[2:0]_11  */ #(
            .INIT(32'b01010000011100110101000001010000))
        \gate_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (gate_move_en),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_3),
            .I3 (dgts_cnt[2]),
            .I4 (_N58270));
	// LUT = (~I0&I2)|(~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_18  */ #(
            .INIT(32'b10111010101010100011000000000000))
        \gate_state_fsm[2:0]_18  (
            .Z (_N17),
            .I0 (_N58270),
            .I1 (N573[6]),
            .I2 (gatecal_start),
            .I3 (gate_state_4),
            .I4 (_N46128));
	// LUT = (I0&I4)|(~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT3 /* \gate_state_fsm[2:0]_31  */ #(
            .INIT(8'b01000000))
        \gate_state_fsm[2:0]_31  (
            .Z (_N58270),
            .I0 (dqs_gate_vld),
            .I1 (dqs_gate_vld_r),
            .I2 (gate_state_2));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT4 /* \gate_state_fsm[2:0]_32  */ #(
            .INIT(16'b1110110011001100))
        \gate_state_fsm[2:0]_32  (
            .Z (_N46128),
            .I0 (dgts_cnt[0]),
            .I1 (dgts_cnt[2]),
            .I2 (dgts_cnt[1]),
            .I3 (coarse_slip_step[3]));
	// LUT = (I1)|(I0&I2&I3) ;

    GTP_DFF_CE /* \gate_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[0]  (
            .Q (read_clk_ctrl[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[1]  (
            .Q (read_clk_ctrl[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[2]  (
            .Q (coarse_slip_step[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[3]  (
            .Q (coarse_slip_step[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[4]  (
            .Q (coarse_slip_step[2]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[5]  (
            .Q (coarse_slip_step[3]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value_lock[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[0]  (
            .Q (gate_value_lock[0]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[1]  (
            .Q (gate_value_lock[1]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[2]  (
            .Q (gate_value_lock[2]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[3]  (
            .Q (gate_value_lock[3]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[4]  (
            .Q (gate_value_lock[4]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[5]  (
            .Q (gate_value_lock[5]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_win_size[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[0]  (
            .Q (gate_win_size[0]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[1]  (
            .Q (gate_win_size[1]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[2]  (
            .Q (gate_win_size[2]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \golden_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[0]  (
            .Q (golden_value[0]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (N389[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[1]  (
            .Q (golden_value[1]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[2]  (
            .Q (golden_value[2]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[3]  (
            .Q (golden_value[3]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[4]  (
            .Q (golden_value[4]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[5]  (
            .Q (golden_value[5]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532


endmodule


module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3_unq8
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    input [3:0] \dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    input rddata_cal,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    output [3:0] dqs_gate_ctrl,
    output [2:0] read_clk_ctrl,
    output _N58309,
    output dqs_gate_vld,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass
);
    wire [3:0] coarse_slip_step;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[0]_floating ;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[1]_floating ;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[2]_floating ;
    wire \gatecal_read_clk_ctrl[2]_floating ;

    ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3_unq8 dqs_gate_coarse_cal (
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .dqs_gate_pulse_r1 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .dqs_gate_pulse_r2 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .dqs_gate_pulse_r3 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .dqs_gate_pulse_r4 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[2]_floating , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[1]_floating , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[0]_floating }),
            .dqs_gate_pulse_src ({\dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .coarse_slip_step (coarse_slip_step),
            .dqs_gate_ctrl_adj ({\dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .read_cmd_mux ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .read_cmd_mux_r1 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .read_cmd_mux_r2 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .read_cmd_mux_r3 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            ._N58309 (_N58309),
            .dqs_gate_vld (dqs_gate_vld),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ),
            .ddrphy_clkin (ddrphy_clkin),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:135

    ipsxb_ddrphy_gatecal_v1_3_unq8 gatecal (
            .coarse_slip_step (coarse_slip_step),
            .read_clk_ctrl ({\gatecal_read_clk_ctrl[2]_floating , read_clk_ctrl[1], read_clk_ctrl[0]}),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:151


endmodule


module ipsxb_ddrphy_data_slice_wrlvl_v1_4_unq8
(
    input [4:0] N500,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input N0,
    input _N58212,
    input _N58654,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input ddrphy_clkin,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs ,
    output [4:0] cnt,
    output [7:0] wrlvl_step,
    output _N58280,
    output _N58663,
    output _N58664,
    output ck_check_done,
    output ddrphy_gatei,
    output wl_state_4,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs,
    output wrlvl_dqs_en,
    output wrlvl_dqs_resp,
    output wrlvl_error
);
    wire N14;
    wire N56;
    wire N63;
    wire N136;
    wire [7:0] N141;
    wire N165;
    wire N173;
    wire N228;
    wire N279;
    wire N286;
    wire N296;
    wire N301;
    wire N334;
    wire N359;
    wire [4:0] N367;
    wire N377;
    wire [7:0] N378;
    wire N386;
    wire [7:0] N387;
    wire [2:0] N417;
    wire N439;
    wire [7:0] N440;
    wire N449;
    wire [5:0] N450;
    wire N466;
    wire [3:0] N467;
    wire N491;
    wire _N2;
    wire _N6;
    wire _N9;
    wire _N10;
    wire _N12;
    wire _N15;
    wire _N22;
    wire _N2913;
    wire _N5344;
    wire _N5345;
    wire _N5346;
    wire _N5347;
    wire _N5348;
    wire _N5349;
    wire _N6098;
    wire _N6099;
    wire _N6100;
    wire _N6101;
    wire _N6102;
    wire _N6103;
    wire _N6104;
    wire _N6157;
    wire _N6158;
    wire _N6159;
    wire _N6160;
    wire _N6161;
    wire _N6162;
    wire _N8927;
    wire _N35610;
    wire _N61868;
    wire _N61869;
    wire _N61870;
    wire _N61871;
    wire _N61872;
    wire _N61873;
    wire _N61874;
    wire _N63323;
    wire _N63324;
    wire _N63332;
    wire _N63343;
    wire _N63345;
    wire _N63347;
    wire _N63352;
    wire _N63360;
    wire _N63369;
    wire _N63392;
    wire [7:0] ck_dly_step;
    wire dq_rising;
    wire dq_vld;
    wire [7:0] step_cnt;
    wire [7:0] vld_init_cnt;
    wire wl_done_flag;
    wire [2:0] wl_next_state;
    wire wl_state_0;
    wire wl_state_1;
    wire wl_state_2;
    wire wl_state_3;
    wire wl_state_5;
    wire wl_state_6;
    wire [5:0] wrlvl_ck_check_seq;
    wire wrlvl_ck_dly_pass;
    wire [2:0] wrlvl_dq_r;
    wire [3:0] wrlvl_dq_seq;

    GTP_LUT2 /* N14 */ #(
            .INIT(4'b1110))
        N14_vname (
            .Z (N14),
            .I0 (N286),
            .I1 (N279));
    // defparam N14_vname.orig_name = N14;
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:309

    GTP_LUT3 /* \N53_4_or[0]_1  */ #(
            .INIT(8'b11101010))
        \N53_4_or[0]_1  (
            .Z (_N15),
            .I0 (wl_state_5),
            .I1 (wl_state_1),
            .I2 (N14));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT5 /* \N53_4_or[0]_5  */ #(
            .INIT(32'b11111111111111101111111011111110))
        \N53_4_or[0]_5  (
            .Z (wl_next_state[0]),
            .I0 (_N6),
            .I1 (_N10),
            .I2 (wl_state_5),
            .I3 (wl_state_1),
            .I4 (N14));
	// LUT = (I0)|(I1)|(I2)|(I3&I4) ;

    GTP_LUT4 /* \N53_4_or[1]_3  */ #(
            .INIT(16'b1110111011111110))
        \N53_4_or[1]_3  (
            .Z (wl_next_state[1]),
            .I0 (_N22),
            .I1 (wl_state_2),
            .I2 (wl_state_1),
            .I3 (N14));
	// LUT = (I0)|(I1)|(I2&~I3) ;

    GTP_LUT5 /* \N53_4_or[2]_3  */ #(
            .INIT(32'b11111111111111101111111011111110))
        \N53_4_or[2]_3  (
            .Z (wl_next_state[2]),
            .I0 (_N12),
            .I1 (_N22),
            .I2 (wl_state_5),
            .I3 (wl_state_1),
            .I4 (N14));
	// LUT = (I0)|(I1)|(I2)|(I3&I4) ;

    GTP_LUT3 /* N53_5 */ #(
            .INIT(8'b11001110))
        N53_5 (
            .Z (_N12),
            .I0 (wl_state_4),
            .I1 (wl_state_3),
            .I2 (N500[4]));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:298

    GTP_LUT1 /* N56 */ #(
            .INIT(2'b01))
        N56_vname (
            .Z (N56),
            .I0 (N296));
    // defparam N56_vname.orig_name = N56;
	// LUT = ~I0 ;

    GTP_LUT2 /* N63 */ #(
            .INIT(4'b0100))
        N63_vname (
            .Z (N63),
            .I0 (wl_done_flag),
            .I1 (wl_state_0));
    // defparam N63_vname.orig_name = N63;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:364

    GTP_LUT2 /* N66_ac1 */ #(
            .INIT(4'b1000))
        N66_ac1 (
            .Z (_N2913),
            .I0 (cnt[1]),
            .I1 (cnt[0]));
	// LUT = I0&I1 ;

    GTP_LUT5CARRY /* N102_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_0 (
            .COUT (_N6098),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (step_cnt[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_1 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_1 (
            .COUT (_N6099),
            .Z (N378[1]),
            .CIN (_N6098),
            .I0 (),
            .I1 (step_cnt[1]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_2 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_2 (
            .COUT (_N6100),
            .Z (N378[2]),
            .CIN (_N6099),
            .I0 (),
            .I1 (step_cnt[2]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_3 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_3 (
            .COUT (_N6101),
            .Z (N378[3]),
            .CIN (_N6100),
            .I0 (),
            .I1 (step_cnt[3]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_4 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_4 (
            .COUT (_N6102),
            .Z (N378[4]),
            .CIN (_N6101),
            .I0 (),
            .I1 (step_cnt[4]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_5 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_5 (
            .COUT (_N6103),
            .Z (N378[5]),
            .CIN (_N6102),
            .I0 (),
            .I1 (step_cnt[5]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_6 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_6 (
            .COUT (_N6104),
            .Z (N378[6]),
            .CIN (_N6103),
            .I0 (),
            .I1 (step_cnt[6]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_7 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_7 (
            .COUT (),
            .Z (N378[7]),
            .CIN (_N6104),
            .I0 (),
            .I1 (step_cnt[7]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5344),
            .Z (N387[1]),
            .CIN (),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5345),
            .Z (N387[2]),
            .CIN (_N5344),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (ck_dly_step[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5346),
            .Z (N387[3]),
            .CIN (_N5345),
            .I0 (),
            .I1 (ck_dly_step[3]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5347),
            .Z (N387[4]),
            .CIN (_N5346),
            .I0 (),
            .I1 (ck_dly_step[4]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5348),
            .Z (N387[5]),
            .CIN (_N5347),
            .I0 (),
            .I1 (ck_dly_step[5]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5349),
            .Z (N387[6]),
            .CIN (_N5348),
            .I0 (),
            .I1 (ck_dly_step[6]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (),
            .Z (N387[7]),
            .CIN (_N5349),
            .I0 (),
            .I1 (ck_dly_step[7]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5 /* N124_6 */ #(
            .INIT(32'b00000000000000000000000001000000))
        N124_6 (
            .Z (_N63392),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = ~I0&I1&I2&~I3&~I4 ;

    GTP_LUT3 /* N136_1 */ #(
            .INIT(8'b10000000))
        N136_1 (
            .Z (_N58663),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N136_7 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N136_7 (
            .Z (N136),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (wl_state_2),
            .I3 (cnt[1]),
            .I4 (_N58212));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT2 /* \N141[0]_1  */ #(
            .INIT(4'b0010))
        \N141[0]_1  (
            .Z (N141[0]),
            .I0 (step_cnt[0]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[1]_1  */ #(
            .INIT(4'b0010))
        \N141[1]_1  (
            .Z (N141[1]),
            .I0 (step_cnt[1]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[2]_1  */ #(
            .INIT(4'b0010))
        \N141[2]_1  (
            .Z (N141[2]),
            .I0 (step_cnt[2]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[3]_1  */ #(
            .INIT(4'b0010))
        \N141[3]_1  (
            .Z (N141[3]),
            .I0 (step_cnt[3]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[4]_1  */ #(
            .INIT(4'b0010))
        \N141[4]_1  (
            .Z (N141[4]),
            .I0 (step_cnt[4]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[5]_1  */ #(
            .INIT(4'b0010))
        \N141[5]_1  (
            .Z (N141[5]),
            .I0 (step_cnt[5]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[6]_1  */ #(
            .INIT(4'b0010))
        \N141[6]_1  (
            .Z (N141[6]),
            .I0 (step_cnt[6]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[7]_1  */ #(
            .INIT(4'b0010))
        \N141[7]_1  (
            .Z (N141[7]),
            .I0 (step_cnt[7]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT3 /* N151_1 */ #(
            .INIT(8'b10000000))
        N151_1 (
            .Z (_N58664),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* N151_4 */ #(
            .INIT(8'b01000000))
        N151_4 (
            .Z (_N63347),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (wl_state_4));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT2 /* N165 */ #(
            .INIT(4'b1000))
        N165_vname (
            .Z (N165),
            .I0 (dq_vld),
            .I1 (wrlvl_dqs_en));
    // defparam N165_vname.orig_name = N165;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:477

    GTP_LUT5 /* N173_17 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N173_17 (
            .Z (_N63360),
            .I0 (vld_init_cnt[1]),
            .I1 (vld_init_cnt[3]),
            .I2 (vld_init_cnt[4]),
            .I3 (vld_init_cnt[5]),
            .I4 (N165));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N173_18 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N173_18 (
            .Z (N173),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[2]),
            .I2 (vld_init_cnt[6]),
            .I3 (vld_init_cnt[7]),
            .I4 (_N63360));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5CARRY /* N201_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_1 (
            .COUT (_N6157),
            .Z (N440[1]),
            .CIN (),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_2 (
            .COUT (_N6158),
            .Z (N440[2]),
            .CIN (_N6157),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (vld_init_cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_3 (
            .COUT (_N6159),
            .Z (N440[3]),
            .CIN (_N6158),
            .I0 (),
            .I1 (vld_init_cnt[3]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_4 (
            .COUT (_N6160),
            .Z (N440[4]),
            .CIN (_N6159),
            .I0 (),
            .I1 (vld_init_cnt[4]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_5 (
            .COUT (_N6161),
            .Z (N440[5]),
            .CIN (_N6160),
            .I0 (),
            .I1 (vld_init_cnt[5]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_6 (
            .COUT (_N6162),
            .Z (N440[6]),
            .CIN (_N6161),
            .I0 (),
            .I1 (vld_init_cnt[6]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_7 (
            .COUT (),
            .Z (N440[7]),
            .CIN (_N6162),
            .I0 (),
            .I1 (vld_init_cnt[7]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5 /* N228_9 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N228_9 (
            .Z (N228),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[4]),
            .I3 (dq_vld),
            .I4 (_N58654));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N265_11 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N265_11 (
            .Z (_N63369),
            .I0 (wrlvl_dq_seq[0]),
            .I1 (wrlvl_dq_seq[1]),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_dq_seq[3]),
            .I4 (wrlvl_ck_dly_pass));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N279_6 */ #(
            .INIT(16'b1000000000000000))
        N279_6 (
            .Z (_N63332),
            .I0 (step_cnt[2]),
            .I1 (step_cnt[3]),
            .I2 (step_cnt[4]),
            .I3 (step_cnt[1]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N279_8 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N279_8 (
            .Z (N279),
            .I0 (step_cnt[0]),
            .I1 (step_cnt[5]),
            .I2 (step_cnt[6]),
            .I3 (step_cnt[7]),
            .I4 (_N63332));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N286_9 */ #(
            .INIT(4'b0001))
        N286_9 (
            .Z (_N63323),
            .I0 (ck_dly_step[7]),
            .I1 (ck_dly_step[0]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N286_10 */ #(
            .INIT(16'b0000000000000001))
        N286_10 (
            .Z (_N63324),
            .I0 (ck_dly_step[2]),
            .I1 (ck_dly_step[4]),
            .I2 (ck_dly_step[5]),
            .I3 (ck_dly_step[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N286_13 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N286_13 (
            .Z (N286),
            .I0 (ck_dly_step[3]),
            .I1 (ck_dly_step[6]),
            .I2 (ck_dly_step[0]),
            .I3 (ck_dly_step[7]),
            .I4 (_N63324));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N296 */ #(
            .INIT(32'b00000000000000000000000001000101))
        N296_vname (
            .Z (N296),
            .I0 (wl_next_state[0]),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (wl_next_state[1]));
    // defparam N296_vname.orig_name = N296;
	// LUT = (~I0&~I2&~I3&~I4)|(~I0&I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:354

    GTP_LUT3 /* N301 */ #(
            .INIT(8'b00001000))
        N301_vname (
            .Z (N301),
            .I0 (wl_next_state[1]),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[0]));
    // defparam N301_vname.orig_name = N301;
	// LUT = I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:388

    GTP_LUT4 /* N334_5 */ #(
            .INIT(16'b0000000000000001))
        N334_5 (
            .Z (_N63352),
            .I0 (wrlvl_ck_check_seq[2]),
            .I1 (wrlvl_ck_check_seq[0]),
            .I2 (wrlvl_ck_check_seq[5]),
            .I3 (wrlvl_ck_check_seq[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N334_6 */ #(
            .INIT(8'b00010000))
        N334_6 (
            .Z (N334),
            .I0 (wrlvl_ck_check_seq[3]),
            .I1 (wrlvl_ck_check_seq[4]),
            .I2 (_N63352));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT3 /* N359 */ #(
            .INIT(8'b11011111))
        N359_vname (
            .Z (N359),
            .I0 (wl_state_0),
            .I1 (wl_done_flag),
            .I2 (N500[4]));
    // defparam N359_vname.orig_name = N359;
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N367_1[1]  */ #(
            .INIT(8'b01100000))
        \N367_1[1]  (
            .Z (N367[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N491));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT4 /* \N367_1[2]  */ #(
            .INIT(16'b0110110000000000))
        \N367_1[2]  (
            .Z (N367[2]),
            .I0 (cnt[0]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (N491));
	// LUT = (I1&~I2&I3)|(~I0&I1&I3)|(I0&~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[3]  */ #(
            .INIT(32'b01111000111100000000000000000000))
        \N367_1[3]  (
            .Z (N367[3]),
            .I0 (cnt[0]),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[1]),
            .I4 (N491));
	// LUT = (I2&~I3&I4)|(~I1&I2&I4)|(~I0&I2&I4)|(I0&I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[4]  */ #(
            .INIT(32'b01111111100000000000000000000000))
        \N367_1[4]  (
            .Z (N367[4]),
            .I0 (_N2913),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[4]),
            .I4 (N491));
	// LUT = (~I2&I3&I4)|(~I1&I3&I4)|(~I0&I3&I4)|(I0&I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT3 /* N377 */ #(
            .INIT(8'b11110010))
        N377_vname (
            .Z (N377),
            .I0 (N500[4]),
            .I1 (dq_rising),
            .I2 (N296));
    // defparam N377_vname.orig_name = N377;
	// LUT = (I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT3 /* \N378[0]_1  */ #(
            .INIT(8'b00000001))
        \N378[0]_1  (
            .Z (N378[0]),
            .I0 (wrlvl_ck_dly_start),
            .I1 (step_cnt[0]),
            .I2 (N296));
	// LUT = ~I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT4 /* N386 */ #(
            .INIT(16'b1111111100001000))
        N386_vname (
            .Z (N386),
            .I0 (wrlvl_ck_dly_start),
            .I1 (N500[4]),
            .I2 (dq_rising),
            .I3 (N296));
    // defparam N386_vname.orig_name = N386;
	// LUT = (I3)|(I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT2 /* \N387[0]_1  */ #(
            .INIT(4'b0001))
        \N387[0]_1  (
            .Z (N387[0]),
            .I0 (ck_dly_step[0]),
            .I1 (N296));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT5 /* N395_2 */ #(
            .INIT(32'b00000000000010001111111111111111))
        N395_2 (
            .Z (_N8927),
            .I0 (_N63324),
            .I1 (_N63323),
            .I2 (ck_dly_step[3]),
            .I3 (ck_dly_step[6]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I4)|(I0&I1&~I2&~I3) ;

    GTP_LUT4 /* \N417[0]_6  */ #(
            .INIT(16'b1111111111111110))
        \N417[0]_6  (
            .Z (_N63343),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [0] ));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* \N417[0]_8  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \N417[0]_8  (
            .Z (_N63345),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7] ),
            .I4 (_N63343));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT3 /* \N417[0]_9  */ #(
            .INIT(8'b11011111))
        \N417[0]_9  (
            .Z (N417[0]),
            .I0 (dq_vld),
            .I1 (_N63345),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N417[1]  */ #(
            .INIT(8'b11011111))
        \N417[1]  (
            .Z (N417[1]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT3 /* \N417[2]  */ #(
            .INIT(8'b11011111))
        \N417[2]  (
            .Z (N417[2]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT5 /* N439 */ #(
            .INIT(32'b10101010101010111010101010101010))
        N439_vname (
            .Z (N439),
            .I0 (wl_state_6),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (_N58654));
    // defparam N439_vname.orig_name = N439;
	// LUT = (I0)|(~I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT2 /* \N440[0]_1  */ #(
            .INIT(4'b0001))
        \N440[0]_1  (
            .Z (N440[0]),
            .I0 (vld_init_cnt[0]),
            .I1 (wl_state_6));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT5 /* \N450_3[0]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[0]_1  (
            .Z (N450[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_check_seq[1]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[1]_1  */ #(
            .INIT(32'b10000000100000001000100000000000))
        \N450_3[1]_1  (
            .Z (N450[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (wrlvl_ck_check_seq[0]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT5 /* \N450_3[2]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[2]_1  (
            .Z (N450[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[1]),
            .I3 (wrlvl_ck_check_seq[3]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[3]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[3]_1  (
            .Z (N450[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (wrlvl_ck_check_seq[4]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[4]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[4]_1  (
            .Z (N450[4]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_check_seq[5]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[5]_1  */ #(
            .INIT(32'b10000000100000001000100000000000))
        \N450_3[5]_1  (
            .Z (N450[5]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_check_seq[4]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT2 /* N466 */ #(
            .INIT(4'b1110))
        N466_vname (
            .Z (N466),
            .I0 (N449),
            .I1 (wrlvl_ck_dly_start));
    // defparam N466_vname.orig_name = N466;
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT5 /* N466_1 */ #(
            .INIT(32'b00111011111111110011001111111111))
        N466_1 (
            .Z (N449),
            .I0 (_N58212),
            .I1 (wrlvl_dqs_en),
            .I2 (cnt[1]),
            .I3 (dq_vld),
            .I4 (_N58654));
	// LUT = (~I3)|(~I1)|(I0&~I2&I4) ;

    GTP_LUT4 /* \N467_1[0]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[0]  (
            .Z (N467[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[1]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[1]  (
            .Z (N467[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[0]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[2]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[2]  (
            .Z (N467[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[1]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[3]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[3]  (
            .Z (N467[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT5M /* N491_1 */ #(
            .INIT(32'b00001111000100010000111100100010))
        N491_1 (
            .Z (N491),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[0]),
            .I2 (N500[4]),
            .I3 (N63),
            .I4 (wl_next_state[1]),
            .ID (_N12));
	// LUT = (ID&~I1&~I3&~I4)|(~I0&~I1&~I3&I4)|(~I2&I3) ;

    GTP_DFF_C /* ck_check_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_check_done_vname (
            .Q (ck_check_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61873));
    // defparam ck_check_done_vname.orig_name = ck_check_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:535

    GTP_LUT5 /* ck_check_done_ce_mux */ #(
            .INIT(32'b00001111000010000000111100000000))
        ck_check_done_ce_mux (
            .Z (_N61873),
            .I0 (N228),
            .I1 (N334),
            .I2 (wl_state_6),
            .I3 (ck_check_done),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I2&I3)|(I0&I1&~I2&I4) ;

    GTP_DFF_CE /* \ck_dly_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[0]  (
            .Q (ck_dly_step[0]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[1]  (
            .Q (ck_dly_step[1]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[2]  (
            .Q (ck_dly_step[2]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[3]  (
            .Q (ck_dly_step[3]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[4]  (
            .Q (ck_dly_step[4]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[5]  (
            .Q (ck_dly_step[5]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[6]  (
            .Q (ck_dly_step[6]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[7]  (
            .Q (ck_dly_step[7]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (_N35610));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5M /* \cnt[4:0]_2388  */ #(
            .INIT(32'b00000000111100010000000011110010))
        \cnt[4:0]_2388  (
            .Z (_N35610),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[0]),
            .I2 (N63),
            .I3 (cnt[0]),
            .I4 (wl_next_state[1]),
            .ID (_N12));
	// LUT = (ID&~I1&~I3&~I4)|(~I0&~I1&~I3&I4)|(I2&~I3) ;

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_C /* ddrphy_gatei */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_gatei_vname (
            .Q (ddrphy_gatei),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61868));
    // defparam ddrphy_gatei_vname.orig_name = ddrphy_gatei;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:413

    GTP_LUT5M /* ddrphy_gatei_ce_mux */ #(
            .INIT(32'b11111101000000001111101100001000))
        ddrphy_gatei_ce_mux (
            .Z (_N61868),
            .I0 (_N63392),
            .I1 (wl_next_state[0]),
            .I2 (wl_next_state[2]),
            .I3 (ddrphy_gatei),
            .I4 (wl_next_state[1]),
            .ID (_N8927));
	// LUT = (~I1&I3&~I4)|(ID&I1&~I2&~I4)|(I1&I3&I4)|(I2&I3)|(~I0&~I1&I3) ;

    GTP_DFF_C /* dq_rising */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_rising_vname (
            .Q (dq_rising),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61874));
    // defparam dq_rising_vname.orig_name = dq_rising;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:559

    GTP_LUT4 /* dq_rising_ce_mux */ #(
            .INIT(16'b0011001000110000))
        dq_rising_ce_mux (
            .Z (_N61874),
            .I0 (_N63369),
            .I1 (wl_state_6),
            .I2 (dq_rising),
            .I3 (N228));
	// LUT = (~I1&I2)|(I0&~I1&I3) ;

    GTP_DFF_C /* dq_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_vld_vname (
            .Q (dq_vld),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61869));
    // defparam dq_vld_vname.orig_name = dq_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:453

    GTP_LUT5 /* dq_vld_ce_mux */ #(
            .INIT(32'b00111011000010100011001100000000))
        dq_vld_ce_mux (
            .Z (_N61869),
            .I0 (_N63347),
            .I1 (wl_state_6),
            .I2 (cnt[1]),
            .I3 (dq_vld),
            .I4 (_N58212));
	// LUT = (~I1&I3)|(I0&~I2&I4) ;

    GTP_DFF_CE /* \step_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[0]  (
            .Q (step_cnt[0]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[1]  (
            .Q (step_cnt[1]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[2]  (
            .Q (step_cnt[2]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[3]  (
            .Q (step_cnt[3]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[4]  (
            .Q (step_cnt[4]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[5]  (
            .Q (step_cnt[5]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[6]  (
            .Q (step_cnt[6]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[7]  (
            .Q (step_cnt[7]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \vld_init_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[0]  (
            .Q (vld_init_cnt[0]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[1]  (
            .Q (vld_init_cnt[1]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[2]  (
            .Q (vld_init_cnt[2]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[3]  (
            .Q (vld_init_cnt[3]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[4]  (
            .Q (vld_init_cnt[4]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[5]  (
            .Q (vld_init_cnt[5]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[6]  (
            .Q (vld_init_cnt[6]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[7]  (
            .Q (vld_init_cnt[7]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_C /* wl_done_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_done_flag_vname (
            .Q (wl_done_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61870));
    // defparam wl_done_flag_vname.orig_name = wl_done_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:463

    GTP_LUT3 /* wl_done_flag_ce_mux */ #(
            .INIT(8'b00001110))
        wl_done_flag_ce_mux (
            .Z (_N61870),
            .I0 (wl_state_6),
            .I1 (wl_done_flag),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_P /* wl_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wl_state_0_vname (
            .Q (wl_state_0),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam wl_state_0_vname.orig_name = wl_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_1_vname (
            .Q (wl_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam wl_state_1_vname.orig_name = wl_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_2_vname (
            .Q (wl_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N9));
    // defparam wl_state_2_vname.orig_name = wl_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_3_vname (
            .Q (wl_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam wl_state_3_vname.orig_name = wl_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_4_vname (
            .Q (wl_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N12));
    // defparam wl_state_4_vname.orig_name = wl_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_5_vname (
            .Q (wl_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N15));
    // defparam wl_state_5_vname.orig_name = wl_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_6_vname (
            .Q (wl_state_6),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N22));
    // defparam wl_state_6_vname.orig_name = wl_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT3 /* \wl_state_fsm[2:0]_5  */ #(
            .INIT(8'b00001110))
        \wl_state_fsm[2:0]_5  (
            .Z (_N2),
            .I0 (wl_state_6),
            .I1 (wl_state_0),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* \wl_state_fsm[2:0]_10  */ #(
            .INIT(16'b0010001011110010))
        \wl_state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (wl_state_2),
            .I1 (cnt[4]),
            .I2 (wl_state_1),
            .I3 (N14));
	// LUT = (I2&~I3)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT2 /* \wl_state_fsm[2:0]_11  */ #(
            .INIT(4'b1000))
        \wl_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (cnt[4]),
            .I1 (wl_state_2));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT3 /* \wl_state_fsm[2:0]_13  */ #(
            .INIT(8'b00000001))
        \wl_state_fsm[2:0]_13  (
            .Z (_N58280),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] ));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* \wl_state_fsm[2:0]_14  */ #(
            .INIT(32'b11111000100010001000100010001000))
        \wl_state_fsm[2:0]_14  (
            .Z (_N22),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_6),
            .I2 (wl_state_4),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I1)|(I2&I3&I4) ;

    GTP_LUT5 /* \wl_state_fsm[2:0]_17  */ #(
            .INIT(32'b10100000111011001010000010100000))
        \wl_state_fsm[2:0]_17  (
            .Z (_N6),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_4),
            .I2 (wl_state_0),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I2)|(I1&~I3&I4) ;

    GTP_DFF_CE /* \wrlvl_ck_check_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[0]  (
            .Q (wrlvl_ck_check_seq[0]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[1]  (
            .Q (wrlvl_ck_check_seq[1]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[2]  (
            .Q (wrlvl_ck_check_seq[2]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[3]  (
            .Q (wrlvl_ck_check_seq[3]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[4]  (
            .Q (wrlvl_ck_check_seq[4]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[5]  (
            .Q (wrlvl_ck_check_seq[5]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_C /* wrlvl_ck_dly_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_flag_vname (
            .Q (wrlvl_ck_dly_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61871));
    // defparam wrlvl_ck_dly_flag_vname.orig_name = wrlvl_ck_dly_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5M /* wrlvl_ck_dly_flag_ce_mux */ #(
            .INIT(32'b11111111111110110101010100000000))
        wrlvl_ck_dly_flag_ce_mux (
            .Z (_N61871),
            .I0 (wrlvl_ck_check_seq[4]),
            .I1 (_N63352),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_dly_flag),
            .I4 (N173),
            .ID (wrlvl_ck_dly_done));
	// LUT = (I3&I4)|(I2&I4)|(~I1&I4)|(I0&I4)|(~ID&I3) ;

    GTP_DFF_C /* wrlvl_ck_dly_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_pass_vname (
            .Q (wrlvl_ck_dly_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61872));
    // defparam wrlvl_ck_dly_pass_vname.orig_name = wrlvl_ck_dly_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5 /* wrlvl_ck_dly_pass_ce_mux */ #(
            .INIT(32'b11111111000000101111111100000000))
        wrlvl_ck_dly_pass_ce_mux (
            .Z (_N61872),
            .I0 (_N63352),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (wrlvl_ck_check_seq[4]),
            .I3 (wrlvl_ck_dly_pass),
            .I4 (N173));
	// LUT = (I3)|(I0&~I1&~I2&I4) ;

    GTP_DFF_P /* \wrlvl_dq_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[0]  (
            .Q (wrlvl_dq_r[0]),
            .CLK (ddrphy_clkin),
            .D (N417[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[1]  (
            .Q (wrlvl_dq_r[1]),
            .CLK (ddrphy_clkin),
            .D (N417[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[2]  (
            .Q (wrlvl_dq_r[2]),
            .CLK (ddrphy_clkin),
            .D (N417[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_PE /* \wrlvl_dq_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[0]  (
            .Q (wrlvl_dq_seq[0]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[1]  (
            .Q (wrlvl_dq_seq[1]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[2]  (
            .Q (wrlvl_dq_seq[2]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[3]  (
            .Q (wrlvl_dq_seq[3]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[3]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_C /* wrlvl_dqs */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_vname (
            .Q (wrlvl_dqs),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_3));
    // defparam wrlvl_dqs_vname.orig_name = wrlvl_dqs;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:375

    GTP_DFF_C /* wrlvl_dqs_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_en_vname (
            .Q (wrlvl_dqs_en),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N56));
    // defparam wrlvl_dqs_en_vname.orig_name = wrlvl_dqs_en;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:350

    GTP_LUT1 /* wrlvl_dqs_en_inv */ #(
            .INIT(2'b01))
        wrlvl_dqs_en_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs [2] ),
            .I0 (wrlvl_dqs_en));
	// LUT = ~I0 ;

    GTP_DFF_C /* wrlvl_dqs_resp */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_resp_vname (
            .Q (wrlvl_dqs_resp),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N301));
    // defparam wrlvl_dqs_resp_vname.orig_name = wrlvl_dqs_resp;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:383

    GTP_DFF_C /* wrlvl_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_error_vname (
            .Q (wrlvl_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_5));
    // defparam wrlvl_error_vname.orig_name = wrlvl_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:569

    GTP_DFF_CE /* \wrlvl_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[0]  (
            .Q (wrlvl_step[0]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[1]  (
            .Q (wrlvl_step[1]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[2]  (
            .Q (wrlvl_step[2]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[3]  (
            .Q (wrlvl_step[3]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[4]  (
            .Q (wrlvl_step[4]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[5]  (
            .Q (wrlvl_step[5]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[6]  (
            .Q (wrlvl_step[6]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[7]  (
            .Q (wrlvl_step[7]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433


endmodule


module ipsxb_ddrphy_dqs_rddata_align_v1_3_unq8
(
    input [63:0] ddrphy_rdata,
    input N0,
    input ddrphy_clkin,
    input ddrphy_read_valid,
    input dqs_gate_vld,
    input gate_adj_done,
    input rdel_cal_vld,
    output dqs_gate_check_pass,
    output gate_check,
    output rddata_check_pass,
    output rdel_rvalid,
    output read_valid
);
    wire N118;
    wire N315;
    wire [3:0] N331;
    wire _N9;
    wire _N19;
    wire _N21;
    wire _N59040;
    wire _N59045;
    wire _N61876;
    wire _N61877;
    wire _N62406;
    wire _N62966;
    wire _N62970;
    wire _N62974;
    wire _N62978;
    wire _N62982;
    wire _N62986;
    wire _N62990;
    wire _N62994;
    wire _N62998;
    wire _N63203;
    wire _N63207;
    wire _N63211;
    wire _N63215;
    wire _N63216;
    wire _N63226;
    wire _N63230;
    wire _N63234;
    wire _N63238;
    wire _N63242;
    wire _N63246;
    wire _N63250;
    wire _N63251;
    wire _N63257;
    wire _N63265;
    wire _N63269;
    wire _N63273;
    wire _N63277;
    wire _N63280;
    wire _N63284;
    wire [2:0] gdet_next_state;
    wire gdet_state_0;
    wire gdet_state_1;
    wire gdet_state_2;
    wire gdet_state_3;
    wire gdet_state_4;
    wire rdata_rdel_all_vld;
    wire [63:0] read_data;

    GTP_LUT3 /* N21_2 */ #(
            .INIT(8'b10000000))
        N21_2 (
            .Z (N331[2]),
            .I0 (_N59045),
            .I1 (read_valid),
            .I2 (_N59040));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_and[1][2]  */ #(
            .INIT(8'b01000000))
        \N57_12_and[1][2]  (
            .Z (N315),
            .I0 (gate_adj_done),
            .I1 (gdet_state_1),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_or[1]  */ #(
            .INIT(8'b11110100))
        \N57_12_or[1]  (
            .Z (gdet_next_state[1]),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (N315));
	// LUT = (I2)|(~I0&I1) ;

    GTP_LUT3 /* \N57_12_or[2]_1  */ #(
            .INIT(8'b11001110))
        \N57_12_or[2]_1  (
            .Z (gdet_next_state[2]),
            .I0 (gdet_state_4),
            .I1 (gdet_state_3),
            .I2 (gate_adj_done));
	// LUT = (I1)|(I0&~I2) ;

    GTP_LUT5 /* N118_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_5 (
            .Z (_N63265),
            .I0 (read_data[22]),
            .I1 (read_data[20]),
            .I2 (read_data[14]),
            .I3 (read_data[12]),
            .I4 (read_data[28]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_9 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_9 (
            .Z (_N63269),
            .I0 (read_data[44]),
            .I1 (read_data[38]),
            .I2 (read_data[36]),
            .I3 (read_data[30]),
            .I4 (read_data[46]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_13 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N118_13 (
            .Z (_N63273),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[3]),
            .I4 (read_data[62]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N118_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N118_17 (
            .Z (_N63277),
            .I0 (read_data[35]),
            .I1 (read_data[27]),
            .I2 (read_data[19]),
            .I3 (read_data[11]),
            .I4 (read_data[43]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N118_20 */ #(
            .INIT(32'b00010000000000000000000000000000))
        N118_20 (
            .Z (_N63280),
            .I0 (read_data[59]),
            .I1 (read_data[51]),
            .I2 (read_data[6]),
            .I3 (read_data[4]),
            .I4 (gdet_state_3));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT4 /* N118_24 */ #(
            .INIT(16'b1000000000000000))
        N118_24 (
            .Z (_N63284),
            .I0 (_N63273),
            .I1 (_N63269),
            .I2 (_N63265),
            .I3 (_N63277));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT3 /* N118_25 */ #(
            .INIT(8'b10000000))
        N118_25 (
            .Z (N118),
            .I0 (_N63284),
            .I1 (_N63280),
            .I2 (_N59040));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N172_62 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_62 (
            .Z (_N62966),
            .I0 (read_data[9]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[13]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_66 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_66 (
            .Z (_N62970),
            .I0 (read_data[23]),
            .I1 (read_data[21]),
            .I2 (read_data[17]),
            .I3 (read_data[15]),
            .I4 (read_data[25]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_70 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_70 (
            .Z (_N62974),
            .I0 (read_data[37]),
            .I1 (read_data[33]),
            .I2 (read_data[31]),
            .I3 (read_data[29]),
            .I4 (read_data[39]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_74 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_74 (
            .Z (_N62978),
            .I0 (read_data[49]),
            .I1 (read_data[47]),
            .I2 (read_data[45]),
            .I3 (read_data[41]),
            .I4 (read_data[53]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_78 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N172_78 (
            .Z (_N62982),
            .I0 (read_data[61]),
            .I1 (read_data[57]),
            .I2 (read_data[55]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N172_82 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_82 (
            .Z (_N62986),
            .I0 (read_data[16]),
            .I1 (read_data[10]),
            .I2 (read_data[8]),
            .I3 (read_data[2]),
            .I4 (read_data[18]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_86 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_86 (
            .Z (_N62990),
            .I0 (read_data[34]),
            .I1 (read_data[32]),
            .I2 (read_data[26]),
            .I3 (read_data[24]),
            .I4 (read_data[40]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_90 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_90 (
            .Z (_N62994),
            .I0 (read_data[56]),
            .I1 (read_data[50]),
            .I2 (read_data[48]),
            .I3 (read_data[42]),
            .I4 (read_data[58]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_94 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_94 (
            .Z (_N62998),
            .I0 (_N62978),
            .I1 (_N62974),
            .I2 (_N62970),
            .I3 (_N62966),
            .I4 (_N62982));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_98 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_98 (
            .Z (rdata_rdel_all_vld),
            .I0 (_N62998),
            .I1 (_N62994),
            .I2 (_N62990),
            .I3 (_N62986),
            .I4 (_N59045));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_105 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_105 (
            .Z (_N63226),
            .I0 (read_data[26]),
            .I1 (read_data[24]),
            .I2 (read_data[18]),
            .I3 (read_data[16]),
            .I4 (read_data[32]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_109 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_109 (
            .Z (_N63230),
            .I0 (read_data[48]),
            .I1 (read_data[42]),
            .I2 (read_data[40]),
            .I3 (read_data[34]),
            .I4 (read_data[50]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_113 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N172_113 (
            .Z (_N63234),
            .I0 (read_data[56]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[58]));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N172_117 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_117 (
            .Z (_N63238),
            .I0 (read_data[17]),
            .I1 (read_data[15]),
            .I2 (read_data[13]),
            .I3 (read_data[9]),
            .I4 (read_data[21]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_121 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_121 (
            .Z (_N63242),
            .I0 (read_data[31]),
            .I1 (read_data[29]),
            .I2 (read_data[25]),
            .I3 (read_data[23]),
            .I4 (read_data[33]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_125 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_125 (
            .Z (_N63246),
            .I0 (read_data[45]),
            .I1 (read_data[41]),
            .I2 (read_data[39]),
            .I3 (read_data[37]),
            .I4 (read_data[47]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_129 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_129 (
            .Z (_N63250),
            .I0 (read_data[57]),
            .I1 (read_data[55]),
            .I2 (read_data[53]),
            .I3 (read_data[49]),
            .I4 (read_data[61]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_130 */ #(
            .INIT(32'b00000000000000001000000000000000))
        N172_130 (
            .Z (_N63251),
            .I0 (read_data[10]),
            .I1 (read_data[8]),
            .I2 (read_data[2]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&I3&~I4 ;

    GTP_LUT4 /* N172_136 */ #(
            .INIT(16'b1000000000000000))
        N172_136 (
            .Z (_N63257),
            .I0 (_N63246),
            .I1 (_N63242),
            .I2 (_N63238),
            .I3 (_N63250));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N172_137 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_137 (
            .Z (_N59040),
            .I0 (_N63251),
            .I1 (_N63234),
            .I2 (_N63230),
            .I3 (_N63226),
            .I4 (_N63257));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N202_41 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N202_41 (
            .Z (_N63203),
            .I0 (read_data[51]),
            .I1 (read_data[43]),
            .I2 (read_data[35]),
            .I3 (read_data[4]),
            .I4 (read_data[59]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N202_45 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N202_45 (
            .Z (_N63207),
            .I0 (read_data[20]),
            .I1 (read_data[14]),
            .I2 (read_data[12]),
            .I3 (read_data[6]),
            .I4 (read_data[22]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N202_49 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N202_49 (
            .Z (_N63211),
            .I0 (read_data[38]),
            .I1 (read_data[36]),
            .I2 (read_data[30]),
            .I3 (read_data[28]),
            .I4 (read_data[44]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N202_53 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N202_53 (
            .Z (_N63215),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[46]),
            .I4 (read_data[62]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N202_54 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N202_54 (
            .Z (_N63216),
            .I0 (read_data[27]),
            .I1 (read_data[19]),
            .I2 (read_data[11]),
            .I3 (read_data[3]),
            .I4 (_N63203));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N202_57 */ #(
            .INIT(16'b1000000000000000))
        N202_57 (
            .Z (_N59045),
            .I0 (_N63215),
            .I1 (_N63211),
            .I2 (_N63207),
            .I3 (_N63216));
	// LUT = I0&I1&I2&I3 ;

    GTP_DFF_C /* dqs_gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_check_pass_vname (
            .Q (dqs_gate_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N118));
    // defparam dqs_gate_check_pass_vname.orig_name = dqs_gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:406

    GTP_DFF_C /* gate_check */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_vname (
            .Q (gate_check),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N315));
    // defparam gate_check_vname.orig_name = gate_check;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:389

    GTP_DFF_P /* gdet_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gdet_state_0_vname (
            .Q (gdet_state_0),
            .CLK (ddrphy_clkin),
            .D (_N9),
            .P (N0));
    // defparam gdet_state_0_vname.orig_name = gdet_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_1_vname (
            .Q (gdet_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[0]));
    // defparam gdet_state_1_vname.orig_name = gdet_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_2_vname (
            .Q (gdet_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N19));
    // defparam gdet_state_2_vname.orig_name = gdet_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_3_vname (
            .Q (gdet_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N21));
    // defparam gdet_state_3_vname.orig_name = gdet_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_4_vname (
            .Q (gdet_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[2]));
    // defparam gdet_state_4_vname.orig_name = gdet_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT5 /* \gdet_state_fsm[2:0]_15  */ #(
            .INIT(32'b10101010000000001011101000110000))
        \gdet_state_fsm[2:0]_15  (
            .Z (gdet_next_state[0]),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_1),
            .I3 (gdet_state_0),
            .I4 (N331[2]));
	// LUT = (I0&I3)|(~I1&I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT4 /* \gdet_state_fsm[2:0]_20  */ #(
            .INIT(16'b0101000001000100))
        \gdet_state_fsm[2:0]_20  (
            .Z (_N19),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (gdet_state_1),
            .I3 (N331[2]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT3 /* \gdet_state_fsm[2:0]_22  */ #(
            .INIT(8'b01000000))
        \gdet_state_fsm[2:0]_22  (
            .Z (_N21),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* \gdet_state_fsm[2:0]_34  */ #(
            .INIT(32'b11011101110011001101010111000000))
        \gdet_state_fsm[2:0]_34  (
            .Z (_N9),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_4),
            .I3 (gdet_state_0),
            .I4 (_N62406));
	// LUT = (~I0&I3)|(I1&I2)|(I1&I4) ;

    GTP_LUT2 /* \gdet_state_fsm[2:0]_37_2  */ #(
            .INIT(4'b1110))
        \gdet_state_fsm[2:0]_37_2  (
            .Z (_N62406),
            .I0 (gdet_state_1),
            .I1 (gdet_state_2));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* rddata_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rddata_check_pass_vname (
            .Q (rddata_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61877));
    // defparam rddata_check_pass_vname.orig_name = rddata_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:416

    GTP_LUT5 /* rddata_check_pass_ce_mux */ #(
            .INIT(32'b11111111110011001111101011001000))
        rddata_check_pass_ce_mux (
            .Z (_N61877),
            .I0 (gdet_next_state[0]),
            .I1 (N118),
            .I2 (gdet_next_state[2]),
            .I3 (rddata_check_pass),
            .I4 (gdet_next_state[1]));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2)|(I1&I4)|(I2&I3)|(I3&I4) ;

    GTP_DFF_C /* \rddata_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[0]  (
            .Q (read_data[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[1]  (
            .Q (read_data[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[2]  (
            .Q (read_data[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[3]  (
            .Q (read_data[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[4]  (
            .Q (read_data[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[5]  (
            .Q (read_data[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[6]  (
            .Q (read_data[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[7]  (
            .Q (read_data[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[8]  (
            .Q (read_data[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[9]  (
            .Q (read_data[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[10]  (
            .Q (read_data[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[11]  (
            .Q (read_data[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[12]  (
            .Q (read_data[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[13]  (
            .Q (read_data[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[14]  (
            .Q (read_data[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[15]  (
            .Q (read_data[15]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[16]  (
            .Q (read_data[16]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[16]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[17]  (
            .Q (read_data[17]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[17]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[18]  (
            .Q (read_data[18]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[18]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[19]  (
            .Q (read_data[19]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[19]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[20]  (
            .Q (read_data[20]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[20]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[21]  (
            .Q (read_data[21]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[21]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[22]  (
            .Q (read_data[22]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[22]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[23]  (
            .Q (read_data[23]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[23]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[24]  (
            .Q (read_data[24]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[24]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[25]  (
            .Q (read_data[25]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[25]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[26]  (
            .Q (read_data[26]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[26]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[27]  (
            .Q (read_data[27]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[27]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[28]  (
            .Q (read_data[28]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[28]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[29]  (
            .Q (read_data[29]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[29]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[30]  (
            .Q (read_data[30]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[30]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[31]  (
            .Q (read_data[31]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[31]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[32]  (
            .Q (read_data[32]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[32]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[33]  (
            .Q (read_data[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[34]  (
            .Q (read_data[34]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[34]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[35]  (
            .Q (read_data[35]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[35]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[36]  (
            .Q (read_data[36]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[36]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[37]  (
            .Q (read_data[37]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[37]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[38]  (
            .Q (read_data[38]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[38]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[39]  (
            .Q (read_data[39]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[39]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[40]  (
            .Q (read_data[40]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[40]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[41]  (
            .Q (read_data[41]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[41]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[42]  (
            .Q (read_data[42]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[42]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[43]  (
            .Q (read_data[43]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[43]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[44]  (
            .Q (read_data[44]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[44]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[45]  (
            .Q (read_data[45]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[45]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[46]  (
            .Q (read_data[46]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[46]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[47]  (
            .Q (read_data[47]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[47]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[48]  (
            .Q (read_data[48]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[48]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[49]  (
            .Q (read_data[49]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[49]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[50]  (
            .Q (read_data[50]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[50]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[51]  (
            .Q (read_data[51]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[51]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[52]  (
            .Q (read_data[52]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[52]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[53]  (
            .Q (read_data[53]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[53]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[54]  (
            .Q (read_data[54]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[54]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[55]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[55]  (
            .Q (read_data[55]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[55]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[56]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[56]  (
            .Q (read_data[56]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[56]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[57]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[57]  (
            .Q (read_data[57]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[57]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[58]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[58]  (
            .Q (read_data[58]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[58]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[59]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[59]  (
            .Q (read_data[59]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[59]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[60]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[60]  (
            .Q (read_data[60]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[60]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[61]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[61]  (
            .Q (read_data[61]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[61]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[62]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[62]  (
            .Q (read_data[62]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[62]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[63]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[63]  (
            .Q (read_data[63]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[63]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_P /* rdel_rvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rdel_rvalid_vname (
            .Q (rdel_rvalid),
            .CLK (ddrphy_clkin),
            .D (_N61876),
            .P (N0));
    // defparam rdel_rvalid_vname.orig_name = rdel_rvalid;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:427

    GTP_LUT4 /* rdel_rvalid_ce_mux */ #(
            .INIT(16'b1101110101011101))
        rdel_rvalid_ce_mux (
            .Z (_N61876),
            .I0 (rdel_cal_vld),
            .I1 (rdel_rvalid),
            .I2 (read_valid),
            .I3 (rdata_rdel_all_vld));
	// LUT = (~I0)|(I1&~I2)|(I1&I3) ;

    GTP_DFF_C /* rdvalid_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdvalid_r1 (
            .Q (read_valid),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_read_valid));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249


endmodule


module ipsxb_ddrphy_dqsi_rdel_cal_v1_2_unq8
(
    input [29:0] N735,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position ,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [7:0] dll_step,
    input [7:0] init_dqsi_value,
    input N0,
    input N456,
    input _N538,
    input _N46994,
    input _N58348,
    input _N63409,
    input ddrphy_clkin,
    input init_adj_rdel,
    input rdel_calibration,
    input rdel_calibration_d,
    input rdel_calibration_rising,
    input rdel_move_en,
    input rdel_ov,
    input read_data_valid,
    input reinit_adj_rdel,
    input reinit_adj_rdel_d,
    output [9:0] cnt,
    output [7:0] default_samp_position,
    output [2:0] rdel_ctrl_wire,
    output [7:0] total_margin_div2,
    output _N45178_3,
    output _N45178_5,
    output _N46261,
    output _N58354,
    output _N63085,
    output _N63086,
    output _N63423,
    output _N63869,
    output adj_rdel_done,
    output \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done
);
    wire [6:0] \N28_1.co ;
    wire [7:0] \N43_1.co ;
    wire N53;
    wire [8:0] \N53.co ;
    wire N108;
    wire [10:0] \N108.co ;
    wire N167;
    wire [10:0] \N167.co ;
    wire [2:0] N247;
    wire [8:0] N285;
    wire N337;
    wire N377;
    wire N384;
    wire N446;
    wire [7:0] N457;
    wire [7:0] N467;
    wire N570;
    wire N598;
    wire N603;
    wire [9:0] N604;
    wire N607;
    wire [7:0] N608;
    wire N610;
    wire [7:0] N611;
    wire N619;
    wire N631;
    wire [6:0] N667;
    wire N680;
    wire N684;
    wire N695_inv;
    wire [7:0] N715;
    wire [7:0] N717;
    wire [7:0] N721;
    wire _N2;
    wire _N3;
    wire _N134;
    wire _N138;
    wire _N140;
    wire _N142;
    wire _N276;
    wire _N278;
    wire _N280;
    wire _N3032;
    wire _N5352;
    wire _N5353;
    wire _N5354;
    wire _N5355;
    wire _N5356;
    wire _N5357;
    wire _N5384;
    wire _N5385;
    wire _N5386;
    wire _N5387;
    wire _N5388;
    wire _N5389;
    wire _N5390;
    wire _N5391;
    wire _N5394;
    wire _N5395;
    wire _N5396;
    wire _N5397;
    wire _N5398;
    wire _N5399;
    wire _N5400;
    wire _N5403;
    wire _N5404;
    wire _N5405;
    wire _N5406;
    wire _N5407;
    wire _N5408;
    wire _N5409;
    wire _N5410;
    wire _N5916;
    wire _N5917;
    wire _N5918;
    wire _N5919;
    wire _N5920;
    wire _N5921;
    wire _N5922;
    wire _N5924;
    wire _N5925;
    wire _N5926;
    wire _N5927;
    wire _N5928;
    wire _N5929;
    wire _N5930;
    wire _N8979;
    wire _N9015_inv;
    wire _N9038;
    wire _N9044_inv;
    wire _N9054;
    wire _N9055;
    wire _N9056;
    wire _N9057;
    wire _N9058;
    wire _N9059;
    wire _N12090;
    wire _N46900;
    wire _N50126;
    wire _N61878;
    wire _N61879;
    wire _N61880;
    wire _N61881;
    wire _N61882;
    wire _N61883;
    wire _N62395;
    wire _N62396;
    wire _N63009;
    wire _N63396;
    wire _N63399;
    wire _N63401;
    wire _N63413;
    wire _N63415;
    wire _N63418;
    wire _N63428;
    wire _N63429;
    wire _N63432;
    wire _N63903;
    wire [7:0] adj_cnt;
    wire adj_inc_dec_n;
    wire [7:0] left_margin;
    wire [7:0] next_default_samp_position;
    wire [2:0] rdel_ctrl;
    wire [3:0] rdel_ov_d;
    wire rdel_ov_sync;
    wire [7:0] right_margin;
    wire [7:0] samp_win_size;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_8;
    wire state_9;
    wire state_10;
    wire state_11;
    wire [8:0] total_margin;

    GTP_LUT5CARRY /* \N28_1.fsub_1  */ #(
            .INIT(32'b10010000100100000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_1  (
            .COUT (\N28_1.co [1] ),
            .Z (_N9054),
            .CIN (),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (_N9015_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_2  */ #(
            .INIT(32'b11100000000100001111111111101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_2  (
            .COUT (\N28_1.co [2] ),
            .Z (_N9055),
            .CIN (\N28_1.co [1] ),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (_N9015_inv),
            .I3 (default_samp_position[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&I2&~I3)|(I1&I2&I3)|(I0&I2&I3) ;
	// CARRY = ((I3)|(I1)|(I0)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_3  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_3  (
            .COUT (\N28_1.co [3] ),
            .Z (_N9056),
            .CIN (\N28_1.co [2] ),
            .I0 (),
            .I1 (default_samp_position[3]),
            .I2 (_N9015_inv),
            .I3 (),
            .I4 (default_samp_position[3]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_4  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_4  (
            .COUT (\N28_1.co [4] ),
            .Z (_N9057),
            .CIN (\N28_1.co [3] ),
            .I0 (),
            .I1 (default_samp_position[4]),
            .I2 (_N9015_inv),
            .I3 (),
            .I4 (default_samp_position[4]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_5  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_5  (
            .COUT (\N28_1.co [5] ),
            .Z (_N9058),
            .CIN (\N28_1.co [4] ),
            .I0 (),
            .I1 (default_samp_position[5]),
            .I2 (_N9015_inv),
            .I3 (),
            .I4 (default_samp_position[5]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* \N28_1.fsub_6  */ #(
            .INIT(32'b10010000100100000011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N28_1.fsub_6  (
            .COUT (),
            .Z (_N9059),
            .CIN (\N28_1.co [5] ),
            .I0 (),
            .I1 (default_samp_position[6]),
            .I2 (_N9015_inv),
            .I3 (),
            .I4 (default_samp_position[6]),
            .ID ());
	// LUT = (~CIN&~I1&I2)|(CIN&I1&I2) ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406

    GTP_LUT5CARRY /* N33_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_1 (
            .COUT (_N5352),
            .Z (N717[1]),
            .CIN (),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_2 (
            .COUT (_N5353),
            .Z (N717[2]),
            .CIN (_N5352),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (default_samp_position[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_3 (
            .COUT (_N5354),
            .Z (N717[3]),
            .CIN (_N5353),
            .I0 (),
            .I1 (default_samp_position[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_4 (
            .COUT (_N5355),
            .Z (N717[4]),
            .CIN (_N5354),
            .I0 (),
            .I1 (default_samp_position[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_5 (
            .COUT (_N5356),
            .Z (N717[5]),
            .CIN (_N5355),
            .I0 (),
            .I1 (default_samp_position[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_6 (
            .COUT (_N5357),
            .Z (N717[6]),
            .CIN (_N5356),
            .I0 (),
            .I1 (default_samp_position[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* N33_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1_7 (
            .COUT (),
            .Z (N717[7]),
            .CIN (_N5357),
            .I0 (),
            .I1 (default_samp_position[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409

    GTP_LUT5CARRY /* \N43_1.fsub_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_1  (
            .COUT (\N43_1.co [1] ),
            .Z (N715[1]),
            .CIN (),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_2  */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_2  (
            .COUT (\N43_1.co [2] ),
            .Z (N715[2]),
            .CIN (\N43_1.co [1] ),
            .I0 (default_samp_position[0]),
            .I1 (default_samp_position[1]),
            .I2 (default_samp_position[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_3  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_3  (
            .COUT (\N43_1.co [3] ),
            .Z (N715[3]),
            .CIN (\N43_1.co [2] ),
            .I0 (),
            .I1 (default_samp_position[3]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[3]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_4  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_4  (
            .COUT (\N43_1.co [4] ),
            .Z (N715[4]),
            .CIN (\N43_1.co [3] ),
            .I0 (),
            .I1 (default_samp_position[4]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[4]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_5  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_5  (
            .COUT (\N43_1.co [5] ),
            .Z (N715[5]),
            .CIN (\N43_1.co [4] ),
            .I0 (),
            .I1 (default_samp_position[5]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[5]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_6  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_6  (
            .COUT (\N43_1.co [6] ),
            .Z (N715[6]),
            .CIN (\N43_1.co [5] ),
            .I0 (),
            .I1 (default_samp_position[6]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[6]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N43_1.fsub_7  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N43_1.fsub_7  (
            .COUT (),
            .Z (N715[7]),
            .CIN (\N43_1.co [6] ),
            .I0 (),
            .I1 (default_samp_position[7]),
            .I2 (),
            .I3 (),
            .I4 (default_samp_position[7]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418

    GTP_LUT5CARRY /* \N53.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_0  (
            .COUT (\N53.co [0] ),
            .Z (),
            .CIN (),
            .I0 (adj_cnt[0]),
            .I1 (init_dqsi_value[0]),
            .I2 (adj_cnt[1]),
            .I3 (init_dqsi_value[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5CARRY /* \N53.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_1  (
            .COUT (\N53.co [2] ),
            .Z (),
            .CIN (\N53.co [0] ),
            .I0 (adj_cnt[2]),
            .I1 (init_dqsi_value[2]),
            .I2 (adj_cnt[3]),
            .I3 (init_dqsi_value[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5CARRY /* \N53.eq_2  */ #(
            .INIT(32'b00000000000000000000000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_2  (
            .COUT (\N53.co [4] ),
            .Z (),
            .CIN (\N53.co [2] ),
            .I0 (adj_cnt[4]),
            .I1 (dll_step[4]),
            .I2 (dll_step[5]),
            .I3 (dll_step[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5CARRY /* \N53.eq_3  */ #(
            .INIT(32'b00000000000000000001000100010001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N53.eq_3  (
            .COUT (N53),
            .Z (),
            .CIN (\N53.co [4] ),
            .I0 (dll_step[6]),
            .I1 (dll_step[7]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (~I0&~I1) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:441

    GTP_LUT5 /* N67_1_sum3 */ #(
            .INIT(32'b01111111100000001111111100000000))
        N67_1_sum3 (
            .Z (N721[4]),
            .I0 (adj_cnt[1]),
            .I1 (adj_cnt[2]),
            .I2 (adj_cnt[3]),
            .I3 (adj_cnt[4]),
            .I4 (adj_cnt[0]));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT5CARRY /* N85_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_1 (
            .COUT (_N5394),
            .Z (total_margin_div2[0]),
            .CIN (),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_2 (
            .COUT (_N5395),
            .Z (total_margin_div2[1]),
            .CIN (_N5394),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (samp_win_size[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_3 (
            .COUT (_N5396),
            .Z (total_margin_div2[2]),
            .CIN (_N5395),
            .I0 (),
            .I1 (samp_win_size[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_4 (
            .COUT (_N5397),
            .Z (total_margin_div2[3]),
            .CIN (_N5396),
            .I0 (),
            .I1 (samp_win_size[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_5 (
            .COUT (_N5398),
            .Z (total_margin_div2[4]),
            .CIN (_N5397),
            .I0 (),
            .I1 (samp_win_size[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_6 (
            .COUT (_N5399),
            .Z (total_margin_div2[5]),
            .CIN (_N5398),
            .I0 (),
            .I1 (samp_win_size[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_7 (
            .COUT (_N5400),
            .Z (total_margin_div2[6]),
            .CIN (_N5399),
            .I0 (),
            .I1 (samp_win_size[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_8 (
            .COUT (),
            .Z (total_margin_div2[7]),
            .CIN (_N5400),
            .I0 (),
            .I1 (total_margin[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5384),
            .Z (N604[1]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5385),
            .Z (N604[2]),
            .CIN (_N5384),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5386),
            .Z (N604[3]),
            .CIN (_N5385),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5387),
            .Z (N604[4]),
            .CIN (_N5386),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5388),
            .Z (N604[5]),
            .CIN (_N5387),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5389),
            .Z (N604[6]),
            .CIN (_N5388),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (_N5390),
            .Z (N604[7]),
            .CIN (_N5389),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_8 (
            .COUT (_N5391),
            .Z (N604[8]),
            .CIN (_N5390),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_9 (
            .COUT (),
            .Z (N604[9]),
            .CIN (_N5391),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* \N108.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_0  (
            .COUT (\N108.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_1  (
            .COUT (\N108.co [2] ),
            .Z (),
            .CIN (\N108.co [0] ),
            .I0 (default_samp_position[0]),
            .I1 (cnt[2]),
            .I2 (default_samp_position[1]),
            .I3 (cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_2  (
            .COUT (\N108.co [4] ),
            .Z (),
            .CIN (\N108.co [2] ),
            .I0 (default_samp_position[2]),
            .I1 (cnt[4]),
            .I2 (default_samp_position[3]),
            .I3 (cnt[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_3  (
            .COUT (\N108.co [6] ),
            .Z (),
            .CIN (\N108.co [4] ),
            .I0 (default_samp_position[4]),
            .I1 (cnt[6]),
            .I2 (default_samp_position[5]),
            .I3 (cnt[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_4  */ #(
            .INIT(32'b00000000000000000000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_4  (
            .COUT (N108),
            .Z (),
            .CIN (\N108.co [6] ),
            .I0 (default_samp_position[6]),
            .I1 (cnt[8]),
            .I2 (cnt[9]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N167.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_0  (
            .COUT (\N167.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_1  (
            .COUT (\N167.co [2] ),
            .Z (),
            .CIN (\N167.co [0] ),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[2]),
            .I2 (total_margin_div2[1]),
            .I3 (cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_2  (
            .COUT (\N167.co [4] ),
            .Z (),
            .CIN (\N167.co [2] ),
            .I0 (total_margin_div2[2]),
            .I1 (cnt[4]),
            .I2 (total_margin_div2[3]),
            .I3 (cnt[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_3  (
            .COUT (\N167.co [6] ),
            .Z (),
            .CIN (\N167.co [4] ),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (total_margin_div2[5]),
            .I3 (cnt[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_4  (
            .COUT (N167),
            .Z (),
            .CIN (\N167.co [6] ),
            .I0 (total_margin_div2[6]),
            .I1 (cnt[8]),
            .I2 (total_margin_div2[7]),
            .I3 (cnt[9]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT4 /* N247_0_2 */ #(
            .INIT(16'b0000001101010111))
        N247_0_2 (
            .Z (N247[0]),
            .I0 (cnt[2]),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (cnt[1]));
	// LUT = (~I0&~I3)|(~I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:570

    GTP_LUT5 /* \N247_1_1_or[0]_1  */ #(
            .INIT(32'b11110000111100001111000011100000))
        \N247_1_1_or[0]_1  (
            .Z (N247[1]),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (cnt[1]),
            .I3 (state_2),
            .I4 (_N46900));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3)|(I2&I4) ;

    GTP_LUT4 /* \N247_1_1_or[0]_3  */ #(
            .INIT(16'b0000000001010100))
        \N247_1_1_or[0]_3  (
            .Z (_N46900),
            .I0 (cnt[2]),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (cnt[3]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_LUT4 /* \N247_1_1_or[0]_5  */ #(
            .INIT(16'b0000000100000000))
        \N247_1_1_or[0]_5  (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] ),
            .I3 (_N63086));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT1 /* N249 */ #(
            .INIT(2'b01))
        N249 (
            .Z (rdel_ctrl_wire[0]),
            .I0 (rdel_ctrl[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* N264_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_0 (
            .COUT (_N5916),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_1 (
            .COUT (_N5917),
            .Z (N608[1]),
            .CIN (_N5916),
            .I0 (),
            .I1 (left_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_2 (
            .COUT (_N5918),
            .Z (N608[2]),
            .CIN (_N5917),
            .I0 (),
            .I1 (left_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_3 (
            .COUT (_N5919),
            .Z (N608[3]),
            .CIN (_N5918),
            .I0 (),
            .I1 (left_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_4 (
            .COUT (_N5920),
            .Z (N608[4]),
            .CIN (_N5919),
            .I0 (),
            .I1 (left_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_5 (
            .COUT (_N5921),
            .Z (N608[5]),
            .CIN (_N5920),
            .I0 (),
            .I1 (left_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_6 (
            .COUT (_N5922),
            .Z (N608[6]),
            .CIN (_N5921),
            .I0 (),
            .I1 (left_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_7 (
            .COUT (),
            .Z (N608[7]),
            .CIN (_N5922),
            .I0 (),
            .I1 (left_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N280_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_0 (
            .COUT (_N5924),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (right_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_1 (
            .COUT (_N5925),
            .Z (N611[1]),
            .CIN (_N5924),
            .I0 (),
            .I1 (right_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_2 (
            .COUT (_N5926),
            .Z (N611[2]),
            .CIN (_N5925),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_3 (
            .COUT (_N5927),
            .Z (N611[3]),
            .CIN (_N5926),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_4 (
            .COUT (_N5928),
            .Z (N611[4]),
            .CIN (_N5927),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_5 (
            .COUT (_N5929),
            .Z (N611[5]),
            .CIN (_N5928),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_6 (
            .COUT (_N5930),
            .Z (N611[6]),
            .CIN (_N5929),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_7 (
            .COUT (),
            .Z (N611[7]),
            .CIN (_N5930),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N285_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_1 (
            .COUT (_N5403),
            .Z (N285[0]),
            .CIN (),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_2 (
            .COUT (_N5404),
            .Z (N285[1]),
            .CIN (_N5403),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (right_margin[1]),
            .I3 (left_margin[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&I2&~I3)|(~I0&I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = ((I2&I3)|(I0&I1&I3)|(I0&I1&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_3 (
            .COUT (_N5405),
            .Z (N285[2]),
            .CIN (_N5404),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (left_margin[2]),
            .I3 (),
            .I4 (left_margin[2]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_4 (
            .COUT (_N5406),
            .Z (N285[3]),
            .CIN (_N5405),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (left_margin[3]),
            .I3 (),
            .I4 (left_margin[3]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_5 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_5 (
            .COUT (_N5407),
            .Z (N285[4]),
            .CIN (_N5406),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (left_margin[4]),
            .I3 (),
            .I4 (left_margin[4]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_6 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_6 (
            .COUT (_N5408),
            .Z (N285[5]),
            .CIN (_N5407),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (left_margin[5]),
            .I3 (),
            .I4 (left_margin[5]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_7 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_7 (
            .COUT (_N5409),
            .Z (N285[6]),
            .CIN (_N5408),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (left_margin[6]),
            .I3 (),
            .I4 (left_margin[6]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_8 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_8 (
            .COUT (_N5410),
            .Z (N285[7]),
            .CIN (_N5409),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (left_margin[7]),
            .I3 (),
            .I4 (left_margin[7]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_9 */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_9 (
            .COUT (),
            .Z (N285[8]),
            .CIN (_N5410),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT3 /* N295_mux2 */ #(
            .INIT(8'b01010111))
        N295_mux2 (
            .Z (_N3032),
            .I0 (samp_win_size[3]),
            .I1 (samp_win_size[2]),
            .I2 (samp_win_size[1]));
	// LUT = (~I0)|(~I1&~I2) ;

    GTP_LUT2 /* N337 */ #(
            .INIT(4'b1000))
        N337_vname (
            .Z (N337),
            .I0 (state_11),
            .I1 (rdel_calibration));
    // defparam N337_vname.orig_name = N337;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:688

    GTP_LUT1 /* N377 */ #(
            .INIT(2'b01))
        N377_vname (
            .Z (N377),
            .I0 (default_samp_position[0]));
    // defparam N377_vname.orig_name = N377;
	// LUT = ~I0 ;

    GTP_LUT5 /* N384_5 */ #(
            .INIT(32'b00000000000000001000000000000000))
        N384_5 (
            .Z (N384),
            .I0 (adj_cnt[1]),
            .I1 (adj_cnt[2]),
            .I2 (adj_cnt[3]),
            .I3 (adj_cnt[4]),
            .I4 (adj_cnt[0]));
	// LUT = I0&I1&I2&I3&~I4 ;

    GTP_LUT5 /* N446_0_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N446_0_3 (
            .Z (N446),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (state_5),
            .I3 (state_9),
            .I4 (N603));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* \N451_and[0][2]  */ #(
            .INIT(16'b1111111000000000))
        \N451_and[0][2]  (
            .Z (_N12090),
            .I0 (state_7),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (default_samp_position[7]));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT2 /* \N451_or[0]_1  */ #(
            .INIT(4'b1110))
        \N451_or[0]_1  (
            .Z (N680),
            .I0 (state_9),
            .I1 (state_5));
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \N457[0]_1  */ #(
            .INIT(32'b00000000000000000000000000110001))
        \N457[0]_1  (
            .Z (N457[0]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (adj_cnt[0]),
            .I4 (N384));
	// LUT = (~I0&~I1&~I3&~I4)|(~I1&I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT3 /* \N457[1]_1  */ #(
            .INIT(8'b00000110))
        \N457[1]_1  (
            .Z (N457[1]),
            .I0 (adj_cnt[0]),
            .I1 (adj_cnt[1]),
            .I2 (N684));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT4 /* \N457[2]_1  */ #(
            .INIT(16'b0000000001111000))
        \N457[2]_1  (
            .Z (N457[2]),
            .I0 (adj_cnt[0]),
            .I1 (adj_cnt[1]),
            .I2 (adj_cnt[2]),
            .I3 (N684));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N457[3]_1  */ #(
            .INIT(32'b00000000000000000111111110000000))
        \N457[3]_1  (
            .Z (N457[3]),
            .I0 (adj_cnt[0]),
            .I1 (adj_cnt[1]),
            .I2 (adj_cnt[2]),
            .I3 (adj_cnt[3]),
            .I4 (N684));
	// LUT = (~I2&I3&~I4)|(~I1&I3&~I4)|(~I0&I3&~I4)|(I0&I1&I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N457[4]_1  */ #(
            .INIT(32'b00000000000000000000101000000010))
        \N457[4]_1  (
            .Z (N457[4]),
            .I0 (N721[4]),
            .I1 (N53),
            .I2 (init_adj_rdel),
            .I3 (adj_inc_dec_n),
            .I4 (N384));
	// LUT = (I0&~I1&~I2&~I4)|(I0&~I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[0]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[0]_1  (
            .Z (N467[0]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[0]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[1]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[1]_1  (
            .Z (N467[1]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[1]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[2]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[2]_1  (
            .Z (N467[2]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[2]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[3]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[3]_1  (
            .Z (N467[3]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[3]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[4]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[4]_1  (
            .Z (N467[4]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[4]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[5]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[5]_1  (
            .Z (N467[5]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[5]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[6]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[6]_1  (
            .Z (N467[6]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[6]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* \N467[7]_1  */ #(
            .INIT(32'b00000000000000000011000100000000))
        \N467[7]_1  (
            .Z (N467[7]),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (next_default_samp_position[7]),
            .I4 (N384));
	// LUT = (~I0&~I1&I3&~I4)|(~I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5M /* N564_20_3 */ #(
            .INIT(32'b10101000101010001111111111111110))
        N564_20_3 (
            .Z (_N63428),
            .I0 (rdel_move_en),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (state_6),
            .I4 (cnt[3]),
            .ID (state_1));
	// LUT = (I3&~I4)|(I2&~I4)|(I1&~I4)|(ID&~I4)|(I0&I2)|(I0&I1) ;

    GTP_LUT5M /* N564_20_4 */ #(
            .INIT(32'b11101110111011101100110011011100))
        N564_20_4 (
            .Z (_N63429),
            .I0 (state_11),
            .I1 (_N50126),
            .I2 (state_0),
            .I3 (reinit_adj_rdel),
            .I4 (rdel_calibration),
            .ID (init_adj_rdel));
	// LUT = (~ID&I2&~I3&~I4)|(I0&I4)|(I1) ;

    GTP_LUT5M /* N564_20_7 */ #(
            .INIT(32'b11111110111111001111111111111110))
        N564_20_7 (
            .Z (_N63432),
            .I0 (rdel_move_en),
            .I1 (_N63429),
            .I2 (_N63428),
            .I3 (state_7),
            .I4 (N108),
            .ID (state_2));
	// LUT = (I3&~I4)|(ID&~I4)|(I0&I3)|(I2)|(I1) ;

    GTP_LUT3 /* N564_25 */ #(
            .INIT(8'b00001110))
        N564_25 (
            .Z (_N50126),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (rdel_move_en));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* N570 */ #(
            .INIT(16'b0000000000111011))
        N570_vname (
            .Z (N570),
            .I0 (N167),
            .I1 (state_10),
            .I2 (rdel_move_en),
            .I3 (_N63432));
    // defparam N570_vname.orig_name = N570;
	// LUT = (~I1&~I3)|(I0&~I2&~I3) ;

    GTP_LUT5 /* N598_1_2 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N598_1_2 (
            .Z (_N63413),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (state_6),
            .I3 (state_1),
            .I4 (state_0));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N598_1_4 */ #(
            .INIT(32'b10101110101011101111111110101110))
        N598_1_4 (
            .Z (_N63415),
            .I0 (_N63413),
            .I1 (N680),
            .I2 (cnt[3]),
            .I3 (state_7),
            .I4 (N108));
	// LUT = (I0)|(I3&~I4)|(I1&~I2) ;

    GTP_LUT5 /* N598_1_6 */ #(
            .INIT(32'b10111011101010101111101111111010))
        N598_1_6 (
            .Z (N598),
            .I0 (_N63415),
            .I1 (N108),
            .I2 (state_10),
            .I3 (state_2),
            .I4 (N167));
	// LUT = (I0)|(I2&~I4)|(~I1&I3) ;

    GTP_LUT2 /* N598_5 */ #(
            .INIT(4'b1110))
        N598_5 (
            .Z (N603),
            .I0 (state_1),
            .I1 (state_6));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \N604_1[0]_1  */ #(
            .INIT(4'b0100))
        \N604_1[0]_1  (
            .Z (N604[0]),
            .I0 (cnt[0]),
            .I1 (N695_inv));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:466

    GTP_LUT5 /* N607 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N607_vname (
            .Z (N607),
            .I0 (rdel_move_en),
            .I1 (state_4),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N607_vname.orig_name = N607;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT3 /* \N608[0]_1  */ #(
            .INIT(8'b01000101))
        \N608[0]_1  (
            .Z (N608[0]),
            .I0 (left_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT5 /* N610 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N610_vname (
            .Z (N610),
            .I0 (rdel_move_en),
            .I1 (state_8),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N610_vname.orig_name = N610;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT3 /* \N611[0]_1  */ #(
            .INIT(8'b01000101))
        \N611[0]_1  (
            .Z (N611[0]),
            .I0 (right_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT4 /* N614_4 */ #(
            .INIT(16'b0000000000000001))
        N614_4 (
            .Z (_N63009),
            .I0 (samp_win_size[6]),
            .I1 (samp_win_size[5]),
            .I2 (samp_win_size[4]),
            .I3 (samp_win_size[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N619_1_2 */ #(
            .INIT(16'b1111111011110000))
        N619_1_2 (
            .Z (_N63903),
            .I0 (state_5),
            .I1 (state_9),
            .I2 (rdel_calib_done),
            .I3 (cnt[3]));
	// LUT = (I2)|(I0&I3)|(I1&I3) ;

    GTP_LUT5 /* N619_1_4 */ #(
            .INIT(32'b11111110111111001110111011001100))
        N619_1_4 (
            .Z (N619),
            .I0 (N108),
            .I1 (_N63903),
            .I2 (state_10),
            .I3 (state_7),
            .I4 (N167));
	// LUT = (I1)|(I0&I3)|(I2&I4) ;

    GTP_LUT5 /* N631_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N631_5 (
            .Z (N631),
            .I0 (_N62395),
            .I1 (default_samp_position[0]),
            .I2 (default_samp_position[7]),
            .I3 (adj_inc_dec_n),
            .I4 (_N62396));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N643_1 */ #(
            .INIT(32'b11111111111111110000000000000010))
        N643_1 (
            .Z (_N8979),
            .I0 (_N62396),
            .I1 (default_samp_position[5]),
            .I2 (default_samp_position[6]),
            .I3 (default_samp_position[0]),
            .I4 (N715[7]));
	// LUT = (I4)|(I0&~I1&~I2&~I3) ;

    GTP_LUT5 /* N667_33_inv */ #(
            .INIT(32'b01111111111111011111111111111111))
        N667_33_inv (
            .Z (_N9015_inv),
            .I0 (_N62395),
            .I1 (default_samp_position[0]),
            .I2 (default_samp_position[7]),
            .I3 (adj_inc_dec_n),
            .I4 (_N62396));
	// LUT = (~I4)|(~I0)|(I1&~I3)|(~I2&I3)|(~I1&I2) ;

    GTP_LUT5 /* N667_62 */ #(
            .INIT(32'b11111111111100101111111111110000))
        N667_62 (
            .Z (_N9044_inv),
            .I0 (_N62395),
            .I1 (default_samp_position[0]),
            .I2 (default_samp_position[7]),
            .I3 (adj_inc_dec_n),
            .I4 (_N62396));
	// LUT = (I2)|(I3)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N667_67[1]  */ #(
            .INIT(32'b11001010000010101100101000001010))
        \N667_67[1]  (
            .Z (N667[1]),
            .I0 (_N9054),
            .I1 (_N9015_inv),
            .I2 (_N9038),
            .I3 (N717[1]),
            .I4 (_N9044_inv),
            .ID (N715[1]));
	// LUT = (ID&~I2&~I4)|(I0&~I2&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* \N667_67[2]  */ #(
            .INIT(32'b11001010000010101100101000001010))
        \N667_67[2]  (
            .Z (N667[2]),
            .I0 (_N9055),
            .I1 (_N9015_inv),
            .I2 (_N9038),
            .I3 (N717[2]),
            .I4 (_N9044_inv),
            .ID (N715[2]));
	// LUT = (ID&~I2&~I4)|(I0&~I2&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* \N667_67[3]  */ #(
            .INIT(32'b11001010000010101100101000001010))
        \N667_67[3]  (
            .Z (N667[3]),
            .I0 (_N9056),
            .I1 (_N9015_inv),
            .I2 (_N9038),
            .I3 (N717[3]),
            .I4 (_N9044_inv),
            .ID (N715[3]));
	// LUT = (ID&~I2&~I4)|(I0&~I2&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* \N667_67[4]  */ #(
            .INIT(32'b11001010000010101100101000001010))
        \N667_67[4]  (
            .Z (N667[4]),
            .I0 (_N9057),
            .I1 (_N9015_inv),
            .I2 (_N9038),
            .I3 (N717[4]),
            .I4 (_N9044_inv),
            .ID (N715[4]));
	// LUT = (ID&~I2&~I4)|(I0&~I2&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* \N667_67[5]  */ #(
            .INIT(32'b11001010000010101100101000001010))
        \N667_67[5]  (
            .Z (N667[5]),
            .I0 (_N9058),
            .I1 (_N9015_inv),
            .I2 (_N9038),
            .I3 (N717[5]),
            .I4 (_N9044_inv),
            .ID (N715[5]));
	// LUT = (ID&~I2&~I4)|(I0&~I2&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* \N667_67[6]  */ #(
            .INIT(32'b11001010000010101100101000001010))
        \N667_67[6]  (
            .Z (N667[6]),
            .I0 (_N9059),
            .I1 (_N9015_inv),
            .I2 (_N9038),
            .I3 (N717[6]),
            .I4 (_N9044_inv),
            .ID (N715[6]));
	// LUT = (ID&~I2&~I4)|(I0&~I2&I4)|(I1&I2&I3) ;

    GTP_LUT5 /* N667_68_1 */ #(
            .INIT(32'b00001111111100100000111111110000))
        N667_68_1 (
            .Z (_N9038),
            .I0 (_N62395),
            .I1 (default_samp_position[0]),
            .I2 (default_samp_position[7]),
            .I3 (adj_inc_dec_n),
            .I4 (_N62396));
	// LUT = (I2&~I3)|(~I2&I3)|(I0&~I1&~I2&I4) ;

    GTP_LUT4 /* N684_2 */ #(
            .INIT(16'b1111111111001110))
        N684_2 (
            .Z (N684),
            .I0 (N53),
            .I1 (init_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (N384));
	// LUT = (I1)|(I3)|(I0&~I2) ;

    GTP_LUT5 /* N695_inv */ #(
            .INIT(32'b00000000000000010000000000000011))
        N695_inv_vname (
            .Z (N695_inv),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (state_8),
            .I3 (state_4),
            .I4 (N603));
    // defparam N695_inv_vname.orig_name = N695_inv;
	// LUT = (~I1&~I2&~I3&~I4)|(~I0&~I1&~I2&~I3) ;

    GTP_DFF_CE /* \adj_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[0]  (
            .Q (adj_cnt[0]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[1]  (
            .Q (adj_cnt[1]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[2]  (
            .Q (adj_cnt[2]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[3]  (
            .Q (adj_cnt[3]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \adj_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adj_cnt[4]  (
            .Q (adj_cnt[4]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N457[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_C /* adj_inc_dec_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adj_inc_dec_n_vname (
            .Q (adj_inc_dec_n),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61880));
    // defparam adj_inc_dec_n_vname.orig_name = adj_inc_dec_n;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_LUT5 /* adj_inc_dec_n_ce_mux */ #(
            .INIT(32'b01010000000101001111000011110000))
        adj_inc_dec_n_ce_mux (
            .Z (_N61880),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (adj_inc_dec_n),
            .I3 (reinit_adj_rdel_d),
            .I4 (N684));
	// LUT = (I2&~I4)|(~I0&~I1&I2)|(~I0&I2&I3)|(~I0&I1&~I2&~I3&I4) ;

    GTP_DFF_C /* adj_rdel_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adj_rdel_done_vname (
            .Q (adj_rdel_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61882));
    // defparam adj_rdel_done_vname.orig_name = adj_rdel_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:660

    GTP_LUT5 /* adj_rdel_done_ce_mux */ #(
            .INIT(32'b11111110110011001111101000000000))
        adj_rdel_done_ce_mux (
            .Z (_N61882),
            .I0 (init_adj_rdel),
            .I1 (state_2),
            .I2 (reinit_adj_rdel),
            .I3 (adj_rdel_done),
            .I4 (N108));
	// LUT = (I0&I3)|(I1&I4)|(I2&I3) ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \default_samp_position[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[0]  (
            .Q (default_samp_position[0]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[1]  (
            .Q (default_samp_position[1]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[2]  (
            .Q (default_samp_position[2]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[3]  (
            .Q (default_samp_position[3]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[4]  (
            .Q (default_samp_position[4]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[5]  (
            .Q (default_samp_position[5]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[6]  (
            .Q (default_samp_position[6]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \default_samp_position[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \default_samp_position[7]  (
            .Q (default_samp_position[7]),
            .C (N0),
            .CE (N456),
            .CLK (ddrphy_clkin),
            .D (N467[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:425

    GTP_DFF_CE /* \left_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[0]  (
            .Q (left_margin[0]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[1]  (
            .Q (left_margin[1]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[2]  (
            .Q (left_margin[2]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[3]  (
            .Q (left_margin[3]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[4]  (
            .Q (left_margin[4]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[5]  (
            .Q (left_margin[5]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[6]  (
            .Q (left_margin[6]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[7]  (
            .Q (left_margin[7]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_C /* \next_default_samp_position[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[0]  (
            .Q (next_default_samp_position[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N377));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[1]  (
            .Q (next_default_samp_position[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[2]  (
            .Q (next_default_samp_position[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[3]  (
            .Q (next_default_samp_position[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[4]  (
            .Q (next_default_samp_position[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[5]  (
            .Q (next_default_samp_position[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[6]  (
            .Q (next_default_samp_position[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N667[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_DFF_C /* \next_default_samp_position[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \next_default_samp_position[7]  (
            .Q (next_default_samp_position[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61883));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:396

    GTP_LUT5M /* \next_default_samp_position_ce_mux[7]  */ #(
            .INIT(32'b00100010001100000011000000100010))
        \next_default_samp_position_ce_mux[7]  (
            .Z (_N61883),
            .I0 (next_default_samp_position[7]),
            .I1 (N631),
            .I2 (N717[7]),
            .I3 (adj_inc_dec_n),
            .I4 (default_samp_position[7]),
            .ID (_N8979));
	// LUT = (ID&~I1&~I3&~I4)|(~I1&I2&I3&~I4)|(~I1&I2&~I3&I4)|(I0&~I1&I3&I4) ;

    GTP_DFF_C /* rdel_calib_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_done_vname (
            .Q (rdel_calib_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N337));
    // defparam rdel_calib_done_vname.orig_name = rdel_calib_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:683

    GTP_DFF_C /* rdel_calib_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_error_vname (
            .Q (rdel_calib_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61881));
    // defparam rdel_calib_error_vname.orig_name = rdel_calib_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:650

    GTP_LUT5M /* rdel_calib_error_ce_mux */ #(
            .INIT(32'b00001000100010000000101010101010))
        rdel_calib_error_ce_mux (
            .Z (_N61881),
            .I0 (_N63009),
            .I1 (_N3032),
            .I2 (rdel_calibration),
            .I3 (state_0),
            .I4 (state_11),
            .ID (rdel_calib_error));
	// LUT = (ID&~I3&~I4)|(ID&~I2&~I4)|(I0&I1&~I3&I4)|(I0&I1&~I2&I4) ;

    GTP_DFF_C /* \rdel_ctrl[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[0]  (
            .Q (rdel_ctrl[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[1]  (
            .Q (rdel_ctrl_wire[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[2]  (
            .Q (rdel_ctrl_wire[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61879));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_LUT5 /* \rdel_ctrl_ce_mux[2]  */ #(
            .INIT(32'b11111110111111101111111100000000))
        \rdel_ctrl_ce_mux[2]  (
            .Z (_N61879),
            .I0 (_N12090),
            .I1 (state_10),
            .I2 (state_5),
            .I3 (rdel_ctrl_wire[2]),
            .I4 (N446));
	// LUT = (I3&~I4)|(I0&I4)|(I1&I4)|(I2&I4) ;

    GTP_DFF_C /* rdel_move_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_move_done_vname (
            .Q (rdel_move_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N619));
    // defparam rdel_move_done_vname.orig_name = rdel_move_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:670

    GTP_DFF_C /* \rdel_ov_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[0]  (
            .Q (rdel_ov_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[1]  (
            .Q (rdel_ov_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[2]  (
            .Q (rdel_ov_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[3]  (
            .Q (rdel_ov_d[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* rdel_ov_sync */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_ov_sync_vname (
            .Q (rdel_ov_sync),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61878));
    // defparam rdel_ov_sync_vname.orig_name = rdel_ov_sync;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_LUT3 /* rdel_ov_sync_ce_mux */ #(
            .INIT(8'b11101000))
        rdel_ov_sync_ce_mux (
            .Z (_N61878),
            .I0 (rdel_ov_d[2]),
            .I1 (rdel_ov_d[3]),
            .I2 (rdel_ov_sync));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_DFF_CE /* \right_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[0]  (
            .Q (right_margin[0]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[1]  (
            .Q (right_margin[1]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[2]  (
            .Q (right_margin[2]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[3]  (
            .Q (right_margin[3]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[4]  (
            .Q (right_margin[4]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[5]  (
            .Q (right_margin[5]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[6]  (
            .Q (right_margin[6]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[7]  (
            .Q (right_margin[7]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N3));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_1));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N134));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N138));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N140));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N142));
    // defparam state_6_vname.orig_name = state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_6));
    // defparam state_7_vname.orig_name = state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N276));
    // defparam state_8_vname.orig_name = state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_9_vname (
            .Q (state_9),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N278));
    // defparam state_9_vname.orig_name = state_9;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N280));
    // defparam state_10_vname.orig_name = state_10;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_11_vname (
            .Q (state_11),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N538));
    // defparam state_11_vname.orig_name = state_11;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_3  */ #(
            .INIT(8'b11001110))
        \state_fsm[3:0]_3  (
            .Z (_N2),
            .I0 (state_11),
            .I1 (state_3),
            .I2 (rdel_calibration));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_4  */ #(
            .INIT(8'b11100000))
        \state_fsm[3:0]_4  (
            .Z (_N3),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (state_0));
	// LUT = (I0&I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_135  */ #(
            .INIT(32'b10000010000000000000000000000000))
        \state_fsm[3:0]_135  (
            .Z (_N134),
            .I0 (_N63409),
            .I1 (default_samp_position[1]),
            .I2 (cnt[3]),
            .I3 (state_2),
            .I4 (_N46261));
	// LUT = (I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* \state_fsm[3:0]_139  */ #(
            .INIT(32'b11001110110011000000101000000000))
        \state_fsm[3:0]_139  (
            .Z (_N138),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (rdel_move_en),
            .I3 (state_5),
            .I4 (N735[26]));
	// LUT = (I1&I4)|(I0&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_141  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_141  (
            .Z (_N140),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_143  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_143  (
            .Z (_N142),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_277  */ #(
            .INIT(32'b00001110000011000000101000000000))
        \state_fsm[3:0]_277  (
            .Z (_N276),
            .I0 (cnt[3]),
            .I1 (state_7),
            .I2 (rdel_move_en),
            .I3 (state_9),
            .I4 (_N58348));
	// LUT = (I0&~I2&I3)|(I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_279  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_279  (
            .Z (_N278),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_281  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_281  (
            .Z (_N280),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_540_4  */ #(
            .INIT(32'b11111101111111111111111111111101))
        \state_fsm[3:0]_540_4  (
            .Z (_N63423),
            .I0 (state_10),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[8]),
            .I4 (total_margin_div2[6]));
	// LUT = (~I0)|(I1)|(I2)|(I3&~I4)|(~I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_542_2  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_542_2  (
            .Z (_N63418),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (total_margin_div2[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_542_4  */ #(
            .INIT(32'b10000010010000010000000000000000))
        \state_fsm[3:0]_542_4  (
            .Z (_N45178_3),
            .I0 (total_margin_div2[3]),
            .I1 (total_margin_div2[2]),
            .I2 (cnt[4]),
            .I3 (cnt[5]),
            .I4 (_N63418));
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_544  */ #(
            .INIT(16'b1001000000001001))
        \state_fsm[3:0]_544  (
            .Z (_N45178_5),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (cnt[7]),
            .I3 (total_margin_div2[5]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT2 /* \state_fsm[3:0]_3438  */ #(
            .INIT(4'b0001))
        \state_fsm[3:0]_3438  (
            .Z (_N62395),
            .I0 (default_samp_position[6]),
            .I1 (default_samp_position[5]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* \state_fsm[3:0]_3439  */ #(
            .INIT(16'b0000000000000001))
        \state_fsm[3:0]_3439  (
            .Z (_N62396),
            .I0 (default_samp_position[2]),
            .I1 (default_samp_position[3]),
            .I2 (default_samp_position[4]),
            .I3 (default_samp_position[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT2 /* \state_fsm[3:0]_3443  */ #(
            .INIT(4'b0001))
        \state_fsm[3:0]_3443  (
            .Z (_N63085),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] ));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* \state_fsm[3:0]_3444  */ #(
            .INIT(16'b0000000000000001))
        \state_fsm[3:0]_3444  (
            .Z (_N63086),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] ));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* \state_fsm[3:0]_3446  */ #(
            .INIT(16'b1001100100001001))
        \state_fsm[3:0]_3446  (
            .Z (_N63396),
            .I0 (default_samp_position[0]),
            .I1 (cnt[2]),
            .I2 (cnt[6]),
            .I3 (default_samp_position[4]));
	// LUT = (~I0&~I1&~I2)|(I0&I1&~I2)|(~I0&~I1&I3)|(I0&I1&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3449  */ #(
            .INIT(16'b1000010010100101))
        \state_fsm[3:0]_3449  (
            .Z (_N63399),
            .I0 (default_samp_position[6]),
            .I1 (cnt[6]),
            .I2 (cnt[8]),
            .I3 (default_samp_position[4]));
	// LUT = (~I0&~I2&~I3)|(I0&I2&~I3)|(~I0&I1&~I2)|(I0&I1&I2) ;

    GTP_LUT4 /* \state_fsm[3:0]_3451  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_3451  (
            .Z (_N63401),
            .I0 (default_samp_position[3]),
            .I1 (cnt[4]),
            .I2 (cnt[5]),
            .I3 (default_samp_position[2]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_3453  */ #(
            .INIT(32'b10000000000010000000000000000000))
        \state_fsm[3:0]_3453  (
            .Z (_N46261),
            .I0 (_N63396),
            .I1 (_N63399),
            .I2 (default_samp_position[5]),
            .I3 (cnt[7]),
            .I4 (_N63401));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* \state_fsm[3:0]_3455  */ #(
            .INIT(8'b00000001))
        \state_fsm[3:0]_3455  (
            .Z (_N63869),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] ));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT4 /* \state_fsm[3:0]_3456  */ #(
            .INIT(16'b1000001000000000))
        \state_fsm[3:0]_3456  (
            .Z (_N58354),
            .I0 (_N63869),
            .I1 (default_samp_position[1]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] ),
            .I3 (_N46994));
	// LUT = (I0&~I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_DFF_C /* \total_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[0]  (
            .Q (samp_win_size[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[1]  (
            .Q (samp_win_size[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[2]  (
            .Q (samp_win_size[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[3]  (
            .Q (samp_win_size[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[4]  (
            .Q (samp_win_size[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[5]  (
            .Q (samp_win_size[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[6]  (
            .Q (samp_win_size[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[7]  (
            .Q (samp_win_size[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[8]  (
            .Q (total_margin[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635


endmodule


module ipsxb_ddrphy_wdata_path_adj_v1_0_unq8
(
    input [3:0] phy_wrdata_en_r2,
    input [3:0] phy_wrdata_en_slip4,
    input wrlvl_dqs,
    input wrlvl_dqs_en,
    output [7:0] adj_wrdqs,
    output [3:0] adj_wrdqs_en
);

    GTP_LUT3 /* \N18[0]  */ #(
            .INIT(8'b00000001))
        \N18[0]  (
            .Z (adj_wrdqs_en[0]),
            .I0 (phy_wrdata_en_slip4[0]),
            .I1 (phy_wrdata_en_r2[3]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[1]  */ #(
            .INIT(8'b00000001))
        \N18[1]  (
            .Z (adj_wrdqs_en[1]),
            .I0 (phy_wrdata_en_slip4[1]),
            .I1 (phy_wrdata_en_slip4[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[2]  */ #(
            .INIT(8'b00000001))
        \N18[2]  (
            .Z (adj_wrdqs_en[2]),
            .I0 (phy_wrdata_en_slip4[2]),
            .I1 (phy_wrdata_en_slip4[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[3]  */ #(
            .INIT(8'b00000001))
        \N18[3]  (
            .Z (adj_wrdqs_en[3]),
            .I0 (phy_wrdata_en_slip4[3]),
            .I1 (phy_wrdata_en_slip4[2]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT2 /* \N21[0]  */ #(
            .INIT(4'b1011))
        \N21[0]  (
            .Z (adj_wrdqs[0]),
            .I0 (wrlvl_dqs),
            .I1 (wrlvl_dqs_en));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:229


endmodule


module ipsxb_ddrphy_data_slice_v1_4_unq8
(
    input [7:0] adj_wrdata_mask,
    input [63:0] adj_wrdq,
    input [3:0] adj_wrdq_en,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [31:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    input [4:0] \data_slice_wrlvl/N500 ,
    input [7:0] dll_step,
    input [29:0] \dqsi_rdel_cal/N735 ,
    input [7:0] \dqsi_rdel_cal/init_dqsi_value ,
    input [3:0] \wdata_path_adj/phy_wrdata_en_r2 ,
    input [3:0] \wdata_path_adj/phy_wrdata_en_slip4 ,
    input _N46994,
    input _N58212,
    input _N58348,
    input _N58654,
    input _N63409,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input \data_slice_dqs_gate_cal/gatecal/N1 ,
    input ddrphy_clkin,
    input ddrphy_dqs_rst,
    input ddrphy_dqs_training_rstn,
    input ddrphy_ioclk,
    input \dqsi_rdel_cal/N456 ,
    input \dqsi_rdel_cal/_N538 ,
    input \dqsi_rdel_cal/rdel_calibration_d ,
    input \dqsi_rdel_cal/rdel_calibration_rising ,
    input \dqsi_rdel_cal/reinit_adj_rdel_d ,
    input gate_move_en,
    input gatecal_start,
    input init_adj_rdel,
    input rddata_cal,
    input rdel_cal_vld,
    input rdel_calibration,
    input rdel_move_en,
    input reinit_adj_rdel,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    output [4:0] \data_slice_wrlvl/cnt ,
    output [9:0] \dqsi_rdel_cal/cnt ,
    output [7:0] \dqsi_rdel_cal/default_samp_position ,
    output [7:0] \dqsi_rdel_cal/total_margin_div2 ,
    output _N45178_3,
    output _N45178_5,
    output _N46261,
    output _N58280,
    output _N58309,
    output _N58354,
    output _N58663,
    output _N58664,
    output _N63085,
    output _N63086,
    output _N63423,
    output _N63869,
    output adj_rdel_done,
    output \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ,
    output ck_check_done,
    output \data_slice_wrlvl/wl_state_4 ,
    output dm,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output rddata_check_pass,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done,
    output read_valid,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs_resp,
    output wrlvl_error,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire [7:0] adj_wrdqs;
    wire [3:0] adj_wrdqs_en;
    wire ddrphy_dgts;
    wire ddrphy_gatei;
    wire [63:0] ddrphy_rdata;
    wire ddrphy_read_valid;
    wire [33:0] debug_data;
    wire [7:0] dq_in;
    wire [7:0] dq_in_dly;
    wire [1:0] dqs_drift;
    wire dqs_gate_check_pass;
    wire [3:0] dqs_gate_ctrl;
    wire dqs_gate_vld;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire gate_check;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire [2:0] rdel_ctrl;
    wire rdel_ov;
    wire read_data_valid;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;
    wire wrlvl_dqs;
    wire wrlvl_dqs_en;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating ;
    wire \data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[0]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[1]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[3]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[4]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[5]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[6]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[7]_floating ;
    wire \dqsi_rdel_cal_cnt[2]_floating ;
    wire \dqsi_rdel_cal_cnt[4]_floating ;
    wire \dqsi_rdel_cal_cnt[5]_floating ;
    wire \dqsi_rdel_cal_cnt[6]_floating ;
    wire \dqsi_rdel_cal_cnt[7]_floating ;
    wire \dqsi_rdel_cal_cnt[8]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[0]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[1]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[2]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[3]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[4]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[5]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[1]_floating ;
    wire \wdata_path_adj_adj_wrdqs[2]_floating ;
    wire \wdata_path_adj_adj_wrdqs[3]_floating ;
    wire \wdata_path_adj_adj_wrdqs[4]_floating ;
    wire \wdata_path_adj_adj_wrdqs[5]_floating ;
    wire \wdata_path_adj_adj_wrdqs[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[7]_floating ;

    ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3_unq8 data_slice_dqs_gate_cal (
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .read_clk_ctrl ({\data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating , debug_data[5], debug_data[4]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            ._N58309 (_N58309),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0  (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:546

    ipsxb_ddrphy_data_slice_wrlvl_v1_4_unq8 data_slice_wrlvl (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs  ({\data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[7]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[6]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[5]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[4]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[3]_floating , adj_wrdqs[2], \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[1]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/adj_wrdqs[0]_floating }),
            .cnt ({\data_slice_wrlvl/cnt [4] , \data_slice_wrlvl/cnt [3] , \data_slice_wrlvl/cnt [2] , \data_slice_wrlvl/cnt [1] , \data_slice_wrlvl/cnt [0] }),
            .wrlvl_step ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .N500 ({\data_slice_wrlvl/N500 [4] , 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly  (dq_in_dly),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , 1'bz, 1'bz}),
            ._N58280 (_N58280),
            ._N58663 (_N58663),
            ._N58664 (_N58664),
            .ck_check_done (ck_check_done),
            .ddrphy_gatei (ddrphy_gatei),
            .wl_state_4 (\data_slice_wrlvl/wl_state_4 ),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en),
            .wrlvl_dqs_resp (wrlvl_dqs_resp),
            .wrlvl_error (wrlvl_error),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            ._N58212 (_N58212),
            ._N58654 (_N58654),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .ddrphy_clkin (ddrphy_clkin),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:521

    GTP_ISERDES /* \dq_loop[0].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[0].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[7], ddrphy_rdata[6], ddrphy_rdata[5], ddrphy_rdata[4], ddrphy_rdata[3], ddrphy_rdata[2], ddrphy_rdata[1], ddrphy_rdata[0]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[0]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[0].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[0].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[0]),
            .DI (dq_in[0]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[1].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[1].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[15], ddrphy_rdata[14], ddrphy_rdata[13], ddrphy_rdata[12], ddrphy_rdata[11], ddrphy_rdata[10], ddrphy_rdata[9], ddrphy_rdata[8]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[1]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[1].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[1].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[1]),
            .DI (dq_in[1]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[2].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[2].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[23], ddrphy_rdata[22], ddrphy_rdata[21], ddrphy_rdata[20], ddrphy_rdata[19], ddrphy_rdata[18], ddrphy_rdata[17], ddrphy_rdata[16]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[2]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[2].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[2].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[2]),
            .DI (dq_in[2]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[3].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[3].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[31], ddrphy_rdata[30], ddrphy_rdata[29], ddrphy_rdata[28], ddrphy_rdata[27], ddrphy_rdata[26], ddrphy_rdata[25], ddrphy_rdata[24]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[3]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[3].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[3].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[3]),
            .DI (dq_in[3]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[4].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[4].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[39], ddrphy_rdata[38], ddrphy_rdata[37], ddrphy_rdata[36], ddrphy_rdata[35], ddrphy_rdata[34], ddrphy_rdata[33], ddrphy_rdata[32]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[4]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[4].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[4].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[4]),
            .DI (dq_in[4]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[5].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[5].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[47], ddrphy_rdata[46], ddrphy_rdata[45], ddrphy_rdata[44], ddrphy_rdata[43], ddrphy_rdata[42], ddrphy_rdata[41], ddrphy_rdata[40]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[5]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[5].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[5].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[5]),
            .DI (dq_in[5]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[6].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[6].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[55], ddrphy_rdata[54], ddrphy_rdata[53], ddrphy_rdata[52], ddrphy_rdata[51], ddrphy_rdata[50], ddrphy_rdata[49], ddrphy_rdata[48]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[6]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[6].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[6].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[6]),
            .DI (dq_in[6]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[7].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[7].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[63], ddrphy_rdata[62], ddrphy_rdata[61], ddrphy_rdata[60], ddrphy_rdata[59], ddrphy_rdata[58], ddrphy_rdata[57], ddrphy_rdata[56]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[7]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[7].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[7].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[7]),
            .DI (dq_in[7]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    ipsxb_ddrphy_dqs_rddata_align_v1_3_unq8 dqs_rddata_align (
            .ddrphy_rdata (ddrphy_rdata),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .rddata_check_pass (rddata_check_pass),
            .rdel_rvalid (read_data_valid),
            .read_valid (read_valid),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_read_valid (ddrphy_read_valid),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .rdel_cal_vld (rdel_cal_vld));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:613

    ipsxb_ddrphy_dqsi_rdel_cal_v1_2_unq8 dqsi_rdel_cal (
            .cnt ({\dqsi_rdel_cal/cnt [9] , \dqsi_rdel_cal_cnt[8]_floating , \dqsi_rdel_cal_cnt[7]_floating , \dqsi_rdel_cal_cnt[6]_floating , \dqsi_rdel_cal_cnt[5]_floating , \dqsi_rdel_cal_cnt[4]_floating , \dqsi_rdel_cal/cnt [3] , \dqsi_rdel_cal_cnt[2]_floating , \dqsi_rdel_cal/cnt [1] , \dqsi_rdel_cal/cnt [0] }),
            .default_samp_position ({\dqsi_rdel_cal/default_samp_position [7] , \dqsi_rdel_cal/default_samp_position [6] , \dqsi_rdel_cal/default_samp_position [5] , \dqsi_rdel_cal/default_samp_position [4] , \dqsi_rdel_cal/default_samp_position [3] , \dqsi_rdel_cal/default_samp_position [2] , \dqsi_rdel_cal/default_samp_position [1] , \dqsi_rdel_cal/default_samp_position [0] }),
            .rdel_ctrl_wire (rdel_ctrl),
            .total_margin_div2 ({\dqsi_rdel_cal/total_margin_div2 [7] , \dqsi_rdel_cal_total_margin_div2[6]_floating , \dqsi_rdel_cal_total_margin_div2[5]_floating , \dqsi_rdel_cal_total_margin_div2[4]_floating , \dqsi_rdel_cal_total_margin_div2[3]_floating , \dqsi_rdel_cal_total_margin_div2[2]_floating , \dqsi_rdel_cal_total_margin_div2[1]_floating , \dqsi_rdel_cal_total_margin_div2[0]_floating }),
            .N735 ({1'bz, 1'bz, 1'bz, \dqsi_rdel_cal/N735 [26] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position  ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .dll_step ({dll_step[7], dll_step[6], dll_step[5], dll_step[4], 1'bz, 1'bz, 1'bz, 1'bz}),
            .init_dqsi_value ({1'bz, 1'bz, 1'bz, 1'bz, \dqsi_rdel_cal/init_dqsi_value [3] , \dqsi_rdel_cal/init_dqsi_value [2] , \dqsi_rdel_cal/init_dqsi_value [1] , \dqsi_rdel_cal/init_dqsi_value [0] }),
            ._N45178_3 (_N45178_3),
            ._N45178_5 (_N45178_5),
            ._N46261 (_N46261),
            ._N58354 (_N58354),
            ._N63085 (_N63085),
            ._N63086 (_N63086),
            ._N63423 (_N63423),
            ._N63869 (_N63869),
            .adj_rdel_done (adj_rdel_done),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ),
            .rdel_calib_done (rdel_calib_done),
            .rdel_calib_error (rdel_calib_error),
            .rdel_move_done (rdel_move_done),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .N456 (\dqsi_rdel_cal/N456 ),
            ._N538 (\dqsi_rdel_cal/_N538 ),
            ._N46994 (_N46994),
            ._N58348 (_N58348),
            ._N63409 (_N63409),
            .ddrphy_clkin (ddrphy_clkin),
            .init_adj_rdel (init_adj_rdel),
            .rdel_calibration (rdel_calibration),
            .rdel_calibration_d (\dqsi_rdel_cal/rdel_calibration_d ),
            .rdel_calibration_rising (\dqsi_rdel_cal/rdel_calibration_rising ),
            .rdel_move_en (rdel_move_en),
            .rdel_ov (rdel_ov),
            .read_data_valid (read_data_valid),
            .reinit_adj_rdel (reinit_adj_rdel),
            .reinit_adj_rdel_d (\dqsi_rdel_cal/reinit_adj_rdel_d ));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:584

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL (dqs_gate_ctrl),
            .READ_CLK_CTRL ({1'b0, debug_data[5], debug_data[4]}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (ddrphy_gatei),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (rdel_ctrl[2]),
            .R_LOAD_N (rdel_ctrl[0]),
            .R_MOVE (rdel_ctrl[1]),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , adj_wrdata_mask[2], adj_wrdata_mask[2], adj_wrdata_mask[2], adj_wrdata_mask[2], \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [0] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [0] }),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[0]}),
            .TI (adj_wrdqs_en),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802

    ipsxb_ddrphy_wdata_path_adj_v1_0_unq8 wdata_path_adj (
            .adj_wrdqs ({\wdata_path_adj_adj_wrdqs[7]_floating , \wdata_path_adj_adj_wrdqs[6]_floating , \wdata_path_adj_adj_wrdqs[5]_floating , \wdata_path_adj_adj_wrdqs[4]_floating , \wdata_path_adj_adj_wrdqs[3]_floating , \wdata_path_adj_adj_wrdqs[2]_floating , \wdata_path_adj_adj_wrdqs[1]_floating , adj_wrdqs[0]}),
            .adj_wrdqs_en (adj_wrdqs_en),
            .phy_wrdata_en_r2 ({\wdata_path_adj/phy_wrdata_en_r2 [3] , 1'bz, 1'bz, 1'bz}),
            .phy_wrdata_en_slip4 ({\wdata_path_adj/phy_wrdata_en_slip4 [3] , \wdata_path_adj/phy_wrdata_en_slip4 [2] , \wdata_path_adj/phy_wrdata_en_slip4 [1] , \wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:639


endmodule


module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3_unq10
(
    input [3:0] coarse_slip_step,
    input [3:0] dqs_gate_ctrl_adj,
    input [3:0] read_cmd_mux,
    input [3:0] read_cmd_mux_r1,
    input [3:0] read_cmd_mux_r2,
    input [3:0] read_cmd_mux_r3,
    input N1,
    input ddrphy_clkin,
    input gatecal_start,
    input rddata_cal,
    output [3:0] dqs_gate_ctrl,
    output [3:0] dqs_gate_pulse_r1,
    output [3:0] dqs_gate_pulse_r2,
    output [3:0] dqs_gate_pulse_r3,
    output [3:0] dqs_gate_pulse_r4,
    output [3:0] dqs_gate_pulse_src,
    output dqs_gate_vld
);
    wire N194_inv;
    wire N208;
    wire [4:0] N222;
    wire _N3361;
    wire _N9420;
    wire _N9422;
    wire _N9424;
    wire _N9425;
    wire _N9426;
    wire _N9427;
    wire _N9436;
    wire _N9438;
    wire _N9452;
    wire _N9454;
    wire _N9455;
    wire _N58028;
    wire _N58557;
    wire _N61904;
    wire [4:0] cnt;
    wire [3:0] dqs_gate_pulse_src_nxt;
    wire [3:0] dqs_gate_pulse_src_nxt_r;
    wire [3:0] read_en_slipped;

    GTP_LUT3 /* N144_ac2 */ #(
            .INIT(8'b10000000))
        N144_ac2 (
            .Z (_N3361),
            .I0 (cnt[1]),
            .I1 (cnt[2]),
            .I2 (cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N194_4 */ #(
            .INIT(16'b1111111111111110))
        N194_4 (
            .Z (N194_inv),
            .I0 (dqs_gate_ctrl[1]),
            .I1 (dqs_gate_ctrl[2]),
            .I2 (dqs_gate_ctrl[3]),
            .I3 (dqs_gate_ctrl[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N205_1_5 */ #(
            .INIT(32'b00000000000000000000000000100000))
        N205_1_5 (
            .Z (_N58028),
            .I0 (cnt[1]),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = I0&~I1&I2&~I3&~I4 ;

    GTP_LUT4 /* N208_3 */ #(
            .INIT(16'b1111111110101011))
        N208_3 (
            .Z (N208),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (rddata_cal),
            .I3 (_N58028));
	// LUT = (I0)|(I3)|(~I1&~I2) ;

    GTP_LUT5 /* \N222[0]_1  */ #(
            .INIT(32'b00000000000000000000010100000100))
        \N222[0]_1  (
            .Z (N222[0]),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (cnt[0]),
            .I3 (rddata_cal),
            .I4 (_N58028));
	// LUT = (~I0&I1&~I2&~I4)|(~I0&~I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* \N222[1]_1  */ #(
            .INIT(8'b00000110))
        \N222[1]_1  (
            .Z (N222[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N208));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[2]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[2]_1  (
            .Z (N222[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* \N222[3]_1  */ #(
            .INIT(32'b00000000000000000111111110000000))
        \N222[3]_1  (
            .Z (N222[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (N208));
	// LUT = (~I2&I3&~I4)|(~I1&I3&~I4)|(~I0&I3&~I4)|(I0&I1&I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[4]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[4]_1  (
            .Z (N222[4]),
            .I0 (_N3361),
            .I1 (cnt[3]),
            .I2 (cnt[4]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* N245 */ #(
            .INIT(8'b00000010))
        N245 (
            .Z (dqs_gate_pulse_src_nxt[2]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58557));
	// LUT = I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:255

    GTP_LUT3 /* N246_inv */ #(
            .INIT(8'b11111110))
        N246_inv (
            .Z (dqs_gate_pulse_src[3]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58557));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N256_inv */ #(
            .INIT(16'b0000111100001110))
        N256_inv (
            .Z (dqs_gate_pulse_src_nxt[0]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (read_en_slipped[0]),
            .I3 (_N58557));
	// LUT = (I0&~I2)|(I1&~I2)|(~I2&I3) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \dqs_gate_ctrl_pos[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[0]  (
            .Q (dqs_gate_ctrl[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[1]  (
            .Q (dqs_gate_ctrl[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[2]  (
            .Q (dqs_gate_ctrl[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[3]  (
            .Q (dqs_gate_ctrl[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_pulse_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[0]  (
            .Q (dqs_gate_pulse_r1[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[1]  (
            .Q (dqs_gate_pulse_r1[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[2]  (
            .Q (dqs_gate_pulse_r1[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[3]  (
            .Q (dqs_gate_pulse_r1[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[0]  (
            .Q (dqs_gate_pulse_r2[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[1]  (
            .Q (dqs_gate_pulse_r2[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[2]  (
            .Q (dqs_gate_pulse_r2[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[3]  (
            .Q (dqs_gate_pulse_r2[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[0]  (
            .Q (dqs_gate_pulse_r3[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[1]  (
            .Q (dqs_gate_pulse_r3[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[2]  (
            .Q (dqs_gate_pulse_r3[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[3]  (
            .Q (dqs_gate_pulse_r3[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r4[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r4[3]  (
            .Q (dqs_gate_pulse_r4[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r3[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_LUT2 /* \dqs_gate_pulse_src_5[0]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[0]  (
            .Z (dqs_gate_pulse_src[0]),
            .I0 (dqs_gate_pulse_src_nxt_r[0]),
            .I1 (read_en_slipped[0]));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \dqs_gate_pulse_src_5[1]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[1]  (
            .Z (dqs_gate_pulse_src[1]),
            .I0 (dqs_gate_pulse_src_nxt_r[1]),
            .I1 (_N58557));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \dqs_gate_pulse_src_5[1]_1  */ #(
            .INIT(16'b1111111111001010))
        \dqs_gate_pulse_src_5[1]_1  (
            .Z (_N58557),
            .I0 (_N9427),
            .I1 (_N9425),
            .I2 (coarse_slip_step[1]),
            .I3 (read_en_slipped[0]));
	// LUT = (I3)|(I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_pulse_src_5[2]_3  */ #(
            .INIT(8'b11111110))
        \dqs_gate_pulse_src_5[2]_3  (
            .Z (dqs_gate_pulse_src[2]),
            .I0 (read_en_slipped[2]),
            .I1 (dqs_gate_pulse_src_nxt_r[2]),
            .I2 (_N58557));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT3 /* dqs_gate_pulse_src_nxt_4 */ #(
            .INIT(8'b00001110))
        dqs_gate_pulse_src_nxt_4 (
            .Z (dqs_gate_pulse_src_nxt[1]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58557));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[0]  (
            .Q (dqs_gate_pulse_src_nxt_r[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[1]  (
            .Q (dqs_gate_pulse_src_nxt_r[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[2]  (
            .Q (dqs_gate_pulse_src_nxt_r[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* dqs_gate_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_vname (
            .Q (dqs_gate_vld),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61904));
    // defparam dqs_gate_vld_vname.orig_name = dqs_gate_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* dqs_gate_vld_ce_mux */ #(
            .INIT(32'b10101010100010001111101011001000))
        dqs_gate_vld_ce_mux (
            .Z (_N61904),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (dqs_gate_vld),
            .I3 (rddata_cal),
            .I4 (_N58028));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT4 /* \read_en_slipped_5[0]  */ #(
            .INIT(16'b0010001000110000))
        \read_en_slipped_5[0]  (
            .Z (_N9420),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[2]),
            .I3 (coarse_slip_step[3]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&I3) ;

    GTP_LUT4 /* \read_en_slipped_5[2]_1  */ #(
            .INIT(16'b0011000100100000))
        \read_en_slipped_5[2]_1  (
            .Z (_N9422),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[0]),
            .I3 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I3)|(I0&~I1&I2) ;

    GTP_LUT5M /* \read_en_slipped_6[0]  */ #(
            .INIT(32'b10001011100010001010101010101010))
        \read_en_slipped_6[0]  (
            .Z (_N9424),
            .I0 (read_cmd_mux[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (_N9420));
	// LUT = (ID&~I4)|(~I1&~I2&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[1]  */ #(
            .INIT(32'b00000000100010001100000010001000))
        \read_en_slipped_6[1]  (
            .Z (_N9425),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[2]),
            .I3 (coarse_slip_step[2]),
            .I4 (coarse_slip_step[3]),
            .ID (read_cmd_mux_r1[2]));
	// LUT = (ID&I1&~I3&~I4)|(I1&I2&I3&~I4)|(I0&I1&~I3&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[2]  */ #(
            .INIT(32'b11000101110000001010101010101010))
        \read_en_slipped_6[2]  (
            .Z (_N9426),
            .I0 (coarse_slip_step[0]),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r1[0]),
            .I4 (coarse_slip_step[2]),
            .ID (_N9422));
	// LUT = (ID&~I4)|(~I0&~I2&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[3]_1  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_6[3]_1  (
            .Z (_N9427),
            .I0 (read_cmd_mux_r1[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[0]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[0]  */ #(
            .INIT(32'b10111010100110000011001000010000))
        \read_en_slipped_9[0]  (
            .Z (_N9436),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[0]),
            .I3 (read_cmd_mux_r3[0]),
            .I4 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I2)|(I0&~I1&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[2]  */ #(
            .INIT(32'b10101101101010000000110100001000))
        \read_en_slipped_9[2]  (
            .Z (_N9438),
            .I0 (coarse_slip_step[3]),
            .I1 (read_cmd_mux_r3[2]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r1[2]),
            .I4 (read_cmd_mux[2]));
	// LUT = (~I0&~I2&I3)|(I0&I1&~I2)|(I0&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[0]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[0]  (
            .Z (_N9452),
            .I0 (_N9436),
            .I1 (read_cmd_mux[0]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[2]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[2]  (
            .Z (_N9454),
            .I0 (_N9438),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[3]  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_13[3]  (
            .Z (_N9455),
            .I0 (read_cmd_mux_r1[2]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[2]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_MUX2LUT6 \read_en_slipped_14[0]  (
            .Z (read_en_slipped[0]),
            .I0 (_N9452),
            .I1 (_N9424),
            .S (coarse_slip_step[1]));

    GTP_MUX2LUT6 \read_en_slipped_14[2]  (
            .Z (read_en_slipped[2]),
            .I0 (_N9454),
            .I1 (_N9426),
            .S (coarse_slip_step[1]));

    GTP_LUT3 /* \read_en_slipped_14[3]  */ #(
            .INIT(8'b11100010))
        \read_en_slipped_14[3]  (
            .Z (read_en_slipped[3]),
            .I0 (_N9455),
            .I1 (coarse_slip_step[1]),
            .I2 (_N9427));
	// LUT = (I0&~I1)|(I1&I2) ;


endmodule


module ipsxb_ddrphy_gatecal_v1_3_unq10
(
    input N1,
    input _N58309,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input dqs_gate_vld,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    output [3:0] coarse_slip_step,
    output [2:0] read_clk_ctrl,
    output dqs_gate_vld_r,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output gate_state_2
);
    wire [2:0] N22;
    wire N70;
    wire N139;
    wire [2:0] N281;
    wire N327;
    wire [5:0] N328;
    wire [5:0] N389;
    wire [5:0] \N389_8.co ;
    wire N538;
    wire [2:0] N539;
    wire [6:0] N573;
    wire _N1;
    wire _N2;
    wire _N6;
    wire _N10;
    wire _N17;
    wire _N5950;
    wire _N5951;
    wire _N5952;
    wire _N5953;
    wire _N5954;
    wire _N7576;
    wire _N7579;
    wire _N7580;
    wire _N7581;
    wire _N9207;
    wire _N9208;
    wire _N9209;
    wire _N9210;
    wire _N9211;
    wire _N46522;
    wire _N58316;
    wire _N61885;
    wire _N61886;
    wire _N61887;
    wire [2:0] dgts_cnt;
    wire dqs_gate_vld_n;
    wire gate_check_pass_d;
    wire gate_state_0;
    wire gate_state_1;
    wire gate_state_3;
    wire gate_state_4;
    wire [2:0] gate_state_next;
    wire [5:0] gate_value_lock;
    wire [2:0] gate_win_size;
    wire [5:0] golden_value;
    wire [5:0] nb0;

    GTP_LUT5 /* \N22_10[0]_3  */ #(
            .INIT(32'b00000111000011110000000000000000))
        \N22_10[0]_3  (
            .Z (N22[0]),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[2]),
            .I3 (dgts_cnt[1]),
            .I4 (dqs_gate_vld_n));
	// LUT = (~I2&~I3&I4)|(~I1&~I2&I4)|(~I0&~I2&I4) ;

    GTP_LUT4 /* \N22_10[2]  */ #(
            .INIT(16'b0011000000100000))
        \N22_10[2]  (
            .Z (N22[2]),
            .I0 (dgts_cnt[2]),
            .I1 (dqs_gate_vld),
            .I2 (dqs_gate_vld_r),
            .I3 (coarse_slip_step[3]));
	// LUT = (I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_LUT4 /* N34_3 */ #(
            .INIT(16'b0001010100000000))
        N34_3 (
            .Z (N573[6]),
            .I0 (gate_win_size[2]),
            .I1 (gate_win_size[1]),
            .I2 (gate_win_size[0]),
            .I3 (gate_check_pass_d));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N52_6[0]  */ #(
            .INIT(32'b00111010001111110011000000111111))
        \N52_6[0]  (
            .Z (_N7576),
            .I0 (gatecal_start),
            .I1 (gate_move_en),
            .I2 (gate_state_3),
            .I3 (gate_state_4),
            .I4 (N573[6]));
	// LUT = (~I2&~I3)|(~I1&I2)|(I0&~I2&I4) ;

    GTP_MUX2LUT6 \N52_7[0]  (
            .Z (_N7579),
            .I0 (_N7576),
            .I1 (N22[0]),
            .S (gate_state_2));

    GTP_LUT5M /* \N52_7[1]  */ #(
            .INIT(32'b11110001111111111010101010101010))
        \N52_7[1]  (
            .Z (_N7580),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[2]),
            .I2 (dqs_gate_vld),
            .I3 (dqs_gate_vld_r),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (ID&~I4)|(~I3&I4)|(I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* \N52_7[2]  */ #(
            .INIT(32'b11110010111100110000001000000011))
        \N52_7[2]  (
            .Z (_N7581),
            .I0 (gatecal_start),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_4),
            .I4 (N22[2]));
	// LUT = (I2&I4)|(~I1&~I2&~I3)|(I0&~I1&~I2) ;

    GTP_LUT4 /* \N52_9[0]  */ #(
            .INIT(16'b1000101110001000))
        \N52_9[0]  (
            .Z (gate_state_next[0]),
            .I0 (gatecal_start),
            .I1 (gate_state_0),
            .I2 (gate_state_1),
            .I3 (_N7579));
	// LUT = (I0&I1)|(~I1&~I2&I3) ;

    GTP_LUT3 /* \N52_9[2]_2  */ #(
            .INIT(8'b00010000))
        \N52_9[2]_2  (
            .Z (gate_state_next[2]),
            .I0 (gate_state_0),
            .I1 (gate_state_1),
            .I2 (_N7581));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT2 /* N55 */ #(
            .INIT(4'b0010))
        N55 (
            .Z (dqs_gate_vld_n),
            .I0 (dqs_gate_vld_r),
            .I1 (dqs_gate_vld));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:404

    GTP_LUT5 /* N70_3 */ #(
            .INIT(32'b00001100000000000000110000001000))
        N70_3 (
            .Z (N70),
            .I0 (_N7580),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (_N7579));
	// LUT = (I1&~I2&I3)|(I0&I1&~I2&~I4) ;

    GTP_LUT5CARRY /* N81_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_0 (
            .COUT (_N5950),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (read_clk_ctrl[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_1 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_1 (
            .COUT (_N5951),
            .Z (_N9207),
            .CIN (_N5950),
            .I0 (),
            .I1 (read_clk_ctrl[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_2 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_2 (
            .COUT (_N5952),
            .Z (_N9208),
            .CIN (_N5951),
            .I0 (),
            .I1 (coarse_slip_step[0]),
            .I2 (gate_move_en),
            .I3 (golden_value[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_3 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_3 (
            .COUT (_N5953),
            .Z (_N9209),
            .CIN (_N5952),
            .I0 (),
            .I1 (coarse_slip_step[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_4 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_4 (
            .COUT (_N5954),
            .Z (_N9210),
            .CIN (_N5953),
            .I0 (),
            .I1 (coarse_slip_step[2]),
            .I2 (gate_move_en),
            .I3 (golden_value[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_5 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_5 (
            .COUT (),
            .Z (_N9211),
            .CIN (_N5954),
            .I0 (),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_move_en),
            .I3 (golden_value[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5 /* N139 */ #(
            .INIT(32'b01010100010001000000000000000000))
        N139_vname (
            .Z (N139),
            .I0 (_N7579),
            .I1 (gate_win_size[2]),
            .I2 (gate_win_size[1]),
            .I3 (gate_win_size[0]),
            .I4 (gate_state_next[2]));
    // defparam N139_vname.orig_name = N139;
	// LUT = (~I0&I1&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:543

    GTP_LUT2 /* \N281[0]_1  */ #(
            .INIT(4'b1000))
        \N281[0]_1  (
            .Z (N281[0]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[0]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[1]_1  */ #(
            .INIT(4'b1000))
        \N281[1]_1  (
            .Z (N281[1]),
            .I0 (dgts_cnt[1]),
            .I1 (gate_check_pass));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[2]_1  */ #(
            .INIT(4'b1000))
        \N281[2]_1  (
            .Z (N281[2]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[2]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT5M /* N301_1 */ #(
            .INIT(32'b00110000001100100011000000110001))
        N301_1 (
            .Z (_N58316),
            .I0 (N22[2]),
            .I1 (gate_state_next[2]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (~ID&~I1&~I3&~I4)|(I0&~I1&~I3&I4)|(~I1&I2) ;

    GTP_LUT2 /* N327 */ #(
            .INIT(4'b1110))
        N327_vname (
            .Z (N327),
            .I0 (gate_move_en),
            .I1 (_N58316));
    // defparam N327_vname.orig_name = N327;
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \N328_2[0]_1  */ #(
            .INIT(32'b00010101000001000011111100001100))
        \N328_2[0]_1  (
            .Z (N328[0]),
            .I0 (gate_state_next[0]),
            .I1 (gate_move_en),
            .I2 (read_clk_ctrl[0]),
            .I3 (golden_value[0]),
            .I4 (_N58316));
	// LUT = (I1&~I2&~I4)|(~I1&I3&~I4)|(~I0&I1&~I2)|(~I0&~I1&I3) ;

    GTP_LUT3 /* \N328_2[1]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[1]_1  (
            .Z (N328[1]),
            .I0 (gate_state_next[0]),
            .I1 (_N9207),
            .I2 (_N58316));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[2]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[2]_1  (
            .Z (N328[2]),
            .I0 (gate_state_next[0]),
            .I1 (_N9208),
            .I2 (_N58316));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[3]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[3]_1  (
            .Z (N328[3]),
            .I0 (gate_state_next[0]),
            .I1 (_N9209),
            .I2 (_N58316));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[4]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[4]_1  (
            .Z (N328[4]),
            .I0 (gate_state_next[0]),
            .I1 (_N9210),
            .I2 (_N58316));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[5]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[5]_1  (
            .Z (N328[5]),
            .I0 (gate_state_next[0]),
            .I1 (_N9211),
            .I2 (_N58316));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT1 /* N389_4_inv */ #(
            .INIT(2'b01))
        N389_4_inv (
            .Z (N389[0]),
            .I0 (gate_value_lock[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N389_8.fsub_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_1  (
            .COUT (\N389_8.co [1] ),
            .Z (nb0[1]),
            .CIN (),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_2  */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_2  (
            .COUT (\N389_8.co [2] ),
            .Z (nb0[2]),
            .CIN (\N389_8.co [1] ),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (gate_value_lock[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_3  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_3  (
            .COUT (\N389_8.co [3] ),
            .Z (nb0[3]),
            .CIN (\N389_8.co [2] ),
            .I0 (),
            .I1 (gate_value_lock[3]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[3]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_4  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_4  (
            .COUT (\N389_8.co [4] ),
            .Z (nb0[4]),
            .CIN (\N389_8.co [3] ),
            .I0 (),
            .I1 (gate_value_lock[4]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[4]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_5  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_5  (
            .COUT (),
            .Z (nb0[5]),
            .CIN (\N389_8.co [4] ),
            .I0 (),
            .I1 (gate_value_lock[5]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[5]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT4 /* N538_5 */ #(
            .INIT(16'b1111110111111100))
        N538_5 (
            .Z (N538),
            .I0 (gate_state_next[0]),
            .I1 (gate_check),
            .I2 (dqs_gate_check_pass),
            .I3 (_N58316));
	// LUT = (I1)|(I2)|(~I0&I3) ;

    GTP_LUT3 /* \N539[0]_1  */ #(
            .INIT(8'b00100011))
        \N539[0]_1  (
            .Z (N539[0]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (_N58316));
	// LUT = (~I1&~I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT4 /* \N539[1]_1  */ #(
            .INIT(16'b0010100000111100))
        \N539[1]_1  (
            .Z (N539[1]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[1]),
            .I3 (_N58316));
	// LUT = (I1&~I2&~I3)|(~I1&I2&~I3)|(I0&I1&~I2)|(I0&~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT5 /* \N539[2]_1  */ #(
            .INIT(32'b00101000101000000011110011110000))
        \N539[2]_1  (
            .Z (N539[2]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[2]),
            .I3 (dgts_cnt[1]),
            .I4 (_N58316));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I4)|(I0&I2&~I3)|(I0&~I1&I2)|(I1&~I2&I3&~I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[0]  (
            .Q (dgts_cnt[0]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[1]  (
            .Q (dgts_cnt[1]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[2]  (
            .Q (dgts_cnt[2]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_C /* dqs_gate_vld_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_r_vname (
            .Q (dqs_gate_vld_r),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_vld));
    // defparam dqs_gate_vld_r_vname.orig_name = dqs_gate_vld_r;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:396

    GTP_DFF_C /* gate_adj_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_adj_done_vname (
            .Q (gate_adj_done),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61886));
    // defparam gate_adj_done_vname.orig_name = gate_adj_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:406

    GTP_LUT5 /* gate_adj_done_ce_mux */ #(
            .INIT(32'b00001010000010000000111100001100))
        gate_adj_done_ce_mux (
            .Z (_N61886),
            .I0 (gate_state_next[0]),
            .I1 (dqs_gate_vld_n),
            .I2 (gate_move_en),
            .I3 (gate_adj_done),
            .I4 (_N58316));
	// LUT = (I1&~I2&~I4)|(~I2&I3&~I4)|(I0&I1&~I2)|(I0&~I2&I3) ;

    GTP_DFF_C /* gate_cal_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_cal_error_vname (
            .Q (gate_cal_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61885));
    // defparam gate_cal_error_vname.orig_name = gate_cal_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:416

    GTP_LUT3 /* gate_cal_error_ce_mux */ #(
            .INIT(8'b11101100))
        gate_cal_error_ce_mux (
            .Z (_N61885),
            .I0 (_N7579),
            .I1 (gate_cal_error),
            .I2 (gate_state_next[2]));
	// LUT = (I1)|(I0&I2) ;

    GTP_DFF_C /* gate_check_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_error_vname (
            .Q (gate_check_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N70));
    // defparam gate_check_error_vname.orig_name = gate_check_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:424

    GTP_DFF_C /* gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_vname (
            .Q (gate_check_pass),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61887));
    // defparam gate_check_pass_vname.orig_name = gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:620

    GTP_LUT5 /* gate_check_pass_ce_mux */ #(
            .INIT(32'b11101110010011001111111100001100))
        gate_check_pass_ce_mux (
            .Z (_N61887),
            .I0 (gate_state_next[0]),
            .I1 (gate_state_next[2]),
            .I2 (_N7579),
            .I3 (gate_check_pass),
            .I4 (_N58316));
	// LUT = (I3&~I4)|(I1&~I2)|(I0&I3)|(~I0&I1&I4) ;

    GTP_DFF_C /* gate_check_pass_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_d_vname (
            .Q (gate_check_pass_d),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (gate_check_pass));
    // defparam gate_check_pass_d_vname.orig_name = gate_check_pass_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:630

    GTP_DFF_P /* gate_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gate_state_0_vname (
            .Q (gate_state_0),
            .CLK (ddrphy_clkin),
            .D (_N1),
            .P (N1));
    // defparam gate_state_0_vname.orig_name = gate_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_1_vname (
            .Q (gate_state_1),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N2));
    // defparam gate_state_1_vname.orig_name = gate_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_2_vname (
            .Q (gate_state_2),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam gate_state_2_vname.orig_name = gate_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_3_vname (
            .Q (gate_state_3),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam gate_state_3_vname.orig_name = gate_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_4_vname (
            .Q (gate_state_4),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N17));
    // defparam gate_state_4_vname.orig_name = gate_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT3 /* \gate_state_fsm[2:0]_2  */ #(
            .INIT(8'b00001110))
        \gate_state_fsm[2:0]_2  (
            .Z (_N1),
            .I0 (gate_state_0),
            .I1 (gate_state_4),
            .I2 (gatecal_start));
	// LUT = (I0&~I2)|(I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT2 /* \gate_state_fsm[2:0]_3  */ #(
            .INIT(4'b1000))
        \gate_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (gate_state_0),
            .I1 (gatecal_start));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_7_3  */ #(
            .INIT(32'b11111111100010001111111111111000))
        \gate_state_fsm[2:0]_7_3  (
            .Z (_N6),
            .I0 (gate_move_en),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_1),
            .I4 (dqs_gate_vld_n));
	// LUT = (I3)|(I2&~I4)|(I0&I1) ;

    GTP_LUT5 /* \gate_state_fsm[2:0]_11  */ #(
            .INIT(32'b01010000011100110101000001010000))
        \gate_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (gate_move_en),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_3),
            .I3 (dgts_cnt[2]),
            .I4 (_N58309));
	// LUT = (~I0&I2)|(~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_18  */ #(
            .INIT(32'b10111010101010100011000000000000))
        \gate_state_fsm[2:0]_18  (
            .Z (_N17),
            .I0 (_N58309),
            .I1 (N573[6]),
            .I2 (gatecal_start),
            .I3 (gate_state_4),
            .I4 (_N46522));
	// LUT = (I0&I4)|(~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT4 /* \gate_state_fsm[2:0]_31  */ #(
            .INIT(16'b1110110011001100))
        \gate_state_fsm[2:0]_31  (
            .Z (_N46522),
            .I0 (dgts_cnt[0]),
            .I1 (dgts_cnt[2]),
            .I2 (dgts_cnt[1]),
            .I3 (coarse_slip_step[3]));
	// LUT = (I1)|(I0&I2&I3) ;

    GTP_DFF_CE /* \gate_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[0]  (
            .Q (read_clk_ctrl[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[1]  (
            .Q (read_clk_ctrl[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[2]  (
            .Q (coarse_slip_step[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[3]  (
            .Q (coarse_slip_step[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[4]  (
            .Q (coarse_slip_step[2]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[5]  (
            .Q (coarse_slip_step[3]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value_lock[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[0]  (
            .Q (gate_value_lock[0]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[1]  (
            .Q (gate_value_lock[1]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[2]  (
            .Q (gate_value_lock[2]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[3]  (
            .Q (gate_value_lock[3]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[4]  (
            .Q (gate_value_lock[4]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[5]  (
            .Q (gate_value_lock[5]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_win_size[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[0]  (
            .Q (gate_win_size[0]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[1]  (
            .Q (gate_win_size[1]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[2]  (
            .Q (gate_win_size[2]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \golden_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[0]  (
            .Q (golden_value[0]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (N389[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[1]  (
            .Q (golden_value[1]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[2]  (
            .Q (golden_value[2]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[3]  (
            .Q (golden_value[3]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[4]  (
            .Q (golden_value[4]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[5]  (
            .Q (golden_value[5]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532


endmodule


module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3_unq10
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    input [3:0] \dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    input _N58309,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    input rddata_cal,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    output [3:0] dqs_gate_ctrl,
    output [2:0] read_clk_ctrl,
    output dqs_gate_vld,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output \gatecal/dqs_gate_vld_r ,
    output \gatecal/gate_state_2 
);
    wire [3:0] coarse_slip_step;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[0]_floating ;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[1]_floating ;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[2]_floating ;
    wire \gatecal_read_clk_ctrl[2]_floating ;

    ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3_unq10 dqs_gate_coarse_cal (
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .dqs_gate_pulse_r1 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .dqs_gate_pulse_r2 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .dqs_gate_pulse_r3 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .dqs_gate_pulse_r4 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[2]_floating , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[1]_floating , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[0]_floating }),
            .dqs_gate_pulse_src ({\dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .coarse_slip_step (coarse_slip_step),
            .dqs_gate_ctrl_adj ({\dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .read_cmd_mux ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .read_cmd_mux_r1 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .read_cmd_mux_r2 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .read_cmd_mux_r3 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .dqs_gate_vld (dqs_gate_vld),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:135

    ipsxb_ddrphy_gatecal_v1_3_unq10 gatecal (
            .coarse_slip_step (coarse_slip_step),
            .read_clk_ctrl ({\gatecal_read_clk_ctrl[2]_floating , read_clk_ctrl[1], read_clk_ctrl[0]}),
            .dqs_gate_vld_r (\gatecal/dqs_gate_vld_r ),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .gate_state_2 (\gatecal/gate_state_2 ),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            ._N58309 (_N58309),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:151


endmodule


module ipsxb_ddrphy_data_slice_wrlvl_v1_4_unq10
(
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly ,
    input N0,
    input N449,
    input _N58214,
    input _N58663,
    input ddrphy_clkin,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 ,
    output [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs ,
    output [4:0] cnt,
    output [7:0] wrlvl_step,
    output ck_check_done,
    output ddrphy_gatei,
    output dq_vld,
    output wl_state_4,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs,
    output wrlvl_dqs_en,
    output wrlvl_dqs_resp,
    output wrlvl_error
);
    wire N14;
    wire N56;
    wire N63;
    wire N136;
    wire [7:0] N141;
    wire N165;
    wire N173;
    wire N228;
    wire N286;
    wire N296;
    wire N301;
    wire N334;
    wire N359;
    wire [4:0] N367;
    wire N377;
    wire [7:0] N378;
    wire N386;
    wire [7:0] N387;
    wire [2:0] N417;
    wire N439;
    wire [7:0] N440;
    wire [5:0] N450;
    wire N466;
    wire [3:0] N467;
    wire N491;
    wire [4:0] N500;
    wire _N2;
    wire _N6;
    wire _N9;
    wire _N10;
    wire _N12;
    wire _N15;
    wire _N22;
    wire _N3183;
    wire _N5419;
    wire _N5420;
    wire _N5421;
    wire _N5422;
    wire _N5423;
    wire _N5424;
    wire _N5787;
    wire _N5788;
    wire _N5789;
    wire _N5790;
    wire _N5791;
    wire _N5792;
    wire _N5793;
    wire _N5796;
    wire _N5797;
    wire _N5798;
    wire _N5799;
    wire _N5800;
    wire _N5801;
    wire _N9266;
    wire _N37103;
    wire _N61890;
    wire _N61891;
    wire _N61892;
    wire _N61893;
    wire _N61894;
    wire _N61895;
    wire _N61896;
    wire _N62308;
    wire _N62309;
    wire _N62317;
    wire _N62318;
    wire _N63992;
    wire _N64000;
    wire _N64002;
    wire _N64004;
    wire _N64009;
    wire _N64017;
    wire _N64026;
    wire [7:0] ck_dly_step;
    wire dq_rising;
    wire [7:0] step_cnt;
    wire [7:0] vld_init_cnt;
    wire wl_done_flag;
    wire [2:0] wl_next_state;
    wire wl_state_0;
    wire wl_state_1;
    wire wl_state_2;
    wire wl_state_3;
    wire wl_state_5;
    wire wl_state_6;
    wire [5:0] wrlvl_ck_check_seq;
    wire wrlvl_ck_dly_pass;
    wire [2:0] wrlvl_dq_r;
    wire [3:0] wrlvl_dq_seq;

    GTP_LUT3 /* N14 */ #(
            .INIT(8'b11111000))
        N14_vname (
            .Z (N14),
            .I0 (_N62318),
            .I1 (_N62317),
            .I2 (N286));
    // defparam N14_vname.orig_name = N14;
	// LUT = (I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:309

    GTP_LUT3 /* \N53_4_or[0]_1  */ #(
            .INIT(8'b11101010))
        \N53_4_or[0]_1  (
            .Z (_N15),
            .I0 (wl_state_5),
            .I1 (wl_state_1),
            .I2 (N14));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT4 /* \N53_4_or[0]_5  */ #(
            .INIT(16'b1111111111101010))
        \N53_4_or[0]_5  (
            .Z (wl_next_state[0]),
            .I0 (_N6),
            .I1 (wl_state_2),
            .I2 (cnt[4]),
            .I3 (_N15));
	// LUT = (I0)|(I3)|(I1&I2) ;

    GTP_LUT4 /* \N53_4_or[1]_3  */ #(
            .INIT(16'b1110111011111110))
        \N53_4_or[1]_3  (
            .Z (wl_next_state[1]),
            .I0 (_N22),
            .I1 (wl_state_2),
            .I2 (wl_state_1),
            .I3 (N14));
	// LUT = (I0)|(I1)|(I2&~I3) ;

    GTP_LUT5 /* \N53_4_or[2]_3  */ #(
            .INIT(32'b11111111111111111111111110111010))
        \N53_4_or[2]_3  (
            .Z (wl_next_state[2]),
            .I0 (_N22),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (_N15));
	// LUT = (I0)|(I3)|(I4)|(~I1&I2) ;

    GTP_LUT3 /* N53_5 */ #(
            .INIT(8'b11001110))
        N53_5 (
            .Z (_N12),
            .I0 (wl_state_4),
            .I1 (wl_state_3),
            .I2 (N500[4]));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:298

    GTP_LUT1 /* N56 */ #(
            .INIT(2'b01))
        N56_vname (
            .Z (N56),
            .I0 (N296));
    // defparam N56_vname.orig_name = N56;
	// LUT = ~I0 ;

    GTP_LUT2 /* N63 */ #(
            .INIT(4'b0100))
        N63_vname (
            .Z (N63),
            .I0 (wl_done_flag),
            .I1 (wl_state_0));
    // defparam N63_vname.orig_name = N63;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:364

    GTP_LUT2 /* N66_ac1 */ #(
            .INIT(4'b1000))
        N66_ac1 (
            .Z (_N3183),
            .I0 (cnt[1]),
            .I1 (cnt[0]));
	// LUT = I0&I1 ;

    GTP_LUT5CARRY /* N102_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_0 (
            .COUT (_N5787),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (step_cnt[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_1 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_1 (
            .COUT (_N5788),
            .Z (N378[1]),
            .CIN (_N5787),
            .I0 (),
            .I1 (step_cnt[1]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_2 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_2 (
            .COUT (_N5789),
            .Z (N378[2]),
            .CIN (_N5788),
            .I0 (),
            .I1 (step_cnt[2]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_3 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_3 (
            .COUT (_N5790),
            .Z (N378[3]),
            .CIN (_N5789),
            .I0 (),
            .I1 (step_cnt[3]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_4 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_4 (
            .COUT (_N5791),
            .Z (N378[4]),
            .CIN (_N5790),
            .I0 (),
            .I1 (step_cnt[4]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_5 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_5 (
            .COUT (_N5792),
            .Z (N378[5]),
            .CIN (_N5791),
            .I0 (),
            .I1 (step_cnt[5]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_6 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_6 (
            .COUT (_N5793),
            .Z (N378[6]),
            .CIN (_N5792),
            .I0 (),
            .I1 (step_cnt[6]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_7 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_7 (
            .COUT (),
            .Z (N378[7]),
            .CIN (_N5793),
            .I0 (),
            .I1 (step_cnt[7]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5419),
            .Z (N387[1]),
            .CIN (),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5420),
            .Z (N387[2]),
            .CIN (_N5419),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (ck_dly_step[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5421),
            .Z (N387[3]),
            .CIN (_N5420),
            .I0 (),
            .I1 (ck_dly_step[3]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5422),
            .Z (N387[4]),
            .CIN (_N5421),
            .I0 (),
            .I1 (ck_dly_step[4]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5423),
            .Z (N387[5]),
            .CIN (_N5422),
            .I0 (),
            .I1 (ck_dly_step[5]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5424),
            .Z (N387[6]),
            .CIN (_N5423),
            .I0 (),
            .I1 (ck_dly_step[6]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (),
            .Z (N387[7]),
            .CIN (_N5424),
            .I0 (),
            .I1 (ck_dly_step[7]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5 /* N124_4 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N124_4 (
            .Z (N500[4]),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N124_6 */ #(
            .INIT(32'b00000000000000000000000001000000))
        N124_6 (
            .Z (_N63992),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = ~I0&I1&I2&~I3&~I4 ;

    GTP_LUT5 /* N136_4 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N136_4 (
            .Z (N136),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (wl_state_2),
            .I3 (cnt[1]),
            .I4 (_N58214));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT2 /* \N141[0]_1  */ #(
            .INIT(4'b0010))
        \N141[0]_1  (
            .Z (N141[0]),
            .I0 (step_cnt[0]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[1]_1  */ #(
            .INIT(4'b0010))
        \N141[1]_1  (
            .Z (N141[1]),
            .I0 (step_cnt[1]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[2]_1  */ #(
            .INIT(4'b0010))
        \N141[2]_1  (
            .Z (N141[2]),
            .I0 (step_cnt[2]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[3]_1  */ #(
            .INIT(4'b0010))
        \N141[3]_1  (
            .Z (N141[3]),
            .I0 (step_cnt[3]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[4]_1  */ #(
            .INIT(4'b0010))
        \N141[4]_1  (
            .Z (N141[4]),
            .I0 (step_cnt[4]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[5]_1  */ #(
            .INIT(4'b0010))
        \N141[5]_1  (
            .Z (N141[5]),
            .I0 (step_cnt[5]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[6]_1  */ #(
            .INIT(4'b0010))
        \N141[6]_1  (
            .Z (N141[6]),
            .I0 (step_cnt[6]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[7]_1  */ #(
            .INIT(4'b0010))
        \N141[7]_1  (
            .Z (N141[7]),
            .I0 (step_cnt[7]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT3 /* N151_2 */ #(
            .INIT(8'b01000000))
        N151_2 (
            .Z (_N64004),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (wl_state_4));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT2 /* N165 */ #(
            .INIT(4'b1000))
        N165_vname (
            .Z (N165),
            .I0 (dq_vld),
            .I1 (wrlvl_dqs_en));
    // defparam N165_vname.orig_name = N165;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:477

    GTP_LUT5 /* N173_16 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N173_16 (
            .Z (_N64017),
            .I0 (vld_init_cnt[1]),
            .I1 (vld_init_cnt[3]),
            .I2 (vld_init_cnt[4]),
            .I3 (vld_init_cnt[5]),
            .I4 (N165));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N173_17 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N173_17 (
            .Z (N173),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[2]),
            .I2 (vld_init_cnt[6]),
            .I3 (vld_init_cnt[7]),
            .I4 (_N64017));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5CARRY /* N201_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_1 (
            .COUT (_N5796),
            .Z (N440[1]),
            .CIN (),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_2 (
            .COUT (_N5797),
            .Z (N440[2]),
            .CIN (_N5796),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (vld_init_cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_3 (
            .COUT (_N5798),
            .Z (N440[3]),
            .CIN (_N5797),
            .I0 (),
            .I1 (vld_init_cnt[3]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_4 (
            .COUT (_N5799),
            .Z (N440[4]),
            .CIN (_N5798),
            .I0 (),
            .I1 (vld_init_cnt[4]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_5 (
            .COUT (_N5800),
            .Z (N440[5]),
            .CIN (_N5799),
            .I0 (),
            .I1 (vld_init_cnt[5]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_6 (
            .COUT (_N5801),
            .Z (N440[6]),
            .CIN (_N5800),
            .I0 (),
            .I1 (vld_init_cnt[6]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_7 (
            .COUT (),
            .Z (N440[7]),
            .CIN (_N5801),
            .I0 (),
            .I1 (vld_init_cnt[7]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5 /* N228_4 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N228_4 (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 [4] ),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] ));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N228_9 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N228_9 (
            .Z (N228),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[4]),
            .I3 (dq_vld),
            .I4 (_N58663));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N265_10 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N265_10 (
            .Z (_N64026),
            .I0 (wrlvl_dq_seq[0]),
            .I1 (wrlvl_dq_seq[1]),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_dq_seq[3]),
            .I4 (wrlvl_ck_dly_pass));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N279_6 */ #(
            .INIT(16'b1000000000000000))
        N279_6 (
            .Z (_N62317),
            .I0 (step_cnt[2]),
            .I1 (step_cnt[3]),
            .I2 (step_cnt[4]),
            .I3 (step_cnt[1]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N279_7 */ #(
            .INIT(16'b1000000000000000))
        N279_7 (
            .Z (_N62318),
            .I0 (step_cnt[5]),
            .I1 (step_cnt[6]),
            .I2 (step_cnt[7]),
            .I3 (step_cnt[0]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N286_9 */ #(
            .INIT(4'b0001))
        N286_9 (
            .Z (_N62308),
            .I0 (ck_dly_step[7]),
            .I1 (ck_dly_step[0]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N286_10 */ #(
            .INIT(16'b0000000000000001))
        N286_10 (
            .Z (_N62309),
            .I0 (ck_dly_step[2]),
            .I1 (ck_dly_step[4]),
            .I2 (ck_dly_step[5]),
            .I3 (ck_dly_step[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N286_13 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N286_13 (
            .Z (N286),
            .I0 (ck_dly_step[3]),
            .I1 (ck_dly_step[6]),
            .I2 (ck_dly_step[0]),
            .I3 (ck_dly_step[7]),
            .I4 (_N62309));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N296 */ #(
            .INIT(32'b00000000000000000000000001000101))
        N296_vname (
            .Z (N296),
            .I0 (wl_next_state[1]),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (wl_next_state[0]));
    // defparam N296_vname.orig_name = N296;
	// LUT = (~I0&~I2&~I3&~I4)|(~I0&I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:354

    GTP_LUT3 /* N301 */ #(
            .INIT(8'b00001000))
        N301_vname (
            .Z (N301),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[1]),
            .I2 (wl_next_state[0]));
    // defparam N301_vname.orig_name = N301;
	// LUT = I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:388

    GTP_LUT4 /* N334_5 */ #(
            .INIT(16'b0000000000000001))
        N334_5 (
            .Z (_N64009),
            .I0 (wrlvl_ck_check_seq[2]),
            .I1 (wrlvl_ck_check_seq[0]),
            .I2 (wrlvl_ck_check_seq[5]),
            .I3 (wrlvl_ck_check_seq[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N334_6 */ #(
            .INIT(8'b00010000))
        N334_6 (
            .Z (N334),
            .I0 (wrlvl_ck_check_seq[3]),
            .I1 (wrlvl_ck_check_seq[4]),
            .I2 (_N64009));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT3 /* N359 */ #(
            .INIT(8'b11011111))
        N359_vname (
            .Z (N359),
            .I0 (wl_state_0),
            .I1 (wl_done_flag),
            .I2 (N500[4]));
    // defparam N359_vname.orig_name = N359;
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N367_1[1]  */ #(
            .INIT(8'b01100000))
        \N367_1[1]  (
            .Z (N367[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N491));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT4 /* \N367_1[2]  */ #(
            .INIT(16'b0110110000000000))
        \N367_1[2]  (
            .Z (N367[2]),
            .I0 (cnt[0]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (N491));
	// LUT = (I1&~I2&I3)|(~I0&I1&I3)|(I0&~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[3]  */ #(
            .INIT(32'b01111000111100000000000000000000))
        \N367_1[3]  (
            .Z (N367[3]),
            .I0 (cnt[0]),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[1]),
            .I4 (N491));
	// LUT = (I2&~I3&I4)|(~I1&I2&I4)|(~I0&I2&I4)|(I0&I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[4]  */ #(
            .INIT(32'b01111111100000000000000000000000))
        \N367_1[4]  (
            .Z (N367[4]),
            .I0 (_N3183),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[4]),
            .I4 (N491));
	// LUT = (~I2&I3&I4)|(~I1&I3&I4)|(~I0&I3&I4)|(I0&I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT3 /* N377 */ #(
            .INIT(8'b11110010))
        N377_vname (
            .Z (N377),
            .I0 (N500[4]),
            .I1 (dq_rising),
            .I2 (N296));
    // defparam N377_vname.orig_name = N377;
	// LUT = (I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT3 /* \N378[0]_1  */ #(
            .INIT(8'b00000001))
        \N378[0]_1  (
            .Z (N378[0]),
            .I0 (wrlvl_ck_dly_start),
            .I1 (step_cnt[0]),
            .I2 (N296));
	// LUT = ~I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT4 /* N386 */ #(
            .INIT(16'b1111111100001000))
        N386_vname (
            .Z (N386),
            .I0 (wrlvl_ck_dly_start),
            .I1 (N500[4]),
            .I2 (dq_rising),
            .I3 (N296));
    // defparam N386_vname.orig_name = N386;
	// LUT = (I3)|(I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT2 /* \N387[0]_1  */ #(
            .INIT(4'b0001))
        \N387[0]_1  (
            .Z (N387[0]),
            .I0 (ck_dly_step[0]),
            .I1 (N296));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT5 /* N395_2 */ #(
            .INIT(32'b00000000000010001111111111111111))
        N395_2 (
            .Z (_N9266),
            .I0 (_N62309),
            .I1 (_N62308),
            .I2 (ck_dly_step[3]),
            .I3 (ck_dly_step[6]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I4)|(I0&I1&~I2&~I3) ;

    GTP_LUT4 /* \N417[0]_6  */ #(
            .INIT(16'b1111111111111110))
        \N417[0]_6  (
            .Z (_N64000),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [0] ));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* \N417[0]_8  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \N417[0]_8  (
            .Z (_N64002),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [5] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [7] ),
            .I4 (_N64000));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT3 /* \N417[0]_9  */ #(
            .INIT(8'b11011111))
        \N417[0]_9  (
            .Z (N417[0]),
            .I0 (dq_vld),
            .I1 (_N64002),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N417[1]  */ #(
            .INIT(8'b11011111))
        \N417[1]  (
            .Z (N417[1]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT3 /* \N417[2]  */ #(
            .INIT(8'b11011111))
        \N417[2]  (
            .Z (N417[2]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT5 /* N439 */ #(
            .INIT(32'b10101010101010111010101010101010))
        N439_vname (
            .Z (N439),
            .I0 (wl_state_6),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (_N58663));
    // defparam N439_vname.orig_name = N439;
	// LUT = (I0)|(~I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT2 /* \N440[0]_1  */ #(
            .INIT(4'b0001))
        \N440[0]_1  (
            .Z (N440[0]),
            .I0 (vld_init_cnt[0]),
            .I1 (wl_state_6));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT5 /* \N450_3[0]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[0]_1  (
            .Z (N450[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_check_seq[1]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[1]_1  */ #(
            .INIT(32'b10000000100000001000100000000000))
        \N450_3[1]_1  (
            .Z (N450[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (wrlvl_ck_check_seq[0]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT5 /* \N450_3[2]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[2]_1  (
            .Z (N450[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[1]),
            .I3 (wrlvl_ck_check_seq[3]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[3]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[3]_1  (
            .Z (N450[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (wrlvl_ck_check_seq[4]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[4]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[4]_1  (
            .Z (N450[4]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_check_seq[5]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[5]_1  */ #(
            .INIT(32'b10000000100000001000100000000000))
        \N450_3[5]_1  (
            .Z (N450[5]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_check_seq[4]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT2 /* N466 */ #(
            .INIT(4'b1110))
        N466_vname (
            .Z (N466),
            .I0 (N449),
            .I1 (wrlvl_ck_dly_start));
    // defparam N466_vname.orig_name = N466;
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[0]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[0]  (
            .Z (N467[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[1]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[1]  (
            .Z (N467[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[0]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[2]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[2]  (
            .Z (N467[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[1]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[3]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[3]  (
            .Z (N467[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT5M /* N491_1 */ #(
            .INIT(32'b01010101010101010001010100010000))
        N491_1 (
            .Z (N491),
            .I0 (N500[4]),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[1]),
            .I3 (_N12),
            .I4 (N63),
            .ID (wl_next_state[0]));
	// LUT = (~ID&~I2&I3&~I4)|(~ID&~I1&I2&~I4)|(~I0&I4) ;

    GTP_DFF_C /* ck_check_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_check_done_vname (
            .Q (ck_check_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61895));
    // defparam ck_check_done_vname.orig_name = ck_check_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:535

    GTP_LUT5 /* ck_check_done_ce_mux */ #(
            .INIT(32'b00001111000010000000111100000000))
        ck_check_done_ce_mux (
            .Z (_N61895),
            .I0 (N228),
            .I1 (N334),
            .I2 (wl_state_6),
            .I3 (ck_check_done),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I2&I3)|(I0&I1&~I2&I4) ;

    GTP_DFF_CE /* \ck_dly_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[0]  (
            .Q (ck_dly_step[0]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[1]  (
            .Q (ck_dly_step[1]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[2]  (
            .Q (ck_dly_step[2]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[3]  (
            .Q (ck_dly_step[3]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[4]  (
            .Q (ck_dly_step[4]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[5]  (
            .Q (ck_dly_step[5]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[6]  (
            .Q (ck_dly_step[6]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[7]  (
            .Q (ck_dly_step[7]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (_N37103));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5M /* \cnt[4:0]_2640  */ #(
            .INIT(32'b00000000111100010000000011110010))
        \cnt[4:0]_2640  (
            .Z (_N37103),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[0]),
            .I2 (N63),
            .I3 (cnt[0]),
            .I4 (wl_next_state[1]),
            .ID (_N12));
	// LUT = (ID&~I1&~I3&~I4)|(~I0&~I1&~I3&I4)|(I2&~I3) ;

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_C /* ddrphy_gatei */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_gatei_vname (
            .Q (ddrphy_gatei),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61890));
    // defparam ddrphy_gatei_vname.orig_name = ddrphy_gatei;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:413

    GTP_LUT5M /* ddrphy_gatei_ce_mux */ #(
            .INIT(32'b11111110000000101101111100000000))
        ddrphy_gatei_ce_mux (
            .Z (_N61890),
            .I0 (_N9266),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[1]),
            .I3 (ddrphy_gatei),
            .I4 (wl_next_state[0]),
            .ID (_N63992));
	// LUT = (~I2&I3&~I4)|(I2&I3&I4)|(I0&~I1&~I2&I4)|(~ID&I2&I3)|(I1&I3) ;

    GTP_DFF_C /* dq_rising */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_rising_vname (
            .Q (dq_rising),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61896));
    // defparam dq_rising_vname.orig_name = dq_rising;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:559

    GTP_LUT4 /* dq_rising_ce_mux */ #(
            .INIT(16'b0011001000110000))
        dq_rising_ce_mux (
            .Z (_N61896),
            .I0 (_N64026),
            .I1 (wl_state_6),
            .I2 (dq_rising),
            .I3 (N228));
	// LUT = (~I1&I2)|(I0&~I1&I3) ;

    GTP_DFF_C /* dq_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_vld_vname (
            .Q (dq_vld),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61891));
    // defparam dq_vld_vname.orig_name = dq_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:453

    GTP_LUT5 /* dq_vld_ce_mux */ #(
            .INIT(32'b00111011000010100011001100000000))
        dq_vld_ce_mux (
            .Z (_N61891),
            .I0 (_N64004),
            .I1 (wl_state_6),
            .I2 (cnt[1]),
            .I3 (dq_vld),
            .I4 (_N58214));
	// LUT = (~I1&I3)|(I0&~I2&I4) ;

    GTP_DFF_CE /* \step_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[0]  (
            .Q (step_cnt[0]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[1]  (
            .Q (step_cnt[1]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[2]  (
            .Q (step_cnt[2]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[3]  (
            .Q (step_cnt[3]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[4]  (
            .Q (step_cnt[4]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[5]  (
            .Q (step_cnt[5]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[6]  (
            .Q (step_cnt[6]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[7]  (
            .Q (step_cnt[7]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \vld_init_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[0]  (
            .Q (vld_init_cnt[0]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[1]  (
            .Q (vld_init_cnt[1]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[2]  (
            .Q (vld_init_cnt[2]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[3]  (
            .Q (vld_init_cnt[3]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[4]  (
            .Q (vld_init_cnt[4]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[5]  (
            .Q (vld_init_cnt[5]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[6]  (
            .Q (vld_init_cnt[6]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[7]  (
            .Q (vld_init_cnt[7]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_C /* wl_done_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_done_flag_vname (
            .Q (wl_done_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61892));
    // defparam wl_done_flag_vname.orig_name = wl_done_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:463

    GTP_LUT3 /* wl_done_flag_ce_mux */ #(
            .INIT(8'b00001110))
        wl_done_flag_ce_mux (
            .Z (_N61892),
            .I0 (wl_state_6),
            .I1 (wl_done_flag),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_P /* wl_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wl_state_0_vname (
            .Q (wl_state_0),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam wl_state_0_vname.orig_name = wl_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_1_vname (
            .Q (wl_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam wl_state_1_vname.orig_name = wl_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_2_vname (
            .Q (wl_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N9));
    // defparam wl_state_2_vname.orig_name = wl_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_3_vname (
            .Q (wl_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam wl_state_3_vname.orig_name = wl_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_4_vname (
            .Q (wl_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N12));
    // defparam wl_state_4_vname.orig_name = wl_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_5_vname (
            .Q (wl_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N15));
    // defparam wl_state_5_vname.orig_name = wl_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_6_vname (
            .Q (wl_state_6),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N22));
    // defparam wl_state_6_vname.orig_name = wl_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT3 /* \wl_state_fsm[2:0]_5  */ #(
            .INIT(8'b00001110))
        \wl_state_fsm[2:0]_5  (
            .Z (_N2),
            .I0 (wl_state_6),
            .I1 (wl_state_0),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* \wl_state_fsm[2:0]_10  */ #(
            .INIT(16'b0010001011110010))
        \wl_state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (wl_state_2),
            .I1 (cnt[4]),
            .I2 (wl_state_1),
            .I3 (N14));
	// LUT = (I2&~I3)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT2 /* \wl_state_fsm[2:0]_11  */ #(
            .INIT(4'b1000))
        \wl_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (cnt[4]),
            .I1 (wl_state_2));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT5 /* \wl_state_fsm[2:0]_14  */ #(
            .INIT(32'b11111000100010001000100010001000))
        \wl_state_fsm[2:0]_14  (
            .Z (_N22),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_6),
            .I2 (wl_state_4),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I1)|(I2&I3&I4) ;

    GTP_LUT5 /* \wl_state_fsm[2:0]_17  */ #(
            .INIT(32'b10100000111011001010000010100000))
        \wl_state_fsm[2:0]_17  (
            .Z (_N6),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_4),
            .I2 (wl_state_0),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I2)|(I1&~I3&I4) ;

    GTP_DFF_CE /* \wrlvl_ck_check_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[0]  (
            .Q (wrlvl_ck_check_seq[0]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[1]  (
            .Q (wrlvl_ck_check_seq[1]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[2]  (
            .Q (wrlvl_ck_check_seq[2]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[3]  (
            .Q (wrlvl_ck_check_seq[3]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[4]  (
            .Q (wrlvl_ck_check_seq[4]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[5]  (
            .Q (wrlvl_ck_check_seq[5]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_C /* wrlvl_ck_dly_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_flag_vname (
            .Q (wrlvl_ck_dly_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61893));
    // defparam wrlvl_ck_dly_flag_vname.orig_name = wrlvl_ck_dly_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5M /* wrlvl_ck_dly_flag_ce_mux */ #(
            .INIT(32'b11111111111110110101010100000000))
        wrlvl_ck_dly_flag_ce_mux (
            .Z (_N61893),
            .I0 (wrlvl_ck_check_seq[4]),
            .I1 (_N64009),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_dly_flag),
            .I4 (N173),
            .ID (wrlvl_ck_dly_done));
	// LUT = (I3&I4)|(I2&I4)|(~I1&I4)|(I0&I4)|(~ID&I3) ;

    GTP_DFF_C /* wrlvl_ck_dly_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_pass_vname (
            .Q (wrlvl_ck_dly_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61894));
    // defparam wrlvl_ck_dly_pass_vname.orig_name = wrlvl_ck_dly_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5 /* wrlvl_ck_dly_pass_ce_mux */ #(
            .INIT(32'b11111111000000101111111100000000))
        wrlvl_ck_dly_pass_ce_mux (
            .Z (_N61894),
            .I0 (_N64009),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (wrlvl_ck_check_seq[4]),
            .I3 (wrlvl_ck_dly_pass),
            .I4 (N173));
	// LUT = (I3)|(I0&~I1&~I2&I4) ;

    GTP_DFF_P /* \wrlvl_dq_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[0]  (
            .Q (wrlvl_dq_r[0]),
            .CLK (ddrphy_clkin),
            .D (N417[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[1]  (
            .Q (wrlvl_dq_r[1]),
            .CLK (ddrphy_clkin),
            .D (N417[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[2]  (
            .Q (wrlvl_dq_r[2]),
            .CLK (ddrphy_clkin),
            .D (N417[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_PE /* \wrlvl_dq_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[0]  (
            .Q (wrlvl_dq_seq[0]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[1]  (
            .Q (wrlvl_dq_seq[1]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[2]  (
            .Q (wrlvl_dq_seq[2]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[3]  (
            .Q (wrlvl_dq_seq[3]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[3]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_C /* wrlvl_dqs */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_vname (
            .Q (wrlvl_dqs),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_3));
    // defparam wrlvl_dqs_vname.orig_name = wrlvl_dqs;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:375

    GTP_DFF_C /* wrlvl_dqs_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_en_vname (
            .Q (wrlvl_dqs_en),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N56));
    // defparam wrlvl_dqs_en_vname.orig_name = wrlvl_dqs_en;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:350

    GTP_LUT1 /* wrlvl_dqs_en_inv */ #(
            .INIT(2'b01))
        wrlvl_dqs_en_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs [2] ),
            .I0 (wrlvl_dqs_en));
	// LUT = ~I0 ;

    GTP_DFF_C /* wrlvl_dqs_resp */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_resp_vname (
            .Q (wrlvl_dqs_resp),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N301));
    // defparam wrlvl_dqs_resp_vname.orig_name = wrlvl_dqs_resp;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:383

    GTP_DFF_C /* wrlvl_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_error_vname (
            .Q (wrlvl_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_5));
    // defparam wrlvl_error_vname.orig_name = wrlvl_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:569

    GTP_DFF_CE /* \wrlvl_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[0]  (
            .Q (wrlvl_step[0]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[1]  (
            .Q (wrlvl_step[1]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[2]  (
            .Q (wrlvl_step[2]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[3]  (
            .Q (wrlvl_step[3]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[4]  (
            .Q (wrlvl_step[4]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[5]  (
            .Q (wrlvl_step[5]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[6]  (
            .Q (wrlvl_step[6]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[7]  (
            .Q (wrlvl_step[7]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433


endmodule


module ipsxb_ddrphy_dqs_rddata_align_v1_3_unq10
(
    input [63:0] ddrphy_rdata,
    input N0,
    input ddrphy_clkin,
    input ddrphy_read_valid,
    input dqs_gate_vld,
    input gate_adj_done,
    input rdel_cal_vld,
    output dqs_gate_check_pass,
    output gate_check,
    output rddata_check_pass,
    output rdel_rvalid,
    output read_valid
);
    wire N118;
    wire N315;
    wire [3:0] N331;
    wire _N9;
    wire _N19;
    wire _N21;
    wire _N59041;
    wire _N59046;
    wire _N61898;
    wire _N61899;
    wire _N62326;
    wire _N62330;
    wire _N62334;
    wire _N62338;
    wire _N62342;
    wire _N62350;
    wire _N62354;
    wire _N62358;
    wire _N62362;
    wire _N62366;
    wire _N62370;
    wire _N62374;
    wire _N62378;
    wire _N62382;
    wire _N62385;
    wire _N63533;
    wire _N63541;
    wire _N63545;
    wire _N63549;
    wire _N63553;
    wire _N63557;
    wire _N63561;
    wire _N63565;
    wire _N63566;
    wire _N63572;
    wire _N63580;
    wire _N63584;
    wire _N63588;
    wire _N63592;
    wire _N63595;
    wire _N63599;
    wire [2:0] gdet_next_state;
    wire gdet_state_0;
    wire gdet_state_1;
    wire gdet_state_2;
    wire gdet_state_3;
    wire gdet_state_4;
    wire [63:0] read_data;

    GTP_LUT3 /* N21_2 */ #(
            .INIT(8'b10000000))
        N21_2 (
            .Z (N331[2]),
            .I0 (_N59046),
            .I1 (read_valid),
            .I2 (_N59041));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_and[1][2]  */ #(
            .INIT(8'b01000000))
        \N57_12_and[1][2]  (
            .Z (N315),
            .I0 (gate_adj_done),
            .I1 (gdet_state_1),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_or[1]  */ #(
            .INIT(8'b11110100))
        \N57_12_or[1]  (
            .Z (gdet_next_state[1]),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (N315));
	// LUT = (I2)|(~I0&I1) ;

    GTP_LUT3 /* \N57_12_or[2]_1  */ #(
            .INIT(8'b11001110))
        \N57_12_or[2]_1  (
            .Z (gdet_next_state[2]),
            .I0 (gdet_state_4),
            .I1 (gdet_state_3),
            .I2 (gate_adj_done));
	// LUT = (I1)|(I0&~I2) ;

    GTP_LUT5 /* N118_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_5 (
            .Z (_N63580),
            .I0 (read_data[22]),
            .I1 (read_data[20]),
            .I2 (read_data[14]),
            .I3 (read_data[12]),
            .I4 (read_data[28]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_9 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_9 (
            .Z (_N63584),
            .I0 (read_data[44]),
            .I1 (read_data[38]),
            .I2 (read_data[36]),
            .I3 (read_data[30]),
            .I4 (read_data[46]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_13 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N118_13 (
            .Z (_N63588),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[3]),
            .I4 (read_data[62]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N118_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N118_17 (
            .Z (_N63592),
            .I0 (read_data[35]),
            .I1 (read_data[27]),
            .I2 (read_data[19]),
            .I3 (read_data[11]),
            .I4 (read_data[43]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N118_20 */ #(
            .INIT(32'b00010000000000000000000000000000))
        N118_20 (
            .Z (_N63595),
            .I0 (read_data[59]),
            .I1 (read_data[51]),
            .I2 (read_data[6]),
            .I3 (read_data[4]),
            .I4 (gdet_state_3));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT4 /* N118_24 */ #(
            .INIT(16'b1000000000000000))
        N118_24 (
            .Z (_N63599),
            .I0 (_N63588),
            .I1 (_N63584),
            .I2 (_N63580),
            .I3 (_N63592));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT3 /* N118_25 */ #(
            .INIT(8'b10000000))
        N118_25 (
            .Z (N118),
            .I0 (_N63599),
            .I1 (_N63595),
            .I2 (_N59041));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N172_63 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_63 (
            .Z (_N62350),
            .I0 (read_data[9]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[13]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_67 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_67 (
            .Z (_N62354),
            .I0 (read_data[23]),
            .I1 (read_data[21]),
            .I2 (read_data[17]),
            .I3 (read_data[15]),
            .I4 (read_data[25]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_71 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_71 (
            .Z (_N62358),
            .I0 (read_data[37]),
            .I1 (read_data[33]),
            .I2 (read_data[31]),
            .I3 (read_data[29]),
            .I4 (read_data[39]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_75 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_75 (
            .Z (_N62362),
            .I0 (read_data[49]),
            .I1 (read_data[47]),
            .I2 (read_data[45]),
            .I3 (read_data[41]),
            .I4 (read_data[53]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_79 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N172_79 (
            .Z (_N62366),
            .I0 (read_data[61]),
            .I1 (read_data[57]),
            .I2 (read_data[55]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N172_83 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_83 (
            .Z (_N62370),
            .I0 (read_data[16]),
            .I1 (read_data[10]),
            .I2 (read_data[8]),
            .I3 (read_data[2]),
            .I4 (read_data[18]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_87 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_87 (
            .Z (_N62374),
            .I0 (read_data[34]),
            .I1 (read_data[32]),
            .I2 (read_data[26]),
            .I3 (read_data[24]),
            .I4 (read_data[40]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_91 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_91 (
            .Z (_N62378),
            .I0 (read_data[56]),
            .I1 (read_data[50]),
            .I2 (read_data[48]),
            .I3 (read_data[42]),
            .I4 (read_data[58]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_95 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_95 (
            .Z (_N62382),
            .I0 (_N62362),
            .I1 (_N62358),
            .I2 (_N62354),
            .I3 (_N62350),
            .I4 (_N59046));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N172_98 */ #(
            .INIT(16'b1000000000000000))
        N172_98 (
            .Z (_N62385),
            .I0 (_N62374),
            .I1 (_N62370),
            .I2 (_N62366),
            .I3 (_N62378));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N172_106 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_106 (
            .Z (_N63541),
            .I0 (read_data[26]),
            .I1 (read_data[24]),
            .I2 (read_data[18]),
            .I3 (read_data[16]),
            .I4 (read_data[32]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_110 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_110 (
            .Z (_N63545),
            .I0 (read_data[48]),
            .I1 (read_data[42]),
            .I2 (read_data[40]),
            .I3 (read_data[34]),
            .I4 (read_data[50]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_114 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N172_114 (
            .Z (_N63549),
            .I0 (read_data[56]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[58]));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N172_118 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_118 (
            .Z (_N63553),
            .I0 (read_data[17]),
            .I1 (read_data[15]),
            .I2 (read_data[13]),
            .I3 (read_data[9]),
            .I4 (read_data[21]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_122 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_122 (
            .Z (_N63557),
            .I0 (read_data[31]),
            .I1 (read_data[29]),
            .I2 (read_data[25]),
            .I3 (read_data[23]),
            .I4 (read_data[33]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_126 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_126 (
            .Z (_N63561),
            .I0 (read_data[45]),
            .I1 (read_data[41]),
            .I2 (read_data[39]),
            .I3 (read_data[37]),
            .I4 (read_data[47]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_130 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_130 (
            .Z (_N63565),
            .I0 (read_data[57]),
            .I1 (read_data[55]),
            .I2 (read_data[53]),
            .I3 (read_data[49]),
            .I4 (read_data[61]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_131 */ #(
            .INIT(32'b00000000000000001000000000000000))
        N172_131 (
            .Z (_N63566),
            .I0 (read_data[10]),
            .I1 (read_data[8]),
            .I2 (read_data[2]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&I3&~I4 ;

    GTP_LUT4 /* N172_137 */ #(
            .INIT(16'b1000000000000000))
        N172_137 (
            .Z (_N63572),
            .I0 (_N63561),
            .I1 (_N63557),
            .I2 (_N63553),
            .I3 (_N63565));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N172_138 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_138 (
            .Z (_N59041),
            .I0 (_N63566),
            .I1 (_N63549),
            .I2 (_N63545),
            .I3 (_N63541),
            .I4 (_N63572));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N202_36 */ #(
            .INIT(16'b1000000000000000))
        N202_36 (
            .Z (_N62326),
            .I0 (read_data[19]),
            .I1 (read_data[11]),
            .I2 (read_data[3]),
            .I3 (read_data[27]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N202_40 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N202_40 (
            .Z (_N62330),
            .I0 (read_data[51]),
            .I1 (read_data[43]),
            .I2 (read_data[35]),
            .I3 (read_data[4]),
            .I4 (read_data[59]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N202_44 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N202_44 (
            .Z (_N62334),
            .I0 (read_data[20]),
            .I1 (read_data[14]),
            .I2 (read_data[12]),
            .I3 (read_data[6]),
            .I4 (read_data[22]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N202_48 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N202_48 (
            .Z (_N62338),
            .I0 (read_data[38]),
            .I1 (read_data[36]),
            .I2 (read_data[30]),
            .I3 (read_data[28]),
            .I4 (read_data[44]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N202_52 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N202_52 (
            .Z (_N62342),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[46]),
            .I4 (read_data[62]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N202_56 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N202_56 (
            .Z (_N59046),
            .I0 (_N62338),
            .I1 (_N62334),
            .I2 (_N62330),
            .I3 (_N62326),
            .I4 (_N62342));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_DFF_C /* dqs_gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_check_pass_vname (
            .Q (dqs_gate_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N118));
    // defparam dqs_gate_check_pass_vname.orig_name = dqs_gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:406

    GTP_DFF_C /* gate_check */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_vname (
            .Q (gate_check),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N315));
    // defparam gate_check_vname.orig_name = gate_check;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:389

    GTP_DFF_P /* gdet_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gdet_state_0_vname (
            .Q (gdet_state_0),
            .CLK (ddrphy_clkin),
            .D (_N9),
            .P (N0));
    // defparam gdet_state_0_vname.orig_name = gdet_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_1_vname (
            .Q (gdet_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[0]));
    // defparam gdet_state_1_vname.orig_name = gdet_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_2_vname (
            .Q (gdet_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N19));
    // defparam gdet_state_2_vname.orig_name = gdet_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_3_vname (
            .Q (gdet_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N21));
    // defparam gdet_state_3_vname.orig_name = gdet_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_4_vname (
            .Q (gdet_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[2]));
    // defparam gdet_state_4_vname.orig_name = gdet_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT5 /* \gdet_state_fsm[2:0]_15  */ #(
            .INIT(32'b10101010000000001011101000110000))
        \gdet_state_fsm[2:0]_15  (
            .Z (gdet_next_state[0]),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_1),
            .I3 (gdet_state_0),
            .I4 (N331[2]));
	// LUT = (I0&I3)|(~I1&I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT4 /* \gdet_state_fsm[2:0]_20  */ #(
            .INIT(16'b0101000001000100))
        \gdet_state_fsm[2:0]_20  (
            .Z (_N19),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (gdet_state_1),
            .I3 (N331[2]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT3 /* \gdet_state_fsm[2:0]_22  */ #(
            .INIT(8'b01000000))
        \gdet_state_fsm[2:0]_22  (
            .Z (_N21),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* \gdet_state_fsm[2:0]_34  */ #(
            .INIT(32'b11011101110011001101010111000000))
        \gdet_state_fsm[2:0]_34  (
            .Z (_N9),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_4),
            .I3 (gdet_state_0),
            .I4 (_N63533));
	// LUT = (~I0&I3)|(I1&I2)|(I1&I4) ;

    GTP_LUT2 /* \gdet_state_fsm[2:0]_37_2  */ #(
            .INIT(4'b1110))
        \gdet_state_fsm[2:0]_37_2  (
            .Z (_N63533),
            .I0 (gdet_state_1),
            .I1 (gdet_state_2));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* rddata_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rddata_check_pass_vname (
            .Q (rddata_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61899));
    // defparam rddata_check_pass_vname.orig_name = rddata_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:416

    GTP_LUT5 /* rddata_check_pass_ce_mux */ #(
            .INIT(32'b11111111110011001111101011001000))
        rddata_check_pass_ce_mux (
            .Z (_N61899),
            .I0 (gdet_next_state[0]),
            .I1 (N118),
            .I2 (gdet_next_state[2]),
            .I3 (rddata_check_pass),
            .I4 (gdet_next_state[1]));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2)|(I1&I4)|(I2&I3)|(I3&I4) ;

    GTP_DFF_C /* \rddata_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[0]  (
            .Q (read_data[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[1]  (
            .Q (read_data[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[2]  (
            .Q (read_data[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[3]  (
            .Q (read_data[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[4]  (
            .Q (read_data[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[5]  (
            .Q (read_data[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[6]  (
            .Q (read_data[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[7]  (
            .Q (read_data[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[8]  (
            .Q (read_data[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[9]  (
            .Q (read_data[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[10]  (
            .Q (read_data[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[11]  (
            .Q (read_data[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[12]  (
            .Q (read_data[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[13]  (
            .Q (read_data[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[14]  (
            .Q (read_data[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[15]  (
            .Q (read_data[15]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[16]  (
            .Q (read_data[16]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[16]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[17]  (
            .Q (read_data[17]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[17]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[18]  (
            .Q (read_data[18]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[18]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[19]  (
            .Q (read_data[19]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[19]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[20]  (
            .Q (read_data[20]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[20]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[21]  (
            .Q (read_data[21]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[21]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[22]  (
            .Q (read_data[22]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[22]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[23]  (
            .Q (read_data[23]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[23]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[24]  (
            .Q (read_data[24]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[24]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[25]  (
            .Q (read_data[25]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[25]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[26]  (
            .Q (read_data[26]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[26]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[27]  (
            .Q (read_data[27]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[27]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[28]  (
            .Q (read_data[28]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[28]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[29]  (
            .Q (read_data[29]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[29]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[30]  (
            .Q (read_data[30]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[30]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[31]  (
            .Q (read_data[31]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[31]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[32]  (
            .Q (read_data[32]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[32]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[33]  (
            .Q (read_data[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[34]  (
            .Q (read_data[34]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[34]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[35]  (
            .Q (read_data[35]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[35]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[36]  (
            .Q (read_data[36]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[36]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[37]  (
            .Q (read_data[37]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[37]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[38]  (
            .Q (read_data[38]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[38]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[39]  (
            .Q (read_data[39]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[39]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[40]  (
            .Q (read_data[40]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[40]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[41]  (
            .Q (read_data[41]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[41]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[42]  (
            .Q (read_data[42]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[42]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[43]  (
            .Q (read_data[43]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[43]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[44]  (
            .Q (read_data[44]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[44]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[45]  (
            .Q (read_data[45]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[45]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[46]  (
            .Q (read_data[46]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[46]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[47]  (
            .Q (read_data[47]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[47]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[48]  (
            .Q (read_data[48]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[48]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[49]  (
            .Q (read_data[49]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[49]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[50]  (
            .Q (read_data[50]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[50]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[51]  (
            .Q (read_data[51]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[51]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[52]  (
            .Q (read_data[52]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[52]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[53]  (
            .Q (read_data[53]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[53]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[54]  (
            .Q (read_data[54]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[54]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[55]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[55]  (
            .Q (read_data[55]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[55]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[56]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[56]  (
            .Q (read_data[56]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[56]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[57]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[57]  (
            .Q (read_data[57]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[57]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[58]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[58]  (
            .Q (read_data[58]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[58]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[59]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[59]  (
            .Q (read_data[59]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[59]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[60]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[60]  (
            .Q (read_data[60]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[60]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[61]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[61]  (
            .Q (read_data[61]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[61]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[62]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[62]  (
            .Q (read_data[62]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[62]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[63]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[63]  (
            .Q (read_data[63]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[63]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_P /* rdel_rvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rdel_rvalid_vname (
            .Q (rdel_rvalid),
            .CLK (ddrphy_clkin),
            .D (_N61898),
            .P (N0));
    // defparam rdel_rvalid_vname.orig_name = rdel_rvalid;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:427

    GTP_LUT5 /* rdel_rvalid_ce_mux */ #(
            .INIT(32'b10110011111100110011001111110011))
        rdel_rvalid_ce_mux (
            .Z (_N61898),
            .I0 (_N62385),
            .I1 (rdel_cal_vld),
            .I2 (rdel_rvalid),
            .I3 (read_valid),
            .I4 (_N62382));
	// LUT = (~I1)|(I2&~I3)|(I0&I2&I4) ;

    GTP_DFF_C /* rdvalid_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdvalid_r1 (
            .Q (read_valid),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_read_valid));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249


endmodule


module ipsxb_ddrphy_dqsi_rdel_cal_v1_2_unq10
(
    input [29:0] N735,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position ,
    input [7:0] default_samp_position,
    input N0,
    input _N538,
    input _N58351,
    input _N63958,
    input ddrphy_clkin,
    input init_adj_rdel,
    input rdel_calibration,
    input rdel_calibration_d,
    input rdel_calibration_rising,
    input rdel_move_en,
    input rdel_ov,
    input read_data_valid,
    input reinit_adj_rdel,
    output [9:0] cnt,
    output [2:0] rdel_ctrl_wire,
    output [7:0] total_margin_div2,
    output _N45179_3,
    output _N45179_5,
    output _N46627,
    output _N58300,
    output _N62954,
    output adj_rdel_done,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done
);
    wire N108;
    wire [10:0] \N108.co ;
    wire N167;
    wire [10:0] \N167.co ;
    wire [2:0] N247;
    wire [8:0] N285;
    wire N337;
    wire N446;
    wire N570;
    wire N598;
    wire N603;
    wire [9:0] N604;
    wire N607;
    wire [7:0] N608;
    wire N610;
    wire [7:0] N611;
    wire N619;
    wire N680;
    wire N695_inv;
    wire _N2;
    wire _N3;
    wire _N134;
    wire _N138;
    wire _N140;
    wire _N142;
    wire _N276;
    wire _N278;
    wire _N280;
    wire _N3282;
    wire _N5427;
    wire _N5428;
    wire _N5429;
    wire _N5430;
    wire _N5431;
    wire _N5432;
    wire _N5433;
    wire _N5434;
    wire _N5437;
    wire _N5438;
    wire _N5439;
    wire _N5440;
    wire _N5441;
    wire _N5442;
    wire _N5443;
    wire _N5446;
    wire _N5447;
    wire _N5448;
    wire _N5449;
    wire _N5450;
    wire _N5451;
    wire _N5452;
    wire _N5453;
    wire _N5771;
    wire _N5772;
    wire _N5773;
    wire _N5774;
    wire _N5775;
    wire _N5776;
    wire _N5777;
    wire _N5811;
    wire _N5812;
    wire _N5813;
    wire _N5814;
    wire _N5815;
    wire _N5816;
    wire _N5817;
    wire _N12117;
    wire _N47268;
    wire _N50704;
    wire _N61900;
    wire _N61901;
    wire _N61902;
    wire _N61903;
    wire _N62949;
    wire _N62960;
    wire _N63092;
    wire _N63093;
    wire _N63094;
    wire _N63095;
    wire _N63900;
    wire _N63945;
    wire _N63948;
    wire _N63950;
    wire _N63963;
    wire _N63964;
    wire _N63967;
    wire _N63969;
    wire _N63971;
    wire [7:0] left_margin;
    wire [2:0] rdel_ctrl;
    wire [3:0] rdel_ov_d;
    wire rdel_ov_sync;
    wire [7:0] right_margin;
    wire [7:0] samp_win_size;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_8;
    wire state_9;
    wire state_10;
    wire state_11;
    wire [8:0] total_margin;

    GTP_LUT5CARRY /* N85_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_1 (
            .COUT (_N5437),
            .Z (total_margin_div2[0]),
            .CIN (),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_2 (
            .COUT (_N5438),
            .Z (total_margin_div2[1]),
            .CIN (_N5437),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (samp_win_size[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_3 (
            .COUT (_N5439),
            .Z (total_margin_div2[2]),
            .CIN (_N5438),
            .I0 (),
            .I1 (samp_win_size[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_4 (
            .COUT (_N5440),
            .Z (total_margin_div2[3]),
            .CIN (_N5439),
            .I0 (),
            .I1 (samp_win_size[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_5 (
            .COUT (_N5441),
            .Z (total_margin_div2[4]),
            .CIN (_N5440),
            .I0 (),
            .I1 (samp_win_size[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_6 (
            .COUT (_N5442),
            .Z (total_margin_div2[5]),
            .CIN (_N5441),
            .I0 (),
            .I1 (samp_win_size[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_7 (
            .COUT (_N5443),
            .Z (total_margin_div2[6]),
            .CIN (_N5442),
            .I0 (),
            .I1 (samp_win_size[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_8 (
            .COUT (),
            .Z (total_margin_div2[7]),
            .CIN (_N5443),
            .I0 (),
            .I1 (total_margin[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5427),
            .Z (N604[1]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5428),
            .Z (N604[2]),
            .CIN (_N5427),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5429),
            .Z (N604[3]),
            .CIN (_N5428),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5430),
            .Z (N604[4]),
            .CIN (_N5429),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5431),
            .Z (N604[5]),
            .CIN (_N5430),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5432),
            .Z (N604[6]),
            .CIN (_N5431),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (_N5433),
            .Z (N604[7]),
            .CIN (_N5432),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_8 (
            .COUT (_N5434),
            .Z (N604[8]),
            .CIN (_N5433),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_9 (
            .COUT (),
            .Z (N604[9]),
            .CIN (_N5434),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* \N108.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_0  (
            .COUT (\N108.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_1  (
            .COUT (\N108.co [2] ),
            .Z (),
            .CIN (\N108.co [0] ),
            .I0 (cnt[2]),
            .I1 (default_samp_position[0]),
            .I2 (cnt[3]),
            .I3 (default_samp_position[1]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_2  (
            .COUT (\N108.co [4] ),
            .Z (),
            .CIN (\N108.co [2] ),
            .I0 (cnt[4]),
            .I1 (default_samp_position[2]),
            .I2 (cnt[5]),
            .I3 (default_samp_position[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_3  (
            .COUT (\N108.co [6] ),
            .Z (),
            .CIN (\N108.co [4] ),
            .I0 (cnt[6]),
            .I1 (default_samp_position[4]),
            .I2 (cnt[7]),
            .I3 (default_samp_position[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_4  */ #(
            .INIT(32'b00000000000000000000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_4  (
            .COUT (N108),
            .Z (),
            .CIN (\N108.co [6] ),
            .I0 (cnt[8]),
            .I1 (default_samp_position[6]),
            .I2 (cnt[9]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N167.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_0  (
            .COUT (\N167.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_1  (
            .COUT (\N167.co [2] ),
            .Z (),
            .CIN (\N167.co [0] ),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[2]),
            .I2 (total_margin_div2[1]),
            .I3 (cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_2  (
            .COUT (\N167.co [4] ),
            .Z (),
            .CIN (\N167.co [2] ),
            .I0 (total_margin_div2[2]),
            .I1 (cnt[4]),
            .I2 (total_margin_div2[3]),
            .I3 (cnt[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_3  (
            .COUT (\N167.co [6] ),
            .Z (),
            .CIN (\N167.co [4] ),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (total_margin_div2[5]),
            .I3 (cnt[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_4  (
            .COUT (N167),
            .Z (),
            .CIN (\N167.co [6] ),
            .I0 (total_margin_div2[6]),
            .I1 (cnt[8]),
            .I2 (total_margin_div2[7]),
            .I3 (cnt[9]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT4 /* N247_0_2 */ #(
            .INIT(16'b0000001101010111))
        N247_0_2 (
            .Z (N247[0]),
            .I0 (cnt[2]),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (cnt[1]));
	// LUT = (~I0&~I3)|(~I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:570

    GTP_LUT5 /* \N247_1_1_or[0]_1  */ #(
            .INIT(32'b11110000111100001111000011100000))
        \N247_1_1_or[0]_1  (
            .Z (N247[1]),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (cnt[1]),
            .I3 (state_2),
            .I4 (_N47268));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3)|(I2&I4) ;

    GTP_LUT4 /* \N247_1_1_or[0]_3  */ #(
            .INIT(16'b0000000001010100))
        \N247_1_1_or[0]_3  (
            .Z (_N47268),
            .I0 (cnt[2]),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (cnt[3]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_LUT1 /* N249 */ #(
            .INIT(2'b01))
        N249 (
            .Z (rdel_ctrl_wire[0]),
            .I0 (rdel_ctrl[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* N264_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_0 (
            .COUT (_N5771),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_1 (
            .COUT (_N5772),
            .Z (N608[1]),
            .CIN (_N5771),
            .I0 (),
            .I1 (left_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_2 (
            .COUT (_N5773),
            .Z (N608[2]),
            .CIN (_N5772),
            .I0 (),
            .I1 (left_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_3 (
            .COUT (_N5774),
            .Z (N608[3]),
            .CIN (_N5773),
            .I0 (),
            .I1 (left_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_4 (
            .COUT (_N5775),
            .Z (N608[4]),
            .CIN (_N5774),
            .I0 (),
            .I1 (left_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_5 (
            .COUT (_N5776),
            .Z (N608[5]),
            .CIN (_N5775),
            .I0 (),
            .I1 (left_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_6 (
            .COUT (_N5777),
            .Z (N608[6]),
            .CIN (_N5776),
            .I0 (),
            .I1 (left_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_7 (
            .COUT (),
            .Z (N608[7]),
            .CIN (_N5777),
            .I0 (),
            .I1 (left_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N280_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_0 (
            .COUT (_N5811),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (right_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_1 (
            .COUT (_N5812),
            .Z (N611[1]),
            .CIN (_N5811),
            .I0 (),
            .I1 (right_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_2 (
            .COUT (_N5813),
            .Z (N611[2]),
            .CIN (_N5812),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_3 (
            .COUT (_N5814),
            .Z (N611[3]),
            .CIN (_N5813),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_4 (
            .COUT (_N5815),
            .Z (N611[4]),
            .CIN (_N5814),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_5 (
            .COUT (_N5816),
            .Z (N611[5]),
            .CIN (_N5815),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_6 (
            .COUT (_N5817),
            .Z (N611[6]),
            .CIN (_N5816),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_7 (
            .COUT (),
            .Z (N611[7]),
            .CIN (_N5817),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N285_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_1 (
            .COUT (_N5446),
            .Z (N285[0]),
            .CIN (),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_2 (
            .COUT (_N5447),
            .Z (N285[1]),
            .CIN (_N5446),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (right_margin[1]),
            .I3 (left_margin[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&I2&~I3)|(~I0&I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = ((I2&I3)|(I0&I1&I3)|(I0&I1&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_3 (
            .COUT (_N5448),
            .Z (N285[2]),
            .CIN (_N5447),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (left_margin[2]),
            .I3 (),
            .I4 (left_margin[2]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_4 (
            .COUT (_N5449),
            .Z (N285[3]),
            .CIN (_N5448),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (left_margin[3]),
            .I3 (),
            .I4 (left_margin[3]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_5 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_5 (
            .COUT (_N5450),
            .Z (N285[4]),
            .CIN (_N5449),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (left_margin[4]),
            .I3 (),
            .I4 (left_margin[4]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_6 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_6 (
            .COUT (_N5451),
            .Z (N285[5]),
            .CIN (_N5450),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (left_margin[5]),
            .I3 (),
            .I4 (left_margin[5]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_7 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_7 (
            .COUT (_N5452),
            .Z (N285[6]),
            .CIN (_N5451),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (left_margin[6]),
            .I3 (),
            .I4 (left_margin[6]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_8 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_8 (
            .COUT (_N5453),
            .Z (N285[7]),
            .CIN (_N5452),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (left_margin[7]),
            .I3 (),
            .I4 (left_margin[7]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_9 */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_9 (
            .COUT (),
            .Z (N285[8]),
            .CIN (_N5453),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT3 /* N295_mux2 */ #(
            .INIT(8'b01010111))
        N295_mux2 (
            .Z (_N3282),
            .I0 (samp_win_size[3]),
            .I1 (samp_win_size[2]),
            .I2 (samp_win_size[1]));
	// LUT = (~I0)|(~I1&~I2) ;

    GTP_LUT2 /* N337 */ #(
            .INIT(4'b1000))
        N337_vname (
            .Z (N337),
            .I0 (state_11),
            .I1 (rdel_calibration));
    // defparam N337_vname.orig_name = N337;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:688

    GTP_LUT5 /* N446_0_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N446_0_3 (
            .Z (N446),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (state_5),
            .I3 (state_9),
            .I4 (N603));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* \N451_and[0][2]  */ #(
            .INIT(16'b1111111000000000))
        \N451_and[0][2]  (
            .Z (_N12117),
            .I0 (state_7),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (default_samp_position[7]));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT2 /* \N451_or[0]_1  */ #(
            .INIT(4'b1110))
        \N451_or[0]_1  (
            .Z (N680),
            .I0 (state_9),
            .I1 (state_5));
	// LUT = (I0)|(I1) ;

    GTP_LUT5M /* N564_20_3 */ #(
            .INIT(32'b10101000101010001111111111111110))
        N564_20_3 (
            .Z (_N63963),
            .I0 (rdel_move_en),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (state_6),
            .I4 (cnt[3]),
            .ID (state_1));
	// LUT = (I3&~I4)|(I2&~I4)|(I1&~I4)|(ID&~I4)|(I0&I2)|(I0&I1) ;

    GTP_LUT5M /* N564_20_4 */ #(
            .INIT(32'b11101110111011101100110011011100))
        N564_20_4 (
            .Z (_N63964),
            .I0 (state_11),
            .I1 (_N50704),
            .I2 (state_0),
            .I3 (reinit_adj_rdel),
            .I4 (rdel_calibration),
            .ID (init_adj_rdel));
	// LUT = (~ID&I2&~I3&~I4)|(I0&I4)|(I1) ;

    GTP_LUT5M /* N564_20_7 */ #(
            .INIT(32'b11111110111111001111111111111110))
        N564_20_7 (
            .Z (_N63967),
            .I0 (rdel_move_en),
            .I1 (_N63964),
            .I2 (_N63963),
            .I3 (state_7),
            .I4 (N108),
            .ID (state_2));
	// LUT = (I3&~I4)|(ID&~I4)|(I0&I3)|(I2)|(I1) ;

    GTP_LUT3 /* N564_25 */ #(
            .INIT(8'b00001110))
        N564_25 (
            .Z (_N50704),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (rdel_move_en));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT2 /* N564_35 */ #(
            .INIT(4'b1110))
        N564_35 (
            .Z (N603),
            .I0 (state_1),
            .I1 (state_6));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* N570 */ #(
            .INIT(16'b0000000000111011))
        N570_vname (
            .Z (N570),
            .I0 (N167),
            .I1 (state_10),
            .I2 (rdel_move_en),
            .I3 (_N63967));
    // defparam N570_vname.orig_name = N570;
	// LUT = (~I1&~I3)|(I0&~I2&~I3) ;

    GTP_LUT5 /* N598_1_2 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N598_1_2 (
            .Z (_N63969),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (state_6),
            .I3 (state_1),
            .I4 (state_0));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N598_1_4 */ #(
            .INIT(32'b10101110101011101111111110101110))
        N598_1_4 (
            .Z (_N63971),
            .I0 (_N63969),
            .I1 (N680),
            .I2 (cnt[3]),
            .I3 (state_7),
            .I4 (N108));
	// LUT = (I0)|(I3&~I4)|(I1&~I2) ;

    GTP_LUT5 /* N598_1_6 */ #(
            .INIT(32'b10111011101010101111101111111010))
        N598_1_6 (
            .Z (N598),
            .I0 (_N63971),
            .I1 (N108),
            .I2 (state_10),
            .I3 (state_2),
            .I4 (N167));
	// LUT = (I0)|(I2&~I4)|(~I1&I3) ;

    GTP_LUT2 /* \N604_1[0]_1  */ #(
            .INIT(4'b0100))
        \N604_1[0]_1  (
            .Z (N604[0]),
            .I0 (cnt[0]),
            .I1 (N695_inv));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:466

    GTP_LUT5 /* N607 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N607_vname (
            .Z (N607),
            .I0 (rdel_move_en),
            .I1 (state_4),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N607_vname.orig_name = N607;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT3 /* \N608[0]_1  */ #(
            .INIT(8'b01000101))
        \N608[0]_1  (
            .Z (N608[0]),
            .I0 (left_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT5 /* N610 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N610_vname (
            .Z (N610),
            .I0 (rdel_move_en),
            .I1 (state_8),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N610_vname.orig_name = N610;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT3 /* \N611[0]_1  */ #(
            .INIT(8'b01000101))
        \N611[0]_1  (
            .Z (N611[0]),
            .I0 (right_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT4 /* N614_4 */ #(
            .INIT(16'b0000000000000001))
        N614_4 (
            .Z (_N62960),
            .I0 (samp_win_size[6]),
            .I1 (samp_win_size[5]),
            .I2 (samp_win_size[4]),
            .I3 (samp_win_size[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N619_1_2 */ #(
            .INIT(16'b1111111011110000))
        N619_1_2 (
            .Z (_N63900),
            .I0 (state_5),
            .I1 (state_9),
            .I2 (rdel_calib_done),
            .I3 (cnt[3]));
	// LUT = (I2)|(I0&I3)|(I1&I3) ;

    GTP_LUT5 /* N619_1_4 */ #(
            .INIT(32'b11111110111111001110111011001100))
        N619_1_4 (
            .Z (N619),
            .I0 (N108),
            .I1 (_N63900),
            .I2 (state_10),
            .I3 (state_7),
            .I4 (N167));
	// LUT = (I1)|(I0&I3)|(I2&I4) ;

    GTP_LUT5 /* N695_inv */ #(
            .INIT(32'b00000000000000010000000000000011))
        N695_inv_vname (
            .Z (N695_inv),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (state_8),
            .I3 (state_4),
            .I4 (N603));
    // defparam N695_inv_vname.orig_name = N695_inv;
	// LUT = (~I1&~I2&~I3&~I4)|(~I0&~I1&~I2&~I3) ;

    GTP_DFF_C /* adj_rdel_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adj_rdel_done_vname (
            .Q (adj_rdel_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61903));
    // defparam adj_rdel_done_vname.orig_name = adj_rdel_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:660

    GTP_LUT5 /* adj_rdel_done_ce_mux */ #(
            .INIT(32'b11111110110011001111101000000000))
        adj_rdel_done_ce_mux (
            .Z (_N61903),
            .I0 (init_adj_rdel),
            .I1 (state_2),
            .I2 (reinit_adj_rdel),
            .I3 (adj_rdel_done),
            .I4 (N108));
	// LUT = (I0&I3)|(I1&I4)|(I2&I3) ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \left_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[0]  (
            .Q (left_margin[0]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[1]  (
            .Q (left_margin[1]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[2]  (
            .Q (left_margin[2]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[3]  (
            .Q (left_margin[3]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[4]  (
            .Q (left_margin[4]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[5]  (
            .Q (left_margin[5]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[6]  (
            .Q (left_margin[6]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[7]  (
            .Q (left_margin[7]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_C /* rdel_calib_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_done_vname (
            .Q (rdel_calib_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N337));
    // defparam rdel_calib_done_vname.orig_name = rdel_calib_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:683

    GTP_DFF_C /* rdel_calib_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_error_vname (
            .Q (rdel_calib_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61902));
    // defparam rdel_calib_error_vname.orig_name = rdel_calib_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:650

    GTP_LUT5M /* rdel_calib_error_ce_mux */ #(
            .INIT(32'b00001000100010000000101010101010))
        rdel_calib_error_ce_mux (
            .Z (_N61902),
            .I0 (_N62960),
            .I1 (_N3282),
            .I2 (rdel_calibration),
            .I3 (state_0),
            .I4 (state_11),
            .ID (rdel_calib_error));
	// LUT = (ID&~I3&~I4)|(ID&~I2&~I4)|(I0&I1&~I3&I4)|(I0&I1&~I2&I4) ;

    GTP_DFF_C /* \rdel_ctrl[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[0]  (
            .Q (rdel_ctrl[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[1]  (
            .Q (rdel_ctrl_wire[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[2]  (
            .Q (rdel_ctrl_wire[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61901));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_LUT5 /* \rdel_ctrl_ce_mux[2]  */ #(
            .INIT(32'b11111110111111101111111100000000))
        \rdel_ctrl_ce_mux[2]  (
            .Z (_N61901),
            .I0 (_N12117),
            .I1 (state_10),
            .I2 (state_5),
            .I3 (rdel_ctrl_wire[2]),
            .I4 (N446));
	// LUT = (I3&~I4)|(I0&I4)|(I1&I4)|(I2&I4) ;

    GTP_DFF_C /* rdel_move_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_move_done_vname (
            .Q (rdel_move_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N619));
    // defparam rdel_move_done_vname.orig_name = rdel_move_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:670

    GTP_DFF_C /* \rdel_ov_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[0]  (
            .Q (rdel_ov_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[1]  (
            .Q (rdel_ov_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[2]  (
            .Q (rdel_ov_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[3]  (
            .Q (rdel_ov_d[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* rdel_ov_sync */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_ov_sync_vname (
            .Q (rdel_ov_sync),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61900));
    // defparam rdel_ov_sync_vname.orig_name = rdel_ov_sync;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_LUT3 /* rdel_ov_sync_ce_mux */ #(
            .INIT(8'b11101000))
        rdel_ov_sync_ce_mux (
            .Z (_N61900),
            .I0 (rdel_ov_d[2]),
            .I1 (rdel_ov_d[3]),
            .I2 (rdel_ov_sync));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_DFF_CE /* \right_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[0]  (
            .Q (right_margin[0]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[1]  (
            .Q (right_margin[1]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[2]  (
            .Q (right_margin[2]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[3]  (
            .Q (right_margin[3]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[4]  (
            .Q (right_margin[4]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[5]  (
            .Q (right_margin[5]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[6]  (
            .Q (right_margin[6]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[7]  (
            .Q (right_margin[7]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N3));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_1));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N134));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N138));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N140));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N142));
    // defparam state_6_vname.orig_name = state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_6));
    // defparam state_7_vname.orig_name = state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N276));
    // defparam state_8_vname.orig_name = state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_9_vname (
            .Q (state_9),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N278));
    // defparam state_9_vname.orig_name = state_9;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N280));
    // defparam state_10_vname.orig_name = state_10;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_11_vname (
            .Q (state_11),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N538));
    // defparam state_11_vname.orig_name = state_11;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_3  */ #(
            .INIT(8'b11001110))
        \state_fsm[3:0]_3  (
            .Z (_N2),
            .I0 (state_11),
            .I1 (state_3),
            .I2 (rdel_calibration));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_4  */ #(
            .INIT(8'b11100000))
        \state_fsm[3:0]_4  (
            .Z (_N3),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (state_0));
	// LUT = (I0&I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_135  */ #(
            .INIT(32'b10000010000000000000000000000000))
        \state_fsm[3:0]_135  (
            .Z (_N134),
            .I0 (_N63958),
            .I1 (default_samp_position[1]),
            .I2 (cnt[3]),
            .I3 (state_2),
            .I4 (_N46627));
	// LUT = (I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* \state_fsm[3:0]_139  */ #(
            .INIT(32'b11001110110011000000101000000000))
        \state_fsm[3:0]_139  (
            .Z (_N138),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (rdel_move_en),
            .I3 (state_5),
            .I4 (N735[26]));
	// LUT = (I1&I4)|(I0&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_141  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_141  (
            .Z (_N140),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_143  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_143  (
            .Z (_N142),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_277  */ #(
            .INIT(32'b00001110000011000000101000000000))
        \state_fsm[3:0]_277  (
            .Z (_N276),
            .I0 (cnt[3]),
            .I1 (state_7),
            .I2 (rdel_move_en),
            .I3 (state_9),
            .I4 (_N58351));
	// LUT = (I0&~I2&I3)|(I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_279  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_279  (
            .Z (_N278),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_281  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_281  (
            .Z (_N280),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_540_4  */ #(
            .INIT(32'b11111101111111111111111111111101))
        \state_fsm[3:0]_540_4  (
            .Z (_N62954),
            .I0 (state_10),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[8]),
            .I4 (total_margin_div2[6]));
	// LUT = (~I0)|(I1)|(I2)|(I3&~I4)|(~I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_542_2  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_542_2  (
            .Z (_N62949),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (total_margin_div2[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_542_4  */ #(
            .INIT(32'b10000010010000010000000000000000))
        \state_fsm[3:0]_542_4  (
            .Z (_N45179_3),
            .I0 (total_margin_div2[3]),
            .I1 (total_margin_div2[2]),
            .I2 (cnt[4]),
            .I3 (cnt[5]),
            .I4 (_N62949));
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_544  */ #(
            .INIT(16'b1001000000001001))
        \state_fsm[3:0]_544  (
            .Z (_N45179_5),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (cnt[7]),
            .I3 (total_margin_div2[5]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3434  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_3434  (
            .Z (_N63092),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [8] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [7] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] ));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3435  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_3435  (
            .Z (_N63093),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [6] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [5] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] ));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3436  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_3436  (
            .Z (_N63094),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [4] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] ));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_3437  */ #(
            .INIT(32'b00000000000000100000000000000001))
        \state_fsm[3:0]_3437  (
            .Z (_N63095),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [2] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] ));
	// LUT = (~I0&~I1&~I2&~I3&~I4)|(I0&~I1&~I2&~I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_3440  */ #(
            .INIT(16'b1000000000000000))
        \state_fsm[3:0]_3440  (
            .Z (_N58300),
            .I0 (_N63094),
            .I1 (_N63093),
            .I2 (_N63092),
            .I3 (_N63095));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* \state_fsm[3:0]_3441  */ #(
            .INIT(16'b1010010100100001))
        \state_fsm[3:0]_3441  (
            .Z (_N63945),
            .I0 (default_samp_position[0]),
            .I1 (cnt[6]),
            .I2 (cnt[2]),
            .I3 (default_samp_position[4]));
	// LUT = (~I0&~I1&~I2)|(~I0&~I2&I3)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3444  */ #(
            .INIT(16'b1000010010100101))
        \state_fsm[3:0]_3444  (
            .Z (_N63948),
            .I0 (default_samp_position[6]),
            .I1 (cnt[6]),
            .I2 (cnt[8]),
            .I3 (default_samp_position[4]));
	// LUT = (~I0&~I2&~I3)|(I0&I2&~I3)|(~I0&I1&~I2)|(I0&I1&I2) ;

    GTP_LUT4 /* \state_fsm[3:0]_3446  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_3446  (
            .Z (_N63950),
            .I0 (default_samp_position[3]),
            .I1 (cnt[4]),
            .I2 (cnt[5]),
            .I3 (default_samp_position[2]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_3448  */ #(
            .INIT(32'b10000000000010000000000000000000))
        \state_fsm[3:0]_3448  (
            .Z (_N46627),
            .I0 (_N63948),
            .I1 (_N63945),
            .I2 (default_samp_position[5]),
            .I3 (cnt[7]),
            .I4 (_N63950));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_DFF_C /* \total_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[0]  (
            .Q (samp_win_size[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[1]  (
            .Q (samp_win_size[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[2]  (
            .Q (samp_win_size[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[3]  (
            .Q (samp_win_size[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[4]  (
            .Q (samp_win_size[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[5]  (
            .Q (samp_win_size[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[6]  (
            .Q (samp_win_size[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[7]  (
            .Q (samp_win_size[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[8]  (
            .Q (total_margin[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635


endmodule


module ipsxb_ddrphy_wdata_path_adj_v1_0_unq10
(
    input [3:0] phy_wrdata_en_r2,
    input [3:0] phy_wrdata_en_slip4,
    input wrlvl_dqs,
    input wrlvl_dqs_en,
    output [7:0] adj_wrdqs,
    output [3:0] adj_wrdqs_en
);

    GTP_LUT3 /* \N18[0]  */ #(
            .INIT(8'b00000001))
        \N18[0]  (
            .Z (adj_wrdqs_en[0]),
            .I0 (phy_wrdata_en_slip4[0]),
            .I1 (phy_wrdata_en_r2[3]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[1]  */ #(
            .INIT(8'b00000001))
        \N18[1]  (
            .Z (adj_wrdqs_en[1]),
            .I0 (phy_wrdata_en_slip4[1]),
            .I1 (phy_wrdata_en_slip4[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[2]  */ #(
            .INIT(8'b00000001))
        \N18[2]  (
            .Z (adj_wrdqs_en[2]),
            .I0 (phy_wrdata_en_slip4[2]),
            .I1 (phy_wrdata_en_slip4[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[3]  */ #(
            .INIT(8'b00000001))
        \N18[3]  (
            .Z (adj_wrdqs_en[3]),
            .I0 (phy_wrdata_en_slip4[3]),
            .I1 (phy_wrdata_en_slip4[2]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT2 /* \N21[0]  */ #(
            .INIT(4'b1011))
        \N21[0]  (
            .Z (adj_wrdqs[0]),
            .I0 (wrlvl_dqs),
            .I1 (wrlvl_dqs_en));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:229


endmodule


module ipsxb_ddrphy_data_slice_v1_4_unq10
(
    input [7:0] adj_wrdata_mask,
    input [63:0] adj_wrdq,
    input [3:0] adj_wrdq_en,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position ,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [31:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    input [7:0] dll_step,
    input [29:0] \dqsi_rdel_cal/N735 ,
    input [7:0] \dqsi_rdel_cal/default_samp_position ,
    input [3:0] \wdata_path_adj/phy_wrdata_en_r2 ,
    input [3:0] \wdata_path_adj/phy_wrdata_en_slip4 ,
    input _N58214,
    input _N58309,
    input _N58351,
    input _N58663,
    input _N63958,
    input \data_slice_dqs_gate_cal/gatecal/N1 ,
    input \data_slice_wrlvl/N449 ,
    input ddrphy_clkin,
    input ddrphy_dqs_rst,
    input ddrphy_dqs_training_rstn,
    input ddrphy_ioclk,
    input \dqsi_rdel_cal/_N538 ,
    input \dqsi_rdel_cal/rdel_calibration_d ,
    input \dqsi_rdel_cal/rdel_calibration_rising ,
    input gate_move_en,
    input gatecal_start,
    input init_adj_rdel,
    input rddata_cal,
    input rdel_cal_vld,
    input rdel_calibration,
    input rdel_move_en,
    input reinit_adj_rdel,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    output [4:0] \data_slice_wrlvl/cnt ,
    output [9:0] \dqsi_rdel_cal/cnt ,
    output [7:0] \dqsi_rdel_cal/total_margin_div2 ,
    output _N45179_3,
    output _N45179_5,
    output _N46627,
    output _N58300,
    output _N62954,
    output adj_rdel_done,
    output ck_check_done,
    output \data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    output \data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    output \data_slice_wrlvl/dq_vld ,
    output \data_slice_wrlvl/wl_state_4 ,
    output dm,
    output dqs_gate_vld,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output rddata_check_pass,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done,
    output read_valid,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs_en,
    output wrlvl_dqs_resp,
    output wrlvl_error,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire [7:0] adj_wrdqs;
    wire [3:0] adj_wrdqs_en;
    wire ddrphy_dgts;
    wire ddrphy_gatei;
    wire [63:0] ddrphy_rdata;
    wire ddrphy_read_valid;
    wire [33:0] debug_data;
    wire [7:0] dq_in;
    wire [7:0] dq_in_dly;
    wire [1:0] dqs_drift;
    wire dqs_gate_check_pass;
    wire [3:0] dqs_gate_ctrl;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire gate_check;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire [2:0] rdel_ctrl;
    wire rdel_ov;
    wire read_data_valid;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;
    wire wrlvl_dqs;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating ;
    wire \data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[0]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[1]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[2]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[3]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[0]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[1]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[3]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[4]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[5]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[6]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[7]_floating ;
    wire \dqsi_rdel_cal_cnt[2]_floating ;
    wire \dqsi_rdel_cal_cnt[4]_floating ;
    wire \dqsi_rdel_cal_cnt[5]_floating ;
    wire \dqsi_rdel_cal_cnt[6]_floating ;
    wire \dqsi_rdel_cal_cnt[7]_floating ;
    wire \dqsi_rdel_cal_cnt[8]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[0]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[1]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[2]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[3]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[4]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[5]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[1]_floating ;
    wire \wdata_path_adj_adj_wrdqs[2]_floating ;
    wire \wdata_path_adj_adj_wrdqs[3]_floating ;
    wire \wdata_path_adj_adj_wrdqs[4]_floating ;
    wire \wdata_path_adj_adj_wrdqs[5]_floating ;
    wire \wdata_path_adj_adj_wrdqs[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[7]_floating ;

    ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3_unq10 data_slice_dqs_gate_cal (
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .read_clk_ctrl ({\data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating , debug_data[5], debug_data[4]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .\gatecal/dqs_gate_vld_r  (\data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\gatecal/gate_state_2  (\data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            ._N58309 (_N58309),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0  (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:546

    ipsxb_ddrphy_data_slice_wrlvl_v1_4_unq10 data_slice_wrlvl (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 [4] , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[3]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[2]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[1]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[0]_floating }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs  ({\data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[7]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[6]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[5]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[4]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[3]_floating , adj_wrdqs[2], \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[1]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/adj_wrdqs[0]_floating }),
            .cnt ({\data_slice_wrlvl/cnt [4] , \data_slice_wrlvl/cnt [3] , \data_slice_wrlvl/cnt [2] , \data_slice_wrlvl/cnt [1] , \data_slice_wrlvl/cnt [0] }),
            .wrlvl_step ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly  (dq_in_dly),
            .ck_check_done (ck_check_done),
            .ddrphy_gatei (ddrphy_gatei),
            .dq_vld (\data_slice_wrlvl/dq_vld ),
            .wl_state_4 (\data_slice_wrlvl/wl_state_4 ),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en),
            .wrlvl_dqs_resp (wrlvl_dqs_resp),
            .wrlvl_error (wrlvl_error),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .N449 (\data_slice_wrlvl/N449 ),
            ._N58214 (_N58214),
            ._N58663 (_N58663),
            .ddrphy_clkin (ddrphy_clkin),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:521

    GTP_ISERDES /* \dq_loop[0].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[0].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[7], ddrphy_rdata[6], ddrphy_rdata[5], ddrphy_rdata[4], ddrphy_rdata[3], ddrphy_rdata[2], ddrphy_rdata[1], ddrphy_rdata[0]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[0]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[0].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[0].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[0]),
            .DI (dq_in[0]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[1].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[1].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[15], ddrphy_rdata[14], ddrphy_rdata[13], ddrphy_rdata[12], ddrphy_rdata[11], ddrphy_rdata[10], ddrphy_rdata[9], ddrphy_rdata[8]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[1]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[1].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[1].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[1]),
            .DI (dq_in[1]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[2].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[2].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[23], ddrphy_rdata[22], ddrphy_rdata[21], ddrphy_rdata[20], ddrphy_rdata[19], ddrphy_rdata[18], ddrphy_rdata[17], ddrphy_rdata[16]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[2]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[2].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[2].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[2]),
            .DI (dq_in[2]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[3].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[3].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[31], ddrphy_rdata[30], ddrphy_rdata[29], ddrphy_rdata[28], ddrphy_rdata[27], ddrphy_rdata[26], ddrphy_rdata[25], ddrphy_rdata[24]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[3]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[3].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[3].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[3]),
            .DI (dq_in[3]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[4].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[4].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[39], ddrphy_rdata[38], ddrphy_rdata[37], ddrphy_rdata[36], ddrphy_rdata[35], ddrphy_rdata[34], ddrphy_rdata[33], ddrphy_rdata[32]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[4]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[4].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[4].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[4]),
            .DI (dq_in[4]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[5].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[5].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[47], ddrphy_rdata[46], ddrphy_rdata[45], ddrphy_rdata[44], ddrphy_rdata[43], ddrphy_rdata[42], ddrphy_rdata[41], ddrphy_rdata[40]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[5]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[5].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[5].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[5]),
            .DI (dq_in[5]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[6].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[6].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[55], ddrphy_rdata[54], ddrphy_rdata[53], ddrphy_rdata[52], ddrphy_rdata[51], ddrphy_rdata[50], ddrphy_rdata[49], ddrphy_rdata[48]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[6]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[6].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[6].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[6]),
            .DI (dq_in[6]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[7].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[7].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[63], ddrphy_rdata[62], ddrphy_rdata[61], ddrphy_rdata[60], ddrphy_rdata[59], ddrphy_rdata[58], ddrphy_rdata[57], ddrphy_rdata[56]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[7]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[7].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[7].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[7]),
            .DI (dq_in[7]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    ipsxb_ddrphy_dqs_rddata_align_v1_3_unq10 dqs_rddata_align (
            .ddrphy_rdata (ddrphy_rdata),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .rddata_check_pass (rddata_check_pass),
            .rdel_rvalid (read_data_valid),
            .read_valid (read_valid),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_read_valid (ddrphy_read_valid),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .rdel_cal_vld (rdel_cal_vld));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:613

    ipsxb_ddrphy_dqsi_rdel_cal_v1_2_unq10 dqsi_rdel_cal (
            .cnt ({\dqsi_rdel_cal/cnt [9] , \dqsi_rdel_cal_cnt[8]_floating , \dqsi_rdel_cal_cnt[7]_floating , \dqsi_rdel_cal_cnt[6]_floating , \dqsi_rdel_cal_cnt[5]_floating , \dqsi_rdel_cal_cnt[4]_floating , \dqsi_rdel_cal/cnt [3] , \dqsi_rdel_cal_cnt[2]_floating , \dqsi_rdel_cal/cnt [1] , \dqsi_rdel_cal/cnt [0] }),
            .rdel_ctrl_wire (rdel_ctrl),
            .total_margin_div2 ({\dqsi_rdel_cal/total_margin_div2 [7] , \dqsi_rdel_cal_total_margin_div2[6]_floating , \dqsi_rdel_cal_total_margin_div2[5]_floating , \dqsi_rdel_cal_total_margin_div2[4]_floating , \dqsi_rdel_cal_total_margin_div2[3]_floating , \dqsi_rdel_cal_total_margin_div2[2]_floating , \dqsi_rdel_cal_total_margin_div2[1]_floating , \dqsi_rdel_cal_total_margin_div2[0]_floating }),
            .N735 ({1'bz, 1'bz, 1'bz, \dqsi_rdel_cal/N735 [26] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [7] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [6] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [5] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [4] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position  ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .default_samp_position ({\dqsi_rdel_cal/default_samp_position [7] , \dqsi_rdel_cal/default_samp_position [6] , \dqsi_rdel_cal/default_samp_position [5] , \dqsi_rdel_cal/default_samp_position [4] , \dqsi_rdel_cal/default_samp_position [3] , \dqsi_rdel_cal/default_samp_position [2] , \dqsi_rdel_cal/default_samp_position [1] , \dqsi_rdel_cal/default_samp_position [0] }),
            ._N45179_3 (_N45179_3),
            ._N45179_5 (_N45179_5),
            ._N46627 (_N46627),
            ._N58300 (_N58300),
            ._N62954 (_N62954),
            .adj_rdel_done (adj_rdel_done),
            .rdel_calib_done (rdel_calib_done),
            .rdel_calib_error (rdel_calib_error),
            .rdel_move_done (rdel_move_done),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            ._N538 (\dqsi_rdel_cal/_N538 ),
            ._N58351 (_N58351),
            ._N63958 (_N63958),
            .ddrphy_clkin (ddrphy_clkin),
            .init_adj_rdel (init_adj_rdel),
            .rdel_calibration (rdel_calibration),
            .rdel_calibration_d (\dqsi_rdel_cal/rdel_calibration_d ),
            .rdel_calibration_rising (\dqsi_rdel_cal/rdel_calibration_rising ),
            .rdel_move_en (rdel_move_en),
            .rdel_ov (rdel_ov),
            .read_data_valid (read_data_valid),
            .reinit_adj_rdel (reinit_adj_rdel));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:584

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL (dqs_gate_ctrl),
            .READ_CLK_CTRL ({1'b0, debug_data[5], debug_data[4]}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (ddrphy_gatei),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (rdel_ctrl[2]),
            .R_LOAD_N (rdel_ctrl[0]),
            .R_MOVE (rdel_ctrl[1]),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , adj_wrdata_mask[0], adj_wrdata_mask[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[0]}),
            .TI (adj_wrdqs_en),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802

    ipsxb_ddrphy_wdata_path_adj_v1_0_unq10 wdata_path_adj (
            .adj_wrdqs ({\wdata_path_adj_adj_wrdqs[7]_floating , \wdata_path_adj_adj_wrdqs[6]_floating , \wdata_path_adj_adj_wrdqs[5]_floating , \wdata_path_adj_adj_wrdqs[4]_floating , \wdata_path_adj_adj_wrdqs[3]_floating , \wdata_path_adj_adj_wrdqs[2]_floating , \wdata_path_adj_adj_wrdqs[1]_floating , adj_wrdqs[0]}),
            .adj_wrdqs_en (adj_wrdqs_en),
            .phy_wrdata_en_r2 ({\wdata_path_adj/phy_wrdata_en_r2 [3] , 1'bz, 1'bz, 1'bz}),
            .phy_wrdata_en_slip4 ({\wdata_path_adj/phy_wrdata_en_slip4 [3] , \wdata_path_adj/phy_wrdata_en_slip4 [2] , \wdata_path_adj/phy_wrdata_en_slip4 [1] , \wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:639


endmodule


module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3_unq12
(
    input [3:0] coarse_slip_step,
    input [3:0] dqs_gate_ctrl_adj,
    input [3:0] read_cmd_mux,
    input [3:0] read_cmd_mux_r1,
    input [3:0] read_cmd_mux_r2,
    input [3:0] read_cmd_mux_r3,
    input N1,
    input ddrphy_clkin,
    input gatecal_start,
    input rddata_cal,
    output [3:0] dqs_gate_ctrl,
    output [3:0] dqs_gate_pulse_r1,
    output [3:0] dqs_gate_pulse_r2,
    output [3:0] dqs_gate_pulse_r3,
    output [3:0] dqs_gate_pulse_r4,
    output [3:0] dqs_gate_pulse_src,
    output dqs_gate_vld
);
    wire N194_inv;
    wire N208;
    wire [4:0] N222;
    wire _N3751;
    wire _N9636;
    wire _N9638;
    wire _N9640;
    wire _N9641;
    wire _N9642;
    wire _N9643;
    wire _N9652;
    wire _N9654;
    wire _N9668;
    wire _N9670;
    wire _N9671;
    wire _N58029;
    wire _N58051;
    wire _N61924;
    wire [4:0] cnt;
    wire [3:0] dqs_gate_pulse_src_nxt;
    wire [3:0] dqs_gate_pulse_src_nxt_r;
    wire [3:0] read_en_slipped;

    GTP_LUT3 /* N144_ac2 */ #(
            .INIT(8'b10000000))
        N144_ac2 (
            .Z (_N3751),
            .I0 (cnt[1]),
            .I1 (cnt[2]),
            .I2 (cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N194_4 */ #(
            .INIT(16'b1111111111111110))
        N194_4 (
            .Z (N194_inv),
            .I0 (dqs_gate_ctrl[1]),
            .I1 (dqs_gate_ctrl[2]),
            .I2 (dqs_gate_ctrl[3]),
            .I3 (dqs_gate_ctrl[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N205_1_5 */ #(
            .INIT(32'b00000000000000000000000000100000))
        N205_1_5 (
            .Z (_N58029),
            .I0 (cnt[1]),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = I0&~I1&I2&~I3&~I4 ;

    GTP_LUT4 /* N208_3 */ #(
            .INIT(16'b1111111110101011))
        N208_3 (
            .Z (N208),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (rddata_cal),
            .I3 (_N58029));
	// LUT = (I0)|(I3)|(~I1&~I2) ;

    GTP_LUT5 /* \N222[0]_1  */ #(
            .INIT(32'b00000000000000000000010100000100))
        \N222[0]_1  (
            .Z (N222[0]),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (cnt[0]),
            .I3 (rddata_cal),
            .I4 (_N58029));
	// LUT = (~I0&I1&~I2&~I4)|(~I0&~I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* \N222[1]_1  */ #(
            .INIT(8'b00000110))
        \N222[1]_1  (
            .Z (N222[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N208));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[2]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[2]_1  (
            .Z (N222[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* \N222[3]_1  */ #(
            .INIT(32'b00000000000000000111111110000000))
        \N222[3]_1  (
            .Z (N222[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (N208));
	// LUT = (~I2&I3&~I4)|(~I1&I3&~I4)|(~I0&I3&~I4)|(I0&I1&I2&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT4 /* \N222[4]_1  */ #(
            .INIT(16'b0000000001111000))
        \N222[4]_1  (
            .Z (N222[4]),
            .I0 (_N3751),
            .I1 (cnt[3]),
            .I2 (cnt[4]),
            .I3 (N208));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT3 /* N245 */ #(
            .INIT(8'b00000010))
        N245 (
            .Z (dqs_gate_pulse_src_nxt[2]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58051));
	// LUT = I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:255

    GTP_LUT3 /* N246_inv */ #(
            .INIT(8'b11111110))
        N246_inv (
            .Z (dqs_gate_pulse_src[3]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58051));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N256_inv */ #(
            .INIT(16'b0000111100001110))
        N256_inv (
            .Z (dqs_gate_pulse_src_nxt[0]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (read_en_slipped[0]),
            .I3 (_N58051));
	// LUT = (I0&~I2)|(I1&~I2)|(~I2&I3) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N222[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_DFF_C /* \dqs_gate_ctrl_pos[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[0]  (
            .Q (dqs_gate_ctrl[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[1]  (
            .Q (dqs_gate_ctrl[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[2]  (
            .Q (dqs_gate_ctrl[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_ctrl_pos[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_ctrl_pos[3]  (
            .Q (dqs_gate_ctrl[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_ctrl_adj[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:335

    GTP_DFF_C /* \dqs_gate_pulse_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[0]  (
            .Q (dqs_gate_pulse_r1[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[1]  (
            .Q (dqs_gate_pulse_r1[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[2]  (
            .Q (dqs_gate_pulse_r1[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r1[3]  (
            .Q (dqs_gate_pulse_r1[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[0]  (
            .Q (dqs_gate_pulse_r2[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[1]  (
            .Q (dqs_gate_pulse_r2[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[2]  (
            .Q (dqs_gate_pulse_r2[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r2[3]  (
            .Q (dqs_gate_pulse_r2[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r1[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[0]  (
            .Q (dqs_gate_pulse_r3[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[1]  (
            .Q (dqs_gate_pulse_r3[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[2]  (
            .Q (dqs_gate_pulse_r3[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r3[3]  (
            .Q (dqs_gate_pulse_r3[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r2[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_DFF_C /* \dqs_gate_pulse_r4[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_r4[3]  (
            .Q (dqs_gate_pulse_r4[3]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_r3[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:283

    GTP_LUT2 /* \dqs_gate_pulse_src_5[0]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[0]  (
            .Z (dqs_gate_pulse_src[0]),
            .I0 (dqs_gate_pulse_src_nxt_r[0]),
            .I1 (read_en_slipped[0]));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \dqs_gate_pulse_src_5[1]  */ #(
            .INIT(4'b1110))
        \dqs_gate_pulse_src_5[1]  (
            .Z (dqs_gate_pulse_src[1]),
            .I0 (dqs_gate_pulse_src_nxt_r[1]),
            .I1 (_N58051));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \dqs_gate_pulse_src_5[1]_1  */ #(
            .INIT(16'b1111111111001010))
        \dqs_gate_pulse_src_5[1]_1  (
            .Z (_N58051),
            .I0 (_N9643),
            .I1 (_N9641),
            .I2 (coarse_slip_step[1]),
            .I3 (read_en_slipped[0]));
	// LUT = (I3)|(I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \dqs_gate_pulse_src_5[2]_3  */ #(
            .INIT(8'b11111110))
        \dqs_gate_pulse_src_5[2]_3  (
            .Z (dqs_gate_pulse_src[2]),
            .I0 (read_en_slipped[2]),
            .I1 (dqs_gate_pulse_src_nxt_r[2]),
            .I2 (_N58051));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT3 /* dqs_gate_pulse_src_nxt_4 */ #(
            .INIT(8'b00001110))
        dqs_gate_pulse_src_nxt_4 (
            .Z (dqs_gate_pulse_src_nxt[1]),
            .I0 (read_en_slipped[3]),
            .I1 (read_en_slipped[2]),
            .I2 (_N58051));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[0]  (
            .Q (dqs_gate_pulse_src_nxt_r[0]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[1]  (
            .Q (dqs_gate_pulse_src_nxt_r[1]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* \dqs_gate_pulse_src_nxt_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_gate_pulse_src_nxt_r[2]  (
            .Q (dqs_gate_pulse_src_nxt_r[2]),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_pulse_src_nxt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:273

    GTP_DFF_C /* dqs_gate_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_vname (
            .Q (dqs_gate_vld),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61924));
    // defparam dqs_gate_vld_vname.orig_name = dqs_gate_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp:346

    GTP_LUT5 /* dqs_gate_vld_ce_mux */ #(
            .INIT(32'b10101010100010001111101011001000))
        dqs_gate_vld_ce_mux (
            .Z (_N61924),
            .I0 (N194_inv),
            .I1 (gatecal_start),
            .I2 (dqs_gate_vld),
            .I3 (rddata_cal),
            .I4 (_N58029));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT4 /* \read_en_slipped_5[0]  */ #(
            .INIT(16'b0010001000110000))
        \read_en_slipped_5[0]  (
            .Z (_N9636),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[2]),
            .I3 (coarse_slip_step[3]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&I3) ;

    GTP_LUT4 /* \read_en_slipped_5[2]_1  */ #(
            .INIT(16'b0011000100100000))
        \read_en_slipped_5[2]_1  (
            .Z (_N9638),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[0]),
            .I3 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I3)|(I0&~I1&I2) ;

    GTP_LUT5M /* \read_en_slipped_6[0]  */ #(
            .INIT(32'b10001011100010001010101010101010))
        \read_en_slipped_6[0]  (
            .Z (_N9640),
            .I0 (read_cmd_mux[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (_N9636));
	// LUT = (ID&~I4)|(~I1&~I2&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[1]  */ #(
            .INIT(32'b00000000100010001100000010001000))
        \read_en_slipped_6[1]  (
            .Z (_N9641),
            .I0 (read_cmd_mux_r3[2]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r2[2]),
            .I3 (coarse_slip_step[2]),
            .I4 (coarse_slip_step[3]),
            .ID (read_cmd_mux_r1[2]));
	// LUT = (ID&I1&~I3&~I4)|(I1&I2&I3&~I4)|(I0&I1&~I3&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[2]  */ #(
            .INIT(32'b11000101110000001010101010101010))
        \read_en_slipped_6[2]  (
            .Z (_N9642),
            .I0 (coarse_slip_step[0]),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r1[0]),
            .I4 (coarse_slip_step[2]),
            .ID (_N9638));
	// LUT = (ID&~I4)|(~I0&~I2&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_6[3]_1  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_6[3]_1  (
            .Z (_N9643),
            .I0 (read_cmd_mux_r1[0]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[0]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[0]  */ #(
            .INIT(32'b10111010100110000011001000010000))
        \read_en_slipped_9[0]  (
            .Z (_N9652),
            .I0 (coarse_slip_step[3]),
            .I1 (coarse_slip_step[0]),
            .I2 (read_cmd_mux_r1[0]),
            .I3 (read_cmd_mux_r3[0]),
            .I4 (read_cmd_mux[0]));
	// LUT = (~I0&~I1&I2)|(I0&~I1&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \read_en_slipped_9[2]  */ #(
            .INIT(32'b10101101101010000000110100001000))
        \read_en_slipped_9[2]  (
            .Z (_N9654),
            .I0 (coarse_slip_step[3]),
            .I1 (read_cmd_mux_r3[2]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r1[2]),
            .I4 (read_cmd_mux[2]));
	// LUT = (~I0&~I2&I3)|(I0&I1&~I2)|(I0&I2&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[0]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[0]  (
            .Z (_N9668),
            .I0 (_N9652),
            .I1 (read_cmd_mux[0]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[0]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[2]  */ #(
            .INIT(32'b10101010101010100101010000000100))
        \read_en_slipped_13[2]  (
            .Z (_N9670),
            .I0 (_N9654),
            .I1 (read_cmd_mux[2]),
            .I2 (coarse_slip_step[3]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (coarse_slip_step[0]));
	// LUT = (~ID&I2&I3&~I4)|(~ID&I1&~I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \read_en_slipped_13[3]  */ #(
            .INIT(32'b00100000001000001110000000100000))
        \read_en_slipped_13[3]  (
            .Z (_N9671),
            .I0 (read_cmd_mux_r1[2]),
            .I1 (coarse_slip_step[3]),
            .I2 (coarse_slip_step[0]),
            .I3 (read_cmd_mux_r2[2]),
            .I4 (coarse_slip_step[2]),
            .ID (read_cmd_mux[2]));
	// LUT = (I1&I2&I3&~I4)|(ID&~I1&I2&~I4)|(I0&~I1&I2&I4) ;

    GTP_MUX2LUT6 \read_en_slipped_14[0]  (
            .Z (read_en_slipped[0]),
            .I0 (_N9668),
            .I1 (_N9640),
            .S (coarse_slip_step[1]));

    GTP_MUX2LUT6 \read_en_slipped_14[2]  (
            .Z (read_en_slipped[2]),
            .I0 (_N9670),
            .I1 (_N9642),
            .S (coarse_slip_step[1]));

    GTP_LUT3 /* \read_en_slipped_14[3]  */ #(
            .INIT(8'b11100010))
        \read_en_slipped_14[3]  (
            .Z (read_en_slipped[3]),
            .I0 (_N9671),
            .I1 (coarse_slip_step[1]),
            .I2 (_N9643));
	// LUT = (I0&~I1)|(I1&I2) ;


endmodule


module ipsxb_ddrphy_gatecal_v1_3_unq12
(
    input N1,
    input _N58356,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input dqs_gate_vld,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    output [3:0] coarse_slip_step,
    output [2:0] read_clk_ctrl,
    output dqs_gate_vld_r,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output gate_state_2
);
    wire [2:0] N22;
    wire N70;
    wire N139;
    wire [2:0] N281;
    wire N327;
    wire [5:0] N328;
    wire [5:0] N389;
    wire [5:0] \N389_8.co ;
    wire N538;
    wire [2:0] N539;
    wire [6:0] N573;
    wire _N1;
    wire _N2;
    wire _N6;
    wire _N10;
    wire _N17;
    wire _N6130;
    wire _N6131;
    wire _N6132;
    wire _N6133;
    wire _N6134;
    wire _N7781;
    wire _N7784;
    wire _N7785;
    wire _N7786;
    wire _N9488;
    wire _N9489;
    wire _N9490;
    wire _N9491;
    wire _N9492;
    wire _N46880;
    wire _N58364;
    wire _N61905;
    wire _N61906;
    wire _N61907;
    wire [2:0] dgts_cnt;
    wire dqs_gate_vld_n;
    wire gate_check_pass_d;
    wire gate_state_0;
    wire gate_state_1;
    wire gate_state_3;
    wire gate_state_4;
    wire [2:0] gate_state_next;
    wire [5:0] gate_value_lock;
    wire [2:0] gate_win_size;
    wire [5:0] golden_value;
    wire [5:0] nb0;

    GTP_LUT5 /* \N22_10[0]_3  */ #(
            .INIT(32'b00000111000011110000000000000000))
        \N22_10[0]_3  (
            .Z (N22[0]),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[2]),
            .I3 (dgts_cnt[1]),
            .I4 (dqs_gate_vld_n));
	// LUT = (~I2&~I3&I4)|(~I1&~I2&I4)|(~I0&~I2&I4) ;

    GTP_LUT4 /* \N22_10[2]  */ #(
            .INIT(16'b0011000000100000))
        \N22_10[2]  (
            .Z (N22[2]),
            .I0 (dgts_cnt[2]),
            .I1 (dqs_gate_vld),
            .I2 (dqs_gate_vld_r),
            .I3 (coarse_slip_step[3]));
	// LUT = (I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_LUT4 /* N34_3 */ #(
            .INIT(16'b0001010100000000))
        N34_3 (
            .Z (N573[6]),
            .I0 (gate_win_size[2]),
            .I1 (gate_win_size[1]),
            .I2 (gate_win_size[0]),
            .I3 (gate_check_pass_d));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N52_6[0]  */ #(
            .INIT(32'b00111010001111110011000000111111))
        \N52_6[0]  (
            .Z (_N7781),
            .I0 (gatecal_start),
            .I1 (gate_move_en),
            .I2 (gate_state_3),
            .I3 (gate_state_4),
            .I4 (N573[6]));
	// LUT = (~I2&~I3)|(~I1&I2)|(I0&~I2&I4) ;

    GTP_MUX2LUT6 \N52_7[0]  (
            .Z (_N7784),
            .I0 (_N7781),
            .I1 (N22[0]),
            .S (gate_state_2));

    GTP_LUT5M /* \N52_7[1]  */ #(
            .INIT(32'b11110001111111111010101010101010))
        \N52_7[1]  (
            .Z (_N7785),
            .I0 (coarse_slip_step[3]),
            .I1 (dgts_cnt[2]),
            .I2 (dqs_gate_vld),
            .I3 (dqs_gate_vld_r),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (ID&~I4)|(~I3&I4)|(I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* \N52_7[2]  */ #(
            .INIT(32'b11110010111100110000001000000011))
        \N52_7[2]  (
            .Z (_N7786),
            .I0 (gatecal_start),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_4),
            .I4 (N22[2]));
	// LUT = (I2&I4)|(~I1&~I2&~I3)|(I0&~I1&~I2) ;

    GTP_LUT4 /* \N52_9[0]  */ #(
            .INIT(16'b1000101110001000))
        \N52_9[0]  (
            .Z (gate_state_next[0]),
            .I0 (gatecal_start),
            .I1 (gate_state_0),
            .I2 (gate_state_1),
            .I3 (_N7784));
	// LUT = (I0&I1)|(~I1&~I2&I3) ;

    GTP_LUT3 /* \N52_9[2]_2  */ #(
            .INIT(8'b00010000))
        \N52_9[2]_2  (
            .Z (gate_state_next[2]),
            .I0 (gate_state_0),
            .I1 (gate_state_1),
            .I2 (_N7786));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT2 /* N55 */ #(
            .INIT(4'b0010))
        N55 (
            .Z (dqs_gate_vld_n),
            .I0 (dqs_gate_vld_r),
            .I1 (dqs_gate_vld));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:404

    GTP_LUT5 /* N70_3 */ #(
            .INIT(32'b00001100000000000000110000001000))
        N70_3 (
            .Z (N70),
            .I0 (_N7785),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (_N7784));
	// LUT = (I1&~I2&I3)|(I0&I1&~I2&~I4) ;

    GTP_LUT5CARRY /* N81_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_0 (
            .COUT (_N6130),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (read_clk_ctrl[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_1 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_1 (
            .COUT (_N6131),
            .Z (_N9488),
            .CIN (_N6130),
            .I0 (),
            .I1 (read_clk_ctrl[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_2 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_2 (
            .COUT (_N6132),
            .Z (_N9489),
            .CIN (_N6131),
            .I0 (),
            .I1 (coarse_slip_step[0]),
            .I2 (gate_move_en),
            .I3 (golden_value[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_3 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_3 (
            .COUT (_N6133),
            .Z (_N9490),
            .CIN (_N6132),
            .I0 (),
            .I1 (coarse_slip_step[1]),
            .I2 (gate_move_en),
            .I3 (golden_value[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_4 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_4 (
            .COUT (_N6134),
            .Z (_N9491),
            .CIN (_N6133),
            .I0 (),
            .I1 (coarse_slip_step[2]),
            .I2 (gate_move_en),
            .I3 (golden_value[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5CARRY /* N81_1_5 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_1_5 (
            .COUT (),
            .Z (_N9492),
            .CIN (_N6134),
            .I0 (),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_move_en),
            .I3 (golden_value[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443

    GTP_LUT5 /* N139 */ #(
            .INIT(32'b01010100010001000000000000000000))
        N139_vname (
            .Z (N139),
            .I0 (_N7784),
            .I1 (gate_win_size[2]),
            .I2 (gate_win_size[1]),
            .I3 (gate_win_size[0]),
            .I4 (gate_state_next[2]));
    // defparam N139_vname.orig_name = N139;
	// LUT = (~I0&I1&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:543

    GTP_LUT2 /* \N281[0]_1  */ #(
            .INIT(4'b1000))
        \N281[0]_1  (
            .Z (N281[0]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[0]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[1]_1  */ #(
            .INIT(4'b1000))
        \N281[1]_1  (
            .Z (N281[1]),
            .I0 (dgts_cnt[1]),
            .I1 (gate_check_pass));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT2 /* \N281[2]_1  */ #(
            .INIT(4'b1000))
        \N281[2]_1  (
            .Z (N281[2]),
            .I0 (gate_check_pass),
            .I1 (dgts_cnt[2]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:659

    GTP_LUT5M /* N301_1 */ #(
            .INIT(32'b00110000001100100011000000110001))
        N301_1 (
            .Z (_N58364),
            .I0 (N22[2]),
            .I1 (gate_state_next[2]),
            .I2 (gate_state_0),
            .I3 (gate_state_1),
            .I4 (gate_state_2),
            .ID (gate_state_3));
	// LUT = (~ID&~I1&~I3&~I4)|(I0&~I1&~I3&I4)|(~I1&I2) ;

    GTP_LUT2 /* N327 */ #(
            .INIT(4'b1110))
        N327_vname (
            .Z (N327),
            .I0 (gate_move_en),
            .I1 (_N58364));
    // defparam N327_vname.orig_name = N327;
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \N328_2[0]_1  */ #(
            .INIT(32'b00010101000001000011111100001100))
        \N328_2[0]_1  (
            .Z (N328[0]),
            .I0 (gate_state_next[0]),
            .I1 (gate_move_en),
            .I2 (read_clk_ctrl[0]),
            .I3 (golden_value[0]),
            .I4 (_N58364));
	// LUT = (I1&~I2&~I4)|(~I1&I3&~I4)|(~I0&I1&~I2)|(~I0&~I1&I3) ;

    GTP_LUT3 /* \N328_2[1]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[1]_1  (
            .Z (N328[1]),
            .I0 (gate_state_next[0]),
            .I1 (_N9488),
            .I2 (_N58364));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[2]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[2]_1  (
            .Z (N328[2]),
            .I0 (gate_state_next[0]),
            .I1 (_N9489),
            .I2 (_N58364));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[3]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[3]_1  (
            .Z (N328[3]),
            .I0 (gate_state_next[0]),
            .I1 (_N9490),
            .I2 (_N58364));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[4]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[4]_1  (
            .Z (N328[4]),
            .I0 (gate_state_next[0]),
            .I1 (_N9491),
            .I2 (_N58364));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N328_2[5]_1  */ #(
            .INIT(8'b01001100))
        \N328_2[5]_1  (
            .Z (N328[5]),
            .I0 (gate_state_next[0]),
            .I1 (_N9492),
            .I2 (_N58364));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT1 /* N389_4_inv */ #(
            .INIT(2'b01))
        N389_4_inv (
            .Z (N389[0]),
            .I0 (gate_value_lock[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N389_8.fsub_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_1  (
            .COUT (\N389_8.co [1] ),
            .Z (nb0[1]),
            .CIN (),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_2  */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_2  (
            .COUT (\N389_8.co [2] ),
            .Z (nb0[2]),
            .CIN (\N389_8.co [1] ),
            .I0 (gate_value_lock[0]),
            .I1 (gate_value_lock[1]),
            .I2 (gate_value_lock[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_3  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_3  (
            .COUT (\N389_8.co [3] ),
            .Z (nb0[3]),
            .CIN (\N389_8.co [2] ),
            .I0 (),
            .I1 (gate_value_lock[3]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[3]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_4  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_4  (
            .COUT (\N389_8.co [4] ),
            .Z (nb0[4]),
            .CIN (\N389_8.co [3] ),
            .I0 (),
            .I1 (gate_value_lock[4]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[4]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N389_8.fsub_5  */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N389_8.fsub_5  (
            .COUT (),
            .Z (nb0[5]),
            .CIN (\N389_8.co [4] ),
            .I0 (),
            .I1 (gate_value_lock[5]),
            .I2 (),
            .I3 (),
            .I4 (gate_value_lock[5]),
            .ID ());
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;

    GTP_LUT4 /* N538_3 */ #(
            .INIT(16'b1111110111111100))
        N538_3 (
            .Z (N538),
            .I0 (gate_state_next[0]),
            .I1 (gate_check),
            .I2 (dqs_gate_check_pass),
            .I3 (_N58364));
	// LUT = (I1)|(I2)|(~I0&I3) ;

    GTP_LUT3 /* \N539[0]_1  */ #(
            .INIT(8'b00100011))
        \N539[0]_1  (
            .Z (N539[0]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (_N58364));
	// LUT = (~I1&~I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT4 /* \N539[1]_1  */ #(
            .INIT(16'b0010100000111100))
        \N539[1]_1  (
            .Z (N539[1]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[1]),
            .I3 (_N58364));
	// LUT = (I1&~I2&~I3)|(~I1&I2&~I3)|(I0&I1&~I2)|(I0&~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_LUT5 /* \N539[2]_1  */ #(
            .INIT(32'b00101000101000000011110011110000))
        \N539[2]_1  (
            .Z (N539[2]),
            .I0 (gate_state_next[0]),
            .I1 (dgts_cnt[0]),
            .I2 (dgts_cnt[2]),
            .I3 (dgts_cnt[1]),
            .I4 (_N58364));
	// LUT = (I2&~I3&~I4)|(~I1&I2&~I4)|(I0&I2&~I3)|(I0&~I1&I2)|(I1&~I2&I3&~I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[0]  (
            .Q (dgts_cnt[0]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[1]  (
            .Q (dgts_cnt[1]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_CE /* \dgts_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dgts_cnt[2]  (
            .Q (dgts_cnt[2]),
            .C (N1),
            .CE (N538),
            .CLK (ddrphy_clkin),
            .D (N539[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:610

    GTP_DFF_C /* dqs_gate_vld_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_vld_r_vname (
            .Q (dqs_gate_vld_r),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (dqs_gate_vld));
    // defparam dqs_gate_vld_r_vname.orig_name = dqs_gate_vld_r;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:396

    GTP_DFF_C /* gate_adj_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_adj_done_vname (
            .Q (gate_adj_done),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61906));
    // defparam gate_adj_done_vname.orig_name = gate_adj_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:406

    GTP_LUT5 /* gate_adj_done_ce_mux */ #(
            .INIT(32'b00001010000010000000111100001100))
        gate_adj_done_ce_mux (
            .Z (_N61906),
            .I0 (gate_state_next[0]),
            .I1 (dqs_gate_vld_n),
            .I2 (gate_move_en),
            .I3 (gate_adj_done),
            .I4 (_N58364));
	// LUT = (I1&~I2&~I4)|(~I2&I3&~I4)|(I0&I1&~I2)|(I0&~I2&I3) ;

    GTP_DFF_C /* gate_cal_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_cal_error_vname (
            .Q (gate_cal_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61905));
    // defparam gate_cal_error_vname.orig_name = gate_cal_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:416

    GTP_LUT3 /* gate_cal_error_ce_mux */ #(
            .INIT(8'b11101100))
        gate_cal_error_ce_mux (
            .Z (_N61905),
            .I0 (_N7784),
            .I1 (gate_cal_error),
            .I2 (gate_state_next[2]));
	// LUT = (I1)|(I0&I2) ;

    GTP_DFF_C /* gate_check_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_error_vname (
            .Q (gate_check_error),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (N70));
    // defparam gate_check_error_vname.orig_name = gate_check_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:424

    GTP_DFF_C /* gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_vname (
            .Q (gate_check_pass),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N61907));
    // defparam gate_check_pass_vname.orig_name = gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:620

    GTP_LUT5 /* gate_check_pass_ce_mux */ #(
            .INIT(32'b11101110010011001111111100001100))
        gate_check_pass_ce_mux (
            .Z (_N61907),
            .I0 (gate_state_next[0]),
            .I1 (gate_state_next[2]),
            .I2 (_N7784),
            .I3 (gate_check_pass),
            .I4 (_N58364));
	// LUT = (I3&~I4)|(I1&~I2)|(I0&I3)|(~I0&I1&I4) ;

    GTP_DFF_C /* gate_check_pass_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_pass_d_vname (
            .Q (gate_check_pass_d),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (gate_check_pass));
    // defparam gate_check_pass_d_vname.orig_name = gate_check_pass_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:630

    GTP_DFF_P /* gate_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gate_state_0_vname (
            .Q (gate_state_0),
            .CLK (ddrphy_clkin),
            .D (_N1),
            .P (N1));
    // defparam gate_state_0_vname.orig_name = gate_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_1_vname (
            .Q (gate_state_1),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N2));
    // defparam gate_state_1_vname.orig_name = gate_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_2_vname (
            .Q (gate_state_2),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam gate_state_2_vname.orig_name = gate_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_3_vname (
            .Q (gate_state_3),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam gate_state_3_vname.orig_name = gate_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_DFF_C /* gate_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_state_4_vname (
            .Q (gate_state_4),
            .C (N1),
            .CLK (ddrphy_clkin),
            .D (_N17));
    // defparam gate_state_4_vname.orig_name = gate_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT3 /* \gate_state_fsm[2:0]_2  */ #(
            .INIT(8'b00001110))
        \gate_state_fsm[2:0]_2  (
            .Z (_N1),
            .I0 (gate_state_0),
            .I1 (gate_state_4),
            .I2 (gatecal_start));
	// LUT = (I0&~I2)|(I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT2 /* \gate_state_fsm[2:0]_3  */ #(
            .INIT(4'b1000))
        \gate_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (gate_state_0),
            .I1 (gatecal_start));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_7_3  */ #(
            .INIT(32'b11111111100010001111111111111000))
        \gate_state_fsm[2:0]_7_3  (
            .Z (_N6),
            .I0 (gate_move_en),
            .I1 (gate_state_3),
            .I2 (gate_state_2),
            .I3 (gate_state_1),
            .I4 (dqs_gate_vld_n));
	// LUT = (I3)|(I2&~I4)|(I0&I1) ;

    GTP_LUT5 /* \gate_state_fsm[2:0]_11  */ #(
            .INIT(32'b01010000011100110101000001010000))
        \gate_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (gate_move_en),
            .I1 (coarse_slip_step[3]),
            .I2 (gate_state_3),
            .I3 (dgts_cnt[2]),
            .I4 (_N58356));
	// LUT = (~I0&I2)|(~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT5 /* \gate_state_fsm[2:0]_18  */ #(
            .INIT(32'b10111010101010100011000000000000))
        \gate_state_fsm[2:0]_18  (
            .Z (_N17),
            .I0 (_N58356),
            .I1 (N573[6]),
            .I2 (gatecal_start),
            .I3 (gate_state_4),
            .I4 (_N46880));
	// LUT = (I0&I4)|(~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:336

    GTP_LUT4 /* \gate_state_fsm[2:0]_31  */ #(
            .INIT(16'b1110110011001100))
        \gate_state_fsm[2:0]_31  (
            .Z (_N46880),
            .I0 (dgts_cnt[0]),
            .I1 (dgts_cnt[2]),
            .I2 (dgts_cnt[1]),
            .I3 (coarse_slip_step[3]));
	// LUT = (I1)|(I0&I2&I3) ;

    GTP_DFF_CE /* \gate_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[0]  (
            .Q (read_clk_ctrl[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[1]  (
            .Q (read_clk_ctrl[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[2]  (
            .Q (coarse_slip_step[0]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[3]  (
            .Q (coarse_slip_step[1]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[4]  (
            .Q (coarse_slip_step[2]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value[5]  (
            .Q (coarse_slip_step[3]),
            .C (N1),
            .CE (N327),
            .CLK (ddrphy_clkin),
            .D (N328[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:434

    GTP_DFF_CE /* \gate_value_lock[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[0]  (
            .Q (gate_value_lock[0]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[1]  (
            .Q (gate_value_lock[1]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (read_clk_ctrl[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[2]  (
            .Q (gate_value_lock[2]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[3]  (
            .Q (gate_value_lock[3]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[4]  (
            .Q (gate_value_lock[4]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_value_lock[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_value_lock[5]  (
            .Q (gate_value_lock[5]),
            .C (N1),
            .CE (gate_check),
            .CLK (ddrphy_clkin),
            .D (coarse_slip_step[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:664

    GTP_DFF_CE /* \gate_win_size[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[0]  (
            .Q (gate_win_size[0]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[1]  (
            .Q (gate_win_size[1]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \gate_win_size[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \gate_win_size[2]  (
            .Q (gate_win_size[2]),
            .C (N1),
            .CE (gatecal_start),
            .CLK (ddrphy_clkin),
            .D (N281[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:650

    GTP_DFF_CE /* \golden_value[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[0]  (
            .Q (golden_value[0]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (N389[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[1]  (
            .Q (golden_value[1]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[2]  (
            .Q (golden_value[2]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[3]  (
            .Q (golden_value[3]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[4]  (
            .Q (golden_value[4]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532

    GTP_DFF_CE /* \golden_value[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \golden_value[5]  (
            .Q (golden_value[5]),
            .C (N1),
            .CE (N139),
            .CLK (ddrphy_clkin),
            .D (nb0[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:532


endmodule


module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3_unq12
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    input [3:0] \dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    input _N58356,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ,
    input ddrphy_clkin,
    input dqs_gate_check_pass,
    input gate_check,
    input gate_move_en,
    input gatecal_start,
    input rddata_cal,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    output [3:0] \dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    output [3:0] dqs_gate_ctrl,
    output [2:0] read_clk_ctrl,
    output dqs_gate_vld,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output \gatecal/dqs_gate_vld_r ,
    output \gatecal/gate_state_2 
);
    wire [3:0] coarse_slip_step;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[0]_floating ;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[1]_floating ;
    wire \dqs_gate_coarse_cal_dqs_gate_pulse_r4[2]_floating ;
    wire \gatecal_read_clk_ctrl[2]_floating ;

    ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3_unq12 dqs_gate_coarse_cal (
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .dqs_gate_pulse_r1 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .dqs_gate_pulse_r2 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .dqs_gate_pulse_r3 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .dqs_gate_pulse_r4 ({\dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[2]_floating , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[1]_floating , \dqs_gate_coarse_cal_dqs_gate_pulse_r4[0]_floating }),
            .dqs_gate_pulse_src ({\dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .coarse_slip_step (coarse_slip_step),
            .dqs_gate_ctrl_adj ({\dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .read_cmd_mux ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .read_cmd_mux_r1 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .read_cmd_mux_r2 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .read_cmd_mux_r3 ({1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .dqs_gate_vld (dqs_gate_vld),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:135

    ipsxb_ddrphy_gatecal_v1_3_unq12 gatecal (
            .coarse_slip_step (coarse_slip_step),
            .read_clk_ctrl ({\gatecal_read_clk_ctrl[2]_floating , read_clk_ctrl[1], read_clk_ctrl[0]}),
            .dqs_gate_vld_r (\gatecal/dqs_gate_vld_r ),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .gate_state_2 (\gatecal/gate_state_2 ),
            .N1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0 ),
            ._N58356 (_N58356),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp:151


endmodule


module ipsxb_ddrphy_data_slice_wrlvl_v1_4_unq12
(
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly ,
    input N0,
    input _N58216,
    input _N58664,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input ddrphy_clkin,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs ,
    output [4:0] cnt,
    output [7:0] wrlvl_step,
    output _N58652,
    output ck_check_done,
    output ddrphy_gatei,
    output wl_state_4,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs,
    output wrlvl_dqs_en,
    output wrlvl_dqs_resp,
    output wrlvl_error
);
    wire N56;
    wire N63;
    wire N136;
    wire [7:0] N141;
    wire N165;
    wire N173;
    wire N279;
    wire N286;
    wire N296;
    wire N301;
    wire N359;
    wire [4:0] N367;
    wire N377;
    wire [7:0] N378;
    wire N386;
    wire [7:0] N387;
    wire [2:0] N417;
    wire N439;
    wire [7:0] N440;
    wire N449;
    wire [5:0] N450;
    wire N466;
    wire [3:0] N467;
    wire N491;
    wire [4:0] N500;
    wire _N2;
    wire _N6;
    wire _N9;
    wire _N10;
    wire _N12;
    wire _N15;
    wire _N22;
    wire _N3527;
    wire _N5474;
    wire _N5475;
    wire _N5476;
    wire _N5477;
    wire _N5478;
    wire _N5479;
    wire _N5692;
    wire _N5693;
    wire _N5694;
    wire _N5695;
    wire _N5696;
    wire _N5697;
    wire _N5755;
    wire _N5756;
    wire _N5757;
    wire _N5758;
    wire _N5759;
    wire _N5760;
    wire _N5761;
    wire _N9546;
    wire _N38520;
    wire _N61910;
    wire _N61911;
    wire _N61912;
    wire _N61913;
    wire _N61914;
    wire _N61915;
    wire _N61916;
    wire _N62300;
    wire _N63730;
    wire _N64049;
    wire _N64051;
    wire _N64053;
    wire _N64058;
    wire _N64066;
    wire _N64070;
    wire _N64075;
    wire _N64086;
    wire _N64087;
    wire _N64095;
    wire [7:0] ck_dly_step;
    wire dq_rising;
    wire dq_vld;
    wire [7:0] step_cnt;
    wire [7:0] vld_init_cnt;
    wire wl_done_flag;
    wire [2:0] wl_next_state;
    wire wl_state_0;
    wire wl_state_1;
    wire wl_state_2;
    wire wl_state_3;
    wire wl_state_5;
    wire wl_state_6;
    wire [5:0] wrlvl_ck_check_seq;
    wire wrlvl_ck_dly_pass;
    wire [2:0] wrlvl_dq_r;
    wire [3:0] wrlvl_dq_seq;

    GTP_LUT4 /* \N53_4_or[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N53_4_or[0]_1  (
            .Z (_N15),
            .I0 (N279),
            .I1 (N286),
            .I2 (wl_state_1),
            .I3 (wl_state_5));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT4 /* \N53_4_or[0]_5  */ #(
            .INIT(16'b1111111111101010))
        \N53_4_or[0]_5  (
            .Z (wl_next_state[0]),
            .I0 (_N6),
            .I1 (wl_state_2),
            .I2 (cnt[4]),
            .I3 (_N15));
	// LUT = (I0)|(I3)|(I1&I2) ;

    GTP_LUT5 /* \N53_4_or[1]_3  */ #(
            .INIT(32'b11111111111111111111111100010000))
        \N53_4_or[1]_3  (
            .Z (wl_next_state[1]),
            .I0 (N279),
            .I1 (N286),
            .I2 (wl_state_1),
            .I3 (wl_state_2),
            .I4 (_N22));
	// LUT = (I3)|(I4)|(~I0&~I1&I2) ;

    GTP_LUT5 /* \N53_4_or[2]_3  */ #(
            .INIT(32'b11111111111111111111111110111010))
        \N53_4_or[2]_3  (
            .Z (wl_next_state[2]),
            .I0 (_N22),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (_N15));
	// LUT = (I0)|(I3)|(I4)|(~I1&I2) ;

    GTP_LUT3 /* N53_5 */ #(
            .INIT(8'b11001110))
        N53_5 (
            .Z (_N12),
            .I0 (wl_state_4),
            .I1 (wl_state_3),
            .I2 (N500[4]));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:298

    GTP_LUT1 /* N56 */ #(
            .INIT(2'b01))
        N56_vname (
            .Z (N56),
            .I0 (N296));
    // defparam N56_vname.orig_name = N56;
	// LUT = ~I0 ;

    GTP_LUT2 /* N63 */ #(
            .INIT(4'b0100))
        N63_vname (
            .Z (N63),
            .I0 (wl_done_flag),
            .I1 (wl_state_0));
    // defparam N63_vname.orig_name = N63;
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:364

    GTP_LUT2 /* N66_ac1 */ #(
            .INIT(4'b1000))
        N66_ac1 (
            .Z (_N3527),
            .I0 (cnt[1]),
            .I1 (cnt[0]));
	// LUT = I0&I1 ;

    GTP_LUT5CARRY /* N102_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_0 (
            .COUT (_N5755),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (step_cnt[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_1 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_1 (
            .COUT (_N5756),
            .Z (N378[1]),
            .CIN (_N5755),
            .I0 (),
            .I1 (step_cnt[1]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_2 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_2 (
            .COUT (_N5757),
            .Z (N378[2]),
            .CIN (_N5756),
            .I0 (),
            .I1 (step_cnt[2]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_3 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_3 (
            .COUT (_N5758),
            .Z (N378[3]),
            .CIN (_N5757),
            .I0 (),
            .I1 (step_cnt[3]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_4 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_4 (
            .COUT (_N5759),
            .Z (N378[4]),
            .CIN (_N5758),
            .I0 (),
            .I1 (step_cnt[4]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_5 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_5 (
            .COUT (_N5760),
            .Z (N378[5]),
            .CIN (_N5759),
            .I0 (),
            .I1 (step_cnt[5]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_6 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_6 (
            .COUT (_N5761),
            .Z (N378[6]),
            .CIN (_N5760),
            .I0 (),
            .I1 (step_cnt[6]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N102_1_7 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N102_1_7 (
            .COUT (),
            .Z (N378[7]),
            .CIN (_N5761),
            .I0 (),
            .I1 (step_cnt[7]),
            .I2 (wrlvl_ck_dly_start),
            .I3 (N296),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5474),
            .Z (N387[1]),
            .CIN (),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5475),
            .Z (N387[2]),
            .CIN (_N5474),
            .I0 (ck_dly_step[0]),
            .I1 (ck_dly_step[1]),
            .I2 (N296),
            .I3 (ck_dly_step[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5476),
            .Z (N387[3]),
            .CIN (_N5475),
            .I0 (),
            .I1 (ck_dly_step[3]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5477),
            .Z (N387[4]),
            .CIN (_N5476),
            .I0 (),
            .I1 (ck_dly_step[4]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5478),
            .Z (N387[5]),
            .CIN (_N5477),
            .I0 (),
            .I1 (ck_dly_step[5]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5479),
            .Z (N387[6]),
            .CIN (_N5478),
            .I0 (),
            .I1 (ck_dly_step[6]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (),
            .Z (N387[7]),
            .CIN (_N5479),
            .I0 (),
            .I1 (ck_dly_step[7]),
            .I2 (N296),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407

    GTP_LUT4 /* N124_1 */ #(
            .INIT(16'b0000000100000000))
        N124_1 (
            .Z (_N58652),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N124_6 */ #(
            .INIT(32'b00000000000000000000000001000000))
        N124_6 (
            .Z (_N63730),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = ~I0&I1&I2&~I3&~I4 ;

    GTP_LUT5 /* N136_4 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N136_4 (
            .Z (N136),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (wl_state_2),
            .I3 (cnt[1]),
            .I4 (_N58216));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT2 /* \N141[0]_1  */ #(
            .INIT(4'b0010))
        \N141[0]_1  (
            .Z (N141[0]),
            .I0 (step_cnt[0]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[1]_1  */ #(
            .INIT(4'b0010))
        \N141[1]_1  (
            .Z (N141[1]),
            .I0 (step_cnt[1]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[2]_1  */ #(
            .INIT(4'b0010))
        \N141[2]_1  (
            .Z (N141[2]),
            .I0 (step_cnt[2]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[3]_1  */ #(
            .INIT(4'b0010))
        \N141[3]_1  (
            .Z (N141[3]),
            .I0 (step_cnt[3]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[4]_1  */ #(
            .INIT(4'b0010))
        \N141[4]_1  (
            .Z (N141[4]),
            .I0 (step_cnt[4]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[5]_1  */ #(
            .INIT(4'b0010))
        \N141[5]_1  (
            .Z (N141[5]),
            .I0 (step_cnt[5]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[6]_1  */ #(
            .INIT(4'b0010))
        \N141[6]_1  (
            .Z (N141[6]),
            .I0 (step_cnt[6]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT2 /* \N141[7]_1  */ #(
            .INIT(4'b0010))
        \N141[7]_1  (
            .Z (N141[7]),
            .I0 (step_cnt[7]),
            .I1 (wrlvl_ck_dly_start));
	// LUT = I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:446

    GTP_LUT3 /* N151_2 */ #(
            .INIT(8'b01000000))
        N151_2 (
            .Z (_N64053),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (wl_state_4));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT2 /* N165 */ #(
            .INIT(4'b1000))
        N165_vname (
            .Z (N165),
            .I0 (dq_vld),
            .I1 (wrlvl_dqs_en));
    // defparam N165_vname.orig_name = N165;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:477

    GTP_LUT5 /* N173_16 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N173_16 (
            .Z (_N64066),
            .I0 (vld_init_cnt[1]),
            .I1 (vld_init_cnt[3]),
            .I2 (vld_init_cnt[4]),
            .I3 (vld_init_cnt[5]),
            .I4 (N165));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N173_17 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N173_17 (
            .Z (N173),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[2]),
            .I2 (vld_init_cnt[6]),
            .I3 (vld_init_cnt[7]),
            .I4 (_N64066));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5CARRY /* N201_1_1 */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_1 (
            .COUT (_N5692),
            .Z (N440[1]),
            .CIN (),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_2 */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_2 (
            .COUT (_N5693),
            .Z (N440[2]),
            .CIN (_N5692),
            .I0 (vld_init_cnt[0]),
            .I1 (vld_init_cnt[1]),
            .I2 (wl_state_6),
            .I3 (vld_init_cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_3 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_3 (
            .COUT (_N5694),
            .Z (N440[3]),
            .CIN (_N5693),
            .I0 (),
            .I1 (vld_init_cnt[3]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_4 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_4 (
            .COUT (_N5695),
            .Z (N440[4]),
            .CIN (_N5694),
            .I0 (),
            .I1 (vld_init_cnt[4]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_5 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_5 (
            .COUT (_N5696),
            .Z (N440[5]),
            .CIN (_N5695),
            .I0 (),
            .I1 (vld_init_cnt[5]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_6 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_6 (
            .COUT (_N5697),
            .Z (N440[6]),
            .CIN (_N5696),
            .I0 (),
            .I1 (vld_init_cnt[6]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5CARRY /* N201_1_7 */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N201_1_7 (
            .COUT (),
            .Z (N440[7]),
            .CIN (_N5697),
            .I0 (),
            .I1 (vld_init_cnt[7]),
            .I2 (wl_state_6),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516

    GTP_LUT5 /* N228_4 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N228_4 (
            .Z (N500[4]),
            .I0 (cnt[2]),
            .I1 (cnt[3]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (cnt[0]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N228_8 */ #(
            .INIT(16'b0001000000000000))
        N228_8 (
            .Z (_N64070),
            .I0 (cnt[1]),
            .I1 (cnt[4]),
            .I2 (dq_vld),
            .I3 (cnt[0]));
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT4 /* N232_4 */ #(
            .INIT(16'b0000001000000000))
        N232_4 (
            .Z (_N62300),
            .I0 (_N64058),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (wrlvl_ck_check_seq[4]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N265_10 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N265_10 (
            .Z (_N64075),
            .I0 (wrlvl_dq_seq[0]),
            .I1 (wrlvl_dq_seq[1]),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_dq_seq[3]),
            .I4 (wrlvl_ck_dly_pass));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N279_6 */ #(
            .INIT(16'b1000000000000000))
        N279_6 (
            .Z (_N64095),
            .I0 (step_cnt[2]),
            .I1 (step_cnt[3]),
            .I2 (step_cnt[4]),
            .I3 (step_cnt[1]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N279_8 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N279_8 (
            .Z (N279),
            .I0 (step_cnt[0]),
            .I1 (step_cnt[5]),
            .I2 (step_cnt[6]),
            .I3 (step_cnt[7]),
            .I4 (_N64095));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N286_9 */ #(
            .INIT(4'b0001))
        N286_9 (
            .Z (_N64086),
            .I0 (ck_dly_step[7]),
            .I1 (ck_dly_step[0]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N286_10 */ #(
            .INIT(16'b0000000000000001))
        N286_10 (
            .Z (_N64087),
            .I0 (ck_dly_step[2]),
            .I1 (ck_dly_step[4]),
            .I2 (ck_dly_step[5]),
            .I3 (ck_dly_step[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N286_13 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N286_13 (
            .Z (N286),
            .I0 (ck_dly_step[3]),
            .I1 (ck_dly_step[6]),
            .I2 (ck_dly_step[0]),
            .I3 (ck_dly_step[7]),
            .I4 (_N64087));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N296 */ #(
            .INIT(32'b00000000000000000000000001000101))
        N296_vname (
            .Z (N296),
            .I0 (wl_next_state[1]),
            .I1 (N500[4]),
            .I2 (wl_state_4),
            .I3 (wl_state_3),
            .I4 (wl_next_state[0]));
    // defparam N296_vname.orig_name = N296;
	// LUT = (~I0&~I2&~I3&~I4)|(~I0&I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:354

    GTP_LUT3 /* N301 */ #(
            .INIT(8'b00001000))
        N301_vname (
            .Z (N301),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[1]),
            .I2 (wl_next_state[0]));
    // defparam N301_vname.orig_name = N301;
	// LUT = I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:388

    GTP_LUT4 /* N334_5 */ #(
            .INIT(16'b0000000000000001))
        N334_5 (
            .Z (_N64058),
            .I0 (wrlvl_ck_check_seq[2]),
            .I1 (wrlvl_ck_check_seq[0]),
            .I2 (wrlvl_ck_check_seq[5]),
            .I3 (wrlvl_ck_check_seq[1]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N359 */ #(
            .INIT(8'b11011111))
        N359_vname (
            .Z (N359),
            .I0 (wl_state_0),
            .I1 (wl_done_flag),
            .I2 (N500[4]));
    // defparam N359_vname.orig_name = N359;
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N367_1[1]  */ #(
            .INIT(8'b01100000))
        \N367_1[1]  (
            .Z (N367[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N491));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT4 /* \N367_1[2]  */ #(
            .INIT(16'b0110110000000000))
        \N367_1[2]  (
            .Z (N367[2]),
            .I0 (cnt[0]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (N491));
	// LUT = (I1&~I2&I3)|(~I0&I1&I3)|(I0&~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[3]  */ #(
            .INIT(32'b01111000111100000000000000000000))
        \N367_1[3]  (
            .Z (N367[3]),
            .I0 (cnt[0]),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[1]),
            .I4 (N491));
	// LUT = (I2&~I3&I4)|(~I1&I2&I4)|(~I0&I2&I4)|(I0&I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5 /* \N367_1[4]  */ #(
            .INIT(32'b01111111100000000000000000000000))
        \N367_1[4]  (
            .Z (N367[4]),
            .I0 (_N3527),
            .I1 (cnt[2]),
            .I2 (cnt[3]),
            .I3 (cnt[4]),
            .I4 (N491));
	// LUT = (~I2&I3&I4)|(~I1&I3&I4)|(~I0&I3&I4)|(I0&I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT3 /* N377 */ #(
            .INIT(8'b11110010))
        N377_vname (
            .Z (N377),
            .I0 (N500[4]),
            .I1 (dq_rising),
            .I2 (N296));
    // defparam N377_vname.orig_name = N377;
	// LUT = (I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT3 /* \N378[0]_1  */ #(
            .INIT(8'b00000001))
        \N378[0]_1  (
            .Z (N378[0]),
            .I0 (wrlvl_ck_dly_start),
            .I1 (step_cnt[0]),
            .I2 (N296));
	// LUT = ~I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT4 /* N386 */ #(
            .INIT(16'b1111111100001000))
        N386_vname (
            .Z (N386),
            .I0 (wrlvl_ck_dly_start),
            .I1 (N500[4]),
            .I2 (dq_rising),
            .I3 (N296));
    // defparam N386_vname.orig_name = N386;
	// LUT = (I3)|(I0&I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT2 /* \N387[0]_1  */ #(
            .INIT(4'b0001))
        \N387[0]_1  (
            .Z (N387[0]),
            .I0 (ck_dly_step[0]),
            .I1 (N296));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_LUT5 /* N395_2 */ #(
            .INIT(32'b00000000000010001111111111111111))
        N395_2 (
            .Z (_N9546),
            .I0 (_N64087),
            .I1 (_N64086),
            .I2 (ck_dly_step[3]),
            .I3 (ck_dly_step[6]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (~I4)|(I0&I1&~I2&~I3) ;

    GTP_LUT5 /* \N417[0]_1  */ #(
            .INIT(32'b00111011111111110011001111111111))
        \N417[0]_1  (
            .Z (N449),
            .I0 (_N58216),
            .I1 (wrlvl_dqs_en),
            .I2 (cnt[1]),
            .I3 (dq_vld),
            .I4 (_N58664));
	// LUT = (~I3)|(~I1)|(I0&~I2&I4) ;

    GTP_LUT4 /* \N417[0]_14  */ #(
            .INIT(16'b1111111111111110))
        \N417[0]_14  (
            .Z (_N64049),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [2] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [0] ));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* \N417[0]_16  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \N417[0]_16  (
            .Z (_N64051),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [4] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [5] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7] ),
            .I4 (_N64049));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT3 /* \N417[0]_17  */ #(
            .INIT(8'b11011111))
        \N417[0]_17  (
            .Z (N417[0]),
            .I0 (dq_vld),
            .I1 (_N64051),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;

    GTP_LUT3 /* \N417[1]  */ #(
            .INIT(8'b11011111))
        \N417[1]  (
            .Z (N417[1]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT3 /* \N417[2]  */ #(
            .INIT(8'b11011111))
        \N417[2]  (
            .Z (N417[2]),
            .I0 (dq_vld),
            .I1 (wrlvl_dq_r[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = (~I2)|(~I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_LUT5 /* N439 */ #(
            .INIT(32'b10101010101010111010101010101010))
        N439_vname (
            .Z (N439),
            .I0 (wl_state_6),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (cnt[4]),
            .I4 (_N58664));
    // defparam N439_vname.orig_name = N439;
	// LUT = (I0)|(~I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT2 /* \N440[0]_1  */ #(
            .INIT(4'b0001))
        \N440[0]_1  (
            .Z (N440[0]),
            .I0 (vld_init_cnt[0]),
            .I1 (wl_state_6));
	// LUT = ~I0&~I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_LUT5 /* \N450_3[0]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[0]_1  (
            .Z (N450[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_check_seq[1]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[1]_1  */ #(
            .INIT(32'b10000000100000001000100000000000))
        \N450_3[1]_1  (
            .Z (N450[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (wrlvl_ck_check_seq[0]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT5 /* \N450_3[2]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[2]_1  (
            .Z (N450[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[1]),
            .I3 (wrlvl_ck_check_seq[3]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[3]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[3]_1  (
            .Z (N450[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[2]),
            .I3 (wrlvl_ck_check_seq[4]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[4]_1  */ #(
            .INIT(32'b10001000000000001000000010000000))
        \N450_3[4]_1  (
            .Z (N450[4]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_check_seq[5]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I2&~I4)|(I0&I1&I3&I4) ;

    GTP_LUT5 /* \N450_3[5]_1  */ #(
            .INIT(32'b10000000100000001000100000000000))
        \N450_3[5]_1  (
            .Z (N450[5]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_check_seq[4]),
            .I4 (wrlvl_ck_dly_start));
	// LUT = (I0&I1&I3&~I4)|(I0&I1&I2&I4) ;

    GTP_LUT2 /* N466 */ #(
            .INIT(4'b1110))
        N466_vname (
            .Z (N466),
            .I0 (N449),
            .I1 (wrlvl_ck_dly_start));
    // defparam N466_vname.orig_name = N466;
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[0]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[0]  (
            .Z (N467[0]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_r[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[1]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[1]  (
            .Z (N467[1]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[0]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[2]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[2]  (
            .Z (N467[2]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[1]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT4 /* \N467_1[3]  */ #(
            .INIT(16'b1111111111110111))
        \N467_1[3]  (
            .Z (N467[3]),
            .I0 (wrlvl_dqs_en),
            .I1 (dq_vld),
            .I2 (wrlvl_dq_seq[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (~I1)|(~I0)|(I2)|(I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_LUT5M /* N491_1 */ #(
            .INIT(32'b01010101010101010001010100010000))
        N491_1 (
            .Z (N491),
            .I0 (N500[4]),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[1]),
            .I3 (_N12),
            .I4 (N63),
            .ID (wl_next_state[0]));
	// LUT = (~ID&~I2&I3&~I4)|(~ID&~I1&I2&~I4)|(~I0&I4) ;

    GTP_DFF_C /* ck_check_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ck_check_done_vname (
            .Q (ck_check_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61915));
    // defparam ck_check_done_vname.orig_name = ck_check_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:535

    GTP_LUT5 /* ck_check_done_ce_mux */ #(
            .INIT(32'b00001111000010000000111100000000))
        ck_check_done_ce_mux (
            .Z (_N61915),
            .I0 (_N58664),
            .I1 (_N64070),
            .I2 (wl_state_6),
            .I3 (ck_check_done),
            .I4 (_N62300));
	// LUT = (~I2&I3)|(I0&I1&~I2&I4) ;

    GTP_DFF_CE /* \ck_dly_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[0]  (
            .Q (ck_dly_step[0]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[1]  (
            .Q (ck_dly_step[1]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[2]  (
            .Q (ck_dly_step[2]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[3]  (
            .Q (ck_dly_step[3]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[4]  (
            .Q (ck_dly_step[4]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[5]  (
            .Q (ck_dly_step[5]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[6]  (
            .Q (ck_dly_step[6]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \ck_dly_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_step[7]  (
            .Q (ck_dly_step[7]),
            .C (N0),
            .CE (N386),
            .CLK (ddrphy_clkin),
            .D (N387[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (_N38520));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_LUT5M /* \cnt[4:0]_2878  */ #(
            .INIT(32'b00000000111100010000000011110010))
        \cnt[4:0]_2878  (
            .Z (_N38520),
            .I0 (wl_next_state[2]),
            .I1 (wl_next_state[0]),
            .I2 (N63),
            .I3 (cnt[0]),
            .I4 (wl_next_state[1]),
            .ID (_N12));
	// LUT = (ID&~I1&~I3&~I4)|(~I0&~I1&~I3&I4)|(I2&~I3) ;

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N359),
            .CLK (ddrphy_clkin),
            .D (N367[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:360

    GTP_DFF_C /* ddrphy_gatei */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_gatei_vname (
            .Q (ddrphy_gatei),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61910));
    // defparam ddrphy_gatei_vname.orig_name = ddrphy_gatei;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:413

    GTP_LUT5M /* ddrphy_gatei_ce_mux */ #(
            .INIT(32'b11111110000000101101111100000000))
        ddrphy_gatei_ce_mux (
            .Z (_N61910),
            .I0 (_N9546),
            .I1 (wl_next_state[2]),
            .I2 (wl_next_state[1]),
            .I3 (ddrphy_gatei),
            .I4 (wl_next_state[0]),
            .ID (_N63730));
	// LUT = (~I2&I3&~I4)|(I2&I3&I4)|(I0&~I1&~I2&I4)|(~ID&I2&I3)|(I1&I3) ;

    GTP_DFF_C /* dq_rising */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_rising_vname (
            .Q (dq_rising),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61916));
    // defparam dq_rising_vname.orig_name = dq_rising;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:559

    GTP_LUT5 /* dq_rising_ce_mux */ #(
            .INIT(32'b00001111000010000000111100000000))
        dq_rising_ce_mux (
            .Z (_N61916),
            .I0 (_N64070),
            .I1 (_N64075),
            .I2 (wl_state_6),
            .I3 (dq_rising),
            .I4 (_N58664));
	// LUT = (~I2&I3)|(I0&I1&~I2&I4) ;

    GTP_DFF_C /* dq_vld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dq_vld_vname (
            .Q (dq_vld),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61911));
    // defparam dq_vld_vname.orig_name = dq_vld;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:453

    GTP_LUT5 /* dq_vld_ce_mux */ #(
            .INIT(32'b00111011000010100011001100000000))
        dq_vld_ce_mux (
            .Z (_N61911),
            .I0 (_N64053),
            .I1 (wl_state_6),
            .I2 (cnt[1]),
            .I3 (dq_vld),
            .I4 (_N58216));
	// LUT = (~I1&I3)|(I0&~I2&I4) ;

    GTP_DFF_CE /* \step_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[0]  (
            .Q (step_cnt[0]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[1]  (
            .Q (step_cnt[1]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[2]  (
            .Q (step_cnt[2]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[3]  (
            .Q (step_cnt[3]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[4]  (
            .Q (step_cnt[4]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[5]  (
            .Q (step_cnt[5]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[6]  (
            .Q (step_cnt[6]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \step_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \step_cnt[7]  (
            .Q (step_cnt[7]),
            .C (N0),
            .CE (N377),
            .CLK (ddrphy_clkin),
            .D (N378[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:391

    GTP_DFF_CE /* \vld_init_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[0]  (
            .Q (vld_init_cnt[0]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[1]  (
            .Q (vld_init_cnt[1]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[2]  (
            .Q (vld_init_cnt[2]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[3]  (
            .Q (vld_init_cnt[3]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[4]  (
            .Q (vld_init_cnt[4]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[5]  (
            .Q (vld_init_cnt[5]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[6]  (
            .Q (vld_init_cnt[6]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_CE /* \vld_init_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vld_init_cnt[7]  (
            .Q (vld_init_cnt[7]),
            .C (N0),
            .CE (N439),
            .CLK (ddrphy_clkin),
            .D (N440[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:509

    GTP_DFF_C /* wl_done_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_done_flag_vname (
            .Q (wl_done_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61912));
    // defparam wl_done_flag_vname.orig_name = wl_done_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:463

    GTP_LUT3 /* wl_done_flag_ce_mux */ #(
            .INIT(8'b00001110))
        wl_done_flag_ce_mux (
            .Z (_N61912),
            .I0 (wl_state_6),
            .I1 (wl_done_flag),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_P /* wl_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wl_state_0_vname (
            .Q (wl_state_0),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam wl_state_0_vname.orig_name = wl_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_1_vname (
            .Q (wl_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N6));
    // defparam wl_state_1_vname.orig_name = wl_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_2_vname (
            .Q (wl_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N9));
    // defparam wl_state_2_vname.orig_name = wl_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_3_vname (
            .Q (wl_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N10));
    // defparam wl_state_3_vname.orig_name = wl_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_4_vname (
            .Q (wl_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N12));
    // defparam wl_state_4_vname.orig_name = wl_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_5_vname (
            .Q (wl_state_5),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N15));
    // defparam wl_state_5_vname.orig_name = wl_state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_DFF_C /* wl_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wl_state_6_vname (
            .Q (wl_state_6),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N22));
    // defparam wl_state_6_vname.orig_name = wl_state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT3 /* \wl_state_fsm[2:0]_5  */ #(
            .INIT(8'b00001110))
        \wl_state_fsm[2:0]_5  (
            .Z (_N2),
            .I0 (wl_state_6),
            .I1 (wl_state_0),
            .I2 (wrlvl_dqs_req));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT5 /* \wl_state_fsm[2:0]_10  */ #(
            .INIT(32'b01010111010101010000001100000000))
        \wl_state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (cnt[4]),
            .I1 (N279),
            .I2 (N286),
            .I3 (wl_state_1),
            .I4 (wl_state_2));
	// LUT = (~I0&I4)|(~I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT2 /* \wl_state_fsm[2:0]_11  */ #(
            .INIT(4'b1000))
        \wl_state_fsm[2:0]_11  (
            .Z (_N10),
            .I0 (cnt[4]),
            .I1 (wl_state_2));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:287

    GTP_LUT5 /* \wl_state_fsm[2:0]_14  */ #(
            .INIT(32'b11111000100010001000100010001000))
        \wl_state_fsm[2:0]_14  (
            .Z (_N22),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_6),
            .I2 (wl_state_4),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I1)|(I2&I3&I4) ;

    GTP_LUT5 /* \wl_state_fsm[2:0]_17  */ #(
            .INIT(32'b10100000111011001010000010100000))
        \wl_state_fsm[2:0]_17  (
            .Z (_N6),
            .I0 (wrlvl_dqs_req),
            .I1 (wl_state_4),
            .I2 (wl_state_0),
            .I3 (dq_rising),
            .I4 (N500[4]));
	// LUT = (I0&I2)|(I1&~I3&I4) ;

    GTP_DFF_CE /* \wrlvl_ck_check_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[0]  (
            .Q (wrlvl_ck_check_seq[0]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[1]  (
            .Q (wrlvl_ck_check_seq[1]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[2]  (
            .Q (wrlvl_ck_check_seq[2]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[3]  (
            .Q (wrlvl_ck_check_seq[3]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[4]  (
            .Q (wrlvl_ck_check_seq[4]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_CE /* \wrlvl_ck_check_seq[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_ck_check_seq[5]  (
            .Q (wrlvl_ck_check_seq[5]),
            .C (N0),
            .CE (N449),
            .CLK (ddrphy_clkin),
            .D (N450[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:519

    GTP_DFF_C /* wrlvl_ck_dly_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_flag_vname (
            .Q (wrlvl_ck_dly_flag),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61913));
    // defparam wrlvl_ck_dly_flag_vname.orig_name = wrlvl_ck_dly_flag;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5M /* wrlvl_ck_dly_flag_ce_mux */ #(
            .INIT(32'b11111111111110110101010100000000))
        wrlvl_ck_dly_flag_ce_mux (
            .Z (_N61913),
            .I0 (wrlvl_ck_check_seq[4]),
            .I1 (_N64058),
            .I2 (wrlvl_ck_check_seq[3]),
            .I3 (wrlvl_ck_dly_flag),
            .I4 (N173),
            .ID (wrlvl_ck_dly_done));
	// LUT = (I3&I4)|(I2&I4)|(~I1&I4)|(I0&I4)|(~ID&I3) ;

    GTP_DFF_C /* wrlvl_ck_dly_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_pass_vname (
            .Q (wrlvl_ck_dly_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61914));
    // defparam wrlvl_ck_dly_pass_vname.orig_name = wrlvl_ck_dly_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:483

    GTP_LUT5 /* wrlvl_ck_dly_pass_ce_mux */ #(
            .INIT(32'b11111111000000101111111100000000))
        wrlvl_ck_dly_pass_ce_mux (
            .Z (_N61914),
            .I0 (_N64058),
            .I1 (wrlvl_ck_check_seq[3]),
            .I2 (wrlvl_ck_check_seq[4]),
            .I3 (wrlvl_ck_dly_pass),
            .I4 (N173));
	// LUT = (I3)|(I0&~I1&~I2&I4) ;

    GTP_DFF_P /* \wrlvl_dq_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[0]  (
            .Q (wrlvl_dq_r[0]),
            .CLK (ddrphy_clkin),
            .D (N417[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[1]  (
            .Q (wrlvl_dq_r[1]),
            .CLK (ddrphy_clkin),
            .D (N417[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_P /* \wrlvl_dq_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_r[2]  (
            .Q (wrlvl_dq_r[2]),
            .CLK (ddrphy_clkin),
            .D (N417[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:473

    GTP_DFF_PE /* \wrlvl_dq_seq[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[0]  (
            .Q (wrlvl_dq_seq[0]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[1]  (
            .Q (wrlvl_dq_seq[1]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[2]  (
            .Q (wrlvl_dq_seq[2]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_PE /* \wrlvl_dq_seq[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \wrlvl_dq_seq[3]  (
            .Q (wrlvl_dq_seq[3]),
            .CE (N466),
            .CLK (ddrphy_clkin),
            .D (N467[3]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:545

    GTP_DFF_C /* wrlvl_dqs */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_vname (
            .Q (wrlvl_dqs),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_3));
    // defparam wrlvl_dqs_vname.orig_name = wrlvl_dqs;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:375

    GTP_DFF_C /* wrlvl_dqs_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_en_vname (
            .Q (wrlvl_dqs_en),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N56));
    // defparam wrlvl_dqs_en_vname.orig_name = wrlvl_dqs_en;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:350

    GTP_LUT1 /* wrlvl_dqs_en_inv */ #(
            .INIT(2'b01))
        wrlvl_dqs_en_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs [2] ),
            .I0 (wrlvl_dqs_en));
	// LUT = ~I0 ;

    GTP_DFF_C /* wrlvl_dqs_resp */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_dqs_resp_vname (
            .Q (wrlvl_dqs_resp),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N301));
    // defparam wrlvl_dqs_resp_vname.orig_name = wrlvl_dqs_resp;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:383

    GTP_DFF_C /* wrlvl_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_error_vname (
            .Q (wrlvl_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (wl_state_5));
    // defparam wrlvl_error_vname.orig_name = wrlvl_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:569

    GTP_DFF_CE /* \wrlvl_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[0]  (
            .Q (wrlvl_step[0]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[1]  (
            .Q (wrlvl_step[1]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[2]  (
            .Q (wrlvl_step[2]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[3]  (
            .Q (wrlvl_step[3]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[4]  (
            .Q (wrlvl_step[4]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[5]  (
            .Q (wrlvl_step[5]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[6]  (
            .Q (wrlvl_step[6]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433

    GTP_DFF_CE /* \wrlvl_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrlvl_step[7]  (
            .Q (wrlvl_step[7]),
            .C (N0),
            .CE (N136),
            .CLK (ddrphy_clkin),
            .D (N141[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:433


endmodule


module ipsxb_ddrphy_dqs_rddata_align_v1_3_unq12
(
    input [63:0] ddrphy_rdata,
    input N0,
    input ddrphy_clkin,
    input ddrphy_read_valid,
    input dqs_gate_vld,
    input gate_adj_done,
    input rdel_cal_vld,
    output dqs_gate_check_pass,
    output gate_check,
    output rddata_check_pass,
    output rdel_rvalid,
    output read_valid
);
    wire N118;
    wire N315;
    wire [3:0] N331;
    wire _N9;
    wire _N19;
    wire _N21;
    wire _N59037;
    wire _N59042;
    wire _N61918;
    wire _N61919;
    wire _N62877;
    wire _N62881;
    wire _N62885;
    wire _N62889;
    wire _N62893;
    wire _N62901;
    wire _N62905;
    wire _N62909;
    wire _N62913;
    wire _N62917;
    wire _N62921;
    wire _N62925;
    wire _N62929;
    wire _N62933;
    wire _N62936;
    wire _N63448;
    wire _N63456;
    wire _N63460;
    wire _N63464;
    wire _N63468;
    wire _N63472;
    wire _N63476;
    wire _N63480;
    wire _N63481;
    wire _N63487;
    wire _N63495;
    wire _N63499;
    wire _N63503;
    wire _N63507;
    wire _N63510;
    wire _N63514;
    wire [2:0] gdet_next_state;
    wire gdet_state_0;
    wire gdet_state_1;
    wire gdet_state_2;
    wire gdet_state_3;
    wire gdet_state_4;
    wire [63:0] read_data;

    GTP_LUT3 /* N21_2 */ #(
            .INIT(8'b10000000))
        N21_2 (
            .Z (N331[2]),
            .I0 (_N59042),
            .I1 (read_valid),
            .I2 (_N59037));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_and[1][2]  */ #(
            .INIT(8'b01000000))
        \N57_12_and[1][2]  (
            .Z (N315),
            .I0 (gate_adj_done),
            .I1 (gdet_state_1),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N57_12_or[1]  */ #(
            .INIT(8'b11110100))
        \N57_12_or[1]  (
            .Z (gdet_next_state[1]),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (N315));
	// LUT = (I2)|(~I0&I1) ;

    GTP_LUT3 /* \N57_12_or[2]_1  */ #(
            .INIT(8'b11001110))
        \N57_12_or[2]_1  (
            .Z (gdet_next_state[2]),
            .I0 (gdet_state_4),
            .I1 (gdet_state_3),
            .I2 (gate_adj_done));
	// LUT = (I1)|(I0&~I2) ;

    GTP_LUT5 /* N118_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_5 (
            .Z (_N63495),
            .I0 (read_data[22]),
            .I1 (read_data[20]),
            .I2 (read_data[14]),
            .I3 (read_data[12]),
            .I4 (read_data[28]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_9 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N118_9 (
            .Z (_N63499),
            .I0 (read_data[44]),
            .I1 (read_data[38]),
            .I2 (read_data[36]),
            .I3 (read_data[30]),
            .I4 (read_data[46]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N118_13 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N118_13 (
            .Z (_N63503),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[3]),
            .I4 (read_data[62]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N118_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N118_17 (
            .Z (_N63507),
            .I0 (read_data[35]),
            .I1 (read_data[27]),
            .I2 (read_data[19]),
            .I3 (read_data[11]),
            .I4 (read_data[43]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N118_20 */ #(
            .INIT(32'b00010000000000000000000000000000))
        N118_20 (
            .Z (_N63510),
            .I0 (read_data[59]),
            .I1 (read_data[51]),
            .I2 (read_data[6]),
            .I3 (read_data[4]),
            .I4 (gdet_state_3));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT4 /* N118_24 */ #(
            .INIT(16'b1000000000000000))
        N118_24 (
            .Z (_N63514),
            .I0 (_N63503),
            .I1 (_N63499),
            .I2 (_N63495),
            .I3 (_N63507));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT3 /* N118_25 */ #(
            .INIT(8'b10000000))
        N118_25 (
            .Z (N118),
            .I0 (_N63514),
            .I1 (_N63510),
            .I2 (_N59037));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N172_63 */ #(
            .INIT(16'b1000000000000000))
        N172_63 (
            .Z (_N62877),
            .I0 (read_data[19]),
            .I1 (read_data[11]),
            .I2 (read_data[3]),
            .I3 (read_data[27]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N172_67 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N172_67 (
            .Z (_N62881),
            .I0 (read_data[51]),
            .I1 (read_data[43]),
            .I2 (read_data[35]),
            .I3 (read_data[4]),
            .I4 (read_data[59]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N172_71 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_71 (
            .Z (_N62885),
            .I0 (read_data[20]),
            .I1 (read_data[14]),
            .I2 (read_data[12]),
            .I3 (read_data[6]),
            .I4 (read_data[22]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_75 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_75 (
            .Z (_N62889),
            .I0 (read_data[38]),
            .I1 (read_data[36]),
            .I2 (read_data[30]),
            .I3 (read_data[28]),
            .I4 (read_data[44]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_79 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_79 (
            .Z (_N62893),
            .I0 (read_data[60]),
            .I1 (read_data[54]),
            .I2 (read_data[52]),
            .I3 (read_data[46]),
            .I4 (read_data[62]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_83 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_83 (
            .Z (_N59042),
            .I0 (_N62889),
            .I1 (_N62885),
            .I2 (_N62881),
            .I3 (_N62877),
            .I4 (_N62893));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_87 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_87 (
            .Z (_N62901),
            .I0 (read_data[9]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[13]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_91 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_91 (
            .Z (_N62905),
            .I0 (read_data[23]),
            .I1 (read_data[21]),
            .I2 (read_data[17]),
            .I3 (read_data[15]),
            .I4 (read_data[25]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_95 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_95 (
            .Z (_N62909),
            .I0 (read_data[37]),
            .I1 (read_data[33]),
            .I2 (read_data[31]),
            .I3 (read_data[29]),
            .I4 (read_data[39]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_99 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_99 (
            .Z (_N62913),
            .I0 (read_data[49]),
            .I1 (read_data[47]),
            .I2 (read_data[45]),
            .I3 (read_data[41]),
            .I4 (read_data[53]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N172_103 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N172_103 (
            .Z (_N62917),
            .I0 (read_data[61]),
            .I1 (read_data[57]),
            .I2 (read_data[55]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N172_107 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_107 (
            .Z (_N62921),
            .I0 (read_data[16]),
            .I1 (read_data[10]),
            .I2 (read_data[8]),
            .I3 (read_data[2]),
            .I4 (read_data[18]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_111 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_111 (
            .Z (_N62925),
            .I0 (read_data[34]),
            .I1 (read_data[32]),
            .I2 (read_data[26]),
            .I3 (read_data[24]),
            .I4 (read_data[40]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_115 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_115 (
            .Z (_N62929),
            .I0 (read_data[56]),
            .I1 (read_data[50]),
            .I2 (read_data[48]),
            .I3 (read_data[42]),
            .I4 (read_data[58]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N172_119 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N172_119 (
            .Z (_N62933),
            .I0 (_N62913),
            .I1 (_N62909),
            .I2 (_N62905),
            .I3 (_N62901),
            .I4 (_N59042));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N172_122 */ #(
            .INIT(16'b1000000000000000))
        N172_122 (
            .Z (_N62936),
            .I0 (_N62925),
            .I1 (_N62921),
            .I2 (_N62917),
            .I3 (_N62929));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N257_44 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N257_44 (
            .Z (_N63456),
            .I0 (read_data[26]),
            .I1 (read_data[24]),
            .I2 (read_data[18]),
            .I3 (read_data[16]),
            .I4 (read_data[32]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N257_48 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N257_48 (
            .Z (_N63460),
            .I0 (read_data[48]),
            .I1 (read_data[42]),
            .I2 (read_data[40]),
            .I3 (read_data[34]),
            .I4 (read_data[50]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N257_52 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N257_52 (
            .Z (_N63464),
            .I0 (read_data[56]),
            .I1 (read_data[7]),
            .I2 (read_data[5]),
            .I3 (read_data[1]),
            .I4 (read_data[58]));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N257_56 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_56 (
            .Z (_N63468),
            .I0 (read_data[17]),
            .I1 (read_data[15]),
            .I2 (read_data[13]),
            .I3 (read_data[9]),
            .I4 (read_data[21]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_60 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_60 (
            .Z (_N63472),
            .I0 (read_data[31]),
            .I1 (read_data[29]),
            .I2 (read_data[25]),
            .I3 (read_data[23]),
            .I4 (read_data[33]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_64 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_64 (
            .Z (_N63476),
            .I0 (read_data[45]),
            .I1 (read_data[41]),
            .I2 (read_data[39]),
            .I3 (read_data[37]),
            .I4 (read_data[47]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_68 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N257_68 (
            .Z (_N63480),
            .I0 (read_data[57]),
            .I1 (read_data[55]),
            .I2 (read_data[53]),
            .I3 (read_data[49]),
            .I4 (read_data[61]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N257_69 */ #(
            .INIT(32'b00000000000000001000000000000000))
        N257_69 (
            .Z (_N63481),
            .I0 (read_data[10]),
            .I1 (read_data[8]),
            .I2 (read_data[2]),
            .I3 (read_data[0]),
            .I4 (read_data[63]));
	// LUT = I0&I1&I2&I3&~I4 ;

    GTP_LUT4 /* N257_75 */ #(
            .INIT(16'b1000000000000000))
        N257_75 (
            .Z (_N63487),
            .I0 (_N63476),
            .I1 (_N63472),
            .I2 (_N63468),
            .I3 (_N63480));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N257_76 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N257_76 (
            .Z (_N59037),
            .I0 (_N63481),
            .I1 (_N63464),
            .I2 (_N63460),
            .I3 (_N63456),
            .I4 (_N63487));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_DFF_C /* dqs_gate_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_gate_check_pass_vname (
            .Q (dqs_gate_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N118));
    // defparam dqs_gate_check_pass_vname.orig_name = dqs_gate_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:406

    GTP_DFF_C /* gate_check */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gate_check_vname (
            .Q (gate_check),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N315));
    // defparam gate_check_vname.orig_name = gate_check;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:389

    GTP_DFF_P /* gdet_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        gdet_state_0_vname (
            .Q (gdet_state_0),
            .CLK (ddrphy_clkin),
            .D (_N9),
            .P (N0));
    // defparam gdet_state_0_vname.orig_name = gdet_state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_1_vname (
            .Q (gdet_state_1),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[0]));
    // defparam gdet_state_1_vname.orig_name = gdet_state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_2_vname (
            .Q (gdet_state_2),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N19));
    // defparam gdet_state_2_vname.orig_name = gdet_state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_3_vname (
            .Q (gdet_state_3),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N21));
    // defparam gdet_state_3_vname.orig_name = gdet_state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_DFF_C /* gdet_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        gdet_state_4_vname (
            .Q (gdet_state_4),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (gdet_next_state[2]));
    // defparam gdet_state_4_vname.orig_name = gdet_state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT5 /* \gdet_state_fsm[2:0]_15  */ #(
            .INIT(32'b10101010000000001011101000110000))
        \gdet_state_fsm[2:0]_15  (
            .Z (gdet_next_state[0]),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_1),
            .I3 (gdet_state_0),
            .I4 (N331[2]));
	// LUT = (I0&I3)|(~I1&I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT4 /* \gdet_state_fsm[2:0]_20  */ #(
            .INIT(16'b0101000001000100))
        \gdet_state_fsm[2:0]_20  (
            .Z (_N19),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (gdet_state_1),
            .I3 (N331[2]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:270

    GTP_LUT3 /* \gdet_state_fsm[2:0]_22  */ #(
            .INIT(8'b01000000))
        \gdet_state_fsm[2:0]_22  (
            .Z (_N21),
            .I0 (gate_adj_done),
            .I1 (gdet_state_2),
            .I2 (N331[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* \gdet_state_fsm[2:0]_34  */ #(
            .INIT(32'b11011101110011001101010111000000))
        \gdet_state_fsm[2:0]_34  (
            .Z (_N9),
            .I0 (dqs_gate_vld),
            .I1 (gate_adj_done),
            .I2 (gdet_state_4),
            .I3 (gdet_state_0),
            .I4 (_N63448));
	// LUT = (~I0&I3)|(I1&I2)|(I1&I4) ;

    GTP_LUT2 /* \gdet_state_fsm[2:0]_37_2  */ #(
            .INIT(4'b1110))
        \gdet_state_fsm[2:0]_37_2  (
            .Z (_N63448),
            .I0 (gdet_state_1),
            .I1 (gdet_state_2));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* rddata_check_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rddata_check_pass_vname (
            .Q (rddata_check_pass),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61919));
    // defparam rddata_check_pass_vname.orig_name = rddata_check_pass;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:416

    GTP_LUT5 /* rddata_check_pass_ce_mux */ #(
            .INIT(32'b11111111110011001111101011001000))
        rddata_check_pass_ce_mux (
            .Z (_N61919),
            .I0 (gdet_next_state[0]),
            .I1 (N118),
            .I2 (gdet_next_state[2]),
            .I3 (rddata_check_pass),
            .I4 (gdet_next_state[1]));
	// LUT = (I0&I1)|(I0&I3)|(I1&I2)|(I1&I4)|(I2&I3)|(I3&I4) ;

    GTP_DFF_C /* \rddata_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[0]  (
            .Q (read_data[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[1]  (
            .Q (read_data[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[2]  (
            .Q (read_data[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[3]  (
            .Q (read_data[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[4]  (
            .Q (read_data[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[5]  (
            .Q (read_data[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[6]  (
            .Q (read_data[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[7]  (
            .Q (read_data[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[8]  (
            .Q (read_data[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[9]  (
            .Q (read_data[9]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[10]  (
            .Q (read_data[10]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[11]  (
            .Q (read_data[11]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[12]  (
            .Q (read_data[12]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[13]  (
            .Q (read_data[13]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[14]  (
            .Q (read_data[14]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[15]  (
            .Q (read_data[15]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[15]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[16]  (
            .Q (read_data[16]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[16]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[17]  (
            .Q (read_data[17]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[17]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[18]  (
            .Q (read_data[18]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[18]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[19]  (
            .Q (read_data[19]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[19]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[20]  (
            .Q (read_data[20]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[20]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[21]  (
            .Q (read_data[21]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[21]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[22]  (
            .Q (read_data[22]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[22]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[23]  (
            .Q (read_data[23]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[23]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[24]  (
            .Q (read_data[24]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[24]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[25]  (
            .Q (read_data[25]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[25]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[26]  (
            .Q (read_data[26]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[26]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[27]  (
            .Q (read_data[27]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[27]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[28]  (
            .Q (read_data[28]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[28]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[29]  (
            .Q (read_data[29]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[29]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[30]  (
            .Q (read_data[30]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[30]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[31]  (
            .Q (read_data[31]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[31]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[32]  (
            .Q (read_data[32]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[32]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[33]  (
            .Q (read_data[33]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[33]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[34]  (
            .Q (read_data[34]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[34]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[35]  (
            .Q (read_data[35]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[35]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[36]  (
            .Q (read_data[36]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[36]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[37]  (
            .Q (read_data[37]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[37]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[38]  (
            .Q (read_data[38]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[38]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[39]  (
            .Q (read_data[39]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[39]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[40]  (
            .Q (read_data[40]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[40]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[41]  (
            .Q (read_data[41]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[41]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[42]  (
            .Q (read_data[42]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[42]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[43]  (
            .Q (read_data[43]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[43]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[44]  (
            .Q (read_data[44]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[44]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[45]  (
            .Q (read_data[45]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[45]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[46]  (
            .Q (read_data[46]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[46]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[47]  (
            .Q (read_data[47]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[47]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[48]  (
            .Q (read_data[48]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[48]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[49]  (
            .Q (read_data[49]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[49]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[50]  (
            .Q (read_data[50]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[50]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[51]  (
            .Q (read_data[51]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[51]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[52]  (
            .Q (read_data[52]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[52]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[53]  (
            .Q (read_data[53]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[53]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[54]  (
            .Q (read_data[54]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[54]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[55]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[55]  (
            .Q (read_data[55]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[55]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[56]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[56]  (
            .Q (read_data[56]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[56]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[57]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[57]  (
            .Q (read_data[57]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[57]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[58]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[58]  (
            .Q (read_data[58]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[58]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[59]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[59]  (
            .Q (read_data[59]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[59]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[60]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[60]  (
            .Q (read_data[60]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[60]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[61]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[61]  (
            .Q (read_data[61]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[61]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[62]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[62]  (
            .Q (read_data[62]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[62]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_C /* \rddata_r1[63]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rddata_r1[63]  (
            .Q (read_data[63]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rdata[63]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249

    GTP_DFF_P /* rdel_rvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rdel_rvalid_vname (
            .Q (rdel_rvalid),
            .CLK (ddrphy_clkin),
            .D (_N61918),
            .P (N0));
    // defparam rdel_rvalid_vname.orig_name = rdel_rvalid;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:427

    GTP_LUT5 /* rdel_rvalid_ce_mux */ #(
            .INIT(32'b10110011111100110011001111110011))
        rdel_rvalid_ce_mux (
            .Z (_N61918),
            .I0 (_N62936),
            .I1 (rdel_cal_vld),
            .I2 (rdel_rvalid),
            .I3 (read_valid),
            .I4 (_N62933));
	// LUT = (~I1)|(I2&~I3)|(I0&I2&I4) ;

    GTP_DFF_C /* rdvalid_r1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdvalid_r1 (
            .Q (read_valid),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (ddrphy_read_valid));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp:249


endmodule


module ipsxb_ddrphy_dqsi_rdel_cal_v1_2_unq12
(
    input [29:0] N735,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [7:0] default_samp_position,
    input N0,
    input _N538,
    input _N46261,
    input _N46627,
    input _N58354,
    input _N63869,
    input ddrphy_clkin,
    input init_adj_rdel,
    input rdel_calibration,
    input rdel_calibration_d,
    input rdel_calibration_rising,
    input rdel_move_en,
    input rdel_ov,
    input read_data_valid,
    input reinit_adj_rdel,
    output [9:0] cnt,
    output [2:0] rdel_ctrl_wire,
    output [7:0] total_margin_div2,
    output _N45180_3,
    output _N45180_5,
    output _N46994,
    output _N58348,
    output _N58351,
    output _N63409,
    output _N63883,
    output _N63958,
    output adj_rdel_done,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done
);
    wire N108;
    wire [10:0] \N108.co ;
    wire N167;
    wire [10:0] \N167.co ;
    wire [2:0] N247;
    wire [8:0] N285;
    wire N337;
    wire N446;
    wire N570;
    wire N598;
    wire N603;
    wire [9:0] N604;
    wire N607;
    wire [7:0] N608;
    wire N610;
    wire [7:0] N611;
    wire N619;
    wire N680;
    wire N695_inv;
    wire _N2;
    wire _N3;
    wire _N134;
    wire _N138;
    wire _N140;
    wire _N142;
    wire _N276;
    wire _N278;
    wire _N280;
    wire _N3640;
    wire _N5482;
    wire _N5483;
    wire _N5484;
    wire _N5485;
    wire _N5486;
    wire _N5487;
    wire _N5488;
    wire _N5489;
    wire _N5492;
    wire _N5493;
    wire _N5494;
    wire _N5495;
    wire _N5496;
    wire _N5497;
    wire _N5498;
    wire _N5501;
    wire _N5502;
    wire _N5503;
    wire _N5504;
    wire _N5505;
    wire _N5506;
    wire _N5507;
    wire _N5508;
    wire _N5763;
    wire _N5764;
    wire _N5765;
    wire _N5766;
    wire _N5767;
    wire _N5768;
    wire _N5769;
    wire _N5803;
    wire _N5804;
    wire _N5805;
    wire _N5806;
    wire _N5807;
    wire _N5808;
    wire _N5809;
    wire _N12188;
    wire _N47356;
    wire _N51282;
    wire _N61920;
    wire _N61921;
    wire _N61922;
    wire _N61923;
    wire _N62944;
    wire _N63856;
    wire _N63859;
    wire _N63861;
    wire _N63873;
    wire _N63875;
    wire _N63878;
    wire _N63888;
    wire _N63889;
    wire _N63892;
    wire _N63897;
    wire [7:0] left_margin;
    wire [2:0] rdel_ctrl;
    wire [3:0] rdel_ov_d;
    wire rdel_ov_sync;
    wire [7:0] right_margin;
    wire [7:0] samp_win_size;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_8;
    wire state_9;
    wire state_10;
    wire state_11;
    wire [8:0] total_margin;

    GTP_LUT5CARRY /* N85_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_1 (
            .COUT (_N5492),
            .Z (total_margin_div2[0]),
            .CIN (),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_2 (
            .COUT (_N5493),
            .Z (total_margin_div2[1]),
            .CIN (_N5492),
            .I0 (samp_win_size[0]),
            .I1 (samp_win_size[1]),
            .I2 (samp_win_size[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_3 (
            .COUT (_N5494),
            .Z (total_margin_div2[2]),
            .CIN (_N5493),
            .I0 (),
            .I1 (samp_win_size[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_4 (
            .COUT (_N5495),
            .Z (total_margin_div2[3]),
            .CIN (_N5494),
            .I0 (),
            .I1 (samp_win_size[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_5 (
            .COUT (_N5496),
            .Z (total_margin_div2[4]),
            .CIN (_N5495),
            .I0 (),
            .I1 (samp_win_size[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_6 (
            .COUT (_N5497),
            .Z (total_margin_div2[5]),
            .CIN (_N5496),
            .I0 (),
            .I1 (samp_win_size[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_7 (
            .COUT (_N5498),
            .Z (total_margin_div2[6]),
            .CIN (_N5497),
            .I0 (),
            .I1 (samp_win_size[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N85_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N85_8 (
            .COUT (),
            .Z (total_margin_div2[7]),
            .CIN (_N5498),
            .I0 (),
            .I1 (total_margin[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457

    GTP_LUT5CARRY /* N104_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_1 (
            .COUT (_N5482),
            .Z (N604[1]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_2 (
            .COUT (_N5483),
            .Z (N604[2]),
            .CIN (_N5482),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (N695_inv),
            .I3 (cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_3 (
            .COUT (_N5484),
            .Z (N604[3]),
            .CIN (_N5483),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_4 (
            .COUT (_N5485),
            .Z (N604[4]),
            .CIN (_N5484),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_5 (
            .COUT (_N5486),
            .Z (N604[5]),
            .CIN (_N5485),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_6 (
            .COUT (_N5487),
            .Z (N604[6]),
            .CIN (_N5486),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_7 (
            .COUT (_N5488),
            .Z (N604[7]),
            .CIN (_N5487),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_8 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_8 (
            .COUT (_N5489),
            .Z (N604[8]),
            .CIN (_N5488),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* N104_1_9 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N104_1_9 (
            .COUT (),
            .Z (N604[9]),
            .CIN (_N5489),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (N695_inv),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480

    GTP_LUT5CARRY /* \N108.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_0  (
            .COUT (\N108.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_1  (
            .COUT (\N108.co [2] ),
            .Z (),
            .CIN (\N108.co [0] ),
            .I0 (cnt[2]),
            .I1 (default_samp_position[0]),
            .I2 (cnt[3]),
            .I3 (default_samp_position[1]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_2  (
            .COUT (\N108.co [4] ),
            .Z (),
            .CIN (\N108.co [2] ),
            .I0 (cnt[4]),
            .I1 (default_samp_position[2]),
            .I2 (cnt[5]),
            .I3 (default_samp_position[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_3  (
            .COUT (\N108.co [6] ),
            .Z (),
            .CIN (\N108.co [4] ),
            .I0 (cnt[6]),
            .I1 (default_samp_position[4]),
            .I2 (cnt[7]),
            .I3 (default_samp_position[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N108.eq_4  */ #(
            .INIT(32'b00000000000000000000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N108.eq_4  (
            .COUT (N108),
            .Z (),
            .CIN (\N108.co [6] ),
            .I0 (cnt[8]),
            .I1 (default_samp_position[6]),
            .I2 (cnt[9]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:483

    GTP_LUT5CARRY /* \N167.eq_0  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_0  (
            .COUT (\N167.co [0] ),
            .Z (),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = ~I0&~I1 ;
	// CARRY = (1'b0) ? CIN : (~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_1  (
            .COUT (\N167.co [2] ),
            .Z (),
            .CIN (\N167.co [0] ),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[2]),
            .I2 (total_margin_div2[1]),
            .I3 (cnt[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_2  (
            .COUT (\N167.co [4] ),
            .Z (),
            .CIN (\N167.co [2] ),
            .I0 (total_margin_div2[2]),
            .I1 (cnt[4]),
            .I2 (total_margin_div2[3]),
            .I3 (cnt[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_3  (
            .COUT (\N167.co [6] ),
            .Z (),
            .CIN (\N167.co [4] ),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (total_margin_div2[5]),
            .I3 (cnt[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT5CARRY /* \N167.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N167.eq_4  (
            .COUT (N167),
            .Z (),
            .CIN (\N167.co [6] ),
            .I0 (total_margin_div2[6]),
            .I1 (cnt[8]),
            .I2 (total_margin_div2[7]),
            .I3 (cnt[9]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:542

    GTP_LUT4 /* N247_0_2 */ #(
            .INIT(16'b0000001101010111))
        N247_0_2 (
            .Z (N247[0]),
            .I0 (cnt[2]),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (cnt[1]));
	// LUT = (~I0&~I3)|(~I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:570

    GTP_LUT5 /* \N247_1_1_or[0]_1  */ #(
            .INIT(32'b11110000111100001111000011100000))
        \N247_1_1_or[0]_1  (
            .Z (N247[1]),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (cnt[1]),
            .I3 (state_2),
            .I4 (_N47356));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3)|(I2&I4) ;

    GTP_LUT4 /* \N247_1_1_or[0]_3  */ #(
            .INIT(16'b0000000001010100))
        \N247_1_1_or[0]_3  (
            .Z (_N47356),
            .I0 (cnt[2]),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (cnt[3]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_LUT2 /* \N247_1_1_or[0]_4  */ #(
            .INIT(4'b1110))
        \N247_1_1_or[0]_4  (
            .Z (N603),
            .I0 (state_1),
            .I1 (state_6));
	// LUT = (I0)|(I1) ;

    GTP_LUT1 /* N249 */ #(
            .INIT(2'b01))
        N249 (
            .Z (rdel_ctrl_wire[0]),
            .I0 (rdel_ctrl[0]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* N264_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_0 (
            .COUT (_N5763),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_1 (
            .COUT (_N5764),
            .Z (N608[1]),
            .CIN (_N5763),
            .I0 (),
            .I1 (left_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_2 (
            .COUT (_N5765),
            .Z (N608[2]),
            .CIN (_N5764),
            .I0 (),
            .I1 (left_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_3 (
            .COUT (_N5766),
            .Z (N608[3]),
            .CIN (_N5765),
            .I0 (),
            .I1 (left_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_4 (
            .COUT (_N5767),
            .Z (N608[4]),
            .CIN (_N5766),
            .I0 (),
            .I1 (left_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_5 (
            .COUT (_N5768),
            .Z (N608[5]),
            .CIN (_N5767),
            .I0 (),
            .I1 (left_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_6 (
            .COUT (_N5769),
            .Z (N608[6]),
            .CIN (_N5768),
            .I0 (),
            .I1 (left_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N264_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N264_1_7 (
            .COUT (),
            .Z (N608[7]),
            .CIN (_N5769),
            .I0 (),
            .I1 (left_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631

    GTP_LUT5CARRY /* N280_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_0 (
            .COUT (_N5803),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (right_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_1 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_1 (
            .COUT (_N5804),
            .Z (N611[1]),
            .CIN (_N5803),
            .I0 (),
            .I1 (right_margin[1]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_2 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_2 (
            .COUT (_N5805),
            .Z (N611[2]),
            .CIN (_N5804),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_3 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_3 (
            .COUT (_N5806),
            .Z (N611[3]),
            .CIN (_N5805),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_4 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_4 (
            .COUT (_N5807),
            .Z (N611[4]),
            .CIN (_N5806),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_5 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_5 (
            .COUT (_N5808),
            .Z (N611[5]),
            .CIN (_N5807),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_6 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_6 (
            .COUT (_N5809),
            .Z (N611[6]),
            .CIN (_N5808),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N280_1_7 */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N280_1_7 (
            .COUT (),
            .Z (N611[7]),
            .CIN (_N5809),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (rdel_calibration_d),
            .I3 (rdel_calibration),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645

    GTP_LUT5CARRY /* N285_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_1 (
            .COUT (_N5501),
            .Z (N285[0]),
            .CIN (),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_2 (
            .COUT (_N5502),
            .Z (N285[1]),
            .CIN (_N5501),
            .I0 (right_margin[0]),
            .I1 (left_margin[0]),
            .I2 (right_margin[1]),
            .I3 (left_margin[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2&~I3)|(~I1&I2&~I3)|(~I0&I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = ((I2&I3)|(I0&I1&I3)|(I0&I1&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_3 (
            .COUT (_N5503),
            .Z (N285[2]),
            .CIN (_N5502),
            .I0 (),
            .I1 (right_margin[2]),
            .I2 (left_margin[2]),
            .I3 (),
            .I4 (left_margin[2]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_4 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_4 (
            .COUT (_N5504),
            .Z (N285[3]),
            .CIN (_N5503),
            .I0 (),
            .I1 (right_margin[3]),
            .I2 (left_margin[3]),
            .I3 (),
            .I4 (left_margin[3]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_5 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_5 (
            .COUT (_N5505),
            .Z (N285[4]),
            .CIN (_N5504),
            .I0 (),
            .I1 (right_margin[4]),
            .I2 (left_margin[4]),
            .I3 (),
            .I4 (left_margin[4]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_6 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_6 (
            .COUT (_N5506),
            .Z (N285[5]),
            .CIN (_N5505),
            .I0 (),
            .I1 (right_margin[5]),
            .I2 (left_margin[5]),
            .I3 (),
            .I4 (left_margin[5]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_7 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_7 (
            .COUT (_N5507),
            .Z (N285[6]),
            .CIN (_N5506),
            .I0 (),
            .I1 (right_margin[6]),
            .I2 (left_margin[6]),
            .I3 (),
            .I4 (left_margin[6]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_8 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_8 (
            .COUT (_N5508),
            .Z (N285[7]),
            .CIN (_N5507),
            .I0 (),
            .I1 (right_margin[7]),
            .I2 (left_margin[7]),
            .I3 (),
            .I4 (left_margin[7]),
            .ID ());
	// LUT = I2^I1^CIN ;
	// CARRY = (I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT5CARRY /* N285_1_9 */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N285_1_9 (
            .COUT (),
            .Z (N285[8]),
            .CIN (_N5508),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646

    GTP_LUT3 /* N295_mux2 */ #(
            .INIT(8'b01010111))
        N295_mux2 (
            .Z (_N3640),
            .I0 (samp_win_size[3]),
            .I1 (samp_win_size[2]),
            .I2 (samp_win_size[1]));
	// LUT = (~I0)|(~I1&~I2) ;

    GTP_LUT2 /* N337 */ #(
            .INIT(4'b1000))
        N337_vname (
            .Z (N337),
            .I0 (state_11),
            .I1 (rdel_calibration));
    // defparam N337_vname.orig_name = N337;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:688

    GTP_LUT5 /* N446_0_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N446_0_3 (
            .Z (N446),
            .I0 (state_10),
            .I1 (state_7),
            .I2 (state_5),
            .I3 (state_9),
            .I4 (N603));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* \N451_and[0][2]  */ #(
            .INIT(16'b1111111000000000))
        \N451_and[0][2]  (
            .Z (_N12188),
            .I0 (state_7),
            .I1 (state_6),
            .I2 (state_1),
            .I3 (default_samp_position[7]));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT2 /* \N451_or[0]_1  */ #(
            .INIT(4'b1110))
        \N451_or[0]_1  (
            .Z (N680),
            .I0 (state_9),
            .I1 (state_5));
	// LUT = (I0)|(I1) ;

    GTP_LUT5M /* N564_20_3 */ #(
            .INIT(32'b10101000101010001111111111111110))
        N564_20_3 (
            .Z (_N63888),
            .I0 (rdel_move_en),
            .I1 (state_5),
            .I2 (state_9),
            .I3 (state_6),
            .I4 (cnt[3]),
            .ID (state_1));
	// LUT = (I3&~I4)|(I2&~I4)|(I1&~I4)|(ID&~I4)|(I0&I2)|(I0&I1) ;

    GTP_LUT5M /* N564_20_4 */ #(
            .INIT(32'b11101110111011101100110011011100))
        N564_20_4 (
            .Z (_N63889),
            .I0 (state_11),
            .I1 (_N51282),
            .I2 (state_0),
            .I3 (reinit_adj_rdel),
            .I4 (rdel_calibration),
            .ID (init_adj_rdel));
	// LUT = (~ID&I2&~I3&~I4)|(I0&I4)|(I1) ;

    GTP_LUT5M /* N564_20_7 */ #(
            .INIT(32'b11111110111111001111111111111110))
        N564_20_7 (
            .Z (_N63892),
            .I0 (rdel_move_en),
            .I1 (_N63889),
            .I2 (_N63888),
            .I3 (state_7),
            .I4 (N108),
            .ID (state_2));
	// LUT = (I3&~I4)|(ID&~I4)|(I0&I3)|(I2)|(I1) ;

    GTP_LUT3 /* N564_25 */ #(
            .INIT(8'b00001110))
        N564_25 (
            .Z (_N51282),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (rdel_move_en));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* N570 */ #(
            .INIT(16'b0000000000111011))
        N570_vname (
            .Z (N570),
            .I0 (N167),
            .I1 (state_10),
            .I2 (rdel_move_en),
            .I3 (_N63892));
    // defparam N570_vname.orig_name = N570;
	// LUT = (~I1&~I3)|(I0&~I2&~I3) ;

    GTP_LUT5 /* N598_1_2 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N598_1_2 (
            .Z (_N63873),
            .I0 (state_8),
            .I1 (state_4),
            .I2 (state_6),
            .I3 (state_1),
            .I4 (state_0));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N598_1_4 */ #(
            .INIT(32'b10101110101011101111111110101110))
        N598_1_4 (
            .Z (_N63875),
            .I0 (_N63873),
            .I1 (N680),
            .I2 (cnt[3]),
            .I3 (state_7),
            .I4 (N108));
	// LUT = (I0)|(I3&~I4)|(I1&~I2) ;

    GTP_LUT5 /* N598_1_6 */ #(
            .INIT(32'b10111011101010101111101111111010))
        N598_1_6 (
            .Z (N598),
            .I0 (_N63875),
            .I1 (N108),
            .I2 (state_10),
            .I3 (state_2),
            .I4 (N167));
	// LUT = (I0)|(I2&~I4)|(~I1&I3) ;

    GTP_LUT2 /* \N604_1[0]_1  */ #(
            .INIT(4'b0100))
        \N604_1[0]_1  (
            .Z (N604[0]),
            .I0 (cnt[0]),
            .I1 (N695_inv));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:466

    GTP_LUT5 /* N607 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N607_vname (
            .Z (N607),
            .I0 (rdel_move_en),
            .I1 (state_4),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N607_vname.orig_name = N607;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT3 /* \N608[0]_1  */ #(
            .INIT(8'b01000101))
        \N608[0]_1  (
            .Z (N608[0]),
            .I0 (left_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_LUT5 /* N610 */ #(
            .INIT(32'b11111111111111110000100000000000))
        N610_vname (
            .Z (N610),
            .I0 (rdel_move_en),
            .I1 (state_8),
            .I2 (rdel_ov_sync),
            .I3 (read_data_valid),
            .I4 (rdel_calibration_rising));
    // defparam N610_vname.orig_name = N610;
	// LUT = (I4)|(I0&I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT3 /* \N611[0]_1  */ #(
            .INIT(8'b01000101))
        \N611[0]_1  (
            .Z (N611[0]),
            .I0 (right_margin[0]),
            .I1 (rdel_calibration_d),
            .I2 (rdel_calibration));
	// LUT = (~I0&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_LUT4 /* N614_4 */ #(
            .INIT(16'b0000000000000001))
        N614_4 (
            .Z (_N62944),
            .I0 (samp_win_size[6]),
            .I1 (samp_win_size[5]),
            .I2 (samp_win_size[4]),
            .I3 (samp_win_size[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N619_1_2 */ #(
            .INIT(16'b1111111011110000))
        N619_1_2 (
            .Z (_N63897),
            .I0 (state_5),
            .I1 (state_9),
            .I2 (rdel_calib_done),
            .I3 (cnt[3]));
	// LUT = (I2)|(I0&I3)|(I1&I3) ;

    GTP_LUT5 /* N619_1_4 */ #(
            .INIT(32'b11111110111111001110111011001100))
        N619_1_4 (
            .Z (N619),
            .I0 (N108),
            .I1 (_N63897),
            .I2 (state_10),
            .I3 (state_7),
            .I4 (N167));
	// LUT = (I1)|(I0&I3)|(I2&I4) ;

    GTP_LUT5 /* N695_inv */ #(
            .INIT(32'b00000000000000010000000000000011))
        N695_inv_vname (
            .Z (N695_inv),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (state_8),
            .I3 (state_4),
            .I4 (N603));
    // defparam N695_inv_vname.orig_name = N695_inv;
	// LUT = (~I1&~I2&~I3&~I4)|(~I0&~I1&~I2&~I3) ;

    GTP_DFF_C /* adj_rdel_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adj_rdel_done_vname (
            .Q (adj_rdel_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61923));
    // defparam adj_rdel_done_vname.orig_name = adj_rdel_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:660

    GTP_LUT5 /* adj_rdel_done_ce_mux */ #(
            .INIT(32'b11111110110011001111101000000000))
        adj_rdel_done_ce_mux (
            .Z (_N61923),
            .I0 (init_adj_rdel),
            .I1 (state_2),
            .I2 (reinit_adj_rdel),
            .I3 (adj_rdel_done),
            .I4 (N108));
	// LUT = (I0&I3)|(I1&I4)|(I2&I3) ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0),
            .CE (N598),
            .CLK (ddrphy_clkin),
            .D (N604[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* \left_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[0]  (
            .Q (left_margin[0]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[1]  (
            .Q (left_margin[1]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[2]  (
            .Q (left_margin[2]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[3]  (
            .Q (left_margin[3]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[4]  (
            .Q (left_margin[4]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[5]  (
            .Q (left_margin[5]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[6]  (
            .Q (left_margin[6]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_CE /* \left_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \left_margin[7]  (
            .Q (left_margin[7]),
            .C (N0),
            .CE (N607),
            .CLK (ddrphy_clkin),
            .D (N608[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:620

    GTP_DFF_C /* rdel_calib_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_done_vname (
            .Q (rdel_calib_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N337));
    // defparam rdel_calib_done_vname.orig_name = rdel_calib_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:683

    GTP_DFF_C /* rdel_calib_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_calib_error_vname (
            .Q (rdel_calib_error),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61922));
    // defparam rdel_calib_error_vname.orig_name = rdel_calib_error;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:650

    GTP_LUT5M /* rdel_calib_error_ce_mux */ #(
            .INIT(32'b00001000100010000000101010101010))
        rdel_calib_error_ce_mux (
            .Z (_N61922),
            .I0 (_N62944),
            .I1 (_N3640),
            .I2 (rdel_calibration),
            .I3 (state_0),
            .I4 (state_11),
            .ID (rdel_calib_error));
	// LUT = (ID&~I3&~I4)|(ID&~I2&~I4)|(I0&I1&~I3&I4)|(I0&I1&~I2&I4) ;

    GTP_DFF_C /* \rdel_ctrl[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[0]  (
            .Q (rdel_ctrl[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[1]  (
            .Q (rdel_ctrl_wire[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N247[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_DFF_C /* \rdel_ctrl[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ctrl[2]  (
            .Q (rdel_ctrl_wire[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61921));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:564

    GTP_LUT5 /* \rdel_ctrl_ce_mux[2]  */ #(
            .INIT(32'b11111110111111101111111100000000))
        \rdel_ctrl_ce_mux[2]  (
            .Z (_N61921),
            .I0 (_N12188),
            .I1 (state_10),
            .I2 (state_5),
            .I3 (rdel_ctrl_wire[2]),
            .I4 (N446));
	// LUT = (I3&~I4)|(I0&I4)|(I1&I4)|(I2&I4) ;

    GTP_DFF_C /* rdel_move_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_move_done_vname (
            .Q (rdel_move_done),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N619));
    // defparam rdel_move_done_vname.orig_name = rdel_move_done;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:670

    GTP_DFF_C /* \rdel_ov_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[0]  (
            .Q (rdel_ov_d[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[1]  (
            .Q (rdel_ov_d[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[2]  (
            .Q (rdel_ov_d[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* \rdel_ov_d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rdel_ov_d[3]  (
            .Q (rdel_ov_d[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (rdel_ov_d[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_DFF_C /* rdel_ov_sync */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdel_ov_sync_vname (
            .Q (rdel_ov_sync),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (_N61920));
    // defparam rdel_ov_sync_vname.orig_name = rdel_ov_sync;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:369

    GTP_LUT3 /* rdel_ov_sync_ce_mux */ #(
            .INIT(8'b11101000))
        rdel_ov_sync_ce_mux (
            .Z (_N61920),
            .I0 (rdel_ov_d[2]),
            .I1 (rdel_ov_d[3]),
            .I2 (rdel_ov_sync));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_DFF_CE /* \right_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[0]  (
            .Q (right_margin[0]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[1]  (
            .Q (right_margin[1]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[2]  (
            .Q (right_margin[2]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[3]  (
            .Q (right_margin[3]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[4]  (
            .Q (right_margin[4]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[5]  (
            .Q (right_margin[5]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[6]  (
            .Q (right_margin[6]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_CE /* \right_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \right_margin[7]  (
            .Q (right_margin[7]),
            .C (N0),
            .CE (N610),
            .CLK (ddrphy_clkin),
            .D (N611[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N2),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N3));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_1));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N134));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N138));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N140));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N142));
    // defparam state_6_vname.orig_name = state_6;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (state_6));
    // defparam state_7_vname.orig_name = state_7;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N276));
    // defparam state_8_vname.orig_name = state_8;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_9_vname (
            .Q (state_9),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N278));
    // defparam state_9_vname.orig_name = state_9;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N280));
    // defparam state_10_vname.orig_name = state_10;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_DFF_CE /* state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_11_vname (
            .Q (state_11),
            .C (N0),
            .CE (N570),
            .CLK (ddrphy_clkin),
            .D (_N538));
    // defparam state_11_vname.orig_name = state_11;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_3  */ #(
            .INIT(8'b11001110))
        \state_fsm[3:0]_3  (
            .Z (_N2),
            .I0 (state_11),
            .I1 (state_3),
            .I2 (rdel_calibration));
	// LUT = (I1)|(I0&~I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_4  */ #(
            .INIT(8'b11100000))
        \state_fsm[3:0]_4  (
            .Z (_N3),
            .I0 (init_adj_rdel),
            .I1 (reinit_adj_rdel),
            .I2 (state_0));
	// LUT = (I0&I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_135  */ #(
            .INIT(32'b10000010000000000000000000000000))
        \state_fsm[3:0]_135  (
            .Z (_N134),
            .I0 (_N63869),
            .I1 (default_samp_position[1]),
            .I2 (cnt[3]),
            .I3 (state_2),
            .I4 (_N46994));
	// LUT = (I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* \state_fsm[3:0]_139  */ #(
            .INIT(32'b11001110110011000000101000000000))
        \state_fsm[3:0]_139  (
            .Z (_N138),
            .I0 (cnt[3]),
            .I1 (state_0),
            .I2 (rdel_move_en),
            .I3 (state_5),
            .I4 (N735[26]));
	// LUT = (I1&I4)|(I0&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_141  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_141  (
            .Z (_N140),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_143  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_143  (
            .Z (_N142),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_4));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_277  */ #(
            .INIT(32'b00001110000011000000101000000000))
        \state_fsm[3:0]_277  (
            .Z (_N276),
            .I0 (cnt[3]),
            .I1 (state_7),
            .I2 (rdel_move_en),
            .I3 (state_9),
            .I4 (_N58354));
	// LUT = (I0&~I2&I3)|(I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_279  */ #(
            .INIT(8'b01000000))
        \state_fsm[3:0]_279  (
            .Z (_N278),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT3 /* \state_fsm[3:0]_281  */ #(
            .INIT(8'b10110000))
        \state_fsm[3:0]_281  (
            .Z (_N280),
            .I0 (rdel_ov_sync),
            .I1 (read_data_valid),
            .I2 (state_8));
	// LUT = (~I1&I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:459

    GTP_LUT5 /* \state_fsm[3:0]_540_4  */ #(
            .INIT(32'b11111101111111111111111111111101))
        \state_fsm[3:0]_540_4  (
            .Z (_N63883),
            .I0 (state_10),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[8]),
            .I4 (total_margin_div2[6]));
	// LUT = (~I0)|(I1)|(I2)|(I3&~I4)|(~I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_542_2  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_542_2  (
            .Z (_N63878),
            .I0 (total_margin_div2[0]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (total_margin_div2[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_542_4  */ #(
            .INIT(32'b10000010010000010000000000000000))
        \state_fsm[3:0]_542_4  (
            .Z (_N45180_3),
            .I0 (total_margin_div2[3]),
            .I1 (total_margin_div2[2]),
            .I2 (cnt[4]),
            .I3 (cnt[5]),
            .I4 (_N63878));
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* \state_fsm[3:0]_544  */ #(
            .INIT(16'b1001000000001001))
        \state_fsm[3:0]_544  (
            .Z (_N45180_5),
            .I0 (total_margin_div2[4]),
            .I1 (cnt[6]),
            .I2 (cnt[7]),
            .I3 (total_margin_div2[5]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT3 /* \state_fsm[3:0]_3393  */ #(
            .INIT(8'b00000001))
        \state_fsm[3:0]_3393  (
            .Z (_N63409),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] ));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT4 /* \state_fsm[3:0]_3394  */ #(
            .INIT(16'b1000001000000000))
        \state_fsm[3:0]_3394  (
            .Z (_N58348),
            .I0 (_N63409),
            .I1 (default_samp_position[1]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] ),
            .I3 (_N46261));
	// LUT = (I0&~I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3395  */ #(
            .INIT(16'b1010010100100001))
        \state_fsm[3:0]_3395  (
            .Z (_N63856),
            .I0 (default_samp_position[0]),
            .I1 (cnt[6]),
            .I2 (cnt[2]),
            .I3 (default_samp_position[4]));
	// LUT = (~I0&~I1&~I2)|(~I0&~I2&I3)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT4 /* \state_fsm[3:0]_3398  */ #(
            .INIT(16'b1000010010100101))
        \state_fsm[3:0]_3398  (
            .Z (_N63859),
            .I0 (default_samp_position[6]),
            .I1 (cnt[6]),
            .I2 (cnt[8]),
            .I3 (default_samp_position[4]));
	// LUT = (~I0&~I2&~I3)|(I0&I2&~I3)|(~I0&I1&~I2)|(I0&I1&I2) ;

    GTP_LUT4 /* \state_fsm[3:0]_3400  */ #(
            .INIT(16'b1000010000100001))
        \state_fsm[3:0]_3400  (
            .Z (_N63861),
            .I0 (default_samp_position[3]),
            .I1 (cnt[4]),
            .I2 (cnt[5]),
            .I3 (default_samp_position[2]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[3:0]_3402  */ #(
            .INIT(32'b10000000000010000000000000000000))
        \state_fsm[3:0]_3402  (
            .Z (_N46994),
            .I0 (_N63859),
            .I1 (_N63856),
            .I2 (default_samp_position[5]),
            .I3 (cnt[7]),
            .I4 (_N63861));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* \state_fsm[3:0]_3404  */ #(
            .INIT(8'b00000001))
        \state_fsm[3:0]_3404  (
            .Z (_N63958),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] ));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT4 /* \state_fsm[3:0]_3405  */ #(
            .INIT(16'b1000001000000000))
        \state_fsm[3:0]_3405  (
            .Z (_N58351),
            .I0 (_N63958),
            .I1 (default_samp_position[1]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] ),
            .I3 (_N46627));
	// LUT = (I0&~I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_DFF_C /* \total_margin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[0]  (
            .Q (samp_win_size[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[1]  (
            .Q (samp_win_size[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[2]  (
            .Q (samp_win_size[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[3]  (
            .Q (samp_win_size[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[4]  (
            .Q (samp_win_size[4]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[5]  (
            .Q (samp_win_size[5]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[6]  (
            .Q (samp_win_size[6]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[7]  (
            .Q (samp_win_size[7]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635

    GTP_DFF_C /* \total_margin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \total_margin[8]  (
            .Q (total_margin[8]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N285[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:635


endmodule


module ipsxb_ddrphy_wdata_path_adj_v1_0_unq12
(
    input [3:0] phy_wrdata_en_r2,
    input [3:0] phy_wrdata_en_slip4,
    input wrlvl_dqs,
    input wrlvl_dqs_en,
    output [7:0] adj_wrdqs,
    output [3:0] adj_wrdqs_en
);

    GTP_LUT3 /* \N18[0]  */ #(
            .INIT(8'b00000001))
        \N18[0]  (
            .Z (adj_wrdqs_en[0]),
            .I0 (phy_wrdata_en_slip4[0]),
            .I1 (phy_wrdata_en_r2[3]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[1]  */ #(
            .INIT(8'b00000001))
        \N18[1]  (
            .Z (adj_wrdqs_en[1]),
            .I0 (phy_wrdata_en_slip4[1]),
            .I1 (phy_wrdata_en_slip4[0]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[2]  */ #(
            .INIT(8'b00000001))
        \N18[2]  (
            .Z (adj_wrdqs_en[2]),
            .I0 (phy_wrdata_en_slip4[2]),
            .I1 (phy_wrdata_en_slip4[1]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT3 /* \N18[3]  */ #(
            .INIT(8'b00000001))
        \N18[3]  (
            .Z (adj_wrdqs_en[3]),
            .I0 (phy_wrdata_en_slip4[3]),
            .I1 (phy_wrdata_en_slip4[2]),
            .I2 (wrlvl_dqs_en));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT2 /* \N21[0]  */ #(
            .INIT(4'b1011))
        \N21[0]  (
            .Z (adj_wrdqs[0]),
            .I0 (wrlvl_dqs),
            .I1 (wrlvl_dqs_en));
	// LUT = (~I1)|(I0) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp:229


endmodule


module ipsxb_ddrphy_data_slice_v1_4_unq12
(
    input [7:0] adj_wrdata_mask,
    input [63:0] adj_wrdq,
    input [3:0] adj_wrdq_en,
    input [4:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt ,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    input [31:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ,
    input [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ,
    input [7:0] dll_step,
    input [29:0] \dqsi_rdel_cal/N735 ,
    input [7:0] \dqsi_rdel_cal/default_samp_position ,
    input [3:0] \wdata_path_adj/phy_wrdata_en_r2 ,
    input [3:0] \wdata_path_adj/phy_wrdata_en_slip4 ,
    input _N46261,
    input _N46627,
    input _N58216,
    input _N58354,
    input _N58356,
    input _N58664,
    input _N63869,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ,
    input \data_slice_dqs_gate_cal/gatecal/N1 ,
    input ddrphy_clkin,
    input ddrphy_dqs_rst,
    input ddrphy_dqs_training_rstn,
    input ddrphy_ioclk,
    input \dqsi_rdel_cal/_N538 ,
    input \dqsi_rdel_cal/rdel_calibration_d ,
    input \dqsi_rdel_cal/rdel_calibration_rising ,
    input gate_move_en,
    input gatecal_start,
    input init_adj_rdel,
    input rddata_cal,
    input rdel_cal_vld,
    input rdel_calibration,
    input rdel_move_en,
    input reinit_adj_rdel,
    input wrlvl_ck_dly_done,
    input wrlvl_ck_dly_start,
    input wrlvl_dqs_req,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ,
    output [3:0] \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ,
    output [4:0] \data_slice_wrlvl/cnt ,
    output [9:0] \dqsi_rdel_cal/cnt ,
    output [7:0] \dqsi_rdel_cal/total_margin_div2 ,
    output _N45180_3,
    output _N45180_5,
    output _N46994,
    output _N58348,
    output _N58351,
    output _N58652,
    output _N63409,
    output _N63883,
    output _N63958,
    output adj_rdel_done,
    output ck_check_done,
    output \data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ,
    output \data_slice_dqs_gate_cal/gatecal/gate_state_2 ,
    output \data_slice_wrlvl/wl_state_4 ,
    output dm,
    output dqs_gate_vld,
    output gate_adj_done,
    output gate_cal_error,
    output gate_check_error,
    output gate_check_pass,
    output rddata_check_pass,
    output rdel_calib_done,
    output rdel_calib_error,
    output rdel_move_done,
    output read_valid,
    output wrlvl_ck_dly_flag,
    output wrlvl_dqs_resp,
    output wrlvl_error,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire [7:0] adj_wrdqs;
    wire [3:0] adj_wrdqs_en;
    wire ddrphy_dgts;
    wire ddrphy_gatei;
    wire [63:0] ddrphy_rdata;
    wire ddrphy_read_valid;
    wire [33:0] debug_data;
    wire [7:0] dq_in;
    wire [7:0] dq_in_dly;
    wire [1:0] dqs_drift;
    wire dqs_gate_check_pass;
    wire [3:0] dqs_gate_ctrl;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire gate_check;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire [2:0] rdel_ctrl;
    wire rdel_ov;
    wire read_data_valid;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;
    wire wrlvl_dqs;
    wire wrlvl_dqs_en;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating ;
    wire \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating ;
    wire \data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[0]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[1]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[3]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[4]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[5]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[6]_floating ;
    wire \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[7]_floating ;
    wire \data_slice_wrlvl_cnt[1]_floating ;
    wire \dqsi_rdel_cal_cnt[2]_floating ;
    wire \dqsi_rdel_cal_cnt[4]_floating ;
    wire \dqsi_rdel_cal_cnt[5]_floating ;
    wire \dqsi_rdel_cal_cnt[6]_floating ;
    wire \dqsi_rdel_cal_cnt[7]_floating ;
    wire \dqsi_rdel_cal_cnt[8]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[0]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[1]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[2]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[3]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[4]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[5]_floating ;
    wire \dqsi_rdel_cal_total_margin_div2[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[1]_floating ;
    wire \wdata_path_adj_adj_wrdqs[2]_floating ;
    wire \wdata_path_adj_adj_wrdqs[3]_floating ;
    wire \wdata_path_adj_adj_wrdqs[4]_floating ;
    wire \wdata_path_adj_adj_wrdqs[5]_floating ;
    wire \wdata_path_adj_adj_wrdqs[6]_floating ;
    wire \wdata_path_adj_adj_wrdqs[7]_floating ;

    ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3_unq12 data_slice_dqs_gate_cal (
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating , \data_slice_dqs_gate_cal_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating }),
            .\dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .dqs_gate_ctrl (dqs_gate_ctrl),
            .read_clk_ctrl ({\data_slice_dqs_gate_cal_read_clk_ctrl[2]_floating , debug_data[5], debug_data[4]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .\dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .gate_cal_error (gate_cal_error),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .\gatecal/dqs_gate_vld_r  (\data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\gatecal/gate_state_2  (\data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            ._N58356 (_N58356),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0  (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .rddata_cal (rddata_cal));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:546

    ipsxb_ddrphy_data_slice_wrlvl_v1_4_unq12 data_slice_wrlvl (
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs  ({\data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[7]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[6]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[5]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[4]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[3]_floating , adj_wrdqs[2], \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[1]_floating , \data_slice_wrlvl_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/adj_wrdqs[0]_floating }),
            .cnt ({\data_slice_wrlvl/cnt [4] , \data_slice_wrlvl/cnt [3] , \data_slice_wrlvl/cnt [2] , \data_slice_wrlvl_cnt[1]_floating , \data_slice_wrlvl/cnt [0] }),
            .wrlvl_step ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly  (dq_in_dly),
            ._N58652 (_N58652),
            .ck_check_done (ck_check_done),
            .ddrphy_gatei (ddrphy_gatei),
            .wl_state_4 (\data_slice_wrlvl/wl_state_4 ),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en),
            .wrlvl_dqs_resp (wrlvl_dqs_resp),
            .wrlvl_error (wrlvl_error),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            ._N58216 (_N58216),
            ._N58664 (_N58664),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .ddrphy_clkin (ddrphy_clkin),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:521

    GTP_ISERDES /* \dq_loop[0].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[0].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[7], ddrphy_rdata[6], ddrphy_rdata[5], ddrphy_rdata[4], ddrphy_rdata[3], ddrphy_rdata[2], ddrphy_rdata[1], ddrphy_rdata[0]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[0]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[0].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[0].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[0]),
            .DI (dq_in[0]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[1].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[1].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[15], ddrphy_rdata[14], ddrphy_rdata[13], ddrphy_rdata[12], ddrphy_rdata[11], ddrphy_rdata[10], ddrphy_rdata[9], ddrphy_rdata[8]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[1]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[1].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[1].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[1]),
            .DI (dq_in[1]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[2].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[2].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[23], ddrphy_rdata[22], ddrphy_rdata[21], ddrphy_rdata[20], ddrphy_rdata[19], ddrphy_rdata[18], ddrphy_rdata[17], ddrphy_rdata[16]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[2]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[2].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[2].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[2]),
            .DI (dq_in[2]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[3].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[3].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[31], ddrphy_rdata[30], ddrphy_rdata[29], ddrphy_rdata[28], ddrphy_rdata[27], ddrphy_rdata[26], ddrphy_rdata[25], ddrphy_rdata[24]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[3]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[3].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[3].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[3]),
            .DI (dq_in[3]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[4].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[4].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[39], ddrphy_rdata[38], ddrphy_rdata[37], ddrphy_rdata[36], ddrphy_rdata[35], ddrphy_rdata[34], ddrphy_rdata[33], ddrphy_rdata[32]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[4]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[4].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[4].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[4]),
            .DI (dq_in[4]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[5].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[5].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[47], ddrphy_rdata[46], ddrphy_rdata[45], ddrphy_rdata[44], ddrphy_rdata[43], ddrphy_rdata[42], ddrphy_rdata[41], ddrphy_rdata[40]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[5]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[5].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[5].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[5]),
            .DI (dq_in[5]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({adj_wrdq[15], adj_wrdq[14], adj_wrdq[13], adj_wrdq[12], adj_wrdq[11], adj_wrdq[10], adj_wrdq[9], adj_wrdq[8]}),
            .TI (adj_wrdq_en),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[6].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[6].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[55], ddrphy_rdata[54], ddrphy_rdata[53], ddrphy_rdata[52], ddrphy_rdata[51], ddrphy_rdata[50], ddrphy_rdata[49], ddrphy_rdata[48]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[6]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[6].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[6].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[6]),
            .DI (dq_in[6]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_ISERDES /* \dq_loop[7].DQ0_GTP_ISERDES  */ #(
            .ISERDES_MODE("IMDES8"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        \dq_loop[7].DQ0_GTP_ISERDES  (
            .DO ({ddrphy_rdata[63], ddrphy_rdata[62], ddrphy_rdata[61], ddrphy_rdata[60], ddrphy_rdata[59], ddrphy_rdata[58], ddrphy_rdata[57], ddrphy_rdata[56]}),
            .RADDR (ififo_raddr),
            .WADDR (ififo_waddr),
            .DESCLK (ddrphy_ioclk),
            .DI (dq_in_dly[7]),
            .ICLK (dqsi_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:773

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_IODELAY /* \dq_loop[7].u_iodelay_dq  */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        \dq_loop[7].u_iodelay_dq  (
            .DELAY_OB (),
            .DO (dq_in_dly[7]),
            .DI (dq_in[7]),
            .DIRECTION (1'b0),
            .LOAD_N (1'b0),
            .MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:762

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({adj_wrdq[7], adj_wrdq[6], adj_wrdq[5], adj_wrdq[4], adj_wrdq[3], adj_wrdq[2], adj_wrdq[1], adj_wrdq[0]}),
            .TI (adj_wrdq_en),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    ipsxb_ddrphy_dqs_rddata_align_v1_3_unq12 dqs_rddata_align (
            .ddrphy_rdata (ddrphy_rdata),
            .dqs_gate_check_pass (dqs_gate_check_pass),
            .gate_check (gate_check),
            .rddata_check_pass (rddata_check_pass),
            .rdel_rvalid (read_data_valid),
            .read_valid (read_valid),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_read_valid (ddrphy_read_valid),
            .dqs_gate_vld (dqs_gate_vld),
            .gate_adj_done (gate_adj_done),
            .rdel_cal_vld (rdel_cal_vld));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:613

    ipsxb_ddrphy_dqsi_rdel_cal_v1_2_unq12 dqsi_rdel_cal (
            .cnt ({\dqsi_rdel_cal/cnt [9] , \dqsi_rdel_cal_cnt[8]_floating , \dqsi_rdel_cal_cnt[7]_floating , \dqsi_rdel_cal_cnt[6]_floating , \dqsi_rdel_cal_cnt[5]_floating , \dqsi_rdel_cal_cnt[4]_floating , \dqsi_rdel_cal/cnt [3] , \dqsi_rdel_cal_cnt[2]_floating , \dqsi_rdel_cal/cnt [1] , \dqsi_rdel_cal/cnt [0] }),
            .rdel_ctrl_wire (rdel_ctrl),
            .total_margin_div2 ({\dqsi_rdel_cal/total_margin_div2 [7] , \dqsi_rdel_cal_total_margin_div2[6]_floating , \dqsi_rdel_cal_total_margin_div2[5]_floating , \dqsi_rdel_cal_total_margin_div2[4]_floating , \dqsi_rdel_cal_total_margin_div2[3]_floating , \dqsi_rdel_cal_total_margin_div2[2]_floating , \dqsi_rdel_cal_total_margin_div2[1]_floating , \dqsi_rdel_cal_total_margin_div2[0]_floating }),
            .N735 ({1'bz, 1'bz, 1'bz, \dqsi_rdel_cal/N735 [26] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .default_samp_position ({\dqsi_rdel_cal/default_samp_position [7] , \dqsi_rdel_cal/default_samp_position [6] , \dqsi_rdel_cal/default_samp_position [5] , \dqsi_rdel_cal/default_samp_position [4] , \dqsi_rdel_cal/default_samp_position [3] , \dqsi_rdel_cal/default_samp_position [2] , \dqsi_rdel_cal/default_samp_position [1] , \dqsi_rdel_cal/default_samp_position [0] }),
            ._N45180_3 (_N45180_3),
            ._N45180_5 (_N45180_5),
            ._N46994 (_N46994),
            ._N58348 (_N58348),
            ._N58351 (_N58351),
            ._N63409 (_N63409),
            ._N63883 (_N63883),
            ._N63958 (_N63958),
            .adj_rdel_done (adj_rdel_done),
            .rdel_calib_done (rdel_calib_done),
            .rdel_calib_error (rdel_calib_error),
            .rdel_move_done (rdel_move_done),
            .N0 (\data_slice_dqs_gate_cal/gatecal/N1 ),
            ._N538 (\dqsi_rdel_cal/_N538 ),
            ._N46261 (_N46261),
            ._N46627 (_N46627),
            ._N58354 (_N58354),
            ._N63869 (_N63869),
            .ddrphy_clkin (ddrphy_clkin),
            .init_adj_rdel (init_adj_rdel),
            .rdel_calibration (rdel_calibration),
            .rdel_calibration_d (\dqsi_rdel_cal/rdel_calibration_d ),
            .rdel_calibration_rising (\dqsi_rdel_cal/rdel_calibration_rising ),
            .rdel_move_en (rdel_move_en),
            .rdel_ov (rdel_ov),
            .read_data_valid (read_data_valid),
            .reinit_adj_rdel (reinit_adj_rdel));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:584

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({debug_data[33], debug_data[32], debug_data[31], debug_data[30], debug_data[29], debug_data[28], debug_data[27], debug_data[26]}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL (dqs_gate_ctrl),
            .READ_CLK_CTRL ({1'b0, debug_data[5], debug_data[4]}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (ddrphy_gatei),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (rdel_ctrl[2]),
            .R_LOAD_N (rdel_ctrl[0]),
            .R_MOVE (rdel_ctrl[1]),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [24] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask [8] , adj_wrdata_mask[0], adj_wrdata_mask[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[2], 1'b0, adj_wrdqs[0]}),
            .TI (adj_wrdqs_en),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802

    ipsxb_ddrphy_wdata_path_adj_v1_0_unq12 wdata_path_adj (
            .adj_wrdqs ({\wdata_path_adj_adj_wrdqs[7]_floating , \wdata_path_adj_adj_wrdqs[6]_floating , \wdata_path_adj_adj_wrdqs[5]_floating , \wdata_path_adj_adj_wrdqs[4]_floating , \wdata_path_adj_adj_wrdqs[3]_floating , \wdata_path_adj_adj_wrdqs[2]_floating , \wdata_path_adj_adj_wrdqs[1]_floating , adj_wrdqs[0]}),
            .adj_wrdqs_en (adj_wrdqs_en),
            .phy_wrdata_en_r2 ({\wdata_path_adj/phy_wrdata_en_r2 [3] , 1'bz, 1'bz, 1'bz}),
            .phy_wrdata_en_slip4 ({\wdata_path_adj/phy_wrdata_en_slip4 [3] , \wdata_path_adj/phy_wrdata_en_slip4 [2] , \wdata_path_adj/phy_wrdata_en_slip4 [1] , \wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .wrlvl_dqs (wrlvl_dqs),
            .wrlvl_dqs_en (wrlvl_dqs_en));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:639


endmodule


module ipsxb_ddrphy_control_path_adj_v1_0
(
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_cke ,
    input [3:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_odt ,
    input [59:0] phy_addr,
    input N0,
    input ddrphy_clkin,
    output [119:0] adj_addr,
    output [7:0] adj_cke,
    output [7:0] adj_odt
);

    GTP_DFF_C /* \phy_addr_r[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_addr_r[3]  (
            .Q (adj_addr[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (phy_addr[53]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp:187

    GTP_DFF_C /* \phy_cke_r[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_cke_r[3]  (
            .Q (adj_cke[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_cke [0] ));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp:187

    GTP_DFF_C /* \phy_odt_r[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \phy_odt_r[3]  (
            .Q (adj_odt[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_odt [2] ));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp:187


endmodule


module ipsxb_rst_sync_v1_1_1_unq6
(
    input N0,
    input clk,
    output [0:0] sig_synced
);
    wire [0:0] sig_async_r1;

    GTP_DFF_C /* \sig_async_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sig_async_r1[0]  (
            .Q (sig_async_r1[0]),
            .C (N0),
            .CLK (clk),
            .D (1'b1));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25

    GTP_DFF_C /* \sig_async_r2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sig_async_r2[0]  (
            .Q (sig_synced[0]),
            .C (N0),
            .CLK (clk),
            .D (sig_async_r1[0]));
	// ../ipcore/DDR_IPC/rtl/ipsxb_rst_sync_v1_1.v:25


endmodule


module ipsxb_ddrphy_slice_rddata_align_v1_0
(
    input [3:0] dqs_read_valid,
    input N0,
    input ddrphy_clkin,
    output [3:0] dqs_read_valid_r
);
    wire [3:0] N1063;

    GTP_LUT5 /* \N1063[0]_1  */ #(
            .INIT(32'b11111111000000010000000000000000))
        \N1063[0]_1  (
            .Z (N1063[0]),
            .I0 (dqs_read_valid_r[3]),
            .I1 (dqs_read_valid_r[2]),
            .I2 (dqs_read_valid_r[1]),
            .I3 (dqs_read_valid_r[0]),
            .I4 (dqs_read_valid[0]));
	// LUT = (I3&I4)|(~I0&~I1&~I2&I4) ;

    GTP_LUT5 /* \N1063[1]_1  */ #(
            .INIT(32'b11110000111100010000000000000000))
        \N1063[1]_1  (
            .Z (N1063[1]),
            .I0 (dqs_read_valid_r[3]),
            .I1 (dqs_read_valid_r[2]),
            .I2 (dqs_read_valid_r[1]),
            .I3 (dqs_read_valid_r[0]),
            .I4 (dqs_read_valid[1]));
	// LUT = (I2&I4)|(~I0&~I1&~I3&I4) ;

    GTP_LUT5 /* \N1063[2]_1  */ #(
            .INIT(32'b11001100110011010000000000000000))
        \N1063[2]_1  (
            .Z (N1063[2]),
            .I0 (dqs_read_valid_r[3]),
            .I1 (dqs_read_valid_r[2]),
            .I2 (dqs_read_valid_r[1]),
            .I3 (dqs_read_valid_r[0]),
            .I4 (dqs_read_valid[2]));
	// LUT = (I1&I4)|(~I0&~I2&~I3&I4) ;

    GTP_LUT5 /* \N1063[3]_1  */ #(
            .INIT(32'b10101010101010110000000000000000))
        \N1063[3]_1  (
            .Z (N1063[3]),
            .I0 (dqs_read_valid_r[3]),
            .I1 (dqs_read_valid_r[2]),
            .I2 (dqs_read_valid_r[1]),
            .I3 (dqs_read_valid_r[0]),
            .I4 (dqs_read_valid[3]));
	// LUT = (I0&I4)|(~I1&~I2&~I3&I4) ;

    GTP_DFF_C /* \dqs_read_valid_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_read_valid_r[0]  (
            .Q (dqs_read_valid_r[0]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N1063[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp:151

    GTP_DFF_C /* \dqs_read_valid_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_read_valid_r[1]  (
            .Q (dqs_read_valid_r[1]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N1063[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp:151

    GTP_DFF_C /* \dqs_read_valid_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_read_valid_r[2]  (
            .Q (dqs_read_valid_r[2]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N1063[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp:151

    GTP_DFF_C /* \dqs_read_valid_r[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_read_valid_r[3]  (
            .Q (dqs_read_valid_r[3]),
            .C (N0),
            .CLK (ddrphy_clkin),
            .D (N1063[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp:151


endmodule


module ipsxb_ddrphy_slice_top_v1_4
(
    input [119:0] adj_addr,
    input [23:0] adj_ba,
    input [7:0] adj_cas_n,
    input [7:0] adj_cke,
    input [7:0] adj_cs_n,
    input [7:0] adj_odt,
    input [7:0] adj_ras_n,
    input [7:0] adj_we_n,
    input [31:0] adj_wrdata_mask,
    input [8:0] ddrphy_ioclk,
    input [7:0] dll_step,
    input [4:0] mc_rl,
    input [59:0] phy_addr,
    input [11:0] phy_ba,
    input [255:0] phy_wrdata,
    input [3:0] phy_wrdata_en,
    input [3:0] read_cmd,
    input N25,
    input ddrphy_clkin,
    input ddrphy_dqs_rst,
    input ddrphy_dqs_training_rstn,
    input gate_move_en,
    input gatecal_start,
    input \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input init_adj_rdel,
    input rddata_cal,
    input rdel_calibration,
    input rdel_move_en,
    input reinit_adj_rdel,
    input \u_logic_rstn_sync/N0 ,
    input wrlvl_dqs_req,
    output [3:0] adj_rdel_done_tmp,
    output [3:0] gate_cal_error_tmp,
    output [9:0] \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output [3:0] rddata_check_pass_tmp,
    output [3:0] rdel_calib_done_tmp,
    output [3:0] rdel_move_done_tmp,
    output [3:0] \u_slice_rddata_align/dqs_read_valid_r ,
    output _N45177_3,
    output _N45177_5,
    output _N45178_3,
    output _N45178_5,
    output _N45179_3,
    output _N45179_5,
    output _N45180_3,
    output _N45180_5,
    output _N62954,
    output _N63113,
    output _N63423,
    output _N63883,
    output adj_rdel_done,
    output gate_adj_done,
    output gate_check_error,
    output gate_check_pass,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_we_n,
    output rddata_check_pass,
    output rdel_calib_error,
    output rdel_move_done,
    output wrlvl_ck_dly_start_rst,
    output wrlvl_dqs_resp,
    output wrlvl_error,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire [2:0] N31;
    wire [2:0] N32;
    wire N43;
    wire N1814;
    wire _N5896;
    wire _N5897;
    wire _N5898;
    wire _N5899;
    wire _N5900;
    wire _N5901;
    wire _N5902;
    wire _N33004;
    wire _N33055;
    wire _N33083;
    wire _N33122;
    wire _N33156;
    wire _N33194;
    wire _N33223;
    wire _N33251;
    wire _N46261;
    wire _N46627;
    wire _N46994;
    wire _N58212;
    wire _N58214;
    wire _N58216;
    wire _N58280;
    wire _N58300;
    wire _N58309;
    wire _N58348;
    wire _N58351;
    wire _N58354;
    wire _N58356;
    wire _N58652;
    wire _N58654;
    wire _N58663;
    wire _N58664;
    wire _N61839;
    wire _N63085;
    wire _N63086;
    wire _N63409;
    wire _N63869;
    wire _N63958;
    wire [3:0] ck_check_done_tmp;
    wire [2:0] ck_dly_cnt;
    wire [7:0] ck_dly_set_bin;
    wire [31:0] ck_dly_set_bin_tmp;
    wire [3:0] dqs_read_valid;
    wire [3:0] gate_adj_done_tmp;
    wire [3:0] gate_check_error_tmp;
    wire [3:0] gate_check_pass_tmp;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en ;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux ;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 ;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 ;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 ;
    wire [4:0] \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N456 ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ;
    wire [29:0] \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N735 ;
    wire [7:0] \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position ;
    wire [7:0] \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_rising ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d ;
    wire \i_dqs_group[0].u_ddrphy_data_slice/rdel_cal_vld ;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2 ;
    wire [3:0] \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 ;
    wire [3:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ;
    wire [3:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ;
    wire [3:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ;
    wire [3:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ;
    wire [3:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ;
    wire [3:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ;
    wire [4:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 ;
    wire [4:0] \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt ;
    wire \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ;
    wire [7:0] \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position ;
    wire [3:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ;
    wire [3:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ;
    wire [3:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ;
    wire [3:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ;
    wire [3:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ;
    wire [3:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ;
    wire [4:0] \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ;
    wire \i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ;
    wire [3:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj ;
    wire [3:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 ;
    wire [3:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 ;
    wire [3:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 ;
    wire [3:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 ;
    wire [3:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src ;
    wire \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ;
    wire \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ;
    wire [4:0] \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt ;
    wire \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ;
    wire \i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ;
    wire [3:0] ioclk_ca;
    wire logic_ck_rstn;
    wire [14:0] pado_mem_a;
    wire [2:0] pado_mem_ba;
    wire pado_mem_cas_n;
    wire pado_mem_ck;
    wire pado_mem_cke;
    wire pado_mem_cs_n;
    wire pado_mem_odt;
    wire pado_mem_ras_n;
    wire pado_mem_we_n;
    wire [14:0] padt_mem_a;
    wire [2:0] padt_mem_ba;
    wire padt_mem_cas_n;
    wire padt_mem_ck;
    wire padt_mem_cke;
    wire padt_mem_cs_n;
    wire padt_mem_odt;
    wire padt_mem_ras_n;
    wire padt_mem_we_n;
    wire [3:0] rdel_calib_error_tmp;
    wire [3:0] wclk_ca;
    wire wrlvl_ck_dly_done;
    wire [3:0] wrlvl_ck_dly_flag_tmp;
    wire wrlvl_ck_dly_start;
    wire [3:0] wrlvl_dqs_resp_tmp;
    wire [3:0] wrlvl_error_tmp;
    wire \i_ca_group[0].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[0].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_ca_group[1].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[1].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_ca_group[2].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[2].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_ca_group[3].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[3].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_wrlvl/cnt[2]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_data_slice_wrlvl/cnt[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[0]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[2]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[4]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[5]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[6]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[7]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[8]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[9]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[10]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[11]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[12]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[13]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[14]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[15]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[16]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[17]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[18]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[19]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[20]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[21]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[22]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[23]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[24]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[25]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[27]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[28]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[29]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/default_samp_position[7]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[4]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[5]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[6]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[7]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_wdata_path_adj/phy_wrdata_en_r2[0]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_wdata_path_adj/phy_wrdata_en_r2[1]_floating ;
    wire \i_dqs_group[0].u_ddrphy_data_slice_wdata_path_adj/phy_wrdata_en_r2[2]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[2]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[4]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[5]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[6]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[7]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[8]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[0]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[1]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[2]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[3]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[2]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[4]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[5]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[6]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[7]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[8]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_data_slice_wrlvl/cnt[1]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[2]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[4]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[5]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[6]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[7]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[8]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \u_control_path_adj_adj_addr[1]_floating ;
    wire \u_control_path_adj_adj_addr[2]_floating ;
    wire \u_control_path_adj_adj_addr[3]_floating ;
    wire \u_control_path_adj_adj_addr[4]_floating ;
    wire \u_control_path_adj_adj_addr[5]_floating ;
    wire \u_control_path_adj_adj_addr[6]_floating ;
    wire \u_control_path_adj_adj_addr[7]_floating ;
    wire \u_control_path_adj_adj_addr[8]_floating ;
    wire \u_control_path_adj_adj_addr[9]_floating ;
    wire \u_control_path_adj_adj_addr[10]_floating ;
    wire \u_control_path_adj_adj_addr[11]_floating ;
    wire \u_control_path_adj_adj_addr[12]_floating ;
    wire \u_control_path_adj_adj_addr[13]_floating ;
    wire \u_control_path_adj_adj_addr[14]_floating ;
    wire \u_control_path_adj_adj_addr[15]_floating ;
    wire \u_control_path_adj_adj_addr[16]_floating ;
    wire \u_control_path_adj_adj_addr[17]_floating ;
    wire \u_control_path_adj_adj_addr[18]_floating ;
    wire \u_control_path_adj_adj_addr[19]_floating ;
    wire \u_control_path_adj_adj_addr[20]_floating ;
    wire \u_control_path_adj_adj_addr[21]_floating ;
    wire \u_control_path_adj_adj_addr[22]_floating ;
    wire \u_control_path_adj_adj_addr[23]_floating ;
    wire \u_control_path_adj_adj_addr[24]_floating ;
    wire \u_control_path_adj_adj_addr[25]_floating ;
    wire \u_control_path_adj_adj_addr[26]_floating ;
    wire \u_control_path_adj_adj_addr[27]_floating ;
    wire \u_control_path_adj_adj_addr[28]_floating ;
    wire \u_control_path_adj_adj_addr[29]_floating ;
    wire \u_control_path_adj_adj_addr[30]_floating ;
    wire \u_control_path_adj_adj_addr[31]_floating ;
    wire \u_control_path_adj_adj_addr[32]_floating ;
    wire \u_control_path_adj_adj_addr[33]_floating ;
    wire \u_control_path_adj_adj_addr[34]_floating ;
    wire \u_control_path_adj_adj_addr[35]_floating ;
    wire \u_control_path_adj_adj_addr[36]_floating ;
    wire \u_control_path_adj_adj_addr[37]_floating ;
    wire \u_control_path_adj_adj_addr[38]_floating ;
    wire \u_control_path_adj_adj_addr[39]_floating ;
    wire \u_control_path_adj_adj_addr[40]_floating ;
    wire \u_control_path_adj_adj_addr[41]_floating ;
    wire \u_control_path_adj_adj_addr[42]_floating ;
    wire \u_control_path_adj_adj_addr[43]_floating ;
    wire \u_control_path_adj_adj_addr[44]_floating ;
    wire \u_control_path_adj_adj_addr[45]_floating ;
    wire \u_control_path_adj_adj_addr[46]_floating ;
    wire \u_control_path_adj_adj_addr[47]_floating ;
    wire \u_control_path_adj_adj_addr[48]_floating ;
    wire \u_control_path_adj_adj_addr[49]_floating ;
    wire \u_control_path_adj_adj_addr[50]_floating ;
    wire \u_control_path_adj_adj_addr[51]_floating ;
    wire \u_control_path_adj_adj_addr[52]_floating ;
    wire \u_control_path_adj_adj_addr[53]_floating ;
    wire \u_control_path_adj_adj_addr[54]_floating ;
    wire \u_control_path_adj_adj_addr[55]_floating ;
    wire \u_control_path_adj_adj_addr[56]_floating ;
    wire \u_control_path_adj_adj_addr[57]_floating ;
    wire \u_control_path_adj_adj_addr[58]_floating ;
    wire \u_control_path_adj_adj_addr[59]_floating ;
    wire \u_control_path_adj_adj_addr[60]_floating ;
    wire \u_control_path_adj_adj_addr[61]_floating ;
    wire \u_control_path_adj_adj_addr[62]_floating ;
    wire \u_control_path_adj_adj_addr[63]_floating ;
    wire \u_control_path_adj_adj_addr[64]_floating ;
    wire \u_control_path_adj_adj_addr[65]_floating ;
    wire \u_control_path_adj_adj_addr[66]_floating ;
    wire \u_control_path_adj_adj_addr[67]_floating ;
    wire \u_control_path_adj_adj_addr[68]_floating ;
    wire \u_control_path_adj_adj_addr[69]_floating ;
    wire \u_control_path_adj_adj_addr[70]_floating ;
    wire \u_control_path_adj_adj_addr[71]_floating ;
    wire \u_control_path_adj_adj_addr[72]_floating ;
    wire \u_control_path_adj_adj_addr[73]_floating ;
    wire \u_control_path_adj_adj_addr[74]_floating ;
    wire \u_control_path_adj_adj_addr[75]_floating ;
    wire \u_control_path_adj_adj_addr[76]_floating ;
    wire \u_control_path_adj_adj_addr[77]_floating ;
    wire \u_control_path_adj_adj_addr[78]_floating ;
    wire \u_control_path_adj_adj_addr[79]_floating ;
    wire \u_control_path_adj_adj_addr[80]_floating ;
    wire \u_control_path_adj_adj_addr[81]_floating ;
    wire \u_control_path_adj_adj_addr[82]_floating ;
    wire \u_control_path_adj_adj_addr[83]_floating ;
    wire \u_control_path_adj_adj_addr[84]_floating ;
    wire \u_control_path_adj_adj_addr[85]_floating ;
    wire \u_control_path_adj_adj_addr[86]_floating ;
    wire \u_control_path_adj_adj_addr[87]_floating ;
    wire \u_control_path_adj_adj_addr[88]_floating ;
    wire \u_control_path_adj_adj_addr[89]_floating ;
    wire \u_control_path_adj_adj_addr[90]_floating ;
    wire \u_control_path_adj_adj_addr[91]_floating ;
    wire \u_control_path_adj_adj_addr[92]_floating ;
    wire \u_control_path_adj_adj_addr[93]_floating ;
    wire \u_control_path_adj_adj_addr[94]_floating ;
    wire \u_control_path_adj_adj_addr[95]_floating ;
    wire \u_control_path_adj_adj_addr[96]_floating ;
    wire \u_control_path_adj_adj_addr[97]_floating ;
    wire \u_control_path_adj_adj_addr[98]_floating ;
    wire \u_control_path_adj_adj_addr[99]_floating ;
    wire \u_control_path_adj_adj_addr[100]_floating ;
    wire \u_control_path_adj_adj_addr[101]_floating ;
    wire \u_control_path_adj_adj_addr[102]_floating ;
    wire \u_control_path_adj_adj_addr[103]_floating ;
    wire \u_control_path_adj_adj_addr[104]_floating ;
    wire \u_control_path_adj_adj_addr[105]_floating ;
    wire \u_control_path_adj_adj_addr[106]_floating ;
    wire \u_control_path_adj_adj_addr[107]_floating ;
    wire \u_control_path_adj_adj_addr[108]_floating ;
    wire \u_control_path_adj_adj_addr[109]_floating ;
    wire \u_control_path_adj_adj_addr[110]_floating ;
    wire \u_control_path_adj_adj_addr[111]_floating ;
    wire \u_control_path_adj_adj_addr[112]_floating ;
    wire \u_control_path_adj_adj_addr[113]_floating ;
    wire \u_control_path_adj_adj_addr[114]_floating ;
    wire \u_control_path_adj_adj_addr[115]_floating ;
    wire \u_control_path_adj_adj_addr[116]_floating ;
    wire \u_control_path_adj_adj_addr[117]_floating ;
    wire \u_control_path_adj_adj_addr[118]_floating ;
    wire \u_control_path_adj_adj_addr[119]_floating ;
    wire \u_control_path_adj_adj_cke[1]_floating ;
    wire \u_control_path_adj_adj_cke[2]_floating ;
    wire \u_control_path_adj_adj_cke[3]_floating ;
    wire \u_control_path_adj_adj_cke[4]_floating ;
    wire \u_control_path_adj_adj_cke[5]_floating ;
    wire \u_control_path_adj_adj_cke[6]_floating ;
    wire \u_control_path_adj_adj_cke[7]_floating ;
    wire \u_control_path_adj_adj_odt[1]_floating ;
    wire \u_control_path_adj_adj_odt[2]_floating ;
    wire \u_control_path_adj_adj_odt[3]_floating ;
    wire \u_control_path_adj_adj_odt[4]_floating ;
    wire \u_control_path_adj_adj_odt[5]_floating ;
    wire \u_control_path_adj_adj_odt[6]_floating ;
    wire \u_control_path_adj_adj_odt[7]_floating ;

    GTP_LUT4 /* N9_4 */ #(
            .INIT(16'b1111111111111110))
        N9_4 (
            .Z (wrlvl_error),
            .I0 (wrlvl_error_tmp[2]),
            .I1 (wrlvl_error_tmp[1]),
            .I2 (wrlvl_error_tmp[0]),
            .I3 (wrlvl_error_tmp[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N10_4 */ #(
            .INIT(16'b1000000000000000))
        N10_4 (
            .Z (wrlvl_dqs_resp),
            .I0 (wrlvl_dqs_resp_tmp[2]),
            .I1 (wrlvl_dqs_resp_tmp[1]),
            .I2 (wrlvl_dqs_resp_tmp[0]),
            .I3 (wrlvl_dqs_resp_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N11_4 */ #(
            .INIT(16'b1111111111111110))
        N11_4 (
            .Z (wrlvl_ck_dly_start),
            .I0 (wrlvl_ck_dly_flag_tmp[2]),
            .I1 (wrlvl_ck_dly_flag_tmp[1]),
            .I2 (wrlvl_ck_dly_flag_tmp[0]),
            .I3 (wrlvl_ck_dly_flag_tmp[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N12_4 */ #(
            .INIT(16'b1000000000000000))
        N12_4 (
            .Z (wrlvl_ck_dly_done),
            .I0 (ck_check_done_tmp[2]),
            .I1 (ck_check_done_tmp[1]),
            .I2 (ck_check_done_tmp[0]),
            .I3 (ck_check_done_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N13_4 */ #(
            .INIT(16'b1000000000000000))
        N13_4 (
            .Z (adj_rdel_done),
            .I0 (adj_rdel_done_tmp[2]),
            .I1 (adj_rdel_done_tmp[1]),
            .I2 (adj_rdel_done_tmp[0]),
            .I3 (adj_rdel_done_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N15_4 */ #(
            .INIT(16'b1111111111111110))
        N15_4 (
            .Z (rdel_calib_error),
            .I0 (rdel_calib_error_tmp[2]),
            .I1 (rdel_calib_error_tmp[1]),
            .I2 (rdel_calib_error_tmp[0]),
            .I3 (rdel_calib_error_tmp[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N16_4 */ #(
            .INIT(16'b1000000000000000))
        N16_4 (
            .Z (rdel_move_done),
            .I0 (rdel_move_done_tmp[2]),
            .I1 (rdel_move_done_tmp[1]),
            .I2 (rdel_move_done_tmp[0]),
            .I3 (rdel_move_done_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N17_7 */ #(
            .INIT(16'b1000000000000000))
        N17_7 (
            .Z (gate_check_pass),
            .I0 (gate_check_pass_tmp[2]),
            .I1 (gate_check_pass_tmp[1]),
            .I2 (gate_check_pass_tmp[0]),
            .I3 (gate_check_pass_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N18_4 */ #(
            .INIT(16'b1000000000000000))
        N18_4 (
            .Z (gate_adj_done),
            .I0 (gate_adj_done_tmp[2]),
            .I1 (gate_adj_done_tmp[1]),
            .I2 (gate_adj_done_tmp[0]),
            .I3 (gate_adj_done_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N20_4 */ #(
            .INIT(16'b1000000000000000))
        N20_4 (
            .Z (rddata_check_pass),
            .I0 (rddata_check_pass_tmp[2]),
            .I1 (rddata_check_pass_tmp[1]),
            .I2 (rddata_check_pass_tmp[0]),
            .I3 (rddata_check_pass_tmp[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N21_4 */ #(
            .INIT(16'b1111111111111110))
        N21_4 (
            .Z (gate_check_error),
            .I0 (gate_check_error_tmp[2]),
            .I1 (gate_check_error_tmp[1]),
            .I2 (gate_check_error_tmp[0]),
            .I3 (gate_check_error_tmp[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* N31_sum1 */ #(
            .INIT(4'b0110))
        N31_sum1 (
            .Z (N31[1]),
            .I0 (ck_dly_cnt[0]),
            .I1 (ck_dly_cnt[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N31_sum2 */ #(
            .INIT(8'b01101010))
        N31_sum2 (
            .Z (N31[2]),
            .I0 (ck_dly_cnt[2]),
            .I1 (ck_dly_cnt[0]),
            .I2 (ck_dly_cnt[1]));
	// LUT = (I0&~I2)|(I0&~I1)|(~I0&I1&I2) ;

    GTP_LUT3 /* N32 */ #(
            .INIT(8'b00010011))
        N32_vname (
            .Z (N32[0]),
            .I0 (ck_dly_cnt[2]),
            .I1 (ck_dly_cnt[0]),
            .I2 (ck_dly_cnt[1]));
    // defparam N32_vname.orig_name = N32;
	// LUT = (~I1&~I2)|(~I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:449

    GTP_INV N43_vname (
            .Z (N43),
            .I (logic_ck_rstn));
    // defparam N43_vname.orig_name = N43;

    GTP_LUT5CARRY /* N48_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_0 (
            .COUT (_N5896),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (ck_dly_set_bin[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_1 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_1 (
            .COUT (_N5897),
            .Z (_N33055),
            .CIN (_N5896),
            .I0 (),
            .I1 (ck_dly_set_bin[1]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_2 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_2 (
            .COUT (_N5898),
            .Z (_N33083),
            .CIN (_N5897),
            .I0 (),
            .I1 (ck_dly_set_bin[2]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_3 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_3 (
            .COUT (_N5899),
            .Z (_N33122),
            .CIN (_N5898),
            .I0 (),
            .I1 (ck_dly_set_bin[3]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_4 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_4 (
            .COUT (_N5900),
            .Z (_N33156),
            .CIN (_N5899),
            .I0 (),
            .I1 (ck_dly_set_bin[4]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_5 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_5 (
            .COUT (_N5901),
            .Z (_N33194),
            .CIN (_N5900),
            .I0 (),
            .I1 (ck_dly_set_bin[5]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_6 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_6 (
            .COUT (_N5902),
            .Z (_N33223),
            .CIN (_N5901),
            .I0 (),
            .I1 (ck_dly_set_bin[6]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[6]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT5CARRY /* N48_1_7 */ #(
            .INIT(32'b01101111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N48_1_7 (
            .COUT (),
            .Z (_N33251),
            .CIN (_N5902),
            .I0 (),
            .I1 (ck_dly_set_bin[7]),
            .I2 (wrlvl_ck_dly_done),
            .I3 (ck_dly_set_bin_tmp[7]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I2&I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479

    GTP_LUT4 /* N1814_1 */ #(
            .INIT(16'b0111111100101010))
        N1814_1 (
            .Z (N1814),
            .I0 (wrlvl_ck_dly_done),
            .I1 (ck_dly_cnt[1]),
            .I2 (ck_dly_cnt[2]),
            .I3 (wrlvl_ck_dly_start));
	// LUT = (I0&~I2)|(I0&~I1)|(~I0&I3) ;

    GTP_DFF_CE /* \ck_dly_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_cnt[0]  (
            .Q (ck_dly_cnt[0]),
            .C (N25),
            .CE (wrlvl_ck_dly_done),
            .CLK (ddrphy_clkin),
            .D (N32[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:441

    GTP_DFF_CE /* \ck_dly_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_cnt[1]  (
            .Q (ck_dly_cnt[1]),
            .C (N25),
            .CE (wrlvl_ck_dly_done),
            .CLK (ddrphy_clkin),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:441

    GTP_DFF_CE /* \ck_dly_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_cnt[2]  (
            .Q (ck_dly_cnt[2]),
            .C (N25),
            .CE (wrlvl_ck_dly_done),
            .CLK (ddrphy_clkin),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:441

    GTP_DFF_CE /* \ck_dly_set_bin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[0]  (
            .Q (ck_dly_set_bin[0]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33004));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DFF_CE /* \ck_dly_set_bin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[1]  (
            .Q (ck_dly_set_bin[1]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33055));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DFF_CE /* \ck_dly_set_bin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[2]  (
            .Q (ck_dly_set_bin[2]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33083));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DFF_CE /* \ck_dly_set_bin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[3]  (
            .Q (ck_dly_set_bin[3]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33122));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DFF_CE /* \ck_dly_set_bin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[4]  (
            .Q (ck_dly_set_bin[4]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33156));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DFF_CE /* \ck_dly_set_bin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[5]  (
            .Q (ck_dly_set_bin[5]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33194));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DFF_CE /* \ck_dly_set_bin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[6]  (
            .Q (ck_dly_set_bin[6]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33223));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_LUT3 /* \ck_dly_set_bin[7:0]_1924  */ #(
            .INIT(8'b01011100))
        \ck_dly_set_bin[7:0]_1924  (
            .Z (_N33004),
            .I0 (ck_dly_set_bin[0]),
            .I1 (ck_dly_set_bin_tmp[0]),
            .I2 (wrlvl_ck_dly_done));
	// LUT = (I1&~I2)|(~I0&I2) ;

    GTP_DFF_CE /* \ck_dly_set_bin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ck_dly_set_bin[7]  (
            .Q (ck_dly_set_bin[7]),
            .C (N43),
            .CE (N1814),
            .CLK (ddrphy_clkin),
            .D (_N33251));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:471

    GTP_DDC_E1 /* \i_ca_group[0].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[0].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 (ck_dly_set_bin),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[0]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[0]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[6]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    GTP_DDC_E1 /* \i_ca_group[1].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[1].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 (ck_dly_set_bin),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[1]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[1]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[0]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    GTP_DDC_E1 /* \i_ca_group[2].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[2].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 (ck_dly_set_bin),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[2]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[2]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[6]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    GTP_DDC_E1 /* \i_ca_group[3].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[3].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 (ck_dly_set_bin),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[3]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[3]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[0]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (ddrphy_dqs_rst),
            .RST_TRAINING_N (ddrphy_dqs_training_rstn),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    ipsxb_ddrphy_data_slice_v1_4 \i_dqs_group[0].u_ddrphy_data_slice  (
            .dq ({mem_dq[7], mem_dq[6], mem_dq[5], mem_dq[4], mem_dq[3], mem_dq[2], mem_dq[1], mem_dq[0]}),
            .adj_wrdq_en ({\i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [3] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [2] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [1] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .ck_dly_set_bin_tra ({ck_dly_set_bin_tmp[7], ck_dly_set_bin_tmp[6], ck_dly_set_bin_tmp[5], ck_dly_set_bin_tmp[4], ck_dly_set_bin_tmp[3], ck_dly_set_bin_tmp[2], ck_dly_set_bin_tmp[1], ck_dly_set_bin_tmp[0]}),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({\i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({\i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({\i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({\i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , \i_dqs_group[0].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .\data_slice_wrlvl/cnt  ({\i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \i_dqs_group[0].u_ddrphy_data_slice_data_slice_wrlvl/cnt[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice_data_slice_wrlvl/cnt[2]_floating , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\dqsi_rdel_cal/N735  ({\i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[29]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[28]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[27]_floating , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N735 [26] , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[25]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[24]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[23]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[22]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[21]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[20]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[19]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[18]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[17]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[16]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[15]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[14]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[13]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[12]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[11]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[10]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[9]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[8]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[7]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[6]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[5]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[4]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[2]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/N735[0]_floating }),
            .\dqsi_rdel_cal/cnt  ({\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [8] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [7] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [6] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [5] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [4] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\dqsi_rdel_cal/default_samp_position  ({\i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/default_samp_position[7]_floating , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\dqsi_rdel_cal/init_dqsi_value  ({\i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[7]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[6]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[5]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/init_dqsi_value[4]_floating , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [0] }),
            .\dqsi_rdel_cal/total_margin_div2  ({\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\wdata_path_adj/phy_wrdata_en_r2  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2 [3] , \i_dqs_group[0].u_ddrphy_data_slice_wdata_path_adj/phy_wrdata_en_r2[2]_floating , \i_dqs_group[0].u_ddrphy_data_slice_wdata_path_adj/phy_wrdata_en_r2[1]_floating , \i_dqs_group[0].u_ddrphy_data_slice_wdata_path_adj/phy_wrdata_en_r2[0]_floating }),
            .\wdata_path_adj/phy_wrdata_en_slip4  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [3] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [2] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [1] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .adj_wrdq ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[194], 1'bz, 1'bz, 1'bz, phy_wrdata[66], 1'bz, 1'bz, phy_wrdata[225], phy_wrdata[193], phy_wrdata[161], phy_wrdata[129], phy_wrdata[97], phy_wrdata[65], phy_wrdata[33], phy_wrdata[1], phy_wrdata[224], phy_wrdata[192], phy_wrdata[160], phy_wrdata[128], phy_wrdata[96], phy_wrdata[64], phy_wrdata[32], phy_wrdata[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , 1'bz, \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, 1'bz, \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[2], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[0]}),
            .dll_step (dll_step),
            .mc_rl (mc_rl),
            .phy_wrdata_en (phy_wrdata_en),
            .read_cmd ({1'bz, read_cmd[2], 1'bz, read_cmd[0]}),
            .dqs (mem_dqs[0]),
            .dqs_n (mem_dqs_n[0]),
            ._N45177_3 (_N45177_3),
            ._N45177_5 (_N45177_5),
            ._N58212 (_N58212),
            ._N58214 (_N58214),
            ._N58216 (_N58216),
            ._N58356 (_N58356),
            ._N58654 (_N58654),
            ._N63113 (_N63113),
            .adj_rdel_done (adj_rdel_done_tmp[0]),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ),
            .ck_check_done (ck_check_done_tmp[0]),
            .\data_slice_wrlvl/wl_state_4  (\i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .dm (mem_dm[0]),
            .\dqsi_rdel_cal/N456  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N456 ),
            .\dqsi_rdel_cal/rdel_calibration_d  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d ),
            .\dqsi_rdel_cal/rdel_calibration_rising  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_rising ),
            .\dqsi_rdel_cal/reinit_adj_rdel_d  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d ),
            .gate_adj_done (gate_adj_done_tmp[0]),
            .gate_cal_error (gate_cal_error_tmp[0]),
            .gate_check_error (gate_check_error_tmp[0]),
            .gate_check_pass (gate_check_pass_tmp[0]),
            .rddata_check_pass (rddata_check_pass_tmp[0]),
            .rdel_cal_vld (\i_dqs_group[0].u_ddrphy_data_slice/rdel_cal_vld ),
            .rdel_calib_done (rdel_calib_done_tmp[0]),
            .rdel_calib_error (rdel_calib_error_tmp[0]),
            .rdel_move_done (rdel_move_done_tmp[0]),
            .read_valid (dqs_read_valid[0]),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag_tmp[0]),
            .wrlvl_dqs_resp (wrlvl_dqs_resp_tmp[0]),
            .wrlvl_error (wrlvl_error_tmp[0]),
            ._N58280 (_N58280),
            ._N58300 (_N58300),
            ._N58652 (_N58652),
            ._N58663 (_N58663),
            ._N63085 (_N63085),
            ._N63086 (_N63086),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en  (\i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld  (\i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ),
            .\data_slice_dqs_gate_cal/gatecal/N1  (N25),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .ddrphy_dqs_training_rstn (ddrphy_dqs_training_rstn),
            .ddrphy_ioclk (ddrphy_ioclk[3]),
            .\dqsi_rdel_cal/N635  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ),
            .\dqsi_rdel_cal/_N538  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .init_adj_rdel (init_adj_rdel),
            .rddata_cal (rddata_cal),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_data_slice_v1_4_unq8 \i_dqs_group[1].u_ddrphy_data_slice  (
            .dq ({mem_dq[15], mem_dq[14], mem_dq[13], mem_dq[12], mem_dq[11], mem_dq[10], mem_dq[9], mem_dq[8]}),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \i_dqs_group[1].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating , \i_dqs_group[1].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating , \i_dqs_group[1].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\data_slice_wrlvl/cnt  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\dqsi_rdel_cal/cnt  ({\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[8]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[7]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[6]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[5]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[4]_floating , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[2]_floating , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\dqsi_rdel_cal/default_samp_position  ({\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [7] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\dqsi_rdel_cal/total_margin_div2  ({\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating , \i_dqs_group[1].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .adj_wrdata_mask ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[2], 1'bz, 1'bz}),
            .adj_wrdq ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[225], phy_wrdata[193], phy_wrdata[161], phy_wrdata[129], phy_wrdata[97], phy_wrdata[65], phy_wrdata[33], phy_wrdata[1], phy_wrdata[224], phy_wrdata[194], phy_wrdata[160], phy_wrdata[128], phy_wrdata[96], phy_wrdata[66], phy_wrdata[32], phy_wrdata[0]}),
            .adj_wrdq_en ({\i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [3] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [2] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [1] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({1'bz, \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({1'bz, \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , 1'bz, \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[0]}),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .\data_slice_wrlvl/N500  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 [4] , 1'bz, 1'bz, 1'bz, 1'bz}),
            .dll_step (dll_step),
            .\dqsi_rdel_cal/N735  ({1'bz, 1'bz, 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N735 [26] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\dqsi_rdel_cal/init_dqsi_value  ({1'bz, 1'bz, 1'bz, 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/init_dqsi_value [0] }),
            .\wdata_path_adj/phy_wrdata_en_r2  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2 [3] , 1'bz, 1'bz, 1'bz}),
            .\wdata_path_adj/phy_wrdata_en_slip4  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [3] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [2] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [1] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .dqs (mem_dqs[1]),
            .dqs_n (mem_dqs_n[1]),
            ._N45178_3 (_N45178_3),
            ._N45178_5 (_N45178_5),
            ._N46261 (_N46261),
            ._N58280 (_N58280),
            ._N58309 (_N58309),
            ._N58354 (_N58354),
            ._N58663 (_N58663),
            ._N58664 (_N58664),
            ._N63085 (_N63085),
            ._N63086 (_N63086),
            ._N63423 (_N63423),
            ._N63869 (_N63869),
            .adj_rdel_done (adj_rdel_done_tmp[1]),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N635 ),
            .ck_check_done (ck_check_done_tmp[1]),
            .\data_slice_wrlvl/wl_state_4  (\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .dm (mem_dm[1]),
            .gate_adj_done (gate_adj_done_tmp[1]),
            .gate_cal_error (gate_cal_error_tmp[1]),
            .gate_check_error (gate_check_error_tmp[1]),
            .gate_check_pass (gate_check_pass_tmp[1]),
            .rddata_check_pass (rddata_check_pass_tmp[1]),
            .rdel_calib_done (rdel_calib_done_tmp[1]),
            .rdel_calib_error (rdel_calib_error_tmp[1]),
            .rdel_move_done (rdel_move_done_tmp[1]),
            .read_valid (dqs_read_valid[1]),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag_tmp[1]),
            .wrlvl_dqs_resp (wrlvl_dqs_resp_tmp[1]),
            .wrlvl_error (wrlvl_error_tmp[1]),
            ._N46994 (_N46994),
            ._N58212 (_N58212),
            ._N58348 (_N58348),
            ._N58654 (_N58654),
            ._N63409 (_N63409),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld  (\i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .\data_slice_dqs_gate_cal/gatecal/N1  (N25),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .ddrphy_dqs_training_rstn (ddrphy_dqs_training_rstn),
            .ddrphy_ioclk (ddrphy_ioclk[3]),
            .\dqsi_rdel_cal/N456  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N456 ),
            .\dqsi_rdel_cal/_N538  (\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\dqsi_rdel_cal/rdel_calibration_d  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d ),
            .\dqsi_rdel_cal/rdel_calibration_rising  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_rising ),
            .\dqsi_rdel_cal/reinit_adj_rdel_d  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d ),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .init_adj_rdel (init_adj_rdel),
            .rddata_cal (rddata_cal),
            .rdel_cal_vld (\i_dqs_group[0].u_ddrphy_data_slice/rdel_cal_vld ),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_data_slice_v1_4_unq10 \i_dqs_group[2].u_ddrphy_data_slice  (
            .dq ({mem_dq[23], mem_dq[22], mem_dq[21], mem_dq[20], mem_dq[19], mem_dq[18], mem_dq[17], mem_dq[16]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500 [4] , \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[3]_floating , \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[2]_floating , \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[1]_floating , \i_dqs_group[2].u_ddrphy_data_slice_axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N500[0]_floating }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \i_dqs_group[2].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating , \i_dqs_group[2].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating , \i_dqs_group[2].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\data_slice_wrlvl/cnt  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\dqsi_rdel_cal/cnt  ({\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[8]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[7]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[6]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[5]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[4]_floating , \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[2]_floating , \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\dqsi_rdel_cal/total_margin_div2  ({\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating , \i_dqs_group[2].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .adj_wrdata_mask ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[0]}),
            .adj_wrdq ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[225], phy_wrdata[193], phy_wrdata[161], phy_wrdata[129], phy_wrdata[97], phy_wrdata[65], phy_wrdata[33], phy_wrdata[1], phy_wrdata[224], phy_wrdata[194], phy_wrdata[160], phy_wrdata[128], phy_wrdata[96], phy_wrdata[66], phy_wrdata[32], phy_wrdata[0]}),
            .adj_wrdq_en ({\i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [3] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [2] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [1] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [8] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [7] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [6] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [5] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [4] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[2], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .dll_step (dll_step),
            .\dqsi_rdel_cal/N735  ({1'bz, 1'bz, 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N735 [26] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\dqsi_rdel_cal/default_samp_position  ({\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [7] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\wdata_path_adj/phy_wrdata_en_r2  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2 [3] , 1'bz, 1'bz, 1'bz}),
            .\wdata_path_adj/phy_wrdata_en_slip4  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [3] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [2] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [1] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .dqs (mem_dqs[2]),
            .dqs_n (mem_dqs_n[2]),
            ._N45179_3 (_N45179_3),
            ._N45179_5 (_N45179_5),
            ._N46627 (_N46627),
            ._N58300 (_N58300),
            ._N62954 (_N62954),
            .adj_rdel_done (adj_rdel_done_tmp[2]),
            .ck_check_done (ck_check_done_tmp[2]),
            .\data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\data_slice_dqs_gate_cal/gatecal/gate_state_2  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\data_slice_wrlvl/dq_vld  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/dq_vld ),
            .\data_slice_wrlvl/wl_state_4  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .dm (mem_dm[2]),
            .dqs_gate_vld (\i_dqs_group[2].u_ddrphy_data_slice/dqs_gate_vld ),
            .gate_adj_done (gate_adj_done_tmp[2]),
            .gate_cal_error (gate_cal_error_tmp[2]),
            .gate_check_error (gate_check_error_tmp[2]),
            .gate_check_pass (gate_check_pass_tmp[2]),
            .rddata_check_pass (rddata_check_pass_tmp[2]),
            .rdel_calib_done (rdel_calib_done_tmp[2]),
            .rdel_calib_error (rdel_calib_error_tmp[2]),
            .rdel_move_done (rdel_move_done_tmp[2]),
            .read_valid (dqs_read_valid[2]),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag_tmp[2]),
            .wrlvl_dqs_en (\i_dqs_group[2].u_ddrphy_data_slice/wrlvl_dqs_en ),
            .wrlvl_dqs_resp (wrlvl_dqs_resp_tmp[2]),
            .wrlvl_error (wrlvl_error_tmp[2]),
            ._N58214 (_N58214),
            ._N58309 (_N58309),
            ._N58351 (_N58351),
            ._N58663 (_N58663),
            ._N63958 (_N63958),
            .\data_slice_dqs_gate_cal/gatecal/N1  (N25),
            .\data_slice_wrlvl/N449  (\i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N449 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .ddrphy_dqs_training_rstn (ddrphy_dqs_training_rstn),
            .ddrphy_ioclk (ddrphy_ioclk[3]),
            .\dqsi_rdel_cal/_N538  (\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\dqsi_rdel_cal/rdel_calibration_d  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d ),
            .\dqsi_rdel_cal/rdel_calibration_rising  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_rising ),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .init_adj_rdel (init_adj_rdel),
            .rddata_cal (rddata_cal),
            .rdel_cal_vld (\i_dqs_group[0].u_ddrphy_data_slice/rdel_cal_vld ),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_data_slice_v1_4_unq12 \i_dqs_group[3].u_ddrphy_data_slice  (
            .dq ({mem_dq[31], mem_dq[30], mem_dq[29], mem_dq[28], mem_dq[27], mem_dq[26], mem_dq[25], mem_dq[24]}),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4 [3] , \i_dqs_group[3].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]_floating , \i_dqs_group[3].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]_floating , \i_dqs_group[3].u_ddrphy_data_slice_data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]_floating }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [0] }),
            .\data_slice_wrlvl/cnt  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [2] , \i_dqs_group[3].u_ddrphy_data_slice_data_slice_wrlvl/cnt[1]_floating , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\dqsi_rdel_cal/cnt  ({\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[8]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[7]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[6]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[5]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[4]_floating , \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/cnt[2]_floating , \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\dqsi_rdel_cal/total_margin_div2  ({\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[6]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[5]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[4]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[3]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[2]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[1]_floating , \i_dqs_group[3].u_ddrphy_data_slice_dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .adj_wrdata_mask ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[0]}),
            .adj_wrdq ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[225], phy_wrdata[193], phy_wrdata[161], phy_wrdata[129], phy_wrdata[97], phy_wrdata[65], phy_wrdata[33], phy_wrdata[1], phy_wrdata[224], phy_wrdata[194], phy_wrdata[160], phy_wrdata[128], phy_wrdata[96], phy_wrdata[66], phy_wrdata[32], phy_wrdata[0]}),
            .adj_wrdq_en ({\i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [3] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [2] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [1] , \i_dqs_group[0].u_ddrphy_data_slice/adj_wrdq_en [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt  ({\i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [4] , 1'bz, 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [1] , \i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , 1'bz, \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [3] , 1'bz, \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [1] , \i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_wrdata_mask  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_wrdata_mask[2], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj  ({\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [2] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1] , \i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2 [0] }),
            .\data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3  ({1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [2] , 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3 [0] }),
            .dll_step (dll_step),
            .\dqsi_rdel_cal/N735  ({1'bz, 1'bz, 1'bz, \i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N735 [26] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\dqsi_rdel_cal/default_samp_position  ({\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [7] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [6] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [5] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [4] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [3] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [2] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [1] , \i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position [0] }),
            .\wdata_path_adj/phy_wrdata_en_r2  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2 [3] , 1'bz, 1'bz, 1'bz}),
            .\wdata_path_adj/phy_wrdata_en_slip4  ({\i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [3] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [2] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [1] , \i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_slip4 [0] }),
            .dqs (mem_dqs[3]),
            .dqs_n (mem_dqs_n[3]),
            ._N45180_3 (_N45180_3),
            ._N45180_5 (_N45180_5),
            ._N46994 (_N46994),
            ._N58348 (_N58348),
            ._N58351 (_N58351),
            ._N58652 (_N58652),
            ._N63409 (_N63409),
            ._N63883 (_N63883),
            ._N63958 (_N63958),
            .adj_rdel_done (adj_rdel_done_tmp[3]),
            .ck_check_done (ck_check_done_tmp[3]),
            .\data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r  (\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r ),
            .\data_slice_dqs_gate_cal/gatecal/gate_state_2  (\i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 ),
            .\data_slice_wrlvl/wl_state_4  (\i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .dm (mem_dm[3]),
            .dqs_gate_vld (\i_dqs_group[3].u_ddrphy_data_slice/dqs_gate_vld ),
            .gate_adj_done (gate_adj_done_tmp[3]),
            .gate_cal_error (gate_cal_error_tmp[3]),
            .gate_check_error (gate_check_error_tmp[3]),
            .gate_check_pass (gate_check_pass_tmp[3]),
            .rddata_check_pass (rddata_check_pass_tmp[3]),
            .rdel_calib_done (rdel_calib_done_tmp[3]),
            .rdel_calib_error (rdel_calib_error_tmp[3]),
            .rdel_move_done (rdel_move_done_tmp[3]),
            .read_valid (dqs_read_valid[3]),
            .wrlvl_ck_dly_flag (wrlvl_ck_dly_flag_tmp[3]),
            .wrlvl_dqs_resp (wrlvl_dqs_resp_tmp[3]),
            .wrlvl_error (wrlvl_error_tmp[3]),
            ._N46261 (_N46261),
            ._N46627 (_N46627),
            ._N58216 (_N58216),
            ._N58354 (_N58354),
            ._N58356 (_N58356),
            ._N58664 (_N58664),
            ._N63869 (_N63869),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4  (\i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 ),
            .\data_slice_dqs_gate_cal/gatecal/N1  (N25),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .ddrphy_dqs_training_rstn (ddrphy_dqs_training_rstn),
            .ddrphy_ioclk (ddrphy_ioclk[0]),
            .\dqsi_rdel_cal/_N538  (\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\dqsi_rdel_cal/rdel_calibration_d  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d ),
            .\dqsi_rdel_cal/rdel_calibration_rising  (\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_rising ),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .init_adj_rdel (init_adj_rdel),
            .rddata_cal (rddata_cal),
            .rdel_cal_vld (\i_dqs_group[0].u_ddrphy_data_slice/rdel_cal_vld ),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .wrlvl_ck_dly_done (wrlvl_ck_dly_done),
            .wrlvl_ck_dly_start (wrlvl_ck_dly_start),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_control_path_adj_v1_0 u_control_path_adj (
            .adj_addr ({\u_control_path_adj_adj_addr[119]_floating , \u_control_path_adj_adj_addr[118]_floating , \u_control_path_adj_adj_addr[117]_floating , \u_control_path_adj_adj_addr[116]_floating , \u_control_path_adj_adj_addr[115]_floating , \u_control_path_adj_adj_addr[114]_floating , \u_control_path_adj_adj_addr[113]_floating , \u_control_path_adj_adj_addr[112]_floating , \u_control_path_adj_adj_addr[111]_floating , \u_control_path_adj_adj_addr[110]_floating , \u_control_path_adj_adj_addr[109]_floating , \u_control_path_adj_adj_addr[108]_floating , \u_control_path_adj_adj_addr[107]_floating , \u_control_path_adj_adj_addr[106]_floating , \u_control_path_adj_adj_addr[105]_floating , \u_control_path_adj_adj_addr[104]_floating , \u_control_path_adj_adj_addr[103]_floating , \u_control_path_adj_adj_addr[102]_floating , \u_control_path_adj_adj_addr[101]_floating , \u_control_path_adj_adj_addr[100]_floating , \u_control_path_adj_adj_addr[99]_floating , \u_control_path_adj_adj_addr[98]_floating , \u_control_path_adj_adj_addr[97]_floating , \u_control_path_adj_adj_addr[96]_floating , \u_control_path_adj_adj_addr[95]_floating , \u_control_path_adj_adj_addr[94]_floating , \u_control_path_adj_adj_addr[93]_floating , \u_control_path_adj_adj_addr[92]_floating , \u_control_path_adj_adj_addr[91]_floating , \u_control_path_adj_adj_addr[90]_floating , \u_control_path_adj_adj_addr[89]_floating , \u_control_path_adj_adj_addr[88]_floating , \u_control_path_adj_adj_addr[87]_floating , \u_control_path_adj_adj_addr[86]_floating , \u_control_path_adj_adj_addr[85]_floating , \u_control_path_adj_adj_addr[84]_floating , \u_control_path_adj_adj_addr[83]_floating , \u_control_path_adj_adj_addr[82]_floating , \u_control_path_adj_adj_addr[81]_floating , \u_control_path_adj_adj_addr[80]_floating , \u_control_path_adj_adj_addr[79]_floating , \u_control_path_adj_adj_addr[78]_floating , \u_control_path_adj_adj_addr[77]_floating , \u_control_path_adj_adj_addr[76]_floating , \u_control_path_adj_adj_addr[75]_floating , \u_control_path_adj_adj_addr[74]_floating , \u_control_path_adj_adj_addr[73]_floating , \u_control_path_adj_adj_addr[72]_floating , \u_control_path_adj_adj_addr[71]_floating , \u_control_path_adj_adj_addr[70]_floating , \u_control_path_adj_adj_addr[69]_floating , \u_control_path_adj_adj_addr[68]_floating , \u_control_path_adj_adj_addr[67]_floating , \u_control_path_adj_adj_addr[66]_floating , \u_control_path_adj_adj_addr[65]_floating , \u_control_path_adj_adj_addr[64]_floating , \u_control_path_adj_adj_addr[63]_floating , \u_control_path_adj_adj_addr[62]_floating , \u_control_path_adj_adj_addr[61]_floating , \u_control_path_adj_adj_addr[60]_floating , \u_control_path_adj_adj_addr[59]_floating , \u_control_path_adj_adj_addr[58]_floating , \u_control_path_adj_adj_addr[57]_floating , \u_control_path_adj_adj_addr[56]_floating , \u_control_path_adj_adj_addr[55]_floating , \u_control_path_adj_adj_addr[54]_floating , \u_control_path_adj_adj_addr[53]_floating , \u_control_path_adj_adj_addr[52]_floating , \u_control_path_adj_adj_addr[51]_floating , \u_control_path_adj_adj_addr[50]_floating , \u_control_path_adj_adj_addr[49]_floating , \u_control_path_adj_adj_addr[48]_floating , \u_control_path_adj_adj_addr[47]_floating , \u_control_path_adj_adj_addr[46]_floating , \u_control_path_adj_adj_addr[45]_floating , \u_control_path_adj_adj_addr[44]_floating , \u_control_path_adj_adj_addr[43]_floating , \u_control_path_adj_adj_addr[42]_floating , \u_control_path_adj_adj_addr[41]_floating , \u_control_path_adj_adj_addr[40]_floating , \u_control_path_adj_adj_addr[39]_floating , \u_control_path_adj_adj_addr[38]_floating , \u_control_path_adj_adj_addr[37]_floating , \u_control_path_adj_adj_addr[36]_floating , \u_control_path_adj_adj_addr[35]_floating , \u_control_path_adj_adj_addr[34]_floating , \u_control_path_adj_adj_addr[33]_floating , \u_control_path_adj_adj_addr[32]_floating , \u_control_path_adj_adj_addr[31]_floating , \u_control_path_adj_adj_addr[30]_floating , \u_control_path_adj_adj_addr[29]_floating , \u_control_path_adj_adj_addr[28]_floating , \u_control_path_adj_adj_addr[27]_floating , \u_control_path_adj_adj_addr[26]_floating , \u_control_path_adj_adj_addr[25]_floating , \u_control_path_adj_adj_addr[24]_floating , \u_control_path_adj_adj_addr[23]_floating , \u_control_path_adj_adj_addr[22]_floating , \u_control_path_adj_adj_addr[21]_floating , \u_control_path_adj_adj_addr[20]_floating , \u_control_path_adj_adj_addr[19]_floating , \u_control_path_adj_adj_addr[18]_floating , \u_control_path_adj_adj_addr[17]_floating , \u_control_path_adj_adj_addr[16]_floating , \u_control_path_adj_adj_addr[15]_floating , \u_control_path_adj_adj_addr[14]_floating , \u_control_path_adj_adj_addr[13]_floating , \u_control_path_adj_adj_addr[12]_floating , \u_control_path_adj_adj_addr[11]_floating , \u_control_path_adj_adj_addr[10]_floating , \u_control_path_adj_adj_addr[9]_floating , \u_control_path_adj_adj_addr[8]_floating , \u_control_path_adj_adj_addr[7]_floating , \u_control_path_adj_adj_addr[6]_floating , \u_control_path_adj_adj_addr[5]_floating , \u_control_path_adj_adj_addr[4]_floating , \u_control_path_adj_adj_addr[3]_floating , \u_control_path_adj_adj_addr[2]_floating , \u_control_path_adj_adj_addr[1]_floating , adj_addr[0]}),
            .adj_cke ({\u_control_path_adj_adj_cke[7]_floating , \u_control_path_adj_adj_cke[6]_floating , \u_control_path_adj_adj_cke[5]_floating , \u_control_path_adj_adj_cke[4]_floating , \u_control_path_adj_adj_cke[3]_floating , \u_control_path_adj_adj_cke[2]_floating , \u_control_path_adj_adj_cke[1]_floating , adj_cke[0]}),
            .adj_odt ({\u_control_path_adj_adj_odt[7]_floating , \u_control_path_adj_adj_odt[6]_floating , \u_control_path_adj_adj_odt[5]_floating , \u_control_path_adj_adj_odt[4]_floating , \u_control_path_adj_adj_odt[3]_floating , \u_control_path_adj_adj_odt[2]_floating , \u_control_path_adj_adj_odt[1]_floating , adj_odt[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_cke  ({1'bz, 1'bz, 1'bz, adj_cke[1]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/phy_odt  ({1'bz, adj_odt[5], 1'bz, 1'bz}),
            .phy_addr ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, adj_addr[3], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .N0 (N25),
            .ddrphy_clkin (ddrphy_clkin));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:645

    ipsxb_rst_sync_v1_1_1_unq6 u_logic_rstn_sync (
            .sig_synced ({logic_ck_rstn}),
            .N0 (\u_logic_rstn_sync/N0 ),
            .clk (ddrphy_clkin));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:464

    GTP_OSERDES /* u_oserdes_addr_0 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_0 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], adj_addr[1], adj_addr[1], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[0]),
            .TQ (padt_mem_a[0]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:817

    GTP_OSERDES /* u_oserdes_addr_1 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_1 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], adj_addr[9], adj_addr[9], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[1]),
            .TQ (padt_mem_a[1]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1121

    GTP_OSERDES /* u_oserdes_addr_2 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_2 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], phy_addr[2], phy_addr[2], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[2]),
            .TQ (padt_mem_a[2]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:991

    GTP_OSERDES /* u_oserdes_addr_3 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_3 (
            .DI ({adj_addr[3], adj_addr[29], adj_addr[29], adj_addr[3], adj_addr[3], phy_addr[3], phy_addr[3], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[3]),
            .TQ (padt_mem_a[3]),
            .OCLK (wclk_ca[3]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:880

    GTP_OSERDES /* u_oserdes_addr_4 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_4 (
            .DI ({adj_addr[3], adj_addr[37], adj_addr[37], adj_addr[3], adj_addr[3], phy_addr[4], phy_addr[4], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[4]),
            .TQ (padt_mem_a[4]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1226

    GTP_OSERDES /* u_oserdes_addr_5 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_5 (
            .DI ({adj_addr[3], adj_addr[45], adj_addr[45], adj_addr[3], adj_addr[3], phy_addr[5], phy_addr[5], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[5]),
            .TQ (padt_mem_a[5]),
            .OCLK (wclk_ca[3]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:838

    GTP_OSERDES /* u_oserdes_addr_6 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_6 (
            .DI ({adj_addr[3], adj_addr[53], adj_addr[53], adj_addr[3], adj_addr[3], phy_addr[6], phy_addr[6], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[6]),
            .TQ (padt_mem_a[6]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1012

    GTP_OSERDES /* u_oserdes_addr_7 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_7 (
            .DI ({adj_addr[3], adj_addr[61], adj_addr[61], adj_addr[3], adj_addr[3], phy_addr[7], phy_addr[7], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[7]),
            .TQ (padt_mem_a[7]),
            .OCLK (wclk_ca[3]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1205

    GTP_OSERDES /* u_oserdes_addr_8 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_8 (
            .DI ({adj_addr[3], adj_addr[69], adj_addr[69], adj_addr[3], adj_addr[3], phy_addr[8], phy_addr[8], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[8]),
            .TQ (padt_mem_a[8]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1033

    GTP_OSERDES /* u_oserdes_addr_9 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_9 (
            .DI ({adj_addr[3], adj_addr[77], adj_addr[77], adj_addr[3], adj_addr[3], phy_addr[9], phy_addr[9], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[9]),
            .TQ (padt_mem_a[9]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1100

    GTP_OSERDES /* u_oserdes_addr_10 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_10 (
            .DI ({adj_addr[3], adj_addr[85], adj_addr[85], adj_addr[3], adj_addr[3], adj_addr[81], adj_addr[81], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[10]),
            .TQ (padt_mem_a[10]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1142

    GTP_OSERDES /* u_oserdes_addr_11 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_11 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], adj_addr[89], adj_addr[89], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[11]),
            .TQ (padt_mem_a[11]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1163

    GTP_OSERDES /* u_oserdes_addr_12 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_12 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], adj_addr[97], adj_addr[97], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[12]),
            .TQ (padt_mem_a[12]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:859

    GTP_OSERDES /* u_oserdes_addr_13 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_13 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], phy_addr[13], phy_addr[13], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[13]),
            .TQ (padt_mem_a[13]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1249

    GTP_OSERDES /* u_oserdes_addr_14 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_14 (
            .DI ({adj_addr[3], adj_addr[5], adj_addr[5], adj_addr[3], adj_addr[3], phy_addr[14], phy_addr[14], adj_addr[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[14]),
            .TQ (padt_mem_a[14]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1078

    GTP_OSERDES /* u_oserdes_ba0 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ba0 (
            .DI ({1'b0, adj_ba[5], adj_ba[5], 1'b0, 1'b0, adj_ba[1], adj_ba[1], 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ba[0]),
            .TQ (padt_mem_ba[0]),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:796

    GTP_OSERDES /* u_oserdes_ba1 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ba1 (
            .DI ({1'b0, phy_ba[7], phy_ba[7], 1'b0, 1'b0, adj_ba[9], adj_ba[9], 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ba[1]),
            .TQ (padt_mem_ba[1]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1184

    GTP_OSERDES /* u_oserdes_ba2 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ba2 (
            .DI ({1'b0, phy_ba[8], phy_ba[8], 1'b0, 1'b0, phy_ba[2], phy_ba[2], 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ba[2]),
            .TQ (padt_mem_ba[2]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:925

    GTP_OSERDES /* u_oserdes_casn */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_casn (
            .DI ({1'b1, adj_cas_n[5], adj_cas_n[5], 1'b1, 1'b1, adj_cas_n[1], adj_cas_n[1], adj_cas_n[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_cas_n),
            .TQ (padt_mem_cas_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1055

    GTP_OSERDES /* u_oserdes_ck */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ck (
            .DI ({1'b0, adj_cas_n[0], 1'b0, adj_cas_n[0], 1'b0, adj_cas_n[0], 1'b0, adj_cas_n[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ck),
            .TQ (padt_mem_ck),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:903

    GTP_OSERDES /* u_oserdes_cke */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_cke (
            .DI ({adj_cke[1], adj_cke[1], adj_cke[1], adj_cke[1], adj_cke[1], adj_cke[1], adj_cke[1], adj_cke[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_cke),
            .TQ (padt_mem_cke),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:775

    GTP_OSERDES /* u_oserdes_csn */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_csn (
            .DI ({1'b1, adj_cs_n[5], adj_cs_n[5], 1'b1, 1'b1, adj_cs_n[1], adj_cs_n[1], adj_cas_n[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_cs_n),
            .TQ (padt_mem_cs_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:730

    GTP_OSERDES /* u_oserdes_odt */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_odt (
            .DI ({adj_odt[5], adj_odt[5], adj_odt[5], adj_odt[1], adj_odt[1], adj_odt[1], adj_odt[1], adj_odt[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_odt),
            .TQ (padt_mem_odt),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:753

    GTP_OSERDES /* u_oserdes_rasn */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_rasn (
            .DI ({1'b1, adj_ras_n[5], adj_ras_n[5], 1'b1, 1'b1, adj_ras_n[1], adj_ras_n[1], adj_cas_n[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ras_n),
            .TQ (padt_mem_ras_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:970

    GTP_OSERDES /* u_oserdes_wen */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_wen (
            .DI ({1'b1, adj_we_n[5], adj_we_n[5], 1'b1, 1'b1, adj_we_n[1], adj_we_n[1], adj_cas_n[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_we_n),
            .TQ (padt_mem_we_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (ddrphy_dqs_rst),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:947

    GTP_OUTBUFT /* u_outbuft_addr_0 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_0 (
            .O (mem_a[0]),
            .I (pado_mem_a[0]),
            .T (padt_mem_a[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:828

    GTP_OUTBUFT /* u_outbuft_addr_1 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_1 (
            .O (mem_a[1]),
            .I (pado_mem_a[1]),
            .T (padt_mem_a[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1132

    GTP_OUTBUFT /* u_outbuft_addr_2 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_2 (
            .O (mem_a[2]),
            .I (pado_mem_a[2]),
            .T (padt_mem_a[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1002

    GTP_OUTBUFT /* u_outbuft_addr_3 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_3 (
            .O (mem_a[3]),
            .I (pado_mem_a[3]),
            .T (padt_mem_a[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:891

    GTP_OUTBUFT /* u_outbuft_addr_4 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_4 (
            .O (mem_a[4]),
            .I (pado_mem_a[4]),
            .T (padt_mem_a[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1237

    GTP_OUTBUFT /* u_outbuft_addr_5 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_5 (
            .O (mem_a[5]),
            .I (pado_mem_a[5]),
            .T (padt_mem_a[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:849

    GTP_OUTBUFT /* u_outbuft_addr_6 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_6 (
            .O (mem_a[6]),
            .I (pado_mem_a[6]),
            .T (padt_mem_a[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1023

    GTP_OUTBUFT /* u_outbuft_addr_7 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_7 (
            .O (mem_a[7]),
            .I (pado_mem_a[7]),
            .T (padt_mem_a[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1216

    GTP_OUTBUFT /* u_outbuft_addr_8 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_8 (
            .O (mem_a[8]),
            .I (pado_mem_a[8]),
            .T (padt_mem_a[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1044

    GTP_OUTBUFT /* u_outbuft_addr_9 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_9 (
            .O (mem_a[9]),
            .I (pado_mem_a[9]),
            .T (padt_mem_a[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1111

    GTP_OUTBUFT /* u_outbuft_addr_10 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_10 (
            .O (mem_a[10]),
            .I (pado_mem_a[10]),
            .T (padt_mem_a[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1153

    GTP_OUTBUFT /* u_outbuft_addr_11 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_11 (
            .O (mem_a[11]),
            .I (pado_mem_a[11]),
            .T (padt_mem_a[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1174

    GTP_OUTBUFT /* u_outbuft_addr_12 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_12 (
            .O (mem_a[12]),
            .I (pado_mem_a[12]),
            .T (padt_mem_a[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:870

    GTP_OUTBUFT /* u_outbuft_addr_13 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_13 (
            .O (mem_a[13]),
            .I (pado_mem_a[13]),
            .T (padt_mem_a[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1260

    GTP_OUTBUFT /* u_outbuft_addr_14 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_14 (
            .O (mem_a[14]),
            .I (pado_mem_a[14]),
            .T (padt_mem_a[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1089

    GTP_OUTBUFT /* u_outbuft_ba0 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_ba0 (
            .O (mem_ba[0]),
            .I (pado_mem_ba[0]),
            .T (padt_mem_ba[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:807

    GTP_OUTBUFT /* u_outbuft_ba1 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_ba1 (
            .O (mem_ba[1]),
            .I (pado_mem_ba[1]),
            .T (padt_mem_ba[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1195

    GTP_OUTBUFT /* u_outbuft_ba2 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_ba2 (
            .O (mem_ba[2]),
            .I (pado_mem_ba[2]),
            .T (padt_mem_ba[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:936

    GTP_OUTBUFT /* u_outbuft_casn */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_casn (
            .O (mem_cas_n),
            .I (pado_mem_cas_n),
            .T (padt_mem_cas_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1066

    GTP_OUTBUFT /* u_outbuft_cke */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_cke (
            .O (mem_cke),
            .I (pado_mem_cke),
            .T (padt_mem_cke));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:786

    GTP_OUTBUFT /* u_outbuft_csn */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_csn (
            .O (mem_cs_n),
            .I (pado_mem_cs_n),
            .T (padt_mem_cs_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:741

    GTP_OUTBUFT /* u_outbuft_odt */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_odt (
            .O (mem_odt),
            .I (pado_mem_odt),
            .T (padt_mem_odt));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:764

    GTP_OUTBUFT /* u_outbuft_rasn */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_rasn (
            .O (mem_ras_n),
            .I (pado_mem_ras_n),
            .T (padt_mem_ras_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:981

    GTP_OUTBUFT /* u_outbuft_wen */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_wen (
            .O (mem_we_n),
            .I (pado_mem_we_n),
            .T (padt_mem_we_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:958

    GTP_OUTBUFTCO /* u_outbuftco_ck */ #(
            .IOSTANDARD("DEFAULT"))
        u_outbuftco_ck (
            .O (mem_ck),
            .OB (mem_ck_n),
            .I (pado_mem_ck),
            .T (padt_mem_ck));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:914

    ipsxb_ddrphy_slice_rddata_align_v1_0 u_slice_rddata_align (
            .dqs_read_valid_r ({\u_slice_rddata_align/dqs_read_valid_r [3] , \u_slice_rddata_align/dqs_read_valid_r [2] , \u_slice_rddata_align/dqs_read_valid_r [1] , \u_slice_rddata_align/dqs_read_valid_r [0] }),
            .dqs_read_valid (dqs_read_valid),
            .N0 (N25),
            .ddrphy_clkin (ddrphy_clkin));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:629

    GTP_DFF_C /* wrlvl_ck_dly_start_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wrlvl_ck_dly_start_rst_vname (
            .Q (wrlvl_ck_dly_start_rst),
            .C (N25),
            .CLK (ddrphy_clkin),
            .D (_N61839));
    // defparam wrlvl_ck_dly_start_rst_vname.orig_name = wrlvl_ck_dly_start_rst;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:453

    GTP_LUT5 /* wrlvl_ck_dly_start_rst_ce_mux */ #(
            .INIT(32'b11111111000010001111111100000000))
        wrlvl_ck_dly_start_rst_ce_mux (
            .Z (_N61839),
            .I0 (ck_dly_cnt[1]),
            .I1 (ck_dly_cnt[2]),
            .I2 (ck_dly_cnt[0]),
            .I3 (wrlvl_ck_dly_start_rst),
            .I4 (wrlvl_ck_dly_done));
	// LUT = (I3)|(I0&I1&~I2&I4) ;


endmodule


module ipsxb_ddrphy_training_ctrl_v1_0
(
    input N2,
    input ddrphy_clkin,
    input ddrphy_rst_req,
    output ddrphy_dqs_training_rstn,
    output ddrphy_rst_ack
);
    wire N12;
    wire N18;
    wire [2:0] N19;
    wire ddrphy_dqs_training_rstn_d;
    wire ddrphy_rst_req_d1;
    wire ddrphy_rst_req_d2;
    wire ddrphy_rst_req_d3;
    wire [2:0] dqs_rst_training_high_cnt;

    GTP_LUT3 /* N12_1 */ #(
            .INIT(8'b00000001))
        N12_1 (
            .Z (N12),
            .I0 (dqs_rst_training_high_cnt[1]),
            .I1 (dqs_rst_training_high_cnt[2]),
            .I2 (dqs_rst_training_high_cnt[0]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT2 /* N16 */ #(
            .INIT(4'b0100))
        N16 (
            .Z (ddrphy_rst_ack),
            .I0 (ddrphy_dqs_training_rstn_d),
            .I1 (ddrphy_dqs_training_rstn));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:122

    GTP_LUT5 /* N18 */ #(
            .INIT(32'b11111111111111111110111011111110))
        N18_vname (
            .Z (N18),
            .I0 (dqs_rst_training_high_cnt[1]),
            .I1 (dqs_rst_training_high_cnt[2]),
            .I2 (ddrphy_rst_req_d2),
            .I3 (ddrphy_rst_req_d3),
            .I4 (dqs_rst_training_high_cnt[0]));
    // defparam N18_vname.orig_name = N18;
	// LUT = (I0)|(I1)|(I4)|(I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89

    GTP_LUT3 /* \N19[0]  */ #(
            .INIT(8'b00101111))
        \N19[0]  (
            .Z (N19[0]),
            .I0 (ddrphy_rst_req_d2),
            .I1 (ddrphy_rst_req_d3),
            .I2 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I2)|(I0&~I1) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89

    GTP_LUT4 /* \N19[1]  */ #(
            .INIT(16'b1010111001011101))
        \N19[1]  (
            .Z (N19[1]),
            .I0 (dqs_rst_training_high_cnt[1]),
            .I1 (ddrphy_rst_req_d2),
            .I2 (ddrphy_rst_req_d3),
            .I3 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I0&~I3)|(I1&~I2)|(I0&I3) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89

    GTP_LUT5 /* \N19[2]  */ #(
            .INIT(32'b11001100000011001001100100001001))
        \N19[2]  (
            .Z (N19[2]),
            .I0 (dqs_rst_training_high_cnt[1]),
            .I1 (dqs_rst_training_high_cnt[2]),
            .I2 (ddrphy_rst_req_d2),
            .I3 (ddrphy_rst_req_d3),
            .I4 (dqs_rst_training_high_cnt[0]));
	// LUT = (I0&I1&~I2)|(I1&~I2&I4)|(I0&I1&I3)|(I1&I3&I4)|(~I0&~I1&~I2&~I4)|(~I0&~I1&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89

    GTP_DFF_C /* ddrphy_dqs_training_rstn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_dqs_training_rstn_vname (
            .Q (ddrphy_dqs_training_rstn),
            .C (N2),
            .CLK (ddrphy_clkin),
            .D (N12));
    // defparam ddrphy_dqs_training_rstn_vname.orig_name = ddrphy_dqs_training_rstn;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:102

    GTP_DFF_C /* ddrphy_dqs_training_rstn_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_dqs_training_rstn_d_vname (
            .Q (ddrphy_dqs_training_rstn_d),
            .C (N2),
            .CLK (ddrphy_clkin),
            .D (ddrphy_dqs_training_rstn));
    // defparam ddrphy_dqs_training_rstn_d_vname.orig_name = ddrphy_dqs_training_rstn_d;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:114

    GTP_DFF /* ddrphy_rst_req_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d1_vname (
            .Q (ddrphy_rst_req_d1),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rst_req));
    // defparam ddrphy_rst_req_d1_vname.orig_name = ddrphy_rst_req_d1;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:78

    GTP_DFF /* ddrphy_rst_req_d2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d2_vname (
            .Q (ddrphy_rst_req_d2),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rst_req_d1));
    // defparam ddrphy_rst_req_d2_vname.orig_name = ddrphy_rst_req_d2;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:78

    GTP_DFF /* ddrphy_rst_req_d3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d3_vname (
            .Q (ddrphy_rst_req_d3),
            .CLK (ddrphy_clkin),
            .D (ddrphy_rst_req_d2));
    // defparam ddrphy_rst_req_d3_vname.orig_name = ddrphy_rst_req_d3;
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:78

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[0]  (
            .Q (dqs_rst_training_high_cnt[0]),
            .C (N2),
            .CE (N18),
            .CLK (ddrphy_clkin),
            .D (N19[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[1]  (
            .Q (dqs_rst_training_high_cnt[1]),
            .C (N2),
            .CE (N18),
            .CLK (ddrphy_clkin),
            .D (N19[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[2]  (
            .Q (dqs_rst_training_high_cnt[2]),
            .C (N2),
            .CE (N18),
            .CLK (ddrphy_clkin),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp:89


endmodule


module DDR_IPC_ddrphy_top
(
    input [31:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb ,
    input [8:0] ddrphy_ioclk,
    input [59:0] dfi_address,
    input [11:0] dfi_bank,
    input [3:0] dfi_cas_n,
    input [3:0] dfi_cke,
    input [3:0] dfi_cs_n,
    input [3:0] dfi_odt,
    input [3:0] dfi_ras_n,
    input [3:0] dfi_we_n,
    input [255:0] dfi_wrdata,
    input [3:0] dfi_wrdata_en,
    input _N6665,
    input ddr_rstn,
    input ddrphy_clkin,
    input \ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input ioclk_gate_clk,
    input pll_lock,
    input ref_clk,
    output [7:0] \ddrphy_reset_ctrl/cnt ,
    output [9:0] \ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output _N45177_3,
    output _N45177_5,
    output _N45178_3,
    output _N45178_5,
    output _N45179_3,
    output _N45179_5,
    output _N45180_3,
    output _N45180_5,
    output _N58742,
    output _N62954,
    output _N63113,
    output _N63423,
    output _N63775,
    output _N63883,
    output \axi_ctrl_inst/axi_rvalid ,
    output ddrphy_dqs_rst,
    output \ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start ,
    output ddrphy_ioclk_gate,
    output ddrphy_pll_rst,
    output \ddrphy_reset_ctrl/N17 ,
    output \ddrphy_reset_ctrl/N137 ,
    output \ddrphy_reset_ctrl/state_7 ,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_we_n,
    output phy_rst,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire adj_rdel_done;
    wire [14:0] calib_address;
    wire [2:0] calib_ba;
    wire calib_cas_n;
    wire calib_cke;
    wire calib_cs_n;
    wire calib_done;
    wire calib_odt;
    wire calib_ras_n;
    wire calib_rst;
    wire calib_we_n;
    wire \ddrphy_calib_top/calib_mux/N0 ;
    wire \ddrphy_calib_top/ddrphy_rst_rreq ;
    wire [255:0] \ddrphy_calib_top/rdcal_wrdata ;
    wire [3:0] \ddrphy_calib_top/rdcal_wrdata_en ;
    wire \ddrphy_calib_top/wrlvl_cke ;
    wire ddrphy_dll_rst;
    wire \ddrphy_dll_update_ctrl/N0 ;
    wire ddrphy_dqs_training_rstn;
    wire ddrphy_rst_ack;
    wire ddrphy_rst_n;
    wire [3:0] \ddrphy_slice_top/adj_rdel_done_tmp ;
    wire [3:0] \ddrphy_slice_top/gate_cal_error_tmp ;
    wire [3:0] \ddrphy_slice_top/rddata_check_pass_tmp ;
    wire [3:0] \ddrphy_slice_top/rdel_calib_done_tmp ;
    wire [3:0] \ddrphy_slice_top/rdel_move_done_tmp ;
    wire [3:0] \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r ;
    wire dll_lock;
    wire [7:0] dll_step;
    wire dll_update_ack_rst_ctrl;
    wire dll_update_n;
    wire dll_update_req_rst_ctrl;
    wire gate_adj_done;
    wire gate_check_error;
    wire gate_check_pass;
    wire gate_move_en;
    wire gatecal_start;
    wire init_adj_rdel;
    wire logic_rstn;
    wire [4:0] mc_rl;
    wire [4:0] mc_wl;
    wire [15:0] mr0_ddr3;
    wire [15:0] mr1_ddr3;
    wire [15:0] mr2_ddr3;
    wire [15:0] mr3_ddr3;
    wire [59:0] phy_addr;
    wire [11:0] phy_ba;
    wire [3:0] phy_cas_n;
    wire [3:0] phy_cke;
    wire [3:0] phy_cs_n;
    wire [3:0] phy_odt;
    wire [3:0] phy_ras_n;
    wire [3:0] phy_we_n;
    wire [255:0] phy_wrdata;
    wire [3:0] phy_wrdata_en;
    wire [31:0] phy_wrdata_mask;
    wire rddata_cal;
    wire rddata_check_pass;
    wire rdel_calib_error;
    wire rdel_calibration;
    wire rdel_move_done;
    wire rdel_move_en;
    wire [3:0] read_cmd;
    wire reinit_adj_rdel;
    wire wrlvl_ck_dly_start_rst;
    wire wrlvl_dqs_req;
    wire wrlvl_dqs_resp;
    wire wrlvl_error;
    wire \ddrphy_calib_top_calib_ba[2]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[1]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[2]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[3]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[4]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[5]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[6]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[7]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[8]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[9]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[10]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[11]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[12]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[13]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[14]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[15]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[16]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[17]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[18]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[19]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[20]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[21]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[22]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[23]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[24]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[25]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[26]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[27]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[28]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[29]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[30]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[31]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[33]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[34]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[35]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[36]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[37]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[38]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[39]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[40]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[41]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[42]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[43]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[44]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[45]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[46]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[47]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[48]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[49]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[50]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[51]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[52]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[53]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[54]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[55]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[56]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[57]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[58]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[59]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[60]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[61]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[62]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[63]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[65]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[66]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[67]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[68]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[69]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[70]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[71]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[72]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[73]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[74]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[75]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[76]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[77]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[78]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[79]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[80]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[81]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[82]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[83]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[84]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[85]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[86]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[87]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[88]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[89]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[90]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[91]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[92]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[93]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[94]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[95]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[97]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[98]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[99]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[100]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[101]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[102]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[103]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[104]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[105]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[106]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[107]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[108]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[109]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[110]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[111]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[112]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[113]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[114]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[115]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[116]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[117]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[118]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[119]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[120]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[121]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[122]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[123]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[124]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[125]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[126]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[127]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[129]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[130]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[131]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[132]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[133]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[134]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[135]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[136]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[137]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[138]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[139]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[140]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[141]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[142]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[143]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[144]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[145]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[146]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[147]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[148]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[149]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[150]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[151]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[152]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[153]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[154]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[155]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[156]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[157]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[158]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[159]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[161]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[162]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[163]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[164]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[165]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[166]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[167]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[168]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[169]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[170]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[171]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[172]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[173]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[174]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[175]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[176]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[177]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[178]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[179]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[180]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[181]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[182]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[183]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[184]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[185]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[186]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[187]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[188]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[189]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[190]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[191]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[193]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[194]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[195]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[196]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[197]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[198]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[199]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[200]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[201]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[202]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[203]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[204]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[205]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[206]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[207]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[208]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[209]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[210]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[211]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[212]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[213]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[214]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[215]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[216]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[217]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[218]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[219]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[220]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[221]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[222]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[223]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[225]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[226]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[227]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[228]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[229]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[230]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[231]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[232]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[233]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[234]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[235]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[236]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[237]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[238]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[239]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[240]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[241]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[242]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[243]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[244]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[245]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[246]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[247]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[248]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[249]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[250]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[251]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[252]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[253]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[254]_floating ;
    wire \ddrphy_calib_top_rdcal_wrdata[255]_floating ;
    wire \ddrphy_dfi_phy_addr[16]_floating ;
    wire \ddrphy_dfi_phy_addr[17]_floating ;
    wire \ddrphy_dfi_phy_addr[18]_floating ;
    wire \ddrphy_dfi_phy_addr[19]_floating ;
    wire \ddrphy_dfi_phy_addr[20]_floating ;
    wire \ddrphy_dfi_phy_addr[21]_floating ;
    wire \ddrphy_dfi_phy_addr[22]_floating ;
    wire \ddrphy_dfi_phy_addr[23]_floating ;
    wire \ddrphy_dfi_phy_addr[24]_floating ;
    wire \ddrphy_dfi_phy_addr[25]_floating ;
    wire \ddrphy_dfi_phy_addr[26]_floating ;
    wire \ddrphy_dfi_phy_addr[27]_floating ;
    wire \ddrphy_dfi_phy_addr[28]_floating ;
    wire \ddrphy_dfi_phy_addr[29]_floating ;
    wire \ddrphy_dfi_phy_addr[31]_floating ;
    wire \ddrphy_dfi_phy_addr[32]_floating ;
    wire \ddrphy_dfi_phy_addr[41]_floating ;
    wire \ddrphy_dfi_phy_addr[42]_floating ;
    wire \ddrphy_dfi_phy_addr[43]_floating ;
    wire \ddrphy_dfi_phy_addr[44]_floating ;
    wire \ddrphy_dfi_phy_addr[45]_floating ;
    wire \ddrphy_dfi_phy_addr[46]_floating ;
    wire \ddrphy_dfi_phy_addr[47]_floating ;
    wire \ddrphy_dfi_phy_addr[48]_floating ;
    wire \ddrphy_dfi_phy_addr[49]_floating ;
    wire \ddrphy_dfi_phy_addr[50]_floating ;
    wire \ddrphy_dfi_phy_addr[51]_floating ;
    wire \ddrphy_dfi_phy_addr[52]_floating ;
    wire \ddrphy_dfi_phy_addr[53]_floating ;
    wire \ddrphy_dfi_phy_addr[54]_floating ;
    wire \ddrphy_dfi_phy_addr[55]_floating ;
    wire \ddrphy_dfi_phy_addr[56]_floating ;
    wire \ddrphy_dfi_phy_addr[57]_floating ;
    wire \ddrphy_dfi_phy_addr[58]_floating ;
    wire \ddrphy_dfi_phy_addr[59]_floating ;
    wire \ddrphy_dfi_phy_ba[3]_floating ;
    wire \ddrphy_dfi_phy_ba[4]_floating ;
    wire \ddrphy_dfi_phy_ba[5]_floating ;
    wire \ddrphy_dfi_phy_ba[9]_floating ;
    wire \ddrphy_dfi_phy_ba[10]_floating ;
    wire \ddrphy_dfi_phy_ba[11]_floating ;
    wire \ddrphy_dfi_phy_cas_n[1]_floating ;
    wire \ddrphy_dfi_phy_cas_n[3]_floating ;
    wire \ddrphy_dfi_phy_cke[1]_floating ;
    wire \ddrphy_dfi_phy_cke[2]_floating ;
    wire \ddrphy_dfi_phy_cke[3]_floating ;
    wire \ddrphy_dfi_phy_cs_n[1]_floating ;
    wire \ddrphy_dfi_phy_cs_n[3]_floating ;
    wire \ddrphy_dfi_phy_odt[1]_floating ;
    wire \ddrphy_dfi_phy_odt[3]_floating ;
    wire \ddrphy_dfi_phy_ras_n[1]_floating ;
    wire \ddrphy_dfi_phy_ras_n[3]_floating ;
    wire \ddrphy_dfi_phy_we_n[1]_floating ;
    wire \ddrphy_dfi_phy_we_n[3]_floating ;
    wire \ddrphy_dfi_phy_wrdata[2]_floating ;
    wire \ddrphy_dfi_phy_wrdata[3]_floating ;
    wire \ddrphy_dfi_phy_wrdata[4]_floating ;
    wire \ddrphy_dfi_phy_wrdata[5]_floating ;
    wire \ddrphy_dfi_phy_wrdata[6]_floating ;
    wire \ddrphy_dfi_phy_wrdata[7]_floating ;
    wire \ddrphy_dfi_phy_wrdata[8]_floating ;
    wire \ddrphy_dfi_phy_wrdata[9]_floating ;
    wire \ddrphy_dfi_phy_wrdata[10]_floating ;
    wire \ddrphy_dfi_phy_wrdata[11]_floating ;
    wire \ddrphy_dfi_phy_wrdata[12]_floating ;
    wire \ddrphy_dfi_phy_wrdata[13]_floating ;
    wire \ddrphy_dfi_phy_wrdata[14]_floating ;
    wire \ddrphy_dfi_phy_wrdata[15]_floating ;
    wire \ddrphy_dfi_phy_wrdata[16]_floating ;
    wire \ddrphy_dfi_phy_wrdata[17]_floating ;
    wire \ddrphy_dfi_phy_wrdata[18]_floating ;
    wire \ddrphy_dfi_phy_wrdata[19]_floating ;
    wire \ddrphy_dfi_phy_wrdata[20]_floating ;
    wire \ddrphy_dfi_phy_wrdata[21]_floating ;
    wire \ddrphy_dfi_phy_wrdata[22]_floating ;
    wire \ddrphy_dfi_phy_wrdata[23]_floating ;
    wire \ddrphy_dfi_phy_wrdata[24]_floating ;
    wire \ddrphy_dfi_phy_wrdata[25]_floating ;
    wire \ddrphy_dfi_phy_wrdata[26]_floating ;
    wire \ddrphy_dfi_phy_wrdata[27]_floating ;
    wire \ddrphy_dfi_phy_wrdata[28]_floating ;
    wire \ddrphy_dfi_phy_wrdata[29]_floating ;
    wire \ddrphy_dfi_phy_wrdata[30]_floating ;
    wire \ddrphy_dfi_phy_wrdata[31]_floating ;
    wire \ddrphy_dfi_phy_wrdata[34]_floating ;
    wire \ddrphy_dfi_phy_wrdata[35]_floating ;
    wire \ddrphy_dfi_phy_wrdata[36]_floating ;
    wire \ddrphy_dfi_phy_wrdata[37]_floating ;
    wire \ddrphy_dfi_phy_wrdata[38]_floating ;
    wire \ddrphy_dfi_phy_wrdata[39]_floating ;
    wire \ddrphy_dfi_phy_wrdata[40]_floating ;
    wire \ddrphy_dfi_phy_wrdata[41]_floating ;
    wire \ddrphy_dfi_phy_wrdata[42]_floating ;
    wire \ddrphy_dfi_phy_wrdata[43]_floating ;
    wire \ddrphy_dfi_phy_wrdata[44]_floating ;
    wire \ddrphy_dfi_phy_wrdata[45]_floating ;
    wire \ddrphy_dfi_phy_wrdata[46]_floating ;
    wire \ddrphy_dfi_phy_wrdata[47]_floating ;
    wire \ddrphy_dfi_phy_wrdata[48]_floating ;
    wire \ddrphy_dfi_phy_wrdata[49]_floating ;
    wire \ddrphy_dfi_phy_wrdata[50]_floating ;
    wire \ddrphy_dfi_phy_wrdata[51]_floating ;
    wire \ddrphy_dfi_phy_wrdata[52]_floating ;
    wire \ddrphy_dfi_phy_wrdata[53]_floating ;
    wire \ddrphy_dfi_phy_wrdata[54]_floating ;
    wire \ddrphy_dfi_phy_wrdata[55]_floating ;
    wire \ddrphy_dfi_phy_wrdata[56]_floating ;
    wire \ddrphy_dfi_phy_wrdata[57]_floating ;
    wire \ddrphy_dfi_phy_wrdata[58]_floating ;
    wire \ddrphy_dfi_phy_wrdata[59]_floating ;
    wire \ddrphy_dfi_phy_wrdata[60]_floating ;
    wire \ddrphy_dfi_phy_wrdata[61]_floating ;
    wire \ddrphy_dfi_phy_wrdata[62]_floating ;
    wire \ddrphy_dfi_phy_wrdata[63]_floating ;
    wire \ddrphy_dfi_phy_wrdata[67]_floating ;
    wire \ddrphy_dfi_phy_wrdata[68]_floating ;
    wire \ddrphy_dfi_phy_wrdata[69]_floating ;
    wire \ddrphy_dfi_phy_wrdata[70]_floating ;
    wire \ddrphy_dfi_phy_wrdata[71]_floating ;
    wire \ddrphy_dfi_phy_wrdata[72]_floating ;
    wire \ddrphy_dfi_phy_wrdata[73]_floating ;
    wire \ddrphy_dfi_phy_wrdata[74]_floating ;
    wire \ddrphy_dfi_phy_wrdata[75]_floating ;
    wire \ddrphy_dfi_phy_wrdata[76]_floating ;
    wire \ddrphy_dfi_phy_wrdata[77]_floating ;
    wire \ddrphy_dfi_phy_wrdata[78]_floating ;
    wire \ddrphy_dfi_phy_wrdata[79]_floating ;
    wire \ddrphy_dfi_phy_wrdata[80]_floating ;
    wire \ddrphy_dfi_phy_wrdata[81]_floating ;
    wire \ddrphy_dfi_phy_wrdata[82]_floating ;
    wire \ddrphy_dfi_phy_wrdata[83]_floating ;
    wire \ddrphy_dfi_phy_wrdata[84]_floating ;
    wire \ddrphy_dfi_phy_wrdata[85]_floating ;
    wire \ddrphy_dfi_phy_wrdata[86]_floating ;
    wire \ddrphy_dfi_phy_wrdata[87]_floating ;
    wire \ddrphy_dfi_phy_wrdata[88]_floating ;
    wire \ddrphy_dfi_phy_wrdata[89]_floating ;
    wire \ddrphy_dfi_phy_wrdata[90]_floating ;
    wire \ddrphy_dfi_phy_wrdata[91]_floating ;
    wire \ddrphy_dfi_phy_wrdata[92]_floating ;
    wire \ddrphy_dfi_phy_wrdata[93]_floating ;
    wire \ddrphy_dfi_phy_wrdata[94]_floating ;
    wire \ddrphy_dfi_phy_wrdata[95]_floating ;
    wire \ddrphy_dfi_phy_wrdata[98]_floating ;
    wire \ddrphy_dfi_phy_wrdata[99]_floating ;
    wire \ddrphy_dfi_phy_wrdata[100]_floating ;
    wire \ddrphy_dfi_phy_wrdata[101]_floating ;
    wire \ddrphy_dfi_phy_wrdata[102]_floating ;
    wire \ddrphy_dfi_phy_wrdata[103]_floating ;
    wire \ddrphy_dfi_phy_wrdata[104]_floating ;
    wire \ddrphy_dfi_phy_wrdata[105]_floating ;
    wire \ddrphy_dfi_phy_wrdata[106]_floating ;
    wire \ddrphy_dfi_phy_wrdata[107]_floating ;
    wire \ddrphy_dfi_phy_wrdata[108]_floating ;
    wire \ddrphy_dfi_phy_wrdata[109]_floating ;
    wire \ddrphy_dfi_phy_wrdata[110]_floating ;
    wire \ddrphy_dfi_phy_wrdata[111]_floating ;
    wire \ddrphy_dfi_phy_wrdata[112]_floating ;
    wire \ddrphy_dfi_phy_wrdata[113]_floating ;
    wire \ddrphy_dfi_phy_wrdata[114]_floating ;
    wire \ddrphy_dfi_phy_wrdata[115]_floating ;
    wire \ddrphy_dfi_phy_wrdata[116]_floating ;
    wire \ddrphy_dfi_phy_wrdata[117]_floating ;
    wire \ddrphy_dfi_phy_wrdata[118]_floating ;
    wire \ddrphy_dfi_phy_wrdata[119]_floating ;
    wire \ddrphy_dfi_phy_wrdata[120]_floating ;
    wire \ddrphy_dfi_phy_wrdata[121]_floating ;
    wire \ddrphy_dfi_phy_wrdata[122]_floating ;
    wire \ddrphy_dfi_phy_wrdata[123]_floating ;
    wire \ddrphy_dfi_phy_wrdata[124]_floating ;
    wire \ddrphy_dfi_phy_wrdata[125]_floating ;
    wire \ddrphy_dfi_phy_wrdata[126]_floating ;
    wire \ddrphy_dfi_phy_wrdata[127]_floating ;
    wire \ddrphy_dfi_phy_wrdata[130]_floating ;
    wire \ddrphy_dfi_phy_wrdata[131]_floating ;
    wire \ddrphy_dfi_phy_wrdata[132]_floating ;
    wire \ddrphy_dfi_phy_wrdata[133]_floating ;
    wire \ddrphy_dfi_phy_wrdata[134]_floating ;
    wire \ddrphy_dfi_phy_wrdata[135]_floating ;
    wire \ddrphy_dfi_phy_wrdata[136]_floating ;
    wire \ddrphy_dfi_phy_wrdata[137]_floating ;
    wire \ddrphy_dfi_phy_wrdata[138]_floating ;
    wire \ddrphy_dfi_phy_wrdata[139]_floating ;
    wire \ddrphy_dfi_phy_wrdata[140]_floating ;
    wire \ddrphy_dfi_phy_wrdata[141]_floating ;
    wire \ddrphy_dfi_phy_wrdata[142]_floating ;
    wire \ddrphy_dfi_phy_wrdata[143]_floating ;
    wire \ddrphy_dfi_phy_wrdata[144]_floating ;
    wire \ddrphy_dfi_phy_wrdata[145]_floating ;
    wire \ddrphy_dfi_phy_wrdata[146]_floating ;
    wire \ddrphy_dfi_phy_wrdata[147]_floating ;
    wire \ddrphy_dfi_phy_wrdata[148]_floating ;
    wire \ddrphy_dfi_phy_wrdata[149]_floating ;
    wire \ddrphy_dfi_phy_wrdata[150]_floating ;
    wire \ddrphy_dfi_phy_wrdata[151]_floating ;
    wire \ddrphy_dfi_phy_wrdata[152]_floating ;
    wire \ddrphy_dfi_phy_wrdata[153]_floating ;
    wire \ddrphy_dfi_phy_wrdata[154]_floating ;
    wire \ddrphy_dfi_phy_wrdata[155]_floating ;
    wire \ddrphy_dfi_phy_wrdata[156]_floating ;
    wire \ddrphy_dfi_phy_wrdata[157]_floating ;
    wire \ddrphy_dfi_phy_wrdata[158]_floating ;
    wire \ddrphy_dfi_phy_wrdata[159]_floating ;
    wire \ddrphy_dfi_phy_wrdata[162]_floating ;
    wire \ddrphy_dfi_phy_wrdata[163]_floating ;
    wire \ddrphy_dfi_phy_wrdata[164]_floating ;
    wire \ddrphy_dfi_phy_wrdata[165]_floating ;
    wire \ddrphy_dfi_phy_wrdata[166]_floating ;
    wire \ddrphy_dfi_phy_wrdata[167]_floating ;
    wire \ddrphy_dfi_phy_wrdata[168]_floating ;
    wire \ddrphy_dfi_phy_wrdata[169]_floating ;
    wire \ddrphy_dfi_phy_wrdata[170]_floating ;
    wire \ddrphy_dfi_phy_wrdata[171]_floating ;
    wire \ddrphy_dfi_phy_wrdata[172]_floating ;
    wire \ddrphy_dfi_phy_wrdata[173]_floating ;
    wire \ddrphy_dfi_phy_wrdata[174]_floating ;
    wire \ddrphy_dfi_phy_wrdata[175]_floating ;
    wire \ddrphy_dfi_phy_wrdata[176]_floating ;
    wire \ddrphy_dfi_phy_wrdata[177]_floating ;
    wire \ddrphy_dfi_phy_wrdata[178]_floating ;
    wire \ddrphy_dfi_phy_wrdata[179]_floating ;
    wire \ddrphy_dfi_phy_wrdata[180]_floating ;
    wire \ddrphy_dfi_phy_wrdata[181]_floating ;
    wire \ddrphy_dfi_phy_wrdata[182]_floating ;
    wire \ddrphy_dfi_phy_wrdata[183]_floating ;
    wire \ddrphy_dfi_phy_wrdata[184]_floating ;
    wire \ddrphy_dfi_phy_wrdata[185]_floating ;
    wire \ddrphy_dfi_phy_wrdata[186]_floating ;
    wire \ddrphy_dfi_phy_wrdata[187]_floating ;
    wire \ddrphy_dfi_phy_wrdata[188]_floating ;
    wire \ddrphy_dfi_phy_wrdata[189]_floating ;
    wire \ddrphy_dfi_phy_wrdata[190]_floating ;
    wire \ddrphy_dfi_phy_wrdata[191]_floating ;
    wire \ddrphy_dfi_phy_wrdata[195]_floating ;
    wire \ddrphy_dfi_phy_wrdata[196]_floating ;
    wire \ddrphy_dfi_phy_wrdata[197]_floating ;
    wire \ddrphy_dfi_phy_wrdata[198]_floating ;
    wire \ddrphy_dfi_phy_wrdata[199]_floating ;
    wire \ddrphy_dfi_phy_wrdata[200]_floating ;
    wire \ddrphy_dfi_phy_wrdata[201]_floating ;
    wire \ddrphy_dfi_phy_wrdata[202]_floating ;
    wire \ddrphy_dfi_phy_wrdata[203]_floating ;
    wire \ddrphy_dfi_phy_wrdata[204]_floating ;
    wire \ddrphy_dfi_phy_wrdata[205]_floating ;
    wire \ddrphy_dfi_phy_wrdata[206]_floating ;
    wire \ddrphy_dfi_phy_wrdata[207]_floating ;
    wire \ddrphy_dfi_phy_wrdata[208]_floating ;
    wire \ddrphy_dfi_phy_wrdata[209]_floating ;
    wire \ddrphy_dfi_phy_wrdata[210]_floating ;
    wire \ddrphy_dfi_phy_wrdata[211]_floating ;
    wire \ddrphy_dfi_phy_wrdata[212]_floating ;
    wire \ddrphy_dfi_phy_wrdata[213]_floating ;
    wire \ddrphy_dfi_phy_wrdata[214]_floating ;
    wire \ddrphy_dfi_phy_wrdata[215]_floating ;
    wire \ddrphy_dfi_phy_wrdata[216]_floating ;
    wire \ddrphy_dfi_phy_wrdata[217]_floating ;
    wire \ddrphy_dfi_phy_wrdata[218]_floating ;
    wire \ddrphy_dfi_phy_wrdata[219]_floating ;
    wire \ddrphy_dfi_phy_wrdata[220]_floating ;
    wire \ddrphy_dfi_phy_wrdata[221]_floating ;
    wire \ddrphy_dfi_phy_wrdata[222]_floating ;
    wire \ddrphy_dfi_phy_wrdata[223]_floating ;
    wire \ddrphy_dfi_phy_wrdata[226]_floating ;
    wire \ddrphy_dfi_phy_wrdata[227]_floating ;
    wire \ddrphy_dfi_phy_wrdata[228]_floating ;
    wire \ddrphy_dfi_phy_wrdata[229]_floating ;
    wire \ddrphy_dfi_phy_wrdata[230]_floating ;
    wire \ddrphy_dfi_phy_wrdata[231]_floating ;
    wire \ddrphy_dfi_phy_wrdata[232]_floating ;
    wire \ddrphy_dfi_phy_wrdata[233]_floating ;
    wire \ddrphy_dfi_phy_wrdata[234]_floating ;
    wire \ddrphy_dfi_phy_wrdata[235]_floating ;
    wire \ddrphy_dfi_phy_wrdata[236]_floating ;
    wire \ddrphy_dfi_phy_wrdata[237]_floating ;
    wire \ddrphy_dfi_phy_wrdata[238]_floating ;
    wire \ddrphy_dfi_phy_wrdata[239]_floating ;
    wire \ddrphy_dfi_phy_wrdata[240]_floating ;
    wire \ddrphy_dfi_phy_wrdata[241]_floating ;
    wire \ddrphy_dfi_phy_wrdata[242]_floating ;
    wire \ddrphy_dfi_phy_wrdata[243]_floating ;
    wire \ddrphy_dfi_phy_wrdata[244]_floating ;
    wire \ddrphy_dfi_phy_wrdata[245]_floating ;
    wire \ddrphy_dfi_phy_wrdata[246]_floating ;
    wire \ddrphy_dfi_phy_wrdata[247]_floating ;
    wire \ddrphy_dfi_phy_wrdata[248]_floating ;
    wire \ddrphy_dfi_phy_wrdata[249]_floating ;
    wire \ddrphy_dfi_phy_wrdata[250]_floating ;
    wire \ddrphy_dfi_phy_wrdata[251]_floating ;
    wire \ddrphy_dfi_phy_wrdata[252]_floating ;
    wire \ddrphy_dfi_phy_wrdata[253]_floating ;
    wire \ddrphy_dfi_phy_wrdata[254]_floating ;
    wire \ddrphy_dfi_phy_wrdata[255]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[1]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[2]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[3]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[4]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[5]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[6]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[7]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[9]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[10]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[11]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[12]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[13]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[14]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[15]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[16]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[17]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[18]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[19]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[20]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[21]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[22]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[23]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[25]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[26]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[27]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[28]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[29]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[30]_floating ;
    wire \ddrphy_dfi_phy_wrdata_mask[31]_floating ;
    wire \ddrphy_dfi_read_cmd[1]_floating ;
    wire \ddrphy_dfi_read_cmd[3]_floating ;
    wire \ddrphy_info_mr0_ddr3[15]_floating ;
    wire \ddrphy_info_mr1_ddr3[15]_floating ;
    wire \ddrphy_info_mr2_ddr3[15]_floating ;
    wire \ddrphy_info_mr3_ddr3[15]_floating ;
    wire \ddrphy_reset_ctrl_cnt[0]_floating ;
    wire \ddrphy_reset_ctrl_cnt[1]_floating ;
    wire \ddrphy_reset_ctrl_cnt[2]_floating ;
    wire \ddrphy_reset_ctrl_cnt[4]_floating ;
    wire \ddrphy_reset_ctrl_cnt[5]_floating ;
    wire \ddrphy_reset_ctrl_cnt[6]_floating ;
    wire \ddrphy_reset_ctrl_cnt[7]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;

    GTP_DLL /* I_GTP_DLL */ #(
            .GRS_EN("FALSE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        I_GTP_DLL (
            .DELAY_STEP (dll_step),
            .LOCK (dll_lock),
            .CLKIN (ddrphy_ioclk[3]),
            .PWD (1'b0),
            .RST (ddrphy_dll_rst),
            .UPDATE_N (dll_update_n));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:249

    ipsxb_ddrphy_calib_top_v1_3 ddrphy_calib_top (
            .calib_address (calib_address),
            .calib_ba ({\ddrphy_calib_top_calib_ba[2]_floating , calib_ba[1], calib_ba[0]}),
            .rdcal_wrdata ({\ddrphy_calib_top_rdcal_wrdata[255]_floating , \ddrphy_calib_top_rdcal_wrdata[254]_floating , \ddrphy_calib_top_rdcal_wrdata[253]_floating , \ddrphy_calib_top_rdcal_wrdata[252]_floating , \ddrphy_calib_top_rdcal_wrdata[251]_floating , \ddrphy_calib_top_rdcal_wrdata[250]_floating , \ddrphy_calib_top_rdcal_wrdata[249]_floating , \ddrphy_calib_top_rdcal_wrdata[248]_floating , \ddrphy_calib_top_rdcal_wrdata[247]_floating , \ddrphy_calib_top_rdcal_wrdata[246]_floating , \ddrphy_calib_top_rdcal_wrdata[245]_floating , \ddrphy_calib_top_rdcal_wrdata[244]_floating , \ddrphy_calib_top_rdcal_wrdata[243]_floating , \ddrphy_calib_top_rdcal_wrdata[242]_floating , \ddrphy_calib_top_rdcal_wrdata[241]_floating , \ddrphy_calib_top_rdcal_wrdata[240]_floating , \ddrphy_calib_top_rdcal_wrdata[239]_floating , \ddrphy_calib_top_rdcal_wrdata[238]_floating , \ddrphy_calib_top_rdcal_wrdata[237]_floating , \ddrphy_calib_top_rdcal_wrdata[236]_floating , \ddrphy_calib_top_rdcal_wrdata[235]_floating , \ddrphy_calib_top_rdcal_wrdata[234]_floating , \ddrphy_calib_top_rdcal_wrdata[233]_floating , \ddrphy_calib_top_rdcal_wrdata[232]_floating , \ddrphy_calib_top_rdcal_wrdata[231]_floating , \ddrphy_calib_top_rdcal_wrdata[230]_floating , \ddrphy_calib_top_rdcal_wrdata[229]_floating , \ddrphy_calib_top_rdcal_wrdata[228]_floating , \ddrphy_calib_top_rdcal_wrdata[227]_floating , \ddrphy_calib_top_rdcal_wrdata[226]_floating , \ddrphy_calib_top_rdcal_wrdata[225]_floating , \ddrphy_calib_top/rdcal_wrdata [224] , \ddrphy_calib_top_rdcal_wrdata[223]_floating , \ddrphy_calib_top_rdcal_wrdata[222]_floating , \ddrphy_calib_top_rdcal_wrdata[221]_floating , \ddrphy_calib_top_rdcal_wrdata[220]_floating , \ddrphy_calib_top_rdcal_wrdata[219]_floating , \ddrphy_calib_top_rdcal_wrdata[218]_floating , \ddrphy_calib_top_rdcal_wrdata[217]_floating , \ddrphy_calib_top_rdcal_wrdata[216]_floating , \ddrphy_calib_top_rdcal_wrdata[215]_floating , \ddrphy_calib_top_rdcal_wrdata[214]_floating , \ddrphy_calib_top_rdcal_wrdata[213]_floating , \ddrphy_calib_top_rdcal_wrdata[212]_floating , \ddrphy_calib_top_rdcal_wrdata[211]_floating , \ddrphy_calib_top_rdcal_wrdata[210]_floating , \ddrphy_calib_top_rdcal_wrdata[209]_floating , \ddrphy_calib_top_rdcal_wrdata[208]_floating , \ddrphy_calib_top_rdcal_wrdata[207]_floating , \ddrphy_calib_top_rdcal_wrdata[206]_floating , \ddrphy_calib_top_rdcal_wrdata[205]_floating , \ddrphy_calib_top_rdcal_wrdata[204]_floating , \ddrphy_calib_top_rdcal_wrdata[203]_floating , \ddrphy_calib_top_rdcal_wrdata[202]_floating , \ddrphy_calib_top_rdcal_wrdata[201]_floating , \ddrphy_calib_top_rdcal_wrdata[200]_floating , \ddrphy_calib_top_rdcal_wrdata[199]_floating , \ddrphy_calib_top_rdcal_wrdata[198]_floating , \ddrphy_calib_top_rdcal_wrdata[197]_floating , \ddrphy_calib_top_rdcal_wrdata[196]_floating , \ddrphy_calib_top_rdcal_wrdata[195]_floating , \ddrphy_calib_top_rdcal_wrdata[194]_floating , \ddrphy_calib_top_rdcal_wrdata[193]_floating , \ddrphy_calib_top/rdcal_wrdata [192] , \ddrphy_calib_top_rdcal_wrdata[191]_floating , \ddrphy_calib_top_rdcal_wrdata[190]_floating , \ddrphy_calib_top_rdcal_wrdata[189]_floating , \ddrphy_calib_top_rdcal_wrdata[188]_floating , \ddrphy_calib_top_rdcal_wrdata[187]_floating , \ddrphy_calib_top_rdcal_wrdata[186]_floating , \ddrphy_calib_top_rdcal_wrdata[185]_floating , \ddrphy_calib_top_rdcal_wrdata[184]_floating , \ddrphy_calib_top_rdcal_wrdata[183]_floating , \ddrphy_calib_top_rdcal_wrdata[182]_floating , \ddrphy_calib_top_rdcal_wrdata[181]_floating , \ddrphy_calib_top_rdcal_wrdata[180]_floating , \ddrphy_calib_top_rdcal_wrdata[179]_floating , \ddrphy_calib_top_rdcal_wrdata[178]_floating , \ddrphy_calib_top_rdcal_wrdata[177]_floating , \ddrphy_calib_top_rdcal_wrdata[176]_floating , \ddrphy_calib_top_rdcal_wrdata[175]_floating , \ddrphy_calib_top_rdcal_wrdata[174]_floating , \ddrphy_calib_top_rdcal_wrdata[173]_floating , \ddrphy_calib_top_rdcal_wrdata[172]_floating , \ddrphy_calib_top_rdcal_wrdata[171]_floating , \ddrphy_calib_top_rdcal_wrdata[170]_floating , \ddrphy_calib_top_rdcal_wrdata[169]_floating , \ddrphy_calib_top_rdcal_wrdata[168]_floating , \ddrphy_calib_top_rdcal_wrdata[167]_floating , \ddrphy_calib_top_rdcal_wrdata[166]_floating , \ddrphy_calib_top_rdcal_wrdata[165]_floating , \ddrphy_calib_top_rdcal_wrdata[164]_floating , \ddrphy_calib_top_rdcal_wrdata[163]_floating , \ddrphy_calib_top_rdcal_wrdata[162]_floating , \ddrphy_calib_top_rdcal_wrdata[161]_floating , \ddrphy_calib_top/rdcal_wrdata [160] , \ddrphy_calib_top_rdcal_wrdata[159]_floating , \ddrphy_calib_top_rdcal_wrdata[158]_floating , \ddrphy_calib_top_rdcal_wrdata[157]_floating , \ddrphy_calib_top_rdcal_wrdata[156]_floating , \ddrphy_calib_top_rdcal_wrdata[155]_floating , \ddrphy_calib_top_rdcal_wrdata[154]_floating , \ddrphy_calib_top_rdcal_wrdata[153]_floating , \ddrphy_calib_top_rdcal_wrdata[152]_floating , \ddrphy_calib_top_rdcal_wrdata[151]_floating , \ddrphy_calib_top_rdcal_wrdata[150]_floating , \ddrphy_calib_top_rdcal_wrdata[149]_floating , \ddrphy_calib_top_rdcal_wrdata[148]_floating , \ddrphy_calib_top_rdcal_wrdata[147]_floating , \ddrphy_calib_top_rdcal_wrdata[146]_floating , \ddrphy_calib_top_rdcal_wrdata[145]_floating , \ddrphy_calib_top_rdcal_wrdata[144]_floating , \ddrphy_calib_top_rdcal_wrdata[143]_floating , \ddrphy_calib_top_rdcal_wrdata[142]_floating , \ddrphy_calib_top_rdcal_wrdata[141]_floating , \ddrphy_calib_top_rdcal_wrdata[140]_floating , \ddrphy_calib_top_rdcal_wrdata[139]_floating , \ddrphy_calib_top_rdcal_wrdata[138]_floating , \ddrphy_calib_top_rdcal_wrdata[137]_floating , \ddrphy_calib_top_rdcal_wrdata[136]_floating , \ddrphy_calib_top_rdcal_wrdata[135]_floating , \ddrphy_calib_top_rdcal_wrdata[134]_floating , \ddrphy_calib_top_rdcal_wrdata[133]_floating , \ddrphy_calib_top_rdcal_wrdata[132]_floating , \ddrphy_calib_top_rdcal_wrdata[131]_floating , \ddrphy_calib_top_rdcal_wrdata[130]_floating , \ddrphy_calib_top_rdcal_wrdata[129]_floating , \ddrphy_calib_top/rdcal_wrdata [128] , \ddrphy_calib_top_rdcal_wrdata[127]_floating , \ddrphy_calib_top_rdcal_wrdata[126]_floating , \ddrphy_calib_top_rdcal_wrdata[125]_floating , \ddrphy_calib_top_rdcal_wrdata[124]_floating , \ddrphy_calib_top_rdcal_wrdata[123]_floating , \ddrphy_calib_top_rdcal_wrdata[122]_floating , \ddrphy_calib_top_rdcal_wrdata[121]_floating , \ddrphy_calib_top_rdcal_wrdata[120]_floating , \ddrphy_calib_top_rdcal_wrdata[119]_floating , \ddrphy_calib_top_rdcal_wrdata[118]_floating , \ddrphy_calib_top_rdcal_wrdata[117]_floating , \ddrphy_calib_top_rdcal_wrdata[116]_floating , \ddrphy_calib_top_rdcal_wrdata[115]_floating , \ddrphy_calib_top_rdcal_wrdata[114]_floating , \ddrphy_calib_top_rdcal_wrdata[113]_floating , \ddrphy_calib_top_rdcal_wrdata[112]_floating , \ddrphy_calib_top_rdcal_wrdata[111]_floating , \ddrphy_calib_top_rdcal_wrdata[110]_floating , \ddrphy_calib_top_rdcal_wrdata[109]_floating , \ddrphy_calib_top_rdcal_wrdata[108]_floating , \ddrphy_calib_top_rdcal_wrdata[107]_floating , \ddrphy_calib_top_rdcal_wrdata[106]_floating , \ddrphy_calib_top_rdcal_wrdata[105]_floating , \ddrphy_calib_top_rdcal_wrdata[104]_floating , \ddrphy_calib_top_rdcal_wrdata[103]_floating , \ddrphy_calib_top_rdcal_wrdata[102]_floating , \ddrphy_calib_top_rdcal_wrdata[101]_floating , \ddrphy_calib_top_rdcal_wrdata[100]_floating , \ddrphy_calib_top_rdcal_wrdata[99]_floating , \ddrphy_calib_top_rdcal_wrdata[98]_floating , \ddrphy_calib_top_rdcal_wrdata[97]_floating , \ddrphy_calib_top/rdcal_wrdata [96] , \ddrphy_calib_top_rdcal_wrdata[95]_floating , \ddrphy_calib_top_rdcal_wrdata[94]_floating , \ddrphy_calib_top_rdcal_wrdata[93]_floating , \ddrphy_calib_top_rdcal_wrdata[92]_floating , \ddrphy_calib_top_rdcal_wrdata[91]_floating , \ddrphy_calib_top_rdcal_wrdata[90]_floating , \ddrphy_calib_top_rdcal_wrdata[89]_floating , \ddrphy_calib_top_rdcal_wrdata[88]_floating , \ddrphy_calib_top_rdcal_wrdata[87]_floating , \ddrphy_calib_top_rdcal_wrdata[86]_floating , \ddrphy_calib_top_rdcal_wrdata[85]_floating , \ddrphy_calib_top_rdcal_wrdata[84]_floating , \ddrphy_calib_top_rdcal_wrdata[83]_floating , \ddrphy_calib_top_rdcal_wrdata[82]_floating , \ddrphy_calib_top_rdcal_wrdata[81]_floating , \ddrphy_calib_top_rdcal_wrdata[80]_floating , \ddrphy_calib_top_rdcal_wrdata[79]_floating , \ddrphy_calib_top_rdcal_wrdata[78]_floating , \ddrphy_calib_top_rdcal_wrdata[77]_floating , \ddrphy_calib_top_rdcal_wrdata[76]_floating , \ddrphy_calib_top_rdcal_wrdata[75]_floating , \ddrphy_calib_top_rdcal_wrdata[74]_floating , \ddrphy_calib_top_rdcal_wrdata[73]_floating , \ddrphy_calib_top_rdcal_wrdata[72]_floating , \ddrphy_calib_top_rdcal_wrdata[71]_floating , \ddrphy_calib_top_rdcal_wrdata[70]_floating , \ddrphy_calib_top_rdcal_wrdata[69]_floating , \ddrphy_calib_top_rdcal_wrdata[68]_floating , \ddrphy_calib_top_rdcal_wrdata[67]_floating , \ddrphy_calib_top_rdcal_wrdata[66]_floating , \ddrphy_calib_top_rdcal_wrdata[65]_floating , \ddrphy_calib_top/rdcal_wrdata [64] , \ddrphy_calib_top_rdcal_wrdata[63]_floating , \ddrphy_calib_top_rdcal_wrdata[62]_floating , \ddrphy_calib_top_rdcal_wrdata[61]_floating , \ddrphy_calib_top_rdcal_wrdata[60]_floating , \ddrphy_calib_top_rdcal_wrdata[59]_floating , \ddrphy_calib_top_rdcal_wrdata[58]_floating , \ddrphy_calib_top_rdcal_wrdata[57]_floating , \ddrphy_calib_top_rdcal_wrdata[56]_floating , \ddrphy_calib_top_rdcal_wrdata[55]_floating , \ddrphy_calib_top_rdcal_wrdata[54]_floating , \ddrphy_calib_top_rdcal_wrdata[53]_floating , \ddrphy_calib_top_rdcal_wrdata[52]_floating , \ddrphy_calib_top_rdcal_wrdata[51]_floating , \ddrphy_calib_top_rdcal_wrdata[50]_floating , \ddrphy_calib_top_rdcal_wrdata[49]_floating , \ddrphy_calib_top_rdcal_wrdata[48]_floating , \ddrphy_calib_top_rdcal_wrdata[47]_floating , \ddrphy_calib_top_rdcal_wrdata[46]_floating , \ddrphy_calib_top_rdcal_wrdata[45]_floating , \ddrphy_calib_top_rdcal_wrdata[44]_floating , \ddrphy_calib_top_rdcal_wrdata[43]_floating , \ddrphy_calib_top_rdcal_wrdata[42]_floating , \ddrphy_calib_top_rdcal_wrdata[41]_floating , \ddrphy_calib_top_rdcal_wrdata[40]_floating , \ddrphy_calib_top_rdcal_wrdata[39]_floating , \ddrphy_calib_top_rdcal_wrdata[38]_floating , \ddrphy_calib_top_rdcal_wrdata[37]_floating , \ddrphy_calib_top_rdcal_wrdata[36]_floating , \ddrphy_calib_top_rdcal_wrdata[35]_floating , \ddrphy_calib_top_rdcal_wrdata[34]_floating , \ddrphy_calib_top_rdcal_wrdata[33]_floating , \ddrphy_calib_top/rdcal_wrdata [32] , \ddrphy_calib_top_rdcal_wrdata[31]_floating , \ddrphy_calib_top_rdcal_wrdata[30]_floating , \ddrphy_calib_top_rdcal_wrdata[29]_floating , \ddrphy_calib_top_rdcal_wrdata[28]_floating , \ddrphy_calib_top_rdcal_wrdata[27]_floating , \ddrphy_calib_top_rdcal_wrdata[26]_floating , \ddrphy_calib_top_rdcal_wrdata[25]_floating , \ddrphy_calib_top_rdcal_wrdata[24]_floating , \ddrphy_calib_top_rdcal_wrdata[23]_floating , \ddrphy_calib_top_rdcal_wrdata[22]_floating , \ddrphy_calib_top_rdcal_wrdata[21]_floating , \ddrphy_calib_top_rdcal_wrdata[20]_floating , \ddrphy_calib_top_rdcal_wrdata[19]_floating , \ddrphy_calib_top_rdcal_wrdata[18]_floating , \ddrphy_calib_top_rdcal_wrdata[17]_floating , \ddrphy_calib_top_rdcal_wrdata[16]_floating , \ddrphy_calib_top_rdcal_wrdata[15]_floating , \ddrphy_calib_top_rdcal_wrdata[14]_floating , \ddrphy_calib_top_rdcal_wrdata[13]_floating , \ddrphy_calib_top_rdcal_wrdata[12]_floating , \ddrphy_calib_top_rdcal_wrdata[11]_floating , \ddrphy_calib_top_rdcal_wrdata[10]_floating , \ddrphy_calib_top_rdcal_wrdata[9]_floating , \ddrphy_calib_top_rdcal_wrdata[8]_floating , \ddrphy_calib_top_rdcal_wrdata[7]_floating , \ddrphy_calib_top_rdcal_wrdata[6]_floating , \ddrphy_calib_top_rdcal_wrdata[5]_floating , \ddrphy_calib_top_rdcal_wrdata[4]_floating , \ddrphy_calib_top_rdcal_wrdata[3]_floating , \ddrphy_calib_top_rdcal_wrdata[2]_floating , \ddrphy_calib_top_rdcal_wrdata[1]_floating , \ddrphy_calib_top/rdcal_wrdata [0] }),
            .rdcal_wrdata_en ({\ddrphy_calib_top/rdcal_wrdata_en [3] , \ddrphy_calib_top/rdcal_wrdata_en [2] , \ddrphy_calib_top/rdcal_wrdata_en [1] , \ddrphy_calib_top/rdcal_wrdata_en [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp  ({\ddrphy_slice_top/adj_rdel_done_tmp [3] , \ddrphy_slice_top/adj_rdel_done_tmp [2] , \ddrphy_slice_top/adj_rdel_done_tmp [1] , \ddrphy_slice_top/adj_rdel_done_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/gate_cal_error_tmp  ({\ddrphy_slice_top/gate_cal_error_tmp [3] , \ddrphy_slice_top/gate_cal_error_tmp [2] , \ddrphy_slice_top/gate_cal_error_tmp [1] , \ddrphy_slice_top/gate_cal_error_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rddata_check_pass_tmp  ({\ddrphy_slice_top/rddata_check_pass_tmp [3] , \ddrphy_slice_top/rddata_check_pass_tmp [2] , \ddrphy_slice_top/rddata_check_pass_tmp [1] , \ddrphy_slice_top/rddata_check_pass_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_calib_done_tmp  ({\ddrphy_slice_top/rdel_calib_done_tmp [3] , \ddrphy_slice_top/rdel_calib_done_tmp [2] , \ddrphy_slice_top/rdel_calib_done_tmp [1] , \ddrphy_slice_top/rdel_calib_done_tmp [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/rdel_move_done_tmp  ({\ddrphy_slice_top/rdel_move_done_tmp [3] , \ddrphy_slice_top/rdel_move_done_tmp [2] , \ddrphy_slice_top/rdel_move_done_tmp [1] , \ddrphy_slice_top/rdel_move_done_tmp [0] }),
            .mc_wl (mc_wl),
            .mr0_ddr3 ({1'bz, mr0_ddr3[14], mr0_ddr3[13], mr0_ddr3[12], mr0_ddr3[11], mr0_ddr3[10], mr0_ddr3[9], mr0_ddr3[8], mr0_ddr3[7], mr0_ddr3[6], mr0_ddr3[5], mr0_ddr3[4], mr0_ddr3[3], mr0_ddr3[2], mr0_ddr3[1], mr0_ddr3[0]}),
            .mr1_ddr3 ({1'bz, mr1_ddr3[14], mr1_ddr3[13], mr1_ddr3[12], mr1_ddr3[11], mr1_ddr3[10], mr1_ddr3[9], mr1_ddr3[8], mr1_ddr3[7], mr1_ddr3[6], mr1_ddr3[5], mr1_ddr3[4], mr1_ddr3[3], mr1_ddr3[2], mr1_ddr3[1], mr1_ddr3[0]}),
            .mr2_ddr3 ({1'bz, mr2_ddr3[14], mr2_ddr3[13], mr2_ddr3[12], mr2_ddr3[11], mr2_ddr3[10], mr2_ddr3[9], mr2_ddr3[8], mr2_ddr3[7], mr2_ddr3[6], mr2_ddr3[5], mr2_ddr3[4], mr2_ddr3[3], mr2_ddr3[2], mr2_ddr3[1], mr2_ddr3[0]}),
            .mr3_ddr3 ({1'bz, mr3_ddr3[14], mr3_ddr3[13], mr3_ddr3[12], mr3_ddr3[11], mr3_ddr3[10], mr3_ddr3[9], mr3_ddr3[8], mr3_ddr3[7], mr3_ddr3[6], mr3_ddr3[5], mr3_ddr3[4], mr3_ddr3[3], mr3_ddr3[2], mr3_ddr3[1], mr3_ddr3[0]}),
            .calib_cas_n (calib_cas_n),
            .calib_cke (calib_cke),
            .calib_cs_n (calib_cs_n),
            .calib_done (calib_done),
            .\calib_mux/N0  (\ddrphy_calib_top/calib_mux/N0 ),
            .calib_odt (calib_odt),
            .calib_ras_n (calib_ras_n),
            .calib_rst (calib_rst),
            .calib_we_n (calib_we_n),
            .ddrphy_rst_rreq (\ddrphy_calib_top/ddrphy_rst_rreq ),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .init_adj_rdel (init_adj_rdel),
            .rddata_cal (rddata_cal),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .wrlvl_cke (\ddrphy_calib_top/wrlvl_cke ),
            .wrlvl_dqs_req (wrlvl_dqs_req),
            .adj_rdel_done (adj_rdel_done),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .ddrphy_rst_n (ddrphy_rst_n),
            .gate_adj_done (gate_adj_done),
            .gate_check_pass (gate_check_pass),
            .rddata_check_pass (rddata_check_pass),
            .rdel_calib_error (rdel_calib_error),
            .rdel_move_done (rdel_move_done),
            .wrlvl_dqs_resp (wrlvl_dqs_resp));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:334

    ipsxb_ddrphy_dfi_v1_4 ddrphy_dfi (
            .phy_addr ({\ddrphy_dfi_phy_addr[59]_floating , \ddrphy_dfi_phy_addr[58]_floating , \ddrphy_dfi_phy_addr[57]_floating , \ddrphy_dfi_phy_addr[56]_floating , \ddrphy_dfi_phy_addr[55]_floating , \ddrphy_dfi_phy_addr[54]_floating , \ddrphy_dfi_phy_addr[53]_floating , \ddrphy_dfi_phy_addr[52]_floating , \ddrphy_dfi_phy_addr[51]_floating , \ddrphy_dfi_phy_addr[50]_floating , \ddrphy_dfi_phy_addr[49]_floating , \ddrphy_dfi_phy_addr[48]_floating , \ddrphy_dfi_phy_addr[47]_floating , \ddrphy_dfi_phy_addr[46]_floating , \ddrphy_dfi_phy_addr[45]_floating , \ddrphy_dfi_phy_addr[44]_floating , \ddrphy_dfi_phy_addr[43]_floating , \ddrphy_dfi_phy_addr[42]_floating , \ddrphy_dfi_phy_addr[41]_floating , phy_addr[40], phy_addr[39], phy_addr[38], phy_addr[37], phy_addr[36], phy_addr[35], phy_addr[34], phy_addr[33], \ddrphy_dfi_phy_addr[32]_floating , \ddrphy_dfi_phy_addr[31]_floating , phy_addr[30], \ddrphy_dfi_phy_addr[29]_floating , \ddrphy_dfi_phy_addr[28]_floating , \ddrphy_dfi_phy_addr[27]_floating , \ddrphy_dfi_phy_addr[26]_floating , \ddrphy_dfi_phy_addr[25]_floating , \ddrphy_dfi_phy_addr[24]_floating , \ddrphy_dfi_phy_addr[23]_floating , \ddrphy_dfi_phy_addr[22]_floating , \ddrphy_dfi_phy_addr[21]_floating , \ddrphy_dfi_phy_addr[20]_floating , \ddrphy_dfi_phy_addr[19]_floating , \ddrphy_dfi_phy_addr[18]_floating , \ddrphy_dfi_phy_addr[17]_floating , \ddrphy_dfi_phy_addr[16]_floating , phy_addr[15], phy_addr[14], phy_addr[13], phy_addr[12], phy_addr[11], phy_addr[10], phy_addr[9], phy_addr[8], phy_addr[7], phy_addr[6], phy_addr[5], phy_addr[4], phy_addr[3], phy_addr[2], phy_addr[1], phy_addr[0]}),
            .phy_ba ({\ddrphy_dfi_phy_ba[11]_floating , \ddrphy_dfi_phy_ba[10]_floating , \ddrphy_dfi_phy_ba[9]_floating , phy_ba[8], phy_ba[7], phy_ba[6], \ddrphy_dfi_phy_ba[5]_floating , \ddrphy_dfi_phy_ba[4]_floating , \ddrphy_dfi_phy_ba[3]_floating , phy_ba[2], phy_ba[1], phy_ba[0]}),
            .phy_cas_n ({\ddrphy_dfi_phy_cas_n[3]_floating , phy_cas_n[2], \ddrphy_dfi_phy_cas_n[1]_floating , phy_cas_n[0]}),
            .phy_cke ({\ddrphy_dfi_phy_cke[3]_floating , \ddrphy_dfi_phy_cke[2]_floating , \ddrphy_dfi_phy_cke[1]_floating , phy_cke[0]}),
            .phy_cs_n ({\ddrphy_dfi_phy_cs_n[3]_floating , phy_cs_n[2], \ddrphy_dfi_phy_cs_n[1]_floating , phy_cs_n[0]}),
            .phy_odt ({\ddrphy_dfi_phy_odt[3]_floating , phy_odt[2], \ddrphy_dfi_phy_odt[1]_floating , phy_odt[0]}),
            .phy_ras_n ({\ddrphy_dfi_phy_ras_n[3]_floating , phy_ras_n[2], \ddrphy_dfi_phy_ras_n[1]_floating , phy_ras_n[0]}),
            .phy_we_n ({\ddrphy_dfi_phy_we_n[3]_floating , phy_we_n[2], \ddrphy_dfi_phy_we_n[1]_floating , phy_we_n[0]}),
            .phy_wrdata ({\ddrphy_dfi_phy_wrdata[255]_floating , \ddrphy_dfi_phy_wrdata[254]_floating , \ddrphy_dfi_phy_wrdata[253]_floating , \ddrphy_dfi_phy_wrdata[252]_floating , \ddrphy_dfi_phy_wrdata[251]_floating , \ddrphy_dfi_phy_wrdata[250]_floating , \ddrphy_dfi_phy_wrdata[249]_floating , \ddrphy_dfi_phy_wrdata[248]_floating , \ddrphy_dfi_phy_wrdata[247]_floating , \ddrphy_dfi_phy_wrdata[246]_floating , \ddrphy_dfi_phy_wrdata[245]_floating , \ddrphy_dfi_phy_wrdata[244]_floating , \ddrphy_dfi_phy_wrdata[243]_floating , \ddrphy_dfi_phy_wrdata[242]_floating , \ddrphy_dfi_phy_wrdata[241]_floating , \ddrphy_dfi_phy_wrdata[240]_floating , \ddrphy_dfi_phy_wrdata[239]_floating , \ddrphy_dfi_phy_wrdata[238]_floating , \ddrphy_dfi_phy_wrdata[237]_floating , \ddrphy_dfi_phy_wrdata[236]_floating , \ddrphy_dfi_phy_wrdata[235]_floating , \ddrphy_dfi_phy_wrdata[234]_floating , \ddrphy_dfi_phy_wrdata[233]_floating , \ddrphy_dfi_phy_wrdata[232]_floating , \ddrphy_dfi_phy_wrdata[231]_floating , \ddrphy_dfi_phy_wrdata[230]_floating , \ddrphy_dfi_phy_wrdata[229]_floating , \ddrphy_dfi_phy_wrdata[228]_floating , \ddrphy_dfi_phy_wrdata[227]_floating , \ddrphy_dfi_phy_wrdata[226]_floating , phy_wrdata[225], phy_wrdata[224], \ddrphy_dfi_phy_wrdata[223]_floating , \ddrphy_dfi_phy_wrdata[222]_floating , \ddrphy_dfi_phy_wrdata[221]_floating , \ddrphy_dfi_phy_wrdata[220]_floating , \ddrphy_dfi_phy_wrdata[219]_floating , \ddrphy_dfi_phy_wrdata[218]_floating , \ddrphy_dfi_phy_wrdata[217]_floating , \ddrphy_dfi_phy_wrdata[216]_floating , \ddrphy_dfi_phy_wrdata[215]_floating , \ddrphy_dfi_phy_wrdata[214]_floating , \ddrphy_dfi_phy_wrdata[213]_floating , \ddrphy_dfi_phy_wrdata[212]_floating , \ddrphy_dfi_phy_wrdata[211]_floating , \ddrphy_dfi_phy_wrdata[210]_floating , \ddrphy_dfi_phy_wrdata[209]_floating , \ddrphy_dfi_phy_wrdata[208]_floating , \ddrphy_dfi_phy_wrdata[207]_floating , \ddrphy_dfi_phy_wrdata[206]_floating , \ddrphy_dfi_phy_wrdata[205]_floating , \ddrphy_dfi_phy_wrdata[204]_floating , \ddrphy_dfi_phy_wrdata[203]_floating , \ddrphy_dfi_phy_wrdata[202]_floating , \ddrphy_dfi_phy_wrdata[201]_floating , \ddrphy_dfi_phy_wrdata[200]_floating , \ddrphy_dfi_phy_wrdata[199]_floating , \ddrphy_dfi_phy_wrdata[198]_floating , \ddrphy_dfi_phy_wrdata[197]_floating , \ddrphy_dfi_phy_wrdata[196]_floating , \ddrphy_dfi_phy_wrdata[195]_floating , phy_wrdata[194], phy_wrdata[193], phy_wrdata[192], \ddrphy_dfi_phy_wrdata[191]_floating , \ddrphy_dfi_phy_wrdata[190]_floating , \ddrphy_dfi_phy_wrdata[189]_floating , \ddrphy_dfi_phy_wrdata[188]_floating , \ddrphy_dfi_phy_wrdata[187]_floating , \ddrphy_dfi_phy_wrdata[186]_floating , \ddrphy_dfi_phy_wrdata[185]_floating , \ddrphy_dfi_phy_wrdata[184]_floating , \ddrphy_dfi_phy_wrdata[183]_floating , \ddrphy_dfi_phy_wrdata[182]_floating , \ddrphy_dfi_phy_wrdata[181]_floating , \ddrphy_dfi_phy_wrdata[180]_floating , \ddrphy_dfi_phy_wrdata[179]_floating , \ddrphy_dfi_phy_wrdata[178]_floating , \ddrphy_dfi_phy_wrdata[177]_floating , \ddrphy_dfi_phy_wrdata[176]_floating , \ddrphy_dfi_phy_wrdata[175]_floating , \ddrphy_dfi_phy_wrdata[174]_floating , \ddrphy_dfi_phy_wrdata[173]_floating , \ddrphy_dfi_phy_wrdata[172]_floating , \ddrphy_dfi_phy_wrdata[171]_floating , \ddrphy_dfi_phy_wrdata[170]_floating , \ddrphy_dfi_phy_wrdata[169]_floating , \ddrphy_dfi_phy_wrdata[168]_floating , \ddrphy_dfi_phy_wrdata[167]_floating , \ddrphy_dfi_phy_wrdata[166]_floating , \ddrphy_dfi_phy_wrdata[165]_floating , \ddrphy_dfi_phy_wrdata[164]_floating , \ddrphy_dfi_phy_wrdata[163]_floating , \ddrphy_dfi_phy_wrdata[162]_floating , phy_wrdata[161], phy_wrdata[160], \ddrphy_dfi_phy_wrdata[159]_floating , \ddrphy_dfi_phy_wrdata[158]_floating , \ddrphy_dfi_phy_wrdata[157]_floating , \ddrphy_dfi_phy_wrdata[156]_floating , \ddrphy_dfi_phy_wrdata[155]_floating , \ddrphy_dfi_phy_wrdata[154]_floating , \ddrphy_dfi_phy_wrdata[153]_floating , \ddrphy_dfi_phy_wrdata[152]_floating , \ddrphy_dfi_phy_wrdata[151]_floating , \ddrphy_dfi_phy_wrdata[150]_floating , \ddrphy_dfi_phy_wrdata[149]_floating , \ddrphy_dfi_phy_wrdata[148]_floating , \ddrphy_dfi_phy_wrdata[147]_floating , \ddrphy_dfi_phy_wrdata[146]_floating , \ddrphy_dfi_phy_wrdata[145]_floating , \ddrphy_dfi_phy_wrdata[144]_floating , \ddrphy_dfi_phy_wrdata[143]_floating , \ddrphy_dfi_phy_wrdata[142]_floating , \ddrphy_dfi_phy_wrdata[141]_floating , \ddrphy_dfi_phy_wrdata[140]_floating , \ddrphy_dfi_phy_wrdata[139]_floating , \ddrphy_dfi_phy_wrdata[138]_floating , \ddrphy_dfi_phy_wrdata[137]_floating , \ddrphy_dfi_phy_wrdata[136]_floating , \ddrphy_dfi_phy_wrdata[135]_floating , \ddrphy_dfi_phy_wrdata[134]_floating , \ddrphy_dfi_phy_wrdata[133]_floating , \ddrphy_dfi_phy_wrdata[132]_floating , \ddrphy_dfi_phy_wrdata[131]_floating , \ddrphy_dfi_phy_wrdata[130]_floating , phy_wrdata[129], phy_wrdata[128], \ddrphy_dfi_phy_wrdata[127]_floating , \ddrphy_dfi_phy_wrdata[126]_floating , \ddrphy_dfi_phy_wrdata[125]_floating , \ddrphy_dfi_phy_wrdata[124]_floating , \ddrphy_dfi_phy_wrdata[123]_floating , \ddrphy_dfi_phy_wrdata[122]_floating , \ddrphy_dfi_phy_wrdata[121]_floating , \ddrphy_dfi_phy_wrdata[120]_floating , \ddrphy_dfi_phy_wrdata[119]_floating , \ddrphy_dfi_phy_wrdata[118]_floating , \ddrphy_dfi_phy_wrdata[117]_floating , \ddrphy_dfi_phy_wrdata[116]_floating , \ddrphy_dfi_phy_wrdata[115]_floating , \ddrphy_dfi_phy_wrdata[114]_floating , \ddrphy_dfi_phy_wrdata[113]_floating , \ddrphy_dfi_phy_wrdata[112]_floating , \ddrphy_dfi_phy_wrdata[111]_floating , \ddrphy_dfi_phy_wrdata[110]_floating , \ddrphy_dfi_phy_wrdata[109]_floating , \ddrphy_dfi_phy_wrdata[108]_floating , \ddrphy_dfi_phy_wrdata[107]_floating , \ddrphy_dfi_phy_wrdata[106]_floating , \ddrphy_dfi_phy_wrdata[105]_floating , \ddrphy_dfi_phy_wrdata[104]_floating , \ddrphy_dfi_phy_wrdata[103]_floating , \ddrphy_dfi_phy_wrdata[102]_floating , \ddrphy_dfi_phy_wrdata[101]_floating , \ddrphy_dfi_phy_wrdata[100]_floating , \ddrphy_dfi_phy_wrdata[99]_floating , \ddrphy_dfi_phy_wrdata[98]_floating , phy_wrdata[97], phy_wrdata[96], \ddrphy_dfi_phy_wrdata[95]_floating , \ddrphy_dfi_phy_wrdata[94]_floating , \ddrphy_dfi_phy_wrdata[93]_floating , \ddrphy_dfi_phy_wrdata[92]_floating , \ddrphy_dfi_phy_wrdata[91]_floating , \ddrphy_dfi_phy_wrdata[90]_floating , \ddrphy_dfi_phy_wrdata[89]_floating , \ddrphy_dfi_phy_wrdata[88]_floating , \ddrphy_dfi_phy_wrdata[87]_floating , \ddrphy_dfi_phy_wrdata[86]_floating , \ddrphy_dfi_phy_wrdata[85]_floating , \ddrphy_dfi_phy_wrdata[84]_floating , \ddrphy_dfi_phy_wrdata[83]_floating , \ddrphy_dfi_phy_wrdata[82]_floating , \ddrphy_dfi_phy_wrdata[81]_floating , \ddrphy_dfi_phy_wrdata[80]_floating , \ddrphy_dfi_phy_wrdata[79]_floating , \ddrphy_dfi_phy_wrdata[78]_floating , \ddrphy_dfi_phy_wrdata[77]_floating , \ddrphy_dfi_phy_wrdata[76]_floating , \ddrphy_dfi_phy_wrdata[75]_floating , \ddrphy_dfi_phy_wrdata[74]_floating , \ddrphy_dfi_phy_wrdata[73]_floating , \ddrphy_dfi_phy_wrdata[72]_floating , \ddrphy_dfi_phy_wrdata[71]_floating , \ddrphy_dfi_phy_wrdata[70]_floating , \ddrphy_dfi_phy_wrdata[69]_floating , \ddrphy_dfi_phy_wrdata[68]_floating , \ddrphy_dfi_phy_wrdata[67]_floating , phy_wrdata[66], phy_wrdata[65], phy_wrdata[64], \ddrphy_dfi_phy_wrdata[63]_floating , \ddrphy_dfi_phy_wrdata[62]_floating , \ddrphy_dfi_phy_wrdata[61]_floating , \ddrphy_dfi_phy_wrdata[60]_floating , \ddrphy_dfi_phy_wrdata[59]_floating , \ddrphy_dfi_phy_wrdata[58]_floating , \ddrphy_dfi_phy_wrdata[57]_floating , \ddrphy_dfi_phy_wrdata[56]_floating , \ddrphy_dfi_phy_wrdata[55]_floating , \ddrphy_dfi_phy_wrdata[54]_floating , \ddrphy_dfi_phy_wrdata[53]_floating , \ddrphy_dfi_phy_wrdata[52]_floating , \ddrphy_dfi_phy_wrdata[51]_floating , \ddrphy_dfi_phy_wrdata[50]_floating , \ddrphy_dfi_phy_wrdata[49]_floating , \ddrphy_dfi_phy_wrdata[48]_floating , \ddrphy_dfi_phy_wrdata[47]_floating , \ddrphy_dfi_phy_wrdata[46]_floating , \ddrphy_dfi_phy_wrdata[45]_floating , \ddrphy_dfi_phy_wrdata[44]_floating , \ddrphy_dfi_phy_wrdata[43]_floating , \ddrphy_dfi_phy_wrdata[42]_floating , \ddrphy_dfi_phy_wrdata[41]_floating , \ddrphy_dfi_phy_wrdata[40]_floating , \ddrphy_dfi_phy_wrdata[39]_floating , \ddrphy_dfi_phy_wrdata[38]_floating , \ddrphy_dfi_phy_wrdata[37]_floating , \ddrphy_dfi_phy_wrdata[36]_floating , \ddrphy_dfi_phy_wrdata[35]_floating , \ddrphy_dfi_phy_wrdata[34]_floating , phy_wrdata[33], phy_wrdata[32], \ddrphy_dfi_phy_wrdata[31]_floating , \ddrphy_dfi_phy_wrdata[30]_floating , \ddrphy_dfi_phy_wrdata[29]_floating , \ddrphy_dfi_phy_wrdata[28]_floating , \ddrphy_dfi_phy_wrdata[27]_floating , \ddrphy_dfi_phy_wrdata[26]_floating , \ddrphy_dfi_phy_wrdata[25]_floating , \ddrphy_dfi_phy_wrdata[24]_floating , \ddrphy_dfi_phy_wrdata[23]_floating , \ddrphy_dfi_phy_wrdata[22]_floating , \ddrphy_dfi_phy_wrdata[21]_floating , \ddrphy_dfi_phy_wrdata[20]_floating , \ddrphy_dfi_phy_wrdata[19]_floating , \ddrphy_dfi_phy_wrdata[18]_floating , \ddrphy_dfi_phy_wrdata[17]_floating , \ddrphy_dfi_phy_wrdata[16]_floating , \ddrphy_dfi_phy_wrdata[15]_floating , \ddrphy_dfi_phy_wrdata[14]_floating , \ddrphy_dfi_phy_wrdata[13]_floating , \ddrphy_dfi_phy_wrdata[12]_floating , \ddrphy_dfi_phy_wrdata[11]_floating , \ddrphy_dfi_phy_wrdata[10]_floating , \ddrphy_dfi_phy_wrdata[9]_floating , \ddrphy_dfi_phy_wrdata[8]_floating , \ddrphy_dfi_phy_wrdata[7]_floating , \ddrphy_dfi_phy_wrdata[6]_floating , \ddrphy_dfi_phy_wrdata[5]_floating , \ddrphy_dfi_phy_wrdata[4]_floating , \ddrphy_dfi_phy_wrdata[3]_floating , \ddrphy_dfi_phy_wrdata[2]_floating , phy_wrdata[1], phy_wrdata[0]}),
            .phy_wrdata_en (phy_wrdata_en),
            .phy_wrdata_mask ({\ddrphy_dfi_phy_wrdata_mask[31]_floating , \ddrphy_dfi_phy_wrdata_mask[30]_floating , \ddrphy_dfi_phy_wrdata_mask[29]_floating , \ddrphy_dfi_phy_wrdata_mask[28]_floating , \ddrphy_dfi_phy_wrdata_mask[27]_floating , \ddrphy_dfi_phy_wrdata_mask[26]_floating , \ddrphy_dfi_phy_wrdata_mask[25]_floating , phy_wrdata_mask[24], \ddrphy_dfi_phy_wrdata_mask[23]_floating , \ddrphy_dfi_phy_wrdata_mask[22]_floating , \ddrphy_dfi_phy_wrdata_mask[21]_floating , \ddrphy_dfi_phy_wrdata_mask[20]_floating , \ddrphy_dfi_phy_wrdata_mask[19]_floating , \ddrphy_dfi_phy_wrdata_mask[18]_floating , \ddrphy_dfi_phy_wrdata_mask[17]_floating , \ddrphy_dfi_phy_wrdata_mask[16]_floating , \ddrphy_dfi_phy_wrdata_mask[15]_floating , \ddrphy_dfi_phy_wrdata_mask[14]_floating , \ddrphy_dfi_phy_wrdata_mask[13]_floating , \ddrphy_dfi_phy_wrdata_mask[12]_floating , \ddrphy_dfi_phy_wrdata_mask[11]_floating , \ddrphy_dfi_phy_wrdata_mask[10]_floating , \ddrphy_dfi_phy_wrdata_mask[9]_floating , phy_wrdata_mask[8], \ddrphy_dfi_phy_wrdata_mask[7]_floating , \ddrphy_dfi_phy_wrdata_mask[6]_floating , \ddrphy_dfi_phy_wrdata_mask[5]_floating , \ddrphy_dfi_phy_wrdata_mask[4]_floating , \ddrphy_dfi_phy_wrdata_mask[3]_floating , \ddrphy_dfi_phy_wrdata_mask[2]_floating , \ddrphy_dfi_phy_wrdata_mask[1]_floating , phy_wrdata_mask[0]}),
            .read_cmd ({\ddrphy_dfi_read_cmd[3]_floating , read_cmd[2], \ddrphy_dfi_read_cmd[1]_floating , read_cmd[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [224] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [192] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [160] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [128] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [96] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [64] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [32] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \ddrphy_calib_top/rdcal_wrdata [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/rdcal_wrdata_en  ({\ddrphy_calib_top/rdcal_wrdata_en [3] , \ddrphy_calib_top/rdcal_wrdata_en [2] , \ddrphy_calib_top/rdcal_wrdata_en [1] , \ddrphy_calib_top/rdcal_wrdata_en [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r  ({\ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3] , \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [2] , \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [1] , \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [0] }),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [24] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [8] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [0] }),
            .calib_address (calib_address),
            .calib_ba ({1'bz, calib_ba[1], calib_ba[0]}),
            .dfi_address ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_address[40], dfi_address[39], dfi_address[38], dfi_address[37], dfi_address[36], dfi_address[35], dfi_address[34], dfi_address[33], 1'bz, 1'bz, dfi_address[30], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_address[14], dfi_address[13], dfi_address[12], dfi_address[11], dfi_address[10], dfi_address[9], dfi_address[8], dfi_address[7], dfi_address[6], dfi_address[5], dfi_address[4], dfi_address[3], dfi_address[2], dfi_address[1], dfi_address[0]}),
            .dfi_bank ({1'bz, 1'bz, 1'bz, dfi_bank[8], dfi_bank[7], dfi_bank[6], 1'bz, 1'bz, 1'bz, dfi_bank[2], dfi_bank[1], dfi_bank[0]}),
            .dfi_cas_n ({1'bz, dfi_cas_n[2], 1'bz, dfi_cas_n[0]}),
            .dfi_cke ({1'bz, 1'bz, 1'bz, dfi_cke[0]}),
            .dfi_cs_n ({1'bz, dfi_cs_n[2], 1'bz, dfi_cs_n[0]}),
            .dfi_odt ({1'bz, dfi_odt[2], 1'bz, dfi_odt[0]}),
            .dfi_ras_n ({1'bz, dfi_ras_n[2], 1'bz, dfi_ras_n[0]}),
            .dfi_we_n ({1'bz, dfi_we_n[2], 1'bz, dfi_we_n[0]}),
            .dfi_wrdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_wrdata[193], dfi_wrdata[192], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_wrdata[65], dfi_wrdata[64], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_wrdata[1], 1'bz}),
            .dfi_wrdata_en ({dfi_wrdata_en[3], 1'bz, dfi_wrdata_en[1], dfi_wrdata_en[0]}),
            .\axi_ctrl_inst/axi_rvalid  (\axi_ctrl_inst/axi_rvalid ),
            .ddr_init_done (\ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start ),
            .phy_rst (phy_rst),
            .N0 (\ddrphy_calib_top/calib_mux/N0 ),
            .calib_cas_n (calib_cas_n),
            .calib_cke (calib_cke),
            .calib_cs_n (calib_cs_n),
            .calib_done (calib_done),
            .calib_odt (calib_odt),
            .calib_ras_n (calib_ras_n),
            .calib_rst (calib_rst),
            .calib_we_n (calib_we_n),
            .ddrphy_clkin (ddrphy_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:515

    ipsxb_ddrphy_dll_update_ctrl_v1_0 ddrphy_dll_update_ctrl (
            .N0 (\ddrphy_dll_update_ctrl/N0 ),
            .dll_update_ack_rst_ctrl (dll_update_ack_rst_ctrl),
            .dll_update_n (dll_update_n),
            .ddr_clkin (ref_clk),
            .ddr_rstn (logic_rstn),
            .dll_update_req_rst_ctrl (dll_update_req_rst_ctrl));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:298

    ipsxb_ddrphy_info_v1_0 ddrphy_info (
            .mc_rl (mc_rl),
            .mc_wl (mc_wl),
            .mr0_ddr3 ({\ddrphy_info_mr0_ddr3[15]_floating , mr0_ddr3[14], mr0_ddr3[13], mr0_ddr3[12], mr0_ddr3[11], mr0_ddr3[10], mr0_ddr3[9], mr0_ddr3[8], mr0_ddr3[7], mr0_ddr3[6], mr0_ddr3[5], mr0_ddr3[4], mr0_ddr3[3], mr0_ddr3[2], mr0_ddr3[1], mr0_ddr3[0]}),
            .mr1_ddr3 ({\ddrphy_info_mr1_ddr3[15]_floating , mr1_ddr3[14], mr1_ddr3[13], mr1_ddr3[12], mr1_ddr3[11], mr1_ddr3[10], mr1_ddr3[9], mr1_ddr3[8], mr1_ddr3[7], mr1_ddr3[6], mr1_ddr3[5], mr1_ddr3[4], mr1_ddr3[3], mr1_ddr3[2], mr1_ddr3[1], mr1_ddr3[0]}),
            .mr2_ddr3 ({\ddrphy_info_mr2_ddr3[15]_floating , mr2_ddr3[14], mr2_ddr3[13], mr2_ddr3[12], mr2_ddr3[11], mr2_ddr3[10], mr2_ddr3[9], mr2_ddr3[8], mr2_ddr3[7], mr2_ddr3[6], mr2_ddr3[5], mr2_ddr3[4], mr2_ddr3[3], mr2_ddr3[2], mr2_ddr3[1], mr2_ddr3[0]}),
            .mr3_ddr3 ({\ddrphy_info_mr3_ddr3[15]_floating , mr3_ddr3[14], mr3_ddr3[13], mr3_ddr3[12], mr3_ddr3[11], mr3_ddr3[10], mr3_ddr3[9], mr3_ddr3[8], mr3_ddr3[7], mr3_ddr3[6], mr3_ddr3[5], mr3_ddr3[4], mr3_ddr3[3], mr3_ddr3[2], mr3_ddr3[1], mr3_ddr3[0]}),
            .phy_addr ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[40], phy_addr[39], phy_addr[38], phy_addr[37], phy_addr[36], phy_addr[35], phy_addr[34], phy_addr[33], 1'bz, 1'bz, phy_addr[30], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[14], phy_addr[13], phy_addr[12], phy_addr[11], phy_addr[10], phy_addr[9], phy_addr[8], phy_addr[7], phy_addr[6], phy_addr[5], phy_addr[4], phy_addr[3], phy_addr[2], phy_addr[1], phy_addr[0]}),
            .phy_ba ({1'bz, 1'bz, 1'bz, phy_ba[8], phy_ba[7], phy_ba[6], 1'bz, 1'bz, 1'bz, phy_ba[2], phy_ba[1], phy_ba[0]}),
            .phy_cas_n ({1'bz, phy_cas_n[2], 1'bz, phy_cas_n[0]}),
            .phy_cke ({1'bz, 1'bz, 1'bz, phy_cke[0]}),
            .phy_cs_n ({1'bz, phy_cs_n[2], 1'bz, phy_cs_n[0]}),
            .phy_ras_n ({1'bz, phy_ras_n[2], 1'bz, phy_ras_n[0]}),
            .phy_we_n ({1'bz, phy_we_n[2], 1'bz, phy_we_n[0]}),
            .N4 (\ddrphy_calib_top/calib_mux/N0 ),
            .calib_done (calib_done),
            .ddrphy_clkin (ddrphy_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:584

    ipsxb_ddrphy_reset_ctrl_v1_4 ddrphy_reset_ctrl (
            .cnt ({\ddrphy_reset_ctrl_cnt[7]_floating , \ddrphy_reset_ctrl_cnt[6]_floating , \ddrphy_reset_ctrl_cnt[5]_floating , \ddrphy_reset_ctrl_cnt[4]_floating , \ddrphy_reset_ctrl/cnt [3] , \ddrphy_reset_ctrl_cnt[2]_floating , \ddrphy_reset_ctrl_cnt[1]_floating , \ddrphy_reset_ctrl_cnt[0]_floating }),
            .N17 (\ddrphy_reset_ctrl/N17 ),
            .N137 (\ddrphy_reset_ctrl/N137 ),
            ._N58742 (_N58742),
            ._N63775 (_N63775),
            .ddrphy_dll_rst (ddrphy_dll_rst),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .ddrphy_ioclk_gate (ddrphy_ioclk_gate),
            .ddrphy_pll_rst (ddrphy_pll_rst),
            .ddrphy_rst_n (ddrphy_rst_n),
            .dll_update_req_rst_ctrl (dll_update_req_rst_ctrl),
            .logic_rstn (logic_rstn),
            .state_7 (\ddrphy_reset_ctrl/state_7 ),
            .N0 (\ddrphy_dll_update_ctrl/N0 ),
            ._N6665 (_N6665),
            .ddr_rstn (ddr_rstn),
            .ddrphy_clkin (ddrphy_clkin),
            .dll_lock (dll_lock),
            .dll_update_ack_rst_ctrl (dll_update_ack_rst_ctrl),
            .gate_check_error (gate_check_error),
            .ioclk_gate_clk (ioclk_gate_clk),
            .pll_lock (pll_lock),
            .ref_clk (ref_clk),
            .training_error (wrlvl_error),
            .wrlvl_ck_dly_start_rst (wrlvl_ck_dly_start_rst));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:260

    ipsxb_ddrphy_slice_top_v1_4 ddrphy_slice_top (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .adj_rdel_done_tmp ({\ddrphy_slice_top/adj_rdel_done_tmp [3] , \ddrphy_slice_top/adj_rdel_done_tmp [2] , \ddrphy_slice_top/adj_rdel_done_tmp [1] , \ddrphy_slice_top/adj_rdel_done_tmp [0] }),
            .gate_cal_error_tmp ({\ddrphy_slice_top/gate_cal_error_tmp [3] , \ddrphy_slice_top/gate_cal_error_tmp [2] , \ddrphy_slice_top/gate_cal_error_tmp [1] , \ddrphy_slice_top/gate_cal_error_tmp [0] }),
            .\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \ddrphy_slice_top_i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \ddrphy_slice_top_i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \ddrphy_slice_top_i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \ddrphy_slice_top_i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .rddata_check_pass_tmp ({\ddrphy_slice_top/rddata_check_pass_tmp [3] , \ddrphy_slice_top/rddata_check_pass_tmp [2] , \ddrphy_slice_top/rddata_check_pass_tmp [1] , \ddrphy_slice_top/rddata_check_pass_tmp [0] }),
            .rdel_calib_done_tmp ({\ddrphy_slice_top/rdel_calib_done_tmp [3] , \ddrphy_slice_top/rdel_calib_done_tmp [2] , \ddrphy_slice_top/rdel_calib_done_tmp [1] , \ddrphy_slice_top/rdel_calib_done_tmp [0] }),
            .rdel_move_done_tmp ({\ddrphy_slice_top/rdel_move_done_tmp [3] , \ddrphy_slice_top/rdel_move_done_tmp [2] , \ddrphy_slice_top/rdel_move_done_tmp [1] , \ddrphy_slice_top/rdel_move_done_tmp [0] }),
            .\u_slice_rddata_align/dqs_read_valid_r  ({\ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3] , \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [2] , \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [1] , \ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [0] }),
            .adj_addr ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[12], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[11], 1'bz, 1'bz, 1'bz, phy_addr[40], 1'bz, 1'bz, 1'bz, phy_addr[10], 1'bz, 1'bz, 1'bz, phy_addr[39], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[37], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[36], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[35], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[34], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[33], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[1], 1'bz, 1'bz, 1'bz, phy_addr[30], 1'bz, phy_addr[15], 1'bz, phy_addr[0], 1'bz}),
            .adj_ba ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_ba[1], 1'bz, 1'bz, 1'bz, phy_ba[6], 1'bz, 1'bz, 1'bz, phy_ba[0], 1'bz}),
            .adj_cas_n ({1'bz, 1'bz, phy_cas_n[2], 1'bz, 1'bz, 1'bz, phy_cas_n[0], \ddrphy_calib_top/wrlvl_cke }),
            .adj_cke ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_cke[0], 1'bz}),
            .adj_cs_n ({1'bz, 1'bz, phy_cs_n[2], 1'bz, 1'bz, 1'bz, phy_cs_n[0], 1'bz}),
            .adj_odt ({1'bz, 1'bz, phy_odt[2], 1'bz, 1'bz, 1'bz, phy_odt[0], 1'bz}),
            .adj_ras_n ({1'bz, 1'bz, phy_ras_n[2], 1'bz, 1'bz, 1'bz, phy_ras_n[0], 1'bz}),
            .adj_we_n ({1'bz, 1'bz, phy_we_n[2], 1'bz, 1'bz, 1'bz, phy_we_n[0], 1'bz}),
            .adj_wrdata_mask ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata_mask[24], 1'bz, 1'bz, 1'bz, phy_wrdata_mask[8], 1'bz, phy_wrdata_mask[0]}),
            .ddrphy_ioclk ({1'bz, 1'bz, ddrphy_ioclk[6], 1'bz, 1'bz, ddrphy_ioclk[3], 1'bz, 1'bz, ddrphy_ioclk[0]}),
            .dll_step (dll_step),
            .mc_rl (mc_rl),
            .phy_addr ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_addr[14], phy_addr[13], 1'bz, 1'bz, 1'bz, phy_addr[9], phy_addr[8], phy_addr[7], phy_addr[6], phy_addr[5], phy_addr[4], phy_addr[3], phy_addr[2], 1'bz, 1'bz}),
            .phy_ba ({1'bz, 1'bz, 1'bz, phy_ba[8], phy_ba[7], 1'bz, 1'bz, 1'bz, 1'bz, phy_ba[2], 1'bz, 1'bz}),
            .phy_wrdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[225], phy_wrdata[224], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[194], phy_wrdata[193], phy_wrdata[192], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[161], phy_wrdata[160], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[129], phy_wrdata[128], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[97], phy_wrdata[96], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[66], phy_wrdata[65], phy_wrdata[64], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[33], phy_wrdata[32], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, phy_wrdata[1], phy_wrdata[0]}),
            .phy_wrdata_en (phy_wrdata_en),
            .read_cmd ({1'bz, read_cmd[2], 1'bz, read_cmd[0]}),
            ._N45177_3 (_N45177_3),
            ._N45177_5 (_N45177_5),
            ._N45178_3 (_N45178_3),
            ._N45178_5 (_N45178_5),
            ._N45179_3 (_N45179_3),
            ._N45179_5 (_N45179_5),
            ._N45180_3 (_N45180_3),
            ._N45180_5 (_N45180_5),
            ._N62954 (_N62954),
            ._N63113 (_N63113),
            ._N63423 (_N63423),
            ._N63883 (_N63883),
            .adj_rdel_done (adj_rdel_done),
            .gate_adj_done (gate_adj_done),
            .gate_check_error (gate_check_error),
            .gate_check_pass (gate_check_pass),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_we_n (mem_we_n),
            .rddata_check_pass (rddata_check_pass),
            .rdel_calib_error (rdel_calib_error),
            .rdel_move_done (rdel_move_done),
            .wrlvl_ck_dly_start_rst (wrlvl_ck_dly_start_rst),
            .wrlvl_dqs_resp (wrlvl_dqs_resp),
            .wrlvl_error (wrlvl_error),
            .N25 (\ddrphy_calib_top/calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .ddrphy_dqs_training_rstn (ddrphy_dqs_training_rstn),
            .gate_move_en (gate_move_en),
            .gatecal_start (gatecal_start),
            .\i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .init_adj_rdel (init_adj_rdel),
            .rddata_cal (rddata_cal),
            .rdel_calibration (rdel_calibration),
            .rdel_move_en (rdel_move_en),
            .reinit_adj_rdel (reinit_adj_rdel),
            .\u_logic_rstn_sync/N0  (\ddrphy_dll_update_ctrl/N0 ),
            .wrlvl_dqs_req (wrlvl_dqs_req));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:417

    ipsxb_ddrphy_training_ctrl_v1_0 ddrphy_training_ctrl (
            .ddrphy_dqs_training_rstn (ddrphy_dqs_training_rstn),
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .N2 (\ddrphy_calib_top/calib_mux/N0 ),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_rst_req (\ddrphy_calib_top/ddrphy_rst_rreq ));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:400


endmodule


module ipsxb_mcdq_calib_delay_v1_2
(
    input [14:0] norm_addr_l,
    input [14:0] norm_addr_m,
    input [2:0] norm_baddr_l,
    input [2:0] norm_baddr_m,
    input [7:0] norm_cmd_l,
    input [7:0] norm_cmd_m,
    input N0,
    input clk,
    output [14:0] calib_norm_addr_l,
    output [14:0] calib_norm_addr_m,
    output [2:0] calib_norm_baddr_l,
    output [2:0] calib_norm_baddr_m,
    output [7:0] calib_norm_cmd_l,
    output [7:0] calib_norm_cmd_m
);

    GTP_DFF_C /* \calib_norm_addr_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[0]  (
            .Q (calib_norm_addr_l[0]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[1]  (
            .Q (calib_norm_addr_l[1]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[2]  (
            .Q (calib_norm_addr_l[2]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[3]  (
            .Q (calib_norm_addr_l[3]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[4]  (
            .Q (calib_norm_addr_l[4]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[5]  (
            .Q (calib_norm_addr_l[5]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[6]  (
            .Q (calib_norm_addr_l[6]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[7]  (
            .Q (calib_norm_addr_l[7]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[8]  (
            .Q (calib_norm_addr_l[8]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[9]  (
            .Q (calib_norm_addr_l[9]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[10]  (
            .Q (calib_norm_addr_l[10]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[11]  (
            .Q (calib_norm_addr_l[11]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[12]  (
            .Q (calib_norm_addr_l[12]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[13]  (
            .Q (calib_norm_addr_l[13]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_l[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_l[14]  (
            .Q (calib_norm_addr_l[14]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_l[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_addr_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[3]  (
            .Q (calib_norm_addr_m[3]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_addr_m[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[4]  (
            .Q (calib_norm_addr_m[4]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_addr_m[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[5]  (
            .Q (calib_norm_addr_m[5]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_addr_m[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[6]  (
            .Q (calib_norm_addr_m[6]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_addr_m[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[7]  (
            .Q (calib_norm_addr_m[7]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_addr_m[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[8]  (
            .Q (calib_norm_addr_m[8]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_addr_m[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_addr_m[9]  (
            .Q (calib_norm_addr_m[9]),
            .C (N0),
            .CLK (clk),
            .D (norm_addr_m[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_baddr_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_baddr_l[0]  (
            .Q (calib_norm_baddr_l[0]),
            .C (N0),
            .CLK (clk),
            .D (norm_baddr_l[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_baddr_l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_baddr_l[1]  (
            .Q (calib_norm_baddr_l[1]),
            .C (N0),
            .CLK (clk),
            .D (norm_baddr_l[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_baddr_l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_baddr_l[2]  (
            .Q (calib_norm_baddr_l[2]),
            .C (N0),
            .CLK (clk),
            .D (norm_baddr_l[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_baddr_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_baddr_m[0]  (
            .Q (calib_norm_baddr_m[0]),
            .C (N0),
            .CLK (clk),
            .D (norm_baddr_m[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_baddr_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_baddr_m[1]  (
            .Q (calib_norm_baddr_m[1]),
            .C (N0),
            .CLK (clk),
            .D (norm_baddr_m[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_baddr_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_baddr_m[2]  (
            .Q (calib_norm_baddr_m[2]),
            .C (N0),
            .CLK (clk),
            .D (norm_baddr_m[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[0]  (
            .Q (calib_norm_cmd_l[0]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[1]  (
            .Q (calib_norm_cmd_l[1]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[2]  (
            .Q (calib_norm_cmd_l[2]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[3]  (
            .Q (calib_norm_cmd_l[3]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[4]  (
            .Q (calib_norm_cmd_l[4]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[5]  (
            .Q (calib_norm_cmd_l[5]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[6]  (
            .Q (calib_norm_cmd_l[6]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_l[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_l[7]  (
            .Q (calib_norm_cmd_l[7]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_l[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:125

    GTP_DFF_C /* \calib_norm_cmd_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[0]  (
            .Q (calib_norm_cmd_m[0]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[1]  (
            .Q (calib_norm_cmd_m[1]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[2]  (
            .Q (calib_norm_cmd_m[2]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[3]  (
            .Q (calib_norm_cmd_m[3]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_m[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[4]  (
            .Q (calib_norm_cmd_m[4]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_m[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[6]  (
            .Q (calib_norm_cmd_m[6]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138

    GTP_DFF_C /* \calib_norm_cmd_m[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \calib_norm_cmd_m[7]  (
            .Q (calib_norm_cmd_m[7]),
            .C (N0),
            .CLK (clk),
            .D (norm_cmd_m[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp:138


endmodule


module ipsxb_mcdq_cfg_apb_v1_2
(
    input N0,
    input N269,
    input clk,
    output ddr_init_done
);

    GTP_DFF_C /* ddr_init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddr_init_done_vname (
            .Q (ddr_init_done),
            .C (N0),
            .CLK (clk),
            .D (N269));
    // defparam ddr_init_done_vname.orig_name = ddr_init_done;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp:1065


endmodule


module ipsxb_mcdq_dcd_rowaddr_v1_2
(
    input [54:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 ,
    input [54:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 ,
    input [2:0] user_bank_addr,
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_done ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_new_valid ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/user_cmd_ready ,
    input clk,
    output _N10541,
    output _N10544,
    output _N58064,
    output rowaddr_check_diff
);
    wire N28;
    wire [7:0] N29;
    wire _N58080;
    wire _N58081;
    wire _N58082;
    wire _N58083;
    wire [7:0] old_row_addr_valid;
    wire rowaddr_check_valid;

    GTP_LUT5M /* N8_4 */ #(
            .INIT(32'b11100010111000101110111000100010))
        N8_4 (
            .Z (_N10541),
            .I0 (old_row_addr_valid[5]),
            .I1 (user_bank_addr[1]),
            .I2 (old_row_addr_valid[7]),
            .I3 (old_row_addr_valid[3]),
            .I4 (user_bank_addr[2]),
            .ID (old_row_addr_valid[1]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* N8_7 */ #(
            .INIT(32'b11100010111000101110111000100010))
        N8_7 (
            .Z (_N10544),
            .I0 (old_row_addr_valid[4]),
            .I1 (user_bank_addr[1]),
            .I2 (old_row_addr_valid[6]),
            .I3 (old_row_addr_valid[2]),
            .I4 (user_bank_addr[2]),
            .ID (old_row_addr_valid[0]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5 /* N8_8 */ #(
            .INIT(32'b10101110101111111010001010000000))
        N8_8 (
            .Z (rowaddr_check_valid),
            .I0 (_N10541),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] ),
            .I4 (_N10544));
	// LUT = (~I1&~I3&I4)|(I1&~I2&I4)|(I0&~I1&I3)|(I0&I1&I2) ;

    GTP_LUT4 /* N9 */ #(
            .INIT(16'b1101100000000000))
        N9 (
            .Z (rowaddr_check_diff),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [39] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [39] ),
            .I3 (rowaddr_check_valid));
	// LUT = (~I0&I2&I3)|(I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:109

    GTP_LUT5 /* N28 */ #(
            .INIT(32'b11111111111111111111111111100000))
        N28_vname (
            .Z (N28),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/user_cmd_ready ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ));
    // defparam N28_vname.orig_name = N28;
	// LUT = (I3)|(I4)|(I0&I2)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[0]_1  */ #(
            .INIT(32'b00000000001100000000000000110010))
        \N29[0]_1  (
            .Z (N29[0]),
            .I0 (_N58080),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[0]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[1]_1  */ #(
            .INIT(32'b00000000001100000000000000110010))
        \N29[1]_1  (
            .Z (N29[1]),
            .I0 (_N58081),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[1]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[2]_1  */ #(
            .INIT(32'b00000000001100000000000000110010))
        \N29[2]_1  (
            .Z (N29[2]),
            .I0 (_N58082),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[2]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[3]_1  */ #(
            .INIT(32'b00000000001100000000000000110010))
        \N29[3]_1  (
            .Z (N29[3]),
            .I0 (_N58083),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[4]_1  */ #(
            .INIT(32'b00000000001100100000000000110000))
        \N29[4]_1  (
            .Z (N29[4]),
            .I0 (_N58080),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[4]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[5]_1  */ #(
            .INIT(32'b00000000001100100000000000110000))
        \N29[5]_1  (
            .Z (N29[5]),
            .I0 (_N58081),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[5]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[6]_1  */ #(
            .INIT(32'b00000000001100100000000000110000))
        \N29[6]_1  (
            .Z (N29[6]),
            .I0 (_N58082),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[6]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT5 /* \N29[7]_1  */ #(
            .INIT(32'b00000000001100100000000000110000))
        \N29[7]_1  (
            .Z (N29[7]),
            .I0 (_N58083),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I2 (old_row_addr_valid[7]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init ),
            .I4 (user_bank_addr[2]));
	// LUT = (~I1&I2&~I3)|(I0&~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_LUT4 /* \ND1[4]_1  */ #(
            .INIT(16'b0001000000000000))
        \ND1[4]_1  (
            .Z (_N58064),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_done ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_new_valid ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0 ));
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT5 /* \ND1[5]_1  */ #(
            .INIT(32'b00010001000100010000000000001111))
        \ND1[5]_1  (
            .Z (_N58080),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I2&~I3&~I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* \ND1[5]_2  */ #(
            .INIT(32'b01000100010001000000111100000000))
        \ND1[5]_2  (
            .Z (_N58081),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I2&I3&~I4)|(~I0&I1&I4) ;

    GTP_LUT5 /* \ND1[5]_3  */ #(
            .INIT(32'b00100010001000100000000011110000))
        \ND1[5]_3  (
            .Z (_N58082),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (I2&~I3&~I4)|(I0&~I1&I4) ;

    GTP_LUT5 /* \ND1[5]_4  */ #(
            .INIT(32'b10001000100010001111000000000000))
        \ND1[5]_4  (
            .Z (_N58083),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (I2&I3&~I4)|(I0&I1&I4) ;

    GTP_DFF_CE /* \old_row_addr_valid[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[0]  (
            .Q (old_row_addr_valid[0]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[1]  (
            .Q (old_row_addr_valid[1]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[2]  (
            .Q (old_row_addr_valid[2]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[3]  (
            .Q (old_row_addr_valid[3]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[4]  (
            .Q (old_row_addr_valid[4]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[5]  (
            .Q (old_row_addr_valid[5]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[6]  (
            .Q (old_row_addr_valid[6]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97

    GTP_DFF_CE /* \old_row_addr_valid[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_valid[7]  (
            .Q (old_row_addr_valid[7]),
            .C (N0),
            .CE (N28),
            .CLK (clk),
            .D (N29[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp:97


endmodule


module ipsxb_mcdq_dcd_bm_v1_2
(
    input [54:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 ,
    input [54:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 ,
    input [27:0] user_addr,
    input N27,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ,
    input clk,
    input dec_done,
    output [27:0] dec_addr,
    output [3:0] dec_len,
    output N62,
    output _N58064,
    output dec_new_row,
    output dec_new_valid,
    output dec_pre_row,
    output dec_refresh,
    output dec_write,
    output user_cmd_ready
);
    wire N33;
    wire [12:0] N37;
    wire N80;
    wire N164;
    wire N172;
    wire [12:0] N173;
    wire N185;
    wire N188;
    wire N201;
    wire N252;
    wire N253;
    wire N267;
    wire N281;
    wire N282;
    wire [12:0] N297;
    wire N304;
    wire N317;
    wire [14:0] N318;
    wire _N5820;
    wire _N5821;
    wire _N5822;
    wire _N5823;
    wire _N5824;
    wire _N5825;
    wire _N5826;
    wire _N5827;
    wire _N5828;
    wire _N5829;
    wire _N5830;
    wire _N8033;
    wire _N8042;
    wire _N8043;
    wire _N8044;
    wire _N8045;
    wire _N8046;
    wire _N8047;
    wire _N8048;
    wire _N8049;
    wire _N8050;
    wire _N8051;
    wire _N8052;
    wire _N8053;
    wire _N8054;
    wire _N8055;
    wire _N8056;
    wire _N10541;
    wire _N10544;
    wire _N44301;
    wire _N58399;
    wire _N61937;
    wire _N62489;
    wire r_init;
    wire [12:0] refresh_cnt;
    wire refresh_req;
    wire rowaddr_check_diff;
    wire [27:0] user_addr_d;

    GTP_LUT4 /* N33_mux5_5 */ #(
            .INIT(16'b0111111111111111))
        N33_mux5_5 (
            .Z (_N62489),
            .I0 (refresh_cnt[7]),
            .I1 (refresh_cnt[6]),
            .I2 (refresh_cnt[5]),
            .I3 (refresh_cnt[8]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N33_mux7 */ #(
            .INIT(32'b01110111011101110101011101110111))
        N33_mux7 (
            .Z (N33),
            .I0 (refresh_cnt[12]),
            .I1 (refresh_cnt[11]),
            .I2 (refresh_cnt[10]),
            .I3 (refresh_cnt[9]),
            .I4 (_N62489));
	// LUT = (~I0)|(~I1&~I3)|(~I1&~I2)|(~I1&I4) ;

    GTP_LUT5CARRY /* N37_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_1 (
            .COUT (_N5820),
            .Z (N37[1]),
            .CIN (),
            .I0 (refresh_cnt[0]),
            .I1 (refresh_cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_2 (
            .COUT (_N5821),
            .Z (N37[2]),
            .CIN (_N5820),
            .I0 (refresh_cnt[0]),
            .I1 (refresh_cnt[1]),
            .I2 (refresh_cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_3 (
            .COUT (_N5822),
            .Z (N37[3]),
            .CIN (_N5821),
            .I0 (),
            .I1 (refresh_cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_4 (
            .COUT (_N5823),
            .Z (N37[4]),
            .CIN (_N5822),
            .I0 (),
            .I1 (refresh_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_5 (
            .COUT (_N5824),
            .Z (N37[5]),
            .CIN (_N5823),
            .I0 (),
            .I1 (refresh_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_6 (
            .COUT (_N5825),
            .Z (N37[6]),
            .CIN (_N5824),
            .I0 (),
            .I1 (refresh_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_7 (
            .COUT (_N5826),
            .Z (N37[7]),
            .CIN (_N5825),
            .I0 (),
            .I1 (refresh_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_8 (
            .COUT (_N5827),
            .Z (N37[8]),
            .CIN (_N5826),
            .I0 (),
            .I1 (refresh_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_9 (
            .COUT (_N5828),
            .Z (N37[9]),
            .CIN (_N5827),
            .I0 (),
            .I1 (refresh_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_10 (
            .COUT (_N5829),
            .Z (N37[10]),
            .CIN (_N5828),
            .I0 (),
            .I1 (refresh_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_11 (
            .COUT (_N5830),
            .Z (N37[11]),
            .CIN (_N5829),
            .I0 (),
            .I1 (refresh_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT5CARRY /* N37_1_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N37_1_12 (
            .COUT (),
            .Z (N37[12]),
            .CIN (_N5830),
            .I0 (),
            .I1 (refresh_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327

    GTP_LUT3 /* N62 */ #(
            .INIT(8'b11001000))
        N62_vname (
            .Z (N62),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .I1 (user_cmd_ready),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ));
    // defparam N62_vname.orig_name = N62;
	// LUT = (I0&I1)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:378

    GTP_LUT2 /* N80 */ #(
            .INIT(4'b1000))
        N80_vname (
            .Z (N80),
            .I0 (dec_new_valid),
            .I1 (dec_pre_row));
    // defparam N80_vname.orig_name = N80;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:442

    GTP_LUT4 /* N164_5 */ #(
            .INIT(16'b0000000000000001))
        N164_5 (
            .Z (N164),
            .I0 (dec_new_valid),
            .I1 (user_cmd_ready),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I3 (refresh_req));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N172 */ #(
            .INIT(8'b11111011))
        N172_vname (
            .Z (N172),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N33));
    // defparam N172_vname.orig_name = N172;
	// LUT = (~I1)|(I0)|(I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_LUT3 /* \N173_3[0]  */ #(
            .INIT(8'b00000100))
        \N173_3[0]  (
            .Z (N173[0]),
            .I0 (refresh_cnt[0]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (refresh_req));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT3 /* \N173_3[1]  */ #(
            .INIT(8'b01000000))
        \N173_3[1]  (
            .Z (N173[1]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[1]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N173_3[2]  */ #(
            .INIT(8'b01110011))
        \N173_3[2]  (
            .Z (N173[2]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[2]));
	// LUT = (~I1)|(~I0&I2) ;

    GTP_LUT3 /* \N173_3[3]  */ #(
            .INIT(8'b01000000))
        \N173_3[3]  (
            .Z (N173[3]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[3]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N173_3[4]  */ #(
            .INIT(8'b01110011))
        \N173_3[4]  (
            .Z (N173[4]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[4]));
	// LUT = (~I1)|(~I0&I2) ;

    GTP_LUT3 /* \N173_3[5]  */ #(
            .INIT(8'b01110011))
        \N173_3[5]  (
            .Z (N173[5]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[5]));
	// LUT = (~I1)|(~I0&I2) ;

    GTP_LUT3 /* \N173_3[6]  */ #(
            .INIT(8'b01000000))
        \N173_3[6]  (
            .Z (N173[6]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[6]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N173_3[7]  */ #(
            .INIT(8'b01000000))
        \N173_3[7]  (
            .Z (N173[7]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[7]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N173_3[8]  */ #(
            .INIT(8'b01110011))
        \N173_3[8]  (
            .Z (N173[8]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[8]));
	// LUT = (~I1)|(~I0&I2) ;

    GTP_LUT3 /* \N173_3[9]  */ #(
            .INIT(8'b01000000))
        \N173_3[9]  (
            .Z (N173[9]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[9]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N173_3[10]  */ #(
            .INIT(8'b01110011))
        \N173_3[10]  (
            .Z (N173[10]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[10]));
	// LUT = (~I1)|(~I0&I2) ;

    GTP_LUT3 /* \N173_3[11]  */ #(
            .INIT(8'b01000000))
        \N173_3[11]  (
            .Z (N173[11]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[11]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT3 /* \N173_3[12]  */ #(
            .INIT(8'b01110011))
        \N173_3[12]  (
            .Z (N173[12]),
            .I0 (refresh_req),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I2 (N37[12]));
	// LUT = (~I1)|(~I0&I2) ;

    GTP_LUT4 /* N185 */ #(
            .INIT(16'b0000000000010000))
        N185_vname (
            .Z (N185),
            .I0 (refresh_req),
            .I1 (dec_new_valid),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .I3 (N62));
    // defparam N185_vname.orig_name = N185;
	// LUT = ~I0&~I1&I2&~I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:391

    GTP_LUT1 /* N188 */ #(
            .INIT(2'b01))
        N188_vname (
            .Z (N188),
            .I0 (dec_done));
    // defparam N188_vname.orig_name = N188;
	// LUT = ~I0 ;

    GTP_LUT5M /* N201 */ #(
            .INIT(32'b11011101111111111100110011011100))
        N201_vname (
            .Z (N201),
            .I0 (dec_pre_row),
            .I1 (dec_done),
            .I2 (refresh_req),
            .I3 (dec_new_valid),
            .I4 (N62),
            .ID (user_cmd_ready));
    // defparam N201_vname.orig_name = N201;
	// LUT = (~I3&I4)|(~I0&I4)|(~ID&I2&~I3)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT5M /* N252 */ #(
            .INIT(32'b11111110111111101111110111111100))
        N252_vname (
            .Z (N252),
            .I0 (dec_pre_row),
            .I1 (N62),
            .I2 (dec_done),
            .I3 (refresh_req),
            .I4 (dec_new_valid),
            .ID (user_cmd_ready));
    // defparam N252_vname.orig_name = N252;
	// LUT = (~ID&I3&~I4)|(I0&I4)|(I2)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT5M /* N253_1 */ #(
            .INIT(32'b00000100000001000000100000001100))
        N253_1 (
            .Z (N253),
            .I0 (dec_pre_row),
            .I1 (rowaddr_check_diff),
            .I2 (dec_done),
            .I3 (refresh_req),
            .I4 (dec_new_valid),
            .ID (user_cmd_ready));
	// LUT = (I1&~I2&~I3&~I4)|(ID&I1&~I2&~I4)|(~I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT5M /* \N267_or[0]_1  */ #(
            .INIT(32'b00000000111101000000000011110100))
        \N267_or[0]_1  (
            .Z (N267),
            .I0 (_N10541),
            .I1 (N62),
            .I2 (N80),
            .I3 (dec_done),
            .I4 (user_addr[10]),
            .ID (_N10544));
	// LUT = (~ID&I1&~I3&~I4)|(~I0&I1&~I3&I4)|(I2&~I3) ;

    GTP_LUT4 /* \N267_or[0]_4  */ #(
            .INIT(16'b0001010100000000))
        \N267_or[0]_4  (
            .Z (_N58399),
            .I0 (dec_done),
            .I1 (dec_pre_row),
            .I2 (dec_new_valid),
            .I3 (N62));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3) ;

    GTP_LUT4 /* N281 */ #(
            .INIT(16'b1011111110101010))
        N281_vname (
            .Z (N281),
            .I0 (dec_done),
            .I1 (dec_pre_row),
            .I2 (dec_new_valid),
            .I3 (N62));
    // defparam N281_vname.orig_name = N281;
	// LUT = (I0)|(~I2&I3)|(~I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* N282 */ #(
            .INIT(16'b0100010001010000))
        N282_vname (
            .Z (N282),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [37] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [37] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
    // defparam N282_vname.orig_name = N282;
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[2]  */ #(
            .INIT(16'b0100010001010000))
        \N297[2]  (
            .Z (N297[5]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [13] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [13] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[3]  */ #(
            .INIT(16'b0100010001010000))
        \N297[3]  (
            .Z (N297[6]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [14] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [14] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[4]  */ #(
            .INIT(16'b0100010001010000))
        \N297[4]  (
            .Z (N297[7]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [15] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [15] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[5]  */ #(
            .INIT(16'b0100010001010000))
        \N297[5]  (
            .Z (N297[8]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [16] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[6]  */ #(
            .INIT(16'b0100010001010000))
        \N297[6]  (
            .Z (N297[9]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [17] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[7]  */ #(
            .INIT(16'b0100010001010000))
        \N297[7]  (
            .Z (N297[10]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[8]  */ #(
            .INIT(16'b0100010001010000))
        \N297[8]  (
            .Z (N297[11]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* \N297[9]  */ #(
            .INIT(16'b0100010001010000))
        \N297[9]  (
            .Z (N297[12]),
            .I0 (dec_done),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [20] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [20] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~I0&I2&~I3)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* N317 */ #(
            .INIT(16'b1111111111101010))
        N317_vname (
            .Z (N317),
            .I0 (dec_done),
            .I1 (dec_pre_row),
            .I2 (dec_new_valid),
            .I3 (N62));
    // defparam N317_vname.orig_name = N317;
	// LUT = (I0)|(I3)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT2 /* N318_28 */ #(
            .INIT(4'b1000))
        N318_28 (
            .Z (N304),
            .I0 (_N58399),
            .I1 (rowaddr_check_diff));
	// LUT = I0&I1 ;

    GTP_LUT5 /* \N318_30[0]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[0]  (
            .Z (_N8042),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[13]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [21] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [21] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[1]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[1]  (
            .Z (_N8043),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[14]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [22] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [22] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[2]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[2]  (
            .Z (_N8044),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[15]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [23] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [23] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[3]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[3]  (
            .Z (_N8045),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[16]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [24] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [24] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[4]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[4]  (
            .Z (_N8046),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[17]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [25] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [25] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[5]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[5]  (
            .Z (_N8047),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[18]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [26] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [26] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[6]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[6]  (
            .Z (_N8048),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[19]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [27] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [27] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[7]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[7]  (
            .Z (_N8049),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[20]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [28] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [28] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[8]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[8]  (
            .Z (_N8050),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[21]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [29] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [29] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[9]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[9]  (
            .Z (_N8051),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[22]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [30] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [30] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[10]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[10]  (
            .Z (_N8052),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[23]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [31] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [31] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[11]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[11]  (
            .Z (_N8053),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[24]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [32] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [32] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[12]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[12]  (
            .Z (_N8054),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[25]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [33] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [33] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[13]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[13]  (
            .Z (_N8055),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[26]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [34] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [34] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N318_30[14]  */ #(
            .INIT(32'b11110101101000001100110011001100))
        \N318_30[14]  (
            .Z (_N8056),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .I1 (user_addr_d[27]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [35] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [35] ),
            .I4 (_N58399));
	// LUT = (I1&~I4)|(~I0&I3&I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \N318_32[0]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[0]  (
            .Z (N318[0]),
            .I0 (_N8042),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [40] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [40] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[1]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[1]  (
            .Z (N318[1]),
            .I0 (_N8043),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [41] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [41] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[2]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[2]  (
            .Z (N318[2]),
            .I0 (_N8044),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [42] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [42] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[3]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[3]  (
            .Z (N318[3]),
            .I0 (_N8045),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [43] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [43] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[4]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[4]  (
            .Z (N318[4]),
            .I0 (_N8046),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [44] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [44] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[5]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[5]  (
            .Z (N318[5]),
            .I0 (_N8047),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [45] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [45] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[6]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[6]  (
            .Z (N318[6]),
            .I0 (_N8048),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [46] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [46] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[7]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[7]  (
            .Z (N318[7]),
            .I0 (_N8049),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [47] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [47] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[8]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[8]  (
            .Z (N318[8]),
            .I0 (_N8050),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [48] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [48] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[9]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[9]  (
            .Z (N318[9]),
            .I0 (_N8051),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [49] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [49] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[10]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[10]  (
            .Z (N318[10]),
            .I0 (_N8052),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [50] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [50] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[11]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[11]  (
            .Z (N318[11]),
            .I0 (_N8053),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [51] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [51] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[12]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[12]  (
            .Z (N318[12]),
            .I0 (_N8054),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [52] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [52] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[13]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[13]  (
            .Z (N318[13]),
            .I0 (_N8055),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [53] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [53] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5M /* \N318_32[14]  */ #(
            .INIT(32'b10101010101010101100010010000000))
        \N318_32[14]  (
            .Z (N318[14]),
            .I0 (_N8056),
            .I1 (_N58399),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [54] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [54] ),
            .I4 (_N8033),
            .ID (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ));
	// LUT = (~ID&I1&I3&~I4)|(ID&I1&I2&~I4)|(I0&I4) ;

    GTP_LUT5 /* N318_36 */ #(
            .INIT(32'b00110000000000001011101010101010))
        N318_36 (
            .Z (_N8033),
            .I0 (_N58399),
            .I1 (dec_done),
            .I2 (dec_pre_row),
            .I3 (dec_new_valid),
            .I4 (rowaddr_check_diff));
	// LUT = (I0&~I4)|(~I1&I2&I3) ;

    GTP_DFF_CE /* \dec_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[5]  (
            .Q (dec_addr[5]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[6]  (
            .Q (dec_addr[6]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[7]  (
            .Q (dec_addr[7]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[8]  (
            .Q (dec_addr[8]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[9]  (
            .Q (dec_addr[9]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[10]  (
            .Q (dec_addr[10]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[11]  (
            .Q (dec_addr[11]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[12]  (
            .Q (dec_addr[12]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N297[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[13]  (
            .Q (dec_addr[13]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[14]  (
            .Q (dec_addr[14]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[15]  (
            .Q (dec_addr[15]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[16]  (
            .Q (dec_addr[16]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[17]  (
            .Q (dec_addr[17]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[18]  (
            .Q (dec_addr[18]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[19]  (
            .Q (dec_addr[19]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[20]  (
            .Q (dec_addr[20]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[21]  (
            .Q (dec_addr[21]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[22]  (
            .Q (dec_addr[22]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[23]  (
            .Q (dec_addr[23]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[24]  (
            .Q (dec_addr[24]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[25]  (
            .Q (dec_addr[25]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[26]  (
            .Q (dec_addr[26]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr[27]  (
            .Q (dec_addr[27]),
            .C (N27),
            .CE (N317),
            .CLK (clk),
            .D (N318[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \dec_len[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_len[0]  (
            .Q (dec_len[0]),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N188));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* dec_new_row */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dec_new_row_vname (
            .Q (dec_new_row),
            .C (N27),
            .CE (N252),
            .CLK (clk),
            .D (N267));
    // defparam dec_new_row_vname.orig_name = dec_new_row;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* dec_new_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dec_new_valid_vname (
            .Q (dec_new_valid),
            .C (N27),
            .CE (N201),
            .CLK (clk),
            .D (N188));
    // defparam dec_new_valid_vname.orig_name = dec_new_valid;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* dec_pre_row */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dec_pre_row_vname (
            .Q (dec_pre_row),
            .C (N27),
            .CE (N252),
            .CLK (clk),
            .D (N253));
    // defparam dec_pre_row_vname.orig_name = dec_pre_row;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* dec_refresh */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dec_refresh_vname (
            .Q (dec_refresh),
            .C (N27),
            .CE (N201),
            .CLK (clk),
            .D (_N44301));
    // defparam dec_refresh_vname.orig_name = dec_refresh;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_LUT4 /* dec_refresh_3397 */ #(
            .INIT(16'b0000000000011111))
        dec_refresh_3397 (
            .Z (_N44301),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .I2 (user_cmd_ready),
            .I3 (dec_done));
	// LUT = (~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_DFF_CE /* dec_write */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dec_write_vname (
            .Q (dec_write),
            .C (N27),
            .CE (N281),
            .CLK (clk),
            .D (N282));
    // defparam dec_write_vname.orig_name = dec_write;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    ipsxb_mcdq_dcd_rowaddr_v1_2 mcdq_dcd_rowaddr (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [39] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [39] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .user_bank_addr ({user_addr[12], user_addr[11], 1'bz}),
            ._N10541 (_N10541),
            ._N10544 (_N10544),
            ._N58064 (_N58064),
            .rowaddr_check_diff (rowaddr_check_diff),
            .N0 (N27),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_done  (dec_done),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_new_valid  (dec_new_valid),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_refresh  (dec_refresh),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/r_init  (r_init),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/user_cmd_ready  (user_cmd_ready),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:374

    GTP_DFF_C /* r_init */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_init_vname (
            .Q (r_init),
            .C (N27),
            .CLK (clk),
            .D (N164));
    // defparam r_init_vname.orig_name = r_init;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:496

    GTP_DFF_CE /* \refresh_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[0]  (
            .Q (refresh_cnt[0]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[1]  (
            .Q (refresh_cnt[1]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[2]  (
            .Q (refresh_cnt[2]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[3]  (
            .Q (refresh_cnt[3]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[4]  (
            .Q (refresh_cnt[4]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[5]  (
            .Q (refresh_cnt[5]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[6]  (
            .Q (refresh_cnt[6]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[7]  (
            .Q (refresh_cnt[7]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[8]  (
            .Q (refresh_cnt[8]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[9]  (
            .Q (refresh_cnt[9]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[10]  (
            .Q (refresh_cnt[10]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[11]  (
            .Q (refresh_cnt[11]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_CE /* \refresh_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \refresh_cnt[12]  (
            .Q (refresh_cnt[12]),
            .C (N27),
            .CE (N172),
            .CLK (clk),
            .D (N173[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:317

    GTP_DFF_C /* refresh_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        refresh_req_vname (
            .Q (refresh_req),
            .C (N27),
            .CLK (clk),
            .D (_N61937));
    // defparam refresh_req_vname.orig_name = refresh_req;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:329

    GTP_LUT3 /* refresh_req_ce_mux */ #(
            .INIT(8'b01000101))
        refresh_req_ce_mux (
            .Z (_N61937),
            .I0 (dec_refresh),
            .I1 (refresh_req),
            .I2 (N33));
	// LUT = (~I0&~I2)|(~I0&I1) ;

    GTP_DFF_CE /* \user_addr_d[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[13]  (
            .Q (user_addr_d[13]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[14]  (
            .Q (user_addr_d[14]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[15]  (
            .Q (user_addr_d[15]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[16]  (
            .Q (user_addr_d[16]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[17]  (
            .Q (user_addr_d[17]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[18]  (
            .Q (user_addr_d[18]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[19]  (
            .Q (user_addr_d[19]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[20]  (
            .Q (user_addr_d[20]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[21]  (
            .Q (user_addr_d[21]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[22]  (
            .Q (user_addr_d[22]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[23]  (
            .Q (user_addr_d[23]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[24]  (
            .Q (user_addr_d[24]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[25]  (
            .Q (user_addr_d[25]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[26]  (
            .Q (user_addr_d[26]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_CE /* \user_addr_d[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \user_addr_d[27]  (
            .Q (user_addr_d[27]),
            .C (N27),
            .CE (N304),
            .CLK (clk),
            .D (user_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:414

    GTP_DFF_C /* user_cmd_ready */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        user_cmd_ready_vname (
            .Q (user_cmd_ready),
            .C (N27),
            .CLK (clk),
            .D (N185));
    // defparam user_cmd_ready_vname.orig_name = user_cmd_ready;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:391


endmodule


module ipsxb_mcdq_dcd_sm_v1_2
(
    input [27:0] dec_addr,
    input [3:0] dec_len,
    input [9:0] nb2,
    input N0,
    input _N58064,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ,
    input buffer_almost_full,
    input clk,
    input dec_new_row,
    input dec_new_valid,
    input dec_pre_row,
    input dec_refresh,
    input dec_write,
    output [27:0] dcd_wr_addr,
    output [3:0] dcd_wr_cmd,
    output dcd_wr_en,
    output dcd_wr_tworw,
    output dec_done,
    output state_0
);
    wire [3:0] N26;
    wire N39;
    wire [3:0] N43;
    wire N89;
    wire N99_1;
    wire N100;
    wire [27:0] N162;
    wire N258;
    wire N371;
    wire N393;
    wire N408;
    wire [3:0] N417;
    wire N418;
    wire [3:0] N442;
    wire N458;
    wire N461;
    wire [9:0] N462;
    wire N473;
    wire _N7;
    wire _N9;
    wire _N18;
    wire _N22;
    wire _N27;
    wire _N5983;
    wire _N5984;
    wire _N5985;
    wire _N5986;
    wire _N5987;
    wire _N5988;
    wire _N6793;
    wire _N6795;
    wire _N12210;
    wire _N44425;
    wire _N44973;
    wire _N45010;
    wire _N58379;
    wire _N61938;
    wire _N62500;
    wire _N62502;
    wire _N62512;
    wire [3:0] cnt;
    wire [27:0] dec_addr_d;
    wire rw_diff;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;

    GTP_LUT4 /* N26_sum3_5 */ #(
            .INIT(16'b1111000011100001))
        N26_sum3_5 (
            .Z (N26[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[3]),
            .I3 (cnt[2]));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT4 /* N39_mux3 */ #(
            .INIT(16'b0000000000000111))
        N39_mux3 (
            .Z (N39),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[3]),
            .I3 (cnt[2]));
	// LUT = (~I1&~I2&~I3)|(~I0&~I2&~I3) ;

    GTP_LUT2 /* N39_mux3_1 */ #(
            .INIT(4'b0001))
        N39_mux3_1 (
            .Z (_N58379),
            .I0 (cnt[3]),
            .I1 (cnt[2]));
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* N43_sum3_4 */ #(
            .INIT(8'b11001001))
        N43_sum3_4 (
            .Z (N43[3]),
            .I0 (cnt[1]),
            .I1 (cnt[3]),
            .I2 (cnt[2]));
	// LUT = (I0&I1)|(I1&I2)|(~I0&~I1&~I2) ;

    GTP_LUT5 /* \N89_1_and[0][2]  */ #(
            .INIT(32'b00000000000011100000000000000000))
        \N89_1_and[0][2]  (
            .Z (_N12210),
            .I0 (state_3),
            .I1 (state_5),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .I4 (N258));
	// LUT = (I0&~I2&~I3&I4)|(I1&~I2&~I3&I4) ;

    GTP_INV N99_1_vname (
            .Z (N99_1),
            .I (state_0));
    // defparam N99_1_vname.orig_name = N99_1;

    GTP_LUT3 /* N100 */ #(
            .INIT(8'b00000001))
        N100_vname (
            .Z (N100),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .I2 (state_0));
    // defparam N100_vname.orig_name = N100;
	// LUT = ~I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:370

    GTP_LUT5CARRY /* \N162_6_0[9:0]_1  */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_0[9:0]_1  (
            .COUT (_N5983),
            .Z (N162[3]),
            .CIN (),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_addr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N162_6_1[9:0]  */ #(
            .INIT(32'b11010010110100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_1[9:0]  (
            .COUT (_N5984),
            .Z (N162[4]),
            .CIN (_N5983),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_addr[3]),
            .I2 (nb2[4]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&~I1&~I2)|(I1&I2)|(~I0&I2) ;
	// CARRY = (I0&~I1&I2) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N162_6_2[9:0]  */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_2[9:0]  (
            .COUT (_N5985),
            .Z (N162[5]),
            .CIN (_N5984),
            .I0 (),
            .I1 (nb2[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N162_6_3[9:0]  */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_3[9:0]  (
            .COUT (_N5986),
            .Z (N162[6]),
            .CIN (_N5985),
            .I0 (),
            .I1 (nb2[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N162_6_4[9:0]  */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_4[9:0]  (
            .COUT (_N5987),
            .Z (N162[7]),
            .CIN (_N5986),
            .I0 (),
            .I1 (nb2[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N162_6_5[9:0]  */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_5[9:0]  (
            .COUT (_N5988),
            .Z (N162[8]),
            .CIN (_N5987),
            .I0 (),
            .I1 (nb2[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;

    GTP_LUT5CARRY /* \N162_6_6[9:0]  */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N162_6_6[9:0]  (
            .COUT (),
            .Z (N162[9]),
            .CIN (_N5988),
            .I0 (),
            .I1 (nb2[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;

    GTP_LUT4 /* N258_3 */ #(
            .INIT(16'b0000000000000010))
        N258_3 (
            .Z (N258),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[3]),
            .I3 (cnt[2]));
	// LUT = I0&~I1&~I2&~I3 ;

    GTP_LUT5M /* N367_7_2 */ #(
            .INIT(32'b11111111111101011110111011100000))
        N367_7_2 (
            .Z (_N62512),
            .I0 (dec_refresh),
            .I1 (state_1),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .I4 (state_4),
            .ID (state_2));
	// LUT = (I3&I4)|(I2&I4)|(~I0&I4)|(I1&I3)|(ID&I3)|(I1&I2)|(ID&I2) ;

    GTP_LUT5 /* N371 */ #(
            .INIT(32'b00010001000101010000000000000101))
        N371_vname (
            .Z (N371),
            .I0 (_N62512),
            .I1 (buffer_almost_full),
            .I2 (state_3),
            .I3 (state_5),
            .I4 (N258));
    // defparam N371_vname.orig_name = N371;
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&I4) ;

    GTP_LUT5 /* N393 */ #(
            .INIT(32'b00000000000000001111111111111011))
        N393_vname (
            .Z (N393),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (cnt[3]),
            .I4 (buffer_almost_full));
    // defparam N393_vname.orig_name = N393;
	// LUT = (~I1&~I4)|(I0&~I4)|(I2&~I4)|(I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:334

    GTP_LUT4 /* N408 */ #(
            .INIT(16'b0000000100000000))
        N408_vname (
            .Z (N408),
            .I0 (dec_len[0]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .I3 (state_2));
    // defparam N408_vname.orig_name = N408;
	// LUT = ~I0&~I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:280

    GTP_LUT5 /* N414_1_2 */ #(
            .INIT(32'b11111111111111101010101010101010))
        N414_1_2 (
            .Z (_N62502),
            .I0 (state_1),
            .I1 (dec_len[0]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .I4 (state_2));
	// LUT = (I0)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* N417_1 */ #(
            .INIT(32'b00000000000000001100010001000100))
        N417_1 (
            .Z (_N6793),
            .I0 (_N58379),
            .I1 (state_3),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (buffer_almost_full));
	// LUT = (~I0&I1&~I4)|(I1&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:280

    GTP_LUT5 /* \N417_4_or[0]_3  */ #(
            .INIT(32'b11101111101011111110110010100000))
        \N417_4_or[0]_3  (
            .Z (N417[0]),
            .I0 (_N6793),
            .I1 (state_0),
            .I2 (cnt[0]),
            .I3 (dec_len[0]),
            .I4 (_N6795));
	// LUT = (~I2&I4)|(I0&I2)|(I1&I3) ;

    GTP_LUT4 /* \N417_4_or[1]  */ #(
            .INIT(16'b1100101100001010))
        \N417_4_or[1]  (
            .Z (N417[1]),
            .I0 (_N6793),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (_N6795));
	// LUT = (I0&~I2)|(~I1&~I2&I3)|(I1&I2&I3) ;

    GTP_LUT5 /* \N417_4_or[2]  */ #(
            .INIT(32'b11001100111000111000100000100010))
        \N417_4_or[2]  (
            .Z (N417[2]),
            .I0 (_N6793),
            .I1 (cnt[2]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (_N6795));
	// LUT = (I0&~I1&~I3)|(I0&I1&I3)|(I1&I2&I4)|(I1&I3&I4)|(~I1&~I2&~I3&I4) ;

    GTP_LUT5 /* \N417_4_or[3]_3  */ #(
            .INIT(32'b11111111111011001111111110100000))
        \N417_4_or[3]_3  (
            .Z (N417[3]),
            .I0 (_N6793),
            .I1 (N26[3]),
            .I2 (N43[3]),
            .I3 (state_4),
            .I4 (_N6795));
	// LUT = (I3)|(I0&I2)|(I1&I4) ;

    GTP_LUT5 /* N417_5_3 */ #(
            .INIT(32'b11111111111010101010101010101010))
        N417_5_3 (
            .Z (_N6795),
            .I0 (N408),
            .I1 (N39),
            .I2 (state_3),
            .I3 (state_5),
            .I4 (N393));
	// LUT = (I0)|(I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* N418 */ #(
            .INIT(32'b00000000000001010001000100010101))
        N418_vname (
            .Z (N418),
            .I0 (_N62502),
            .I1 (buffer_almost_full),
            .I2 (state_3),
            .I3 (state_5),
            .I4 (N258));
    // defparam N418_vname.orig_name = N418;
	// LUT = (~I0&~I1&~I4)|(~I0&~I2&~I3) ;

    GTP_LUT5 /* \N442_12[0]  */ #(
            .INIT(32'b11001100111111111100110111101111))
        \N442_12[0]  (
            .Z (N442[0]),
            .I0 (state_2),
            .I1 (state_1),
            .I2 (state_4),
            .I3 (dec_write),
            .I4 (state_3));
	// LUT = (I1)|(I0&~I3)|(~I3&I4)|(~I0&~I2&~I4) ;

    GTP_LUT4 /* \N442_12[1]  */ #(
            .INIT(16'b0011000000110001))
        \N442_12[1]  (
            .Z (N442[1]),
            .I0 (state_2),
            .I1 (state_1),
            .I2 (dec_write),
            .I3 (state_3));
	// LUT = (~I1&I2)|(~I0&~I1&~I3) ;

    GTP_LUT3 /* \N442_12[2]  */ #(
            .INIT(8'b11001101))
        \N442_12[2]  (
            .Z (N442[3]),
            .I0 (state_2),
            .I1 (state_1),
            .I2 (state_3));
	// LUT = (I1)|(~I0&~I2) ;

    GTP_LUT3 /* N458 */ #(
            .INIT(8'b11111000))
        N458_vname (
            .Z (N458),
            .I0 (state_3),
            .I1 (dcd_wr_en),
            .I2 (N461));
    // defparam N458_vname.orig_name = N458;
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT4 /* N458_1 */ #(
            .INIT(16'b1111111100100000))
        N458_1 (
            .Z (N461),
            .I0 (state_3),
            .I1 (dcd_wr_en),
            .I2 (rw_diff),
            .I3 (_N27));
	// LUT = (I3)|(I0&~I1&I2) ;

    GTP_LUT2 /* \N462_1[1]  */ #(
            .INIT(4'b0100))
        \N462_1[1]  (
            .Z (N462[4]),
            .I0 (N461),
            .I1 (N162[4]));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:373

    GTP_LUT3 /* \N462_1[2]  */ #(
            .INIT(8'b11011000))
        \N462_1[2]  (
            .Z (N462[5]),
            .I0 (N461),
            .I1 (dec_addr_d[5]),
            .I2 (N162[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:373

    GTP_LUT3 /* \N462_1[3]  */ #(
            .INIT(8'b11011000))
        \N462_1[3]  (
            .Z (N462[6]),
            .I0 (N461),
            .I1 (dec_addr_d[6]),
            .I2 (N162[6]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:373

    GTP_LUT3 /* \N462_1[4]  */ #(
            .INIT(8'b11011000))
        \N462_1[4]  (
            .Z (N462[7]),
            .I0 (N461),
            .I1 (dec_addr_d[7]),
            .I2 (N162[7]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:373

    GTP_LUT3 /* \N462_1[5]  */ #(
            .INIT(8'b11011000))
        \N462_1[5]  (
            .Z (N462[8]),
            .I0 (N461),
            .I1 (dec_addr_d[8]),
            .I2 (N162[8]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:373

    GTP_LUT5 /* N473_1 */ #(
            .INIT(32'b11111111111010100000000000000000))
        N473_1 (
            .Z (N473),
            .I0 (cnt[2]),
            .I1 (cnt[0]),
            .I2 (cnt[1]),
            .I3 (cnt[3]),
            .I4 (state_3));
	// LUT = (I0&I4)|(I3&I4)|(I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:373

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N418),
            .CLK (clk),
            .D (N417[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N418),
            .CLK (clk),
            .D (N417[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N418),
            .CLK (clk),
            .D (N417[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N418),
            .CLK (clk),
            .D (N417[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* \dcd_wr_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[3]  (
            .Q (dcd_wr_addr[3]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (_N44425));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[4]  (
            .Q (dcd_wr_addr[4]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (N462[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[5]  (
            .Q (dcd_wr_addr[5]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (N462[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[6]  (
            .Q (dcd_wr_addr[6]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (N462[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[7]  (
            .Q (dcd_wr_addr[7]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (N462[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[8]  (
            .Q (dcd_wr_addr[8]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (N462[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_LUT5 /* \dcd_wr_addr[9:0]_0  */ #(
            .INIT(32'b00000001000000000000000000000000))
        \dcd_wr_addr[9:0]_0  (
            .Z (_N44425),
            .I0 (state_0),
            .I1 (state_2),
            .I2 (state_1),
            .I3 (dcd_wr_en),
            .I4 (N162[3]));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT3 /* \dcd_wr_addr[9:0]_4  */ #(
            .INIT(8'b11111110))
        \dcd_wr_addr[9:0]_4  (
            .Z (_N27),
            .I0 (state_2),
            .I1 (state_1),
            .I2 (state_0));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* \dcd_wr_addr[9:0]_6  */ #(
            .INIT(16'b1111010010110000))
        \dcd_wr_addr[9:0]_6  (
            .Z (_N44973),
            .I0 (_N27),
            .I1 (dcd_wr_en),
            .I2 (dec_addr_d[9]),
            .I3 (N162[9]));
	// LUT = (~I1&I2)|(I0&I2)|(~I0&I1&I3) ;

    GTP_DFF_CE /* \dcd_wr_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[9]  (
            .Q (dcd_wr_addr[9]),
            .C (N0),
            .CE (N458),
            .CLK (clk),
            .D (_N44973));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[10]  (
            .Q (dcd_wr_addr[10]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[11]  (
            .Q (dcd_wr_addr[11]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[12]  (
            .Q (dcd_wr_addr[12]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[13]  (
            .Q (dcd_wr_addr[13]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[14]  (
            .Q (dcd_wr_addr[14]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[15]  (
            .Q (dcd_wr_addr[15]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[16]  (
            .Q (dcd_wr_addr[16]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[17]  (
            .Q (dcd_wr_addr[17]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[18]  (
            .Q (dcd_wr_addr[18]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[19]  (
            .Q (dcd_wr_addr[19]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[20]  (
            .Q (dcd_wr_addr[20]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[21]  (
            .Q (dcd_wr_addr[21]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[22]  (
            .Q (dcd_wr_addr[22]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[23]  (
            .Q (dcd_wr_addr[23]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[24]  (
            .Q (dcd_wr_addr[24]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[25]  (
            .Q (dcd_wr_addr[25]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[26]  (
            .Q (dcd_wr_addr[26]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_addr[27]  (
            .Q (dcd_wr_addr[27]),
            .C (N0),
            .CE (N461),
            .CLK (clk),
            .D (dec_addr_d[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_cmd[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_cmd[0]  (
            .Q (dcd_wr_cmd[0]),
            .C (N0),
            .CE (N99_1),
            .CLK (clk),
            .D (N442[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_cmd[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_cmd[1]  (
            .Q (dcd_wr_cmd[1]),
            .C (N0),
            .CE (N99_1),
            .CLK (clk),
            .D (N442[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_cmd[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_cmd[2]  (
            .Q (dcd_wr_cmd[2]),
            .C (N0),
            .CE (N99_1),
            .CLK (clk),
            .D (state_2));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_CE /* \dcd_wr_cmd[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcd_wr_cmd[3]  (
            .Q (dcd_wr_cmd[3]),
            .C (N0),
            .CE (N99_1),
            .CLK (clk),
            .D (N442[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* dcd_wr_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dcd_wr_en_vname (
            .Q (dcd_wr_en),
            .C (N0),
            .CLK (clk),
            .D (N100));
    // defparam dcd_wr_en_vname.orig_name = dcd_wr_en;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* dcd_wr_tworw */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dcd_wr_tworw_vname (
            .Q (dcd_wr_tworw),
            .C (N0),
            .CLK (clk),
            .D (N473));
    // defparam dcd_wr_tworw_vname.orig_name = dcd_wr_tworw;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[5]  (
            .Q (dec_addr_d[5]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[6]  (
            .Q (dec_addr_d[6]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[7]  (
            .Q (dec_addr_d[7]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[8]  (
            .Q (dec_addr_d[8]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[9]  (
            .Q (dec_addr_d[9]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[10]  (
            .Q (dec_addr_d[10]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[11]  (
            .Q (dec_addr_d[11]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[12]  (
            .Q (dec_addr_d[12]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[13]  (
            .Q (dec_addr_d[13]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[14]  (
            .Q (dec_addr_d[14]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[15]  (
            .Q (dec_addr_d[15]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[16]  (
            .Q (dec_addr_d[16]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[17]  (
            .Q (dec_addr_d[17]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[18]  (
            .Q (dec_addr_d[18]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[19]  (
            .Q (dec_addr_d[19]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[20]  (
            .Q (dec_addr_d[20]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[21]  (
            .Q (dec_addr_d[21]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[22]  (
            .Q (dec_addr_d[22]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[23]  (
            .Q (dec_addr_d[23]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[24]  (
            .Q (dec_addr_d[24]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[25]  (
            .Q (dec_addr_d[25]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[26]  (
            .Q (dec_addr_d[26]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* \dec_addr_d[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dec_addr_d[27]  (
            .Q (dec_addr_d[27]),
            .C (N0),
            .CLK (clk),
            .D (dec_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_DFF_C /* dec_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dec_done_vname (
            .Q (dec_done),
            .C (N0),
            .CLK (clk),
            .D (N89));
    // defparam dec_done_vname.orig_name = dec_done;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_P /* rw_diff */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rw_diff_vname (
            .Q (rw_diff),
            .CLK (clk),
            .D (_N61938),
            .P (N0));
    // defparam rw_diff_vname.orig_name = rw_diff;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:358

    GTP_LUT3 /* rw_diff_ce_mux */ #(
            .INIT(8'b10101110))
        rw_diff_ce_mux (
            .Z (_N61938),
            .I0 (state_0),
            .I1 (rw_diff),
            .I2 (state_3));
	// LUT = (I0)|(I1&~I2) ;

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N371),
            .CLK (clk),
            .D (_N7),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N371),
            .CLK (clk),
            .D (_N9));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N371),
            .CLK (clk),
            .D (_N45010));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_LUT4 /* state_2_8 */ #(
            .INIT(16'b1100110011001110))
        state_2_8 (
            .Z (_N45010),
            .I0 (state_0),
            .I1 (state_1),
            .I2 (dec_done),
            .I3 (_N62500));
	// LUT = (I1)|(I0&~I2&~I3) ;

    GTP_LUT4 /* state_2_9_5 */ #(
            .INIT(16'b1111111110111111))
        state_2_9_5 (
            .Z (_N62500),
            .I0 (dec_pre_row),
            .I1 (dec_new_valid),
            .I2 (dec_new_row),
            .I3 (dec_refresh));
	// LUT = (~I2)|(~I1)|(I0)|(I3) ;

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N371),
            .CLK (clk),
            .D (_N18));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N0),
            .CE (N371),
            .CLK (clk),
            .D (_N22));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N0),
            .CE (N371),
            .CLK (clk),
            .D (state_4));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_LUT4 /* \state_fsm[2:0]_9  */ #(
            .INIT(16'b1111111110001010))
        \state_fsm[2:0]_9  (
            .Z (_N7),
            .I0 (state_0),
            .I1 (dec_done),
            .I2 (dec_new_valid),
            .I3 (N89));
	// LUT = (I3)|(I0&~I2)|(I0&I1) ;

    GTP_LUT5 /* \state_fsm[2:0]_10  */ #(
            .INIT(32'b00010000000000000000000000000000))
        \state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (dec_refresh),
            .I1 (dec_done),
            .I2 (dec_pre_row),
            .I3 (dec_new_valid),
            .I4 (state_0));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* \state_fsm[2:0]_18  */ #(
            .INIT(32'b11111111111111110000000000001000))
        \state_fsm[2:0]_18  (
            .Z (N89),
            .I0 (state_2),
            .I1 (dec_len[0]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .I4 (_N12210));
	// LUT = (I4)|(I0&I1&~I2&~I3) ;

    GTP_LUT4 /* \state_fsm[2:0]_19  */ #(
            .INIT(16'b1010101110101010))
        \state_fsm[2:0]_19  (
            .Z (_N18),
            .I0 (N408),
            .I1 (dec_pre_row),
            .I2 (dec_new_row),
            .I3 (_N58064));
	// LUT = (I0)|(~I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp:272

    GTP_LUT4 /* \state_fsm[2:0]_23  */ #(
            .INIT(16'b0010000000000000))
        \state_fsm[2:0]_23  (
            .Z (_N22),
            .I0 (dec_refresh),
            .I1 (dec_done),
            .I2 (dec_new_valid),
            .I3 (state_0));
	// LUT = I0&~I1&I2&I3 ;


endmodule


module ipsxb_mcdq_dcd_top_v1_2
(
    input [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col ,
    input [54:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 ,
    input [54:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 ,
    input [27:0] user_addr,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ,
    input buffer_almost_full,
    input clk,
    output [27:0] dcd_wr_addr,
    output [3:0] dcd_wr_cmd,
    output dcd_wr_en,
    output dcd_wr_tworw,
    output \mcdq_dcd_bm/N62 ,
    output user_cmd_ready
);
    wire _N58064;
    wire [27:0] dec_addr;
    wire dec_done;
    wire [3:0] dec_len;
    wire dec_new_row;
    wire dec_new_valid;
    wire dec_pre_row;
    wire dec_refresh;
    wire dec_write;
    wire \mcdq_dcd_sm/state_0 ;
    wire \mcdq_dcd_bm_dec_addr[0]_floating ;
    wire \mcdq_dcd_bm_dec_addr[1]_floating ;
    wire \mcdq_dcd_bm_dec_addr[2]_floating ;
    wire \mcdq_dcd_bm_dec_addr[3]_floating ;
    wire \mcdq_dcd_bm_dec_addr[4]_floating ;
    wire \mcdq_dcd_bm_dec_len[1]_floating ;
    wire \mcdq_dcd_bm_dec_len[2]_floating ;
    wire \mcdq_dcd_bm_dec_len[3]_floating ;
    wire \mcdq_dcd_sm_dcd_wr_addr[0]_floating ;
    wire \mcdq_dcd_sm_dcd_wr_addr[1]_floating ;
    wire \mcdq_dcd_sm_dcd_wr_addr[2]_floating ;

    ipsxb_mcdq_dcd_bm_v1_2 mcdq_dcd_bm (
            .dec_addr ({dec_addr[27], dec_addr[26], dec_addr[25], dec_addr[24], dec_addr[23], dec_addr[22], dec_addr[21], dec_addr[20], dec_addr[19], dec_addr[18], dec_addr[17], dec_addr[16], dec_addr[15], dec_addr[14], dec_addr[13], dec_addr[12], dec_addr[11], dec_addr[10], dec_addr[9], dec_addr[8], dec_addr[7], dec_addr[6], dec_addr[5], \mcdq_dcd_bm_dec_addr[4]_floating , \mcdq_dcd_bm_dec_addr[3]_floating , \mcdq_dcd_bm_dec_addr[2]_floating , \mcdq_dcd_bm_dec_addr[1]_floating , \mcdq_dcd_bm_dec_addr[0]_floating }),
            .dec_len ({\mcdq_dcd_bm_dec_len[3]_floating , \mcdq_dcd_bm_dec_len[2]_floating , \mcdq_dcd_bm_dec_len[1]_floating , dec_len[0]}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0  ({\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [54] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [53] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [52] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [51] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [50] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [49] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [48] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [47] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [46] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [45] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [44] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [43] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [42] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [41] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [40] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [39] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [37] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [35] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [34] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [33] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [32] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [31] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [30] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [29] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [28] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [27] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [26] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [25] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [24] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [23] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [22] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [21] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [20] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [17] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [16] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [15] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [14] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0 [13] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1  ({\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [54] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [53] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [52] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [51] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [50] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [49] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [48] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [47] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [46] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [45] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [44] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [43] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [42] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [41] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [40] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [39] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [37] , 1'bz, \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [35] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [34] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [33] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [32] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [31] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [30] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [29] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [28] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [27] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [26] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [25] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [24] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [23] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [22] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [21] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [20] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [17] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [16] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [15] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [14] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1 [13] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .user_addr ({user_addr[27], user_addr[26], user_addr[25], user_addr[24], user_addr[23], user_addr[22], user_addr[21], user_addr[20], user_addr[19], user_addr[18], user_addr[17], user_addr[16], user_addr[15], user_addr[14], user_addr[13], user_addr[12], user_addr[11], user_addr[10], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .N62 (\mcdq_dcd_bm/N62 ),
            ._N58064 (_N58064),
            .dec_new_row (dec_new_row),
            .dec_new_valid (dec_new_valid),
            .dec_pre_row (dec_pre_row),
            .dec_refresh (dec_refresh),
            .dec_write (dec_write),
            .user_cmd_ready (user_cmd_ready),
            .N27 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0  (\mcdq_dcd_sm/state_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .clk (clk),
            .dec_done (dec_done));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp:238

    ipsxb_mcdq_dcd_sm_v1_2 mcdq_dcd_sm (
            .dcd_wr_addr ({dcd_wr_addr[27], dcd_wr_addr[26], dcd_wr_addr[25], dcd_wr_addr[24], dcd_wr_addr[23], dcd_wr_addr[22], dcd_wr_addr[21], dcd_wr_addr[20], dcd_wr_addr[19], dcd_wr_addr[18], dcd_wr_addr[17], dcd_wr_addr[16], dcd_wr_addr[15], dcd_wr_addr[14], dcd_wr_addr[13], dcd_wr_addr[12], dcd_wr_addr[11], dcd_wr_addr[10], dcd_wr_addr[9], dcd_wr_addr[8], dcd_wr_addr[7], dcd_wr_addr[6], dcd_wr_addr[5], dcd_wr_addr[4], dcd_wr_addr[3], \mcdq_dcd_sm_dcd_wr_addr[2]_floating , \mcdq_dcd_sm_dcd_wr_addr[1]_floating , \mcdq_dcd_sm_dcd_wr_addr[0]_floating }),
            .dcd_wr_cmd (dcd_wr_cmd),
            .dec_addr ({dec_addr[27], dec_addr[26], dec_addr[25], dec_addr[24], dec_addr[23], dec_addr[22], dec_addr[21], dec_addr[20], dec_addr[19], dec_addr[18], dec_addr[17], dec_addr[16], dec_addr[15], dec_addr[14], dec_addr[13], dec_addr[12], dec_addr[11], dec_addr[10], dec_addr[9], dec_addr[8], dec_addr[7], dec_addr[6], dec_addr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .dec_len ({1'bz, 1'bz, 1'bz, dec_len[0]}),
            .nb2 ({\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [9] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [8] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [7] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [6] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [5] , \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [4] , 1'bz, 1'bz, 1'bz, 1'bz}),
            .dcd_wr_en (dcd_wr_en),
            .dcd_wr_tworw (dcd_wr_tworw),
            .dec_done (dec_done),
            .state_0 (\mcdq_dcd_sm/state_0 ),
            .N0 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ),
            ._N58064 (_N58064),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .buffer_almost_full (buffer_almost_full),
            .clk (clk),
            .dec_new_row (dec_new_row),
            .dec_new_valid (dec_new_valid),
            .dec_pre_row (dec_pre_row),
            .dec_refresh (dec_refresh),
            .dec_write (dec_write));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp:282


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62810;
    wire _N62816;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62810),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[1]),
            .I1 (timing_cnt1[0]),
            .I2 (timing_cnt1[4]),
            .I3 (timing_cnt1[3]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111110101000))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[1]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[3]));
	// LUT = (I3)|(I0&I1)|(I0&I2) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[1]),
            .I1 (timing_cnt1[0]),
            .I2 (timing_cnt1[4]),
            .I3 (timing_cnt1[3]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[4]),
            .I3 (timing_cnt1[3]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[4]),
            .I3 (timing_cnt1[3]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110111010111010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[4]),
            .I3 (timing_cnt1[3]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I3&~I4)|(~I1&I2&~I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101000001000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[4]),
            .I3 (timing_cnt1[3]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I2)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[2]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[2]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[2]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0000010000001100))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[2]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&~I2&~I3)|(~I0&I1&~I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I4 (_N62810));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001010101010101))
        N99_2 (
            .Z (_N62816),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[0]),
            .I4 (N69));
	// LUT = (~I0&~I3&~I4)|(~I0&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62810),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62816),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq18
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62722;
    wire _N62728;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62722),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I4 (_N62722));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62728),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62722),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62728),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq20
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62766;
    wire _N62772;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62766),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I4 (_N62766));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62772),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62766),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62772),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq22
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62678;
    wire _N62684;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62678),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I4 (_N62678));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62684),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62678),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62684),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq24
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62788;
    wire _N62794;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62788),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I4 (_N62788));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62794),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62788),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62794),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq26
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62700;
    wire _N62706;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62700),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I4 (_N62700));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62706),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62700),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62706),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq28
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62744;
    wire _N62750;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62744),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I4 (_N62744));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62750),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62744),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62750),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq30
(
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ,
    input clk,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_pre_pass_l,
    output cmd_pre_pass_m
);
    wire N55;
    wire N59;
    wire N61;
    wire N69;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire N99;
    wire _N3_inv_1;
    wire _N62656;
    wire _N62662;
    wire [4:0] nb0;
    wire [5:0] timing_cnt0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT4 /* N50_4 */ #(
            .INIT(16'b1111000011100000))
        N50_4 (
            .Z (_N62656),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* N61_3 */ #(
            .INIT(16'b0000000000010101))
        N61_3 (
            .Z (N61),
            .I0 (N55),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (N59));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* N69_mux6 */ #(
            .INIT(32'b11111111111110001111111111110000))
        N69_mux6 (
            .Z (N69),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N88_2[1]_3  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT3 /* \N88_2[2]_1  */ #(
            .INIT(8'b11001000))
        \N88_2[2]_1  (
            .Z (N88[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd ));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \N91_2[0]_1  */ #(
            .INIT(32'b11111111111000000000000000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I3 (timing_cnt1[0]),
            .I4 (_N3_inv_1));
	// LUT = (I3&I4)|(I0&I2&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[1]_1  */ #(
            .INIT(32'b11011111110000000000000000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I3 (timing_cnt1[1]),
            .I4 (_N3_inv_1));
	// LUT = (~I2&I3&I4)|(~I0&I3&I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N94_2[0]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[0]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N94_2[1]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (timing_cnt2[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N94_2[3]  */ #(
            .INIT(16'b1110101011000000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT4 /* N94_4_inv */ #(
            .INIT(16'b0001000000110000))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt2[2]),
            .I2 (timing_cnt2[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00000000000000000000010011001100))
        N97_vname (
            .Z (N97),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr ),
            .I1 (N61),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I4 (_N62656));
    // defparam N97_vname.orig_name = N97;
	// LUT = (I1&~I3&~I4)|(~I0&I1&~I2&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_LUT5 /* N99_2 */ #(
            .INIT(32'b00000000000000000001001100110011))
        N99_2 (
            .Z (_N62662),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (timing_cnt2[1]),
            .I4 (N69));
	// LUT = (~I1&~I3&~I4)|(~I1&~I2&~I4)|(~I0&~I1&~I4) ;

    GTP_LUT5 /* N99_3 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N99_3 (
            .Z (N99),
            .I0 (_N62656),
            .I1 (cmd_wr_l),
            .I2 (N61),
            .I3 (_N62662),
            .I4 (cmd_wr_m));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_pre_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N99));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (N88[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_trc_timing_v1_2
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61943;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61943));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61943),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq16
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61944;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61944));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61944),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq18
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61945;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61945));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61945),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq20
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61946;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61946));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61946),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq22
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61947;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61947));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61947),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq24
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61948;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61948));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61948),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq26
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61949;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61949));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61949),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_trc_timing_v1_2_unq28
(
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output cnt_pass
);
    wire [4:0] N19;
    wire _N61950;
    wire [4:0] timing_cnt;

    GTP_LUT5 /* \N19_6[0]  */ #(
            .INIT(32'b00010001000100000011001100110000))
        \N19_6[0]  (
            .Z (N19[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I1&I2&~I4)|(~I1&I3&~I4)|(~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT5 /* \N19_6[1]  */ #(
            .INIT(32'b01000001010000001100001111000000))
        \N19_6[1]  (
            .Z (N19[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I1&I2&~I4)|(~I0&I1&I2)|(~I1&~I2&I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N19_6[2]  */ #(
            .INIT(32'b11111110101010101111110000000000))
        \N19_6[2]  (
            .Z (N19[4]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I0&I4)|(I1&I3)|(I2&I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (_N61950));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:179

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b01010101000000011111111100000011))
        r_cnt_pass_ce_mux (
            .Z (_N61950),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1&~I2&~I4)|(~I0&~I1&~I2) ;

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N19[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N19[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N19[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp:169


endmodule


module ipsxb_mcdq_com_timing_v1_2_1
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61951;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000000000110000000000000010))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&~I2&~I3)|(~I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111110101000))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[0]),
            .I3 (timing_cnt[3]));
	// LUT = (I3)|(I0&I1)|(I0&I2) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001010101010100000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (N7),
            .ID (timing_cnt[1]));
	// LUT = (ID&I3&~I4)|(ID&I2&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000100011101000000000001110000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61951),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61951),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq16
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61952;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000011000000000000001000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&~I2&I3)|(~I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61952),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61952),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq18
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61953;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000001100000000000000100000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&I2&~I3)|(~I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61953),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61953),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq20
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61954;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00110000000000000010000000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&I2&I3)|(~I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61954),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61954),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq22
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61955;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000000011000000000000001000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&~I2&~I3)|(I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61955),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61955),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq24
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61956;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00001100000000000000100000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&~I2&I3)|(I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61956),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61956),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq26
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61957;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000110000000000000010000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&I2&~I3)|(I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61957),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61957),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_1_unq28
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [5:0] N31;
    wire _N61958;
    wire [5:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b11000000000000001000000000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&I2&I3)|(I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT4 /* N25_mux5 */ #(
            .INIT(16'b1111111010101010))
        N25_mux5 (
            .Z (N25),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N31_2[0]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[0]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT5M /* \N31_2[1]_1  */ #(
            .INIT(32'b10001000100010001111101000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[1]),
            .I4 (N7),
            .ID (timing_cnt[3]));
	// LUT = (I2&I3&~I4)|(ID&I3&~I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[2]_1  */ #(
            .INIT(32'b01000111010001000000011100000000))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(~I0&I1&I4) ;

    GTP_LUT5 /* \N31_2[3]_1  */ #(
            .INIT(32'b11111100110011001111100010001000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[3]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (I0&I1)|(I1&I4)|(I2&I3) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61958),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61958),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61959;
    wire _N62576;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000000000110000000000000010))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&~I2&~I3)|(~I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101110111011101110))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[4]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[0]),
            .I4 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2&I4)|(I3&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62576),
            .I0 (timing_cnt[4]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111111111000000000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[0]),
            .I4 (N7));
	// LUT = (I4)|(I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (_N62576),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[3]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010100100))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[3]),
            .I3 (N7));
	// LUT = (I0&I2&~I3)|(~I0&I1&~I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111001000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[3]),
            .I3 (N7));
	// LUT = (I3)|(I0&I1)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61959),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61959),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq16
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61960;
    wire _N62568;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000011000000000000001000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&~I2&I3)|(~I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62568),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (_N62568),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61960),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61960),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq18
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61961;
    wire _N62572;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000001100000000000000100000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&I2&~I3)|(~I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62572),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (_N62572),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61961),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61961),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq20
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61962;
    wire _N62564;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00110000000000000010000000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&~I1&I2&I3)|(~I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62564),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (_N62564),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61962),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61962),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq22
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61963;
    wire _N62574;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000000011000000000000001000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&~I2&~I3)|(I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62574),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (_N62574),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61963),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61963),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq24
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61964;
    wire _N62566;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00001100000000000000100000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&~I2&I3)|(I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62566),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (_N62566),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61964),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61964),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq26
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61965;
    wire _N62570;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b00000000110000000000000010000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&I2&~I3)|(I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62570),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (_N62570),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61965),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61965),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_com_timing_v1_2_unq28
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N5,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ,
    input clk,
    output cnt_pass
);
    wire N7;
    wire N25;
    wire [6:0] N31;
    wire _N61966;
    wire _N62560;
    wire [6:0] timing_cnt;

    GTP_LUT5 /* N7 */ #(
            .INIT(32'b11000000000000001000000000000000))
        N7_vname (
            .Z (N7),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [17] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [15] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
    // defparam N7_vname.orig_name = N7;
	// LUT = (I0&I1&I2&I3)|(I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:128

    GTP_LUT5 /* N25_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N25_mux6 (
            .Z (N25),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (timing_cnt[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT3 /* N31_0_2_2 */ #(
            .INIT(8'b11111110))
        N31_0_2_2 (
            .Z (_N62560),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* \N31_2[0]_1  */ #(
            .INIT(32'b11111111111111111100110011001000))
        \N31_2[0]_1  (
            .Z (N31[0]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[4]),
            .I4 (N7));
	// LUT = (I4)|(I0&I1)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* \N31_2[1]_1  */ #(
            .INIT(32'b01110100010001000111000000000000))
        \N31_2[1]_1  (
            .Z (N31[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (_N62560),
            .I3 (timing_cnt[1]),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&I2&I3)|(~I0&I1&I4)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N31_2[2]_1  */ #(
            .INIT(16'b1111111101010100))
        \N31_2[2]_1  (
            .Z (N31[2]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(~I0&I1)|(~I0&I2) ;

    GTP_LUT4 /* \N31_2[3]_1  */ #(
            .INIT(16'b0000000010011000))
        \N31_2[3]_1  (
            .Z (N31[3]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I0&I1&~I3)|(~I0&~I1&I2&~I3) ;

    GTP_LUT4 /* \N31_2[4]_1  */ #(
            .INIT(16'b1111111111100000))
        \N31_2[4]_1  (
            .Z (N31[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (N7));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass (
            .Q (cnt_pass),
            .CLK (clk),
            .D (_N61966),
            .P (N5));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:135

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b00110011000000110111011100000111))
        r_cnt_pass_ce_mux (
            .Z (_N61966),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126 ),
            .I2 (N25),
            .I3 (cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra ));
	// LUT = (~I1&~I2)|(~I1&I3)|(~I0&~I2&~I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N31[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N31[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N31[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N31[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N31[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:125


endmodule


module ipsxb_mcdq_timing_rd_pass_v1_2
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N210 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_l ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ,
    input clk,
    input cmd_rd_l,
    input cmd_rd_m,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_rd,
    output cmd_rd_pass,
    output cmd_rd_pass_l,
    output cmd_rd_pass_m
);
    wire N27;
    wire N97;
    wire N104;
    wire N106;
    wire [6:0] N110;
    wire _N61967;
    wire cmd_wr;
    wire [6:0] timing_cnt1;

    GTP_LUT4 /* N0 */ #(
            .INIT(16'b1111111110000000))
        N0 (
            .Z (cmd_rd),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ),
            .I1 (cmd_rd_pass_l),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [39] ),
            .I3 (cmd_rd_m));
	// LUT = (I3)|(I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:161

    GTP_LUT4 /* N27_mux6 */ #(
            .INIT(16'b1111111110101000))
        N27_mux6 (
            .Z (N27),
            .I0 (timing_cnt1[2]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[0]),
            .I3 (timing_cnt1[3]));
	// LUT = (I3)|(I0&I1)|(I0&I2) ;

    GTP_LUT5M /* N97 */ #(
            .INIT(32'b10101010000000001100110111001101))
        N97_vname (
            .Z (N97),
            .I0 (cmd_rd_pass_l),
            .I1 (cmd_rd_l),
            .I2 (N27),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [39] ),
            .I4 (cmd_rd_m),
            .ID (cmd_wr));
    // defparam N97_vname.orig_name = N97;
	// LUT = (~ID&~I2&~I4)|(I1&~I4)|(I0&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:170

    GTP_LUT5 /* N104_2 */ #(
            .INIT(32'b00011111111111110000101010101010))
        N104_2 (
            .Z (N104),
            .I0 (cmd_rd_m),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ),
            .I2 (cmd_rd_pass_l),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [39] ),
            .I4 (N106));
	// LUT = (I0&~I3)|(~I3&I4)|(I0&~I2)|(~I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* N106 */ #(
            .INIT(32'b00000000000000000000010001000000))
        N106_vname (
            .Z (N106),
            .I0 (timing_cnt1[3]),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[1]),
            .I3 (timing_cnt1[0]),
            .I4 (cmd_wr));
    // defparam N106_vname.orig_name = N106;
	// LUT = (~I0&I1&I2&~I3&~I4)|(~I0&I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N110_2[0]_1  */ #(
            .INIT(32'b11111111111111111111111010101010))
        \N110_2[0]_1  (
            .Z (N110[0]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[3]),
            .I2 (timing_cnt1[2]),
            .I3 (timing_cnt1[0]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I4)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* \N110_2[1]_6  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N110_2[1]_6  (
            .Z (N110[1]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[3]),
            .I2 (timing_cnt1[2]),
            .I3 (timing_cnt1[1]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N110_2[2]_1  */ #(
            .INIT(16'b0000000000000100))
        \N110_2[2]_1  (
            .Z (N110[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[3]),
            .I2 (timing_cnt1[2]),
            .I3 (cmd_wr_m));
	// LUT = ~I0&I1&~I2&~I3 ;

    GTP_LUT4 /* \N110_2[3]_1  */ #(
            .INIT(16'b1111111111101010))
        \N110_2[3]_1  (
            .Z (N110[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[3]),
            .I2 (timing_cnt1[2]),
            .I3 (cmd_wr_m));
	// LUT = (I0)|(I3)|(I1&I2) ;

    GTP_LUT4 /* \N110_9[0]_1  */ #(
            .INIT(16'b1111111110000000))
        \N110_9[0]_1  (
            .Z (cmd_wr),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_l ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [38] ),
            .I3 (cmd_wr_m));
	// LUT = (I3)|(I0&I1&I2) ;

    GTP_DFF_C /* cmd_rd_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_rd_pass_vname (
            .Q (cmd_rd_pass),
            .C (N12),
            .CLK (clk),
            .D (_N61967));
    // defparam cmd_rd_pass_vname.orig_name = cmd_rd_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:231

    GTP_LUT5M /* cmd_rd_pass_ce_mux */ #(
            .INIT(32'b10101010101010101101110111001101))
        cmd_rd_pass_ce_mux (
            .Z (_N61967),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N210 ),
            .I1 (cmd_rd_l),
            .I2 (N27),
            .I3 (cmd_rd_pass),
            .I4 (cmd_rd_m),
            .ID (cmd_wr));
	// LUT = (~ID&I3&~I4)|(~ID&~I2&~I4)|(I1&~I4)|(I0&I4) ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_rd_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N104));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:170

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_rd_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:170

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N110[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:218

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N110[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:218

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N110[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:218

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N110[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp:218


endmodule


module ipsxb_mcdq_tfaw_v1_2
(
    input [1:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt ,
    input N0,
    input _N58171,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output r_cnt_pass
);
    wire N12;
    wire N19;
    wire [4:0] N20;
    wire _N61939;
    wire [4:0] timing_cnt;

    GTP_LUT4 /* N12_mux4 */ #(
            .INIT(16'b1111111011101110))
        N12_mux4 (
            .Z (N12),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[1]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I1)|(I2&I3) ;

    GTP_LUT5 /* N19_5 */ #(
            .INIT(32'b11111111111011111111111111101110))
        N19_5 (
            .Z (N19),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (timing_cnt[4]),
            .I4 (_N58171));
	// LUT = (I0)|(I1)|(I3)|(~I2&I4) ;

    GTP_LUT4 /* \N20[0]  */ #(
            .INIT(16'b1111000111110000))
        \N20[0]  (
            .Z (N20[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I2 (timing_cnt[1]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I2)|(~I0&~I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT4 /* \N20[1]  */ #(
            .INIT(16'b0101011101010101))
        \N20[1]  (
            .Z (N20[2]),
            .I0 (timing_cnt[2]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0)|(~I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT5 /* \N20[2]  */ #(
            .INIT(32'b10100101101101111010010110100101))
        \N20[2]  (
            .Z (N20[3]),
            .I0 (timing_cnt[2]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (timing_cnt[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0&~I2)|(I0&I2)|(~I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT5 /* \N20[3]  */ #(
            .INIT(32'b11100000000100001110111000010001))
        \N20[3]  (
            .Z (N20[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (timing_cnt[4]),
            .I4 (_N58171));
	// LUT = (I0&I3&~I4)|(I1&I3&~I4)|(I0&I2&I3)|(I1&I2&I3)|(~I0&~I1&~I3&~I4)|(~I0&~I1&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass_vname (
            .Q (r_cnt_pass),
            .CLK (clk),
            .D (_N61939),
            .P (N0));
    // defparam r_cnt_pass_vname.orig_name = r_cnt_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:94

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b11111100010101001111111101010101))
        r_cnt_pass_ce_mux (
            .Z (_N61939),
            .I0 (N12),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (r_cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0&~I4)|(I3&~I4)|(~I0&I1)|(~I0&I2)|(I1&I3)|(I2&I3) ;

    GTP_DFF_CE /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85


endmodule


module ipsxb_mcdq_tfaw_v1_2_unq6
(
    input [1:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt ,
    input N0,
    input _N58171,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    output r_cnt_pass
);
    wire N12;
    wire N19;
    wire [4:0] N20;
    wire _N61940;
    wire [4:0] timing_cnt;

    GTP_LUT4 /* N12_mux4 */ #(
            .INIT(16'b1111111011111010))
        N12_mux4 (
            .Z (N12),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[4]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I2)|(I1&I3) ;

    GTP_LUT5 /* N19_5 */ #(
            .INIT(32'b11111111111111101111111111101110))
        N19_5 (
            .Z (N19),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (timing_cnt[4]),
            .I4 (_N58171));
	// LUT = (I0)|(I1)|(I3)|(I2&I4) ;

    GTP_LUT4 /* \N20[0]  */ #(
            .INIT(16'b1111010011110000))
        \N20[0]  (
            .Z (N20[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I2 (timing_cnt[1]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I2)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT4 /* \N20[1]  */ #(
            .INIT(16'b0111010101010101))
        \N20[1]  (
            .Z (N20[2]),
            .I0 (timing_cnt[2]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0)|(~I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT5 /* \N20[2]  */ #(
            .INIT(32'b10110111101001011010010110100101))
        \N20[2]  (
            .Z (N20[3]),
            .I0 (timing_cnt[2]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (timing_cnt[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0&~I2)|(I0&I2)|(~I1&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT5 /* \N20[3]  */ #(
            .INIT(32'b00001110000000011110111000010001))
        \N20[3]  (
            .Z (N20[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (timing_cnt[4]),
            .I4 (_N58171));
	// LUT = (I0&I3&~I4)|(I1&I3&~I4)|(I0&~I2&I3)|(I1&~I2&I3)|(~I0&~I1&~I3&~I4)|(~I0&~I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass_vname (
            .Q (r_cnt_pass),
            .CLK (clk),
            .D (_N61940),
            .P (N0));
    // defparam r_cnt_pass_vname.orig_name = r_cnt_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:94

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b11001111010001011111111101010101))
        r_cnt_pass_ce_mux (
            .Z (_N61940),
            .I0 (N12),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (r_cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0&~I4)|(I3&~I4)|(~I0&~I2)|(~I2&I3)|(~I0&I1)|(I1&I3) ;

    GTP_DFF_CE /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85


endmodule


module ipsxb_mcdq_tfaw_v1_2_unq8
(
    input [1:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt ,
    input N0,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ,
    input clk,
    input restart,
    output r_cnt_pass
);
    wire N12;
    wire N19;
    wire [4:0] N20;
    wire _N61941;
    wire [4:0] timing_cnt;

    GTP_LUT4 /* N12_mux4 */ #(
            .INIT(16'b1111111011111010))
        N12_mux4 (
            .Z (N12),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[4]),
            .I3 (timing_cnt[2]));
	// LUT = (I0)|(I2)|(I1&I3) ;

    GTP_LUT4 /* N19_5 */ #(
            .INIT(16'b1111111111111110))
        N19_5 (
            .Z (N19),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (restart));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* \N20[0]  */ #(
            .INIT(16'b1111001011110000))
        \N20[0]  (
            .Z (N20[1]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I2 (timing_cnt[1]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (I2)|(I0&~I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT4 /* \N20[1]  */ #(
            .INIT(16'b0101110101010101))
        \N20[1]  (
            .Z (N20[2]),
            .I0 (timing_cnt[2]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0)|(I1&~I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT5 /* \N20[2]  */ #(
            .INIT(32'b10100101111011011010010110100101))
        \N20[2]  (
            .Z (N20[3]),
            .I0 (timing_cnt[2]),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (timing_cnt[3]),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0&~I2)|(I0&I2)|(I1&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_LUT4 /* \N20[3]  */ #(
            .INIT(16'b0000000011100001))
        \N20[3]  (
            .Z (N20[4]),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (restart));
	// LUT = (I0&I2&~I3)|(I1&I2&~I3)|(~I0&~I1&~I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_P /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        r_cnt_pass_vname (
            .Q (r_cnt_pass),
            .CLK (clk),
            .D (_N61941),
            .P (N0));
    // defparam r_cnt_pass_vname.orig_name = r_cnt_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:94

    GTP_LUT5 /* r_cnt_pass_ce_mux */ #(
            .INIT(32'b11110011010100011111111101010101))
        r_cnt_pass_ce_mux (
            .Z (_N61941),
            .I0 (N12),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [1] ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt [0] ),
            .I3 (r_cnt_pass),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act ));
	// LUT = (~I0&~I4)|(I3&~I4)|(~I0&~I1)|(~I1&I3)|(~I0&I2)|(I2&I3) ;

    GTP_DFF_CE /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85

    GTP_DFF_CE /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N0),
            .CE (N19),
            .CLK (clk),
            .D (N20[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp:85


endmodule


module ipsxb_mcdq_tfaw_timing_v1_2
(
    input N0,
    input clk,
    input restart,
    output cnt_pass
);
    wire N40;
    wire \TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass ;
    wire \TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass ;
    wire \TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass ;
    wire _N34768;
    wire _N34792;
    wire _N58171;
    wire _N62592;
    wire [1:0] cnt;
    wire [2:0] start;

    GTP_LUT2 /* \N16[0]_1  */ #(
            .INIT(4'b0100))
        \N16[0]_1  (
            .Z (_N58171),
            .I0 (cnt[1]),
            .I1 (restart));
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* \N32[2]_3  */ #(
            .INIT(8'b00100000))
        \N32[2]_3  (
            .Z (start[2]),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (restart));
	// LUT = I0&~I1&I2 ;

    GTP_LUT5 /* N40_2 */ #(
            .INIT(32'b11111110110100001111111111110000))
        N40_2 (
            .Z (_N62592),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (\TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass ),
            .I3 (\TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass ),
            .I4 (restart));
	// LUT = (I2&~I4)|(I3&~I4)|(~I0&I2)|(I0&I3)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* N40_3 */ #(
            .INIT(32'b11111111111111111101111100000000))
        N40_3 (
            .Z (N40),
            .I0 (restart),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (\TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass ),
            .I4 (_N62592));
	// LUT = (I4)|(~I2&I3)|(~I0&I3)|(I1&I3) ;

    ipsxb_mcdq_tfaw_v1_2 \TFAW_LOOP[0].mcdq_tfaw  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt  (cnt),
            .r_cnt_pass (\TFAW_LOOP[0].mcdq_tfaw/r_cnt_pass ),
            .N0 (N0),
            ._N58171 (_N58171),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (restart),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp:168

    ipsxb_mcdq_tfaw_v1_2_unq6 \TFAW_LOOP[1].mcdq_tfaw  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt  (cnt),
            .r_cnt_pass (\TFAW_LOOP[1].mcdq_tfaw/r_cnt_pass ),
            .N0 (N0),
            ._N58171 (_N58171),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (restart),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp:168

    ipsxb_mcdq_tfaw_v1_2_unq8 \TFAW_LOOP[2].mcdq_tfaw  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/cnt  (cnt),
            .r_cnt_pass (\TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass ),
            .N0 (N0),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (restart),
            .clk (clk),
            .restart (start[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp:168

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (restart),
            .CLK (clk),
            .D (_N34768));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp:146

    GTP_LUT2 /* \cnt[1:0]_2241  */ #(
            .INIT(4'b0001))
        \cnt[1:0]_2241  (
            .Z (_N34768),
            .I0 (cnt[1]),
            .I1 (cnt[0]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* \cnt[1:0]_2249  */ #(
            .INIT(4'b0010))
        \cnt[1:0]_2249  (
            .Z (_N34792),
            .I0 (cnt[0]),
            .I1 (cnt[1]));
	// LUT = I0&~I1 ;

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (restart),
            .CLK (clk),
            .D (_N34792));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp:146

    GTP_DFF_C /* cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cnt_pass_vname (
            .Q (cnt_pass),
            .C (N0),
            .CLK (clk),
            .D (N40));
    // defparam cnt_pass_vname.orig_name = cnt_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp:178


endmodule


module ipsxb_mcdq_timing_act_pass_v1_2
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input N6,
    input _N58073,
    input _N58076,
    input _N62634,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_ref_pass ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ,
    input clk,
    input cmd_pre_l,
    input cmd_pre_m,
    input cmd_ref,
    output cmd_act_pass
);
    wire N31;
    wire [7:0] \N31.co ;
    wire N40;
    wire N45;
    wire N71;
    wire [6:0] N77;
    wire _N3;
    wire _N2326;
    wire _N5593;
    wire _N5597;
    wire _N6307;
    wire _N7303;
    wire _N7336;
    wire _N7346;
    wire _N58158;
    wire _N62821;
    wire [6:0] timing_cnt;
    wire [6:0] w_cnt_init0;

    GTP_LUT2 /* \N5[1]  */ #(
            .INIT(4'b0100))
        \N5[1]  (
            .Z (w_cnt_init0[3]),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l ),
            .I1 (cmd_pre_m));
	// LUT = ~I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:119

    GTP_LUT4 /* N8_mux3 */ #(
            .INIT(16'b1111111000000000))
        N8_mux3 (
            .Z (_N2326),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[1]),
            .I2 (timing_cnt[0]),
            .I3 (timing_cnt[3]));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT5CARRY /* \N31.lt_0  */ #(
            .INIT(32'b10001110100011100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N31.lt_0  (
            .COUT (\N31.co [0] ),
            .Z (),
            .CIN (),
            .I0 (timing_cnt[0]),
            .I1 (timing_cnt[1]),
            .I2 (cmd_pre_l),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I1&~I2)|(I0&~I2)|(I0&I1) ;
	// CARRY = (1'b0) ? CIN : ((I1&~I2)|(I0&~I2)|(I0&I1)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:142

    GTP_LUT5CARRY /* \N31.lt_1  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N31.lt_1  (
            .COUT (\N31.co [2] ),
            .Z (),
            .CIN (\N31.co [0] ),
            .I0 (timing_cnt[2]),
            .I1 (cmd_pre_l),
            .I2 (timing_cnt[3]),
            .I3 (w_cnt_init0[3]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2) ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : ((I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:142

    GTP_LUT5CARRY /* \N31.lt_2  */ #(
            .INIT(32'b11101110111011100001000100010001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N31.lt_2  (
            .COUT (\N31.co [4] ),
            .Z (),
            .CIN (\N31.co [2] ),
            .I0 (timing_cnt[4]),
            .I1 (timing_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I1)|(I0) ;
	// CARRY = (~I0&~I1) ? CIN : ((I1)|(I0)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:142

    GTP_LUT5CARRY /* \N31.lt_3  */ #(
            .INIT(32'b11101110111011100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N31.lt_3  (
            .COUT (),
            .Z (N31),
            .CIN (\N31.co [4] ),
            .I0 (),
            .I1 (timing_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I1)|(CIN) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:142

    GTP_LUT5 /* N40 */ #(
            .INIT(32'b01111111111111110000000000000000))
        N40_vname (
            .Z (N40),
            .I0 (_N2326),
            .I1 (timing_cnt[6]),
            .I2 (timing_cnt[5]),
            .I3 (timing_cnt[4]),
            .I4 (cmd_ref));
    // defparam N40_vname.orig_name = N40;
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:144

    GTP_LUT5 /* N45_mux6 */ #(
            .INIT(32'b11111110111011100000000000000000))
        N45_mux6 (
            .Z (N45),
            .I0 (timing_cnt[5]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (timing_cnt[6]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I3&I4) ;

    GTP_LUT5 /* N71 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N71_vname (
            .Z (N71),
            .I0 (_N2326),
            .I1 (timing_cnt[6]),
            .I2 (timing_cnt[5]),
            .I3 (timing_cnt[4]),
            .I4 (_N58158));
    // defparam N71_vname.orig_name = N71;
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5M /* N77_0_5 */ #(
            .INIT(32'b01111111111111110111111111111111))
        N77_0_5 (
            .Z (_N58158),
            .I0 (_N58076),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [4] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_ref_pass ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3] ),
            .ID (_N58073));
	// LUT = (~ID&~I4)|(~I0&I4)|(~I3)|(~I2)|(~I1) ;

    GTP_LUT5 /* N77_0_9 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N77_0_9 (
            .Z (_N62821),
            .I0 (timing_cnt[5]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (timing_cnt[6]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N77_0_11 */ #(
            .INIT(32'b11110000000000000001000000000000))
        N77_0_11 (
            .Z (_N3),
            .I0 (cmd_pre_l),
            .I1 (cmd_pre_m),
            .I2 (_N58158),
            .I3 (_N62821),
            .I4 (N31));
	// LUT = (I2&I3&I4)|(~I0&~I1&I2&I3) ;

    GTP_LUT4 /* \N77_2[0]_4  */ #(
            .INIT(16'b0000000001010100))
        \N77_2[0]_4  (
            .Z (N77[0]),
            .I0 (_N3),
            .I1 (_N7303),
            .I2 (timing_cnt[0]),
            .I3 (_N7336));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \N77_2[1]_1  */ #(
            .INIT(32'b00010000000100000101010101000100))
        \N77_2[1]_1  (
            .Z (N77[1]),
            .I0 (_N3),
            .I1 (_N7303),
            .I2 (cmd_pre_l),
            .I3 (timing_cnt[1]),
            .I4 (_N7336));
	// LUT = (~I0&I1&~I4)|(~I0&I3&~I4)|(~I0&~I1&I2&I4) ;

    GTP_LUT5 /* \N77_2[2]_1  */ #(
            .INIT(32'b01000101010001010100010001010101))
        \N77_2[2]_1  (
            .Z (N77[2]),
            .I0 (_N3),
            .I1 (_N7303),
            .I2 (cmd_pre_l),
            .I3 (timing_cnt[2]),
            .I4 (_N7336));
	// LUT = (~I0&I1)|(~I0&~I3&~I4)|(~I0&~I2&I4) ;

    GTP_LUT5M /* \N77_2[3]_1  */ #(
            .INIT(32'b00000000000010010000000000001001))
        \N77_2[3]_1  (
            .Z (N77[3]),
            .I0 (w_cnt_init0[3]),
            .I1 (_N7346),
            .I2 (_N3),
            .I3 (_N7303),
            .I4 (_N7336),
            .ID (timing_cnt[3]));
	// LUT = (~ID&~I1&~I2&~I3&~I4)|(ID&I1&~I2&~I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4) ;

    GTP_LUT5 /* \N77_2[4]_1  */ #(
            .INIT(32'b00100001001000000001001000010011))
        \N77_2[4]_1  (
            .Z (N77[4]),
            .I0 (_N7336),
            .I1 (_N3),
            .I2 (_N7303),
            .I3 (timing_cnt[4]),
            .I4 (_N5593));
	// LUT = (~I0&~I1&~I3&~I4)|(I0&~I1&~I2&~I4)|(~I0&~I1&I2&~I4)|(I0&~I1&I2&I4)|(~I0&~I1&~I2&I3&I4) ;

    GTP_LUT5 /* \N77_2[5]_1  */ #(
            .INIT(32'b00100001001000000001001000010011))
        \N77_2[5]_1  (
            .Z (N77[5]),
            .I0 (_N7336),
            .I1 (_N3),
            .I2 (_N7303),
            .I3 (timing_cnt[5]),
            .I4 (_N5597));
	// LUT = (~I0&~I1&~I3&~I4)|(I0&~I1&~I2&~I4)|(~I0&~I1&I2&~I4)|(I0&~I1&I2&I4)|(~I0&~I1&~I2&I3&I4) ;

    GTP_LUT2 /* \N77_2[6]_1  */ #(
            .INIT(4'b0001))
        \N77_2[6]_1  (
            .Z (N77[6]),
            .I0 (_N3),
            .I1 (_N6307));
	// LUT = ~I0&~I1 ;

    GTP_LUT5M /* N77_8_maj0 */ #(
            .INIT(32'b11111110111111101111111111101110))
        N77_8_maj0 (
            .Z (_N5593),
            .I0 (cmd_pre_l),
            .I1 (_N7303),
            .I2 (w_cnt_init0[3]),
            .I3 (timing_cnt[3]),
            .I4 (_N7336),
            .ID (timing_cnt[2]));
	// LUT = (I3&~I4)|(ID&~I4)|(I2&I4)|(I0&I4)|(I1) ;

    GTP_LUT5M /* N77_8_maj1_1 */ #(
            .INIT(32'b11111110111111101111111111111110))
        N77_8_maj1_1 (
            .Z (_N5597),
            .I0 (w_cnt_init0[3]),
            .I1 (_N7346),
            .I2 (_N7303),
            .I3 (timing_cnt[4]),
            .I4 (_N7336),
            .ID (timing_cnt[3]));
	// LUT = (I3&~I4)|(ID&~I4)|(I0&I4)|(I2)|(I1) ;

    GTP_LUT5 /* N77_8_sum3_6 */ #(
            .INIT(32'b00100011001000110100010101010100))
        N77_8_sum3_6 (
            .Z (_N6307),
            .I0 (_N7336),
            .I1 (_N7303),
            .I2 (timing_cnt[6]),
            .I3 (timing_cnt[5]),
            .I4 (_N5597));
	// LUT = (~I0&I1&~I4)|(~I1&~I2&I4)|(I0&~I1&I4)|(~I0&I2&~I3&~I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* N77_24_1 */ #(
            .INIT(32'b11111111111111110100000000000000))
        N77_24_1 (
            .Z (_N7303),
            .I0 (N45),
            .I1 (_N62634),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [4] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3] ),
            .I4 (N40));
	// LUT = (I4)|(~I0&I1&I2&I3) ;

    GTP_LUT3 /* \N77_59[2]  */ #(
            .INIT(8'b10101100))
        \N77_59[2]  (
            .Z (_N7346),
            .I0 (cmd_pre_l),
            .I1 (timing_cnt[2]),
            .I2 (_N7336));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT4 /* N77_64 */ #(
            .INIT(16'b1010101011111110))
        N77_64 (
            .Z (_N7336),
            .I0 (N40),
            .I1 (cmd_pre_l),
            .I2 (cmd_pre_m),
            .I3 (N31));
	// LUT = (I0)|(I1&~I3)|(I2&~I3) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_act_pass),
            .C (N6),
            .CLK (clk),
            .D (N71));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:122

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N6),
            .CLK (clk),
            .D (N77[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139

    GTP_DFF_C /* \timing_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[1]  (
            .Q (timing_cnt[1]),
            .C (N6),
            .CLK (clk),
            .D (N77[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N6),
            .CLK (clk),
            .D (N77[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N6),
            .CLK (clk),
            .D (N77[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N6),
            .CLK (clk),
            .D (N77[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139

    GTP_DFF_C /* \timing_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[5]  (
            .Q (timing_cnt[5]),
            .C (N6),
            .CLK (clk),
            .D (N77[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139

    GTP_DFF_C /* \timing_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[6]  (
            .Q (timing_cnt[6]),
            .C (N6),
            .CLK (clk),
            .D (N77[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp:139


endmodule


module ipsxb_mcdq_timing_pre_pass_v1_2_unq32
(
    input N12,
    input clk,
    input cmd_act,
    input cmd_rd,
    input cmd_rd_l,
    input cmd_rd_m,
    input cmd_wr_l,
    input cmd_wr_m,
    output [5:0] timing_cnt0,
    output cmd_pre_pass_l
);
    wire N50;
    wire N55;
    wire N59;
    wire [5:0] N88;
    wire [6:0] N91;
    wire [4:0] N94;
    wire N97;
    wire _N3_inv_1;
    wire [4:0] nb0;
    wire [6:0] timing_cnt1;
    wire [4:0] timing_cnt2;

    GTP_LUT5 /* N50 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N50_vname (
            .Z (N50),
            .I0 (cmd_rd_m),
            .I1 (cmd_act),
            .I2 (cmd_wr_l),
            .I3 (cmd_rd_l),
            .I4 (cmd_wr_m));
    // defparam N50_vname.orig_name = N50;
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N55_mux6 */ #(
            .INIT(32'b11111111111111101111111111110000))
        N55_mux6 (
            .Z (N55),
            .I0 (timing_cnt1[0]),
            .I1 (timing_cnt1[1]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (timing_cnt1[2]));
	// LUT = (I2)|(I3)|(I0&I4)|(I1&I4) ;

    GTP_LUT4 /* N59_mux4_1 */ #(
            .INIT(16'b1111111010101010))
        N59_mux4_1 (
            .Z (N59),
            .I0 (timing_cnt2[3]),
            .I1 (timing_cnt2[0]),
            .I2 (timing_cnt2[1]),
            .I3 (timing_cnt2[2]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N88_2[1]_3  */ #(
            .INIT(16'b0101010101000000))
        \N88_2[1]_3  (
            .Z (N88[1]),
            .I0 (cmd_rd_l),
            .I1 (timing_cnt0[2]),
            .I2 (timing_cnt0[1]),
            .I3 (cmd_rd_m));
	// LUT = (~I0&I3)|(~I0&I1&I2) ;

    GTP_LUT5 /* N91_0_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N91_0_2_3 (
            .Z (_N3_inv_1),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* \N91_2[0]_1  */ #(
            .INIT(16'b1111111000000000))
        \N91_2[0]_1  (
            .Z (N91[0]),
            .I0 (cmd_wr_m),
            .I1 (cmd_wr_l),
            .I2 (timing_cnt1[0]),
            .I3 (_N3_inv_1));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT4 /* \N91_2[1]_1  */ #(
            .INIT(16'b1101110000000000))
        \N91_2[1]_1  (
            .Z (N91[1]),
            .I0 (cmd_wr_m),
            .I1 (cmd_wr_l),
            .I2 (timing_cnt1[1]),
            .I3 (_N3_inv_1));
	// LUT = (I1&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N91_2[2]_1  */ #(
            .INIT(32'b10101010101010101011101110111010))
        \N91_2[2]_1  (
            .Z (N91[2]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I3&~I4) ;

    GTP_LUT5 /* \N91_2[3]_1  */ #(
            .INIT(32'b10101010101010101110101111101010))
        \N91_2[3]_1  (
            .Z (N91[3]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (I0)|(I1&I2&~I4)|(~I1&~I2&I3&~I4) ;

    GTP_LUT5 /* \N91_2[4]_1  */ #(
            .INIT(32'b01010101010101010101010000000000))
        \N91_2[4]_1  (
            .Z (N91[4]),
            .I0 (cmd_wr_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[3]),
            .I3 (timing_cnt1[4]),
            .I4 (cmd_wr_m));
	// LUT = (~I0&I4)|(~I0&I1&I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N94_2[0]  */ #(
            .INIT(16'b1111111111100000))
        \N94_2[0]  (
            .Z (N94[0]),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[0]),
            .I3 (cmd_act));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT4 /* \N94_2[1]  */ #(
            .INIT(16'b1111111111100000))
        \N94_2[1]  (
            .Z (N94[1]),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (timing_cnt2[1]),
            .I3 (cmd_act));
	// LUT = (I3)|(I0&I2)|(I1&I2) ;

    GTP_LUT3 /* \N94_2[3]  */ #(
            .INIT(8'b11111000))
        \N94_2[3]  (
            .Z (N94[3]),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (cmd_act));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT3 /* N94_4_inv */ #(
            .INIT(8'b00000100))
        N94_4_inv (
            .Z (nb0[2]),
            .I0 (timing_cnt2[2]),
            .I1 (timing_cnt2[3]),
            .I2 (cmd_act));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT5 /* N97_4 */ #(
            .INIT(32'b00000000000000000000000100010001))
        N97_4 (
            .Z (N97),
            .I0 (N55),
            .I1 (N59),
            .I2 (timing_cnt0[2]),
            .I3 (timing_cnt0[1]),
            .I4 (N50));
	// LUT = (~I0&~I1&~I3&~I4)|(~I0&~I1&~I2&~I4) ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_pre_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:222

    GTP_DFF_C /* \timing_cnt0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[1]  (
            .Q (timing_cnt0[1]),
            .C (N12),
            .CLK (clk),
            .D (N88[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt0[2]  (
            .Q (timing_cnt0[2]),
            .C (N12),
            .CLK (clk),
            .D (cmd_rd));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:192

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N91[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N91[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[2]  (
            .Q (timing_cnt1[2]),
            .C (N12),
            .CLK (clk),
            .D (N91[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[3]  (
            .Q (timing_cnt1[3]),
            .C (N12),
            .CLK (clk),
            .D (N91[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[4]  (
            .Q (timing_cnt1[4]),
            .C (N12),
            .CLK (clk),
            .D (N91[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:202

    GTP_DFF_C /* \timing_cnt2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[0]  (
            .Q (timing_cnt2[0]),
            .C (N12),
            .CLK (clk),
            .D (N94[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[1]  (
            .Q (timing_cnt2[1]),
            .C (N12),
            .CLK (clk),
            .D (N94[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[2]  (
            .Q (timing_cnt2[2]),
            .C (N12),
            .CLK (clk),
            .D (nb0[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212

    GTP_DFF_C /* \timing_cnt2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt2[3]  (
            .Q (timing_cnt2[3]),
            .C (N12),
            .CLK (clk),
            .D (N94[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:212


endmodule


module ipsxb_mcdq_timing_ref_pass_v1_2
(
    input N3,
    input clk,
    input cmd_prea,
    input cmd_rd,
    input cmd_rd_l,
    input cmd_rd_m,
    input cmd_ref,
    output cmd_ref_pass
);
    wire N7;
    wire N22;
    wire N27;
    wire [7:0] \N27.co ;
    wire N46;
    wire [6:0] N50;
    wire _N3;
    wire _N2960;
    wire _N5706;
    wire _N6316;
    wire _N6318;
    wire _N9337;
    wire _N9370;
    wire _N47660;
    wire _N58554;
    wire _N58716;
    wire [6:0] timing_cnt;

    GTP_LUT3 /* N7_mux6_5 */ #(
            .INIT(8'b11111110))
        N7_mux6_5 (
            .Z (_N58716),
            .I0 (timing_cnt[5]),
            .I1 (timing_cnt[4]),
            .I2 (timing_cnt[6]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N7_mux6_7 */ #(
            .INIT(16'b1111111111101010))
        N7_mux6_7 (
            .Z (N7),
            .I0 (timing_cnt[3]),
            .I1 (timing_cnt[2]),
            .I2 (timing_cnt[0]),
            .I3 (_N58716));
	// LUT = (I0)|(I3)|(I1&I2) ;

    GTP_LUT3 /* N13_mux3 */ #(
            .INIT(8'b11100000))
        N13_mux3 (
            .Z (_N2960),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[0]),
            .I2 (timing_cnt[3]));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_LUT5 /* N22 */ #(
            .INIT(32'b01111111111111110000000000000000))
        N22_vname (
            .Z (N22),
            .I0 (_N2960),
            .I1 (timing_cnt[6]),
            .I2 (timing_cnt[5]),
            .I3 (timing_cnt[4]),
            .I4 (cmd_ref));
    // defparam N22_vname.orig_name = N22;
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:138

    GTP_LUT5CARRY /* \N27.lt_1  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N27.lt_1  (
            .COUT (\N27.co [2] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:140

    GTP_LUT5CARRY /* \N27.lt_2  */ #(
            .INIT(32'b00000000000000001111111111100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N27.lt_2  (
            .COUT (\N27.co [4] ),
            .Z (),
            .CIN (\N27.co [2] ),
            .I0 (timing_cnt[2]),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[4]),
            .I3 (timing_cnt[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((I3)|(I1&I2)|(I0&I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:140

    GTP_LUT5CARRY /* \N27.lt_3  */ #(
            .INIT(32'b11101110111011100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N27.lt_3  (
            .COUT (),
            .Z (N27),
            .CIN (\N27.co [4] ),
            .I0 (),
            .I1 (timing_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I1)|(CIN) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:140

    GTP_LUT5 /* N46 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N46_vname (
            .Z (N46),
            .I0 (cmd_ref),
            .I1 (cmd_prea),
            .I2 (N7),
            .I3 (cmd_rd_l),
            .I4 (cmd_rd_m));
    // defparam N46_vname.orig_name = N46;
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:123

    GTP_LUT4 /* N50_0_4 */ #(
            .INIT(16'b1010000010100010))
        N50_0_4 (
            .Z (_N3),
            .I0 (_N58554),
            .I1 (cmd_rd_l),
            .I2 (N27),
            .I3 (cmd_rd_m));
	// LUT = (I0&I2)|(I0&~I1&~I3) ;

    GTP_LUT4 /* \N50_2[0]_4  */ #(
            .INIT(16'b0001000100010000))
        \N50_2[0]_4  (
            .Z (N50[0]),
            .I0 (_N3),
            .I1 (_N9370),
            .I2 (timing_cnt[0]),
            .I3 (_N9337));
	// LUT = (~I0&~I1&I2)|(~I0&~I1&I3) ;

    GTP_LUT4 /* \N50_2[2]_1  */ #(
            .INIT(16'b0101010101000101))
        \N50_2[2]_1  (
            .Z (N50[2]),
            .I0 (_N3),
            .I1 (_N9370),
            .I2 (timing_cnt[2]),
            .I3 (_N9337));
	// LUT = (~I0&~I2)|(~I0&I1)|(~I0&I3) ;

    GTP_LUT5 /* \N50_2[3]_1  */ #(
            .INIT(32'b00010001000100010001000000000001))
        \N50_2[3]_1  (
            .Z (N50[3]),
            .I0 (_N3),
            .I1 (_N9370),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (_N9337));
	// LUT = (~I0&~I1&I4)|(~I0&~I1&~I2&~I3)|(~I0&~I1&I2&I3) ;

    GTP_LUT2 /* \N50_2[4]_1  */ #(
            .INIT(4'b0001))
        \N50_2[4]_1  (
            .Z (N50[4]),
            .I0 (_N3),
            .I1 (_N6316));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* \N50_2[5]_1  */ #(
            .INIT(32'b00100001001000000001001000010011))
        \N50_2[5]_1  (
            .Z (N50[5]),
            .I0 (_N9337),
            .I1 (_N3),
            .I2 (_N9370),
            .I3 (timing_cnt[5]),
            .I4 (_N5706));
	// LUT = (~I0&~I1&~I3&~I4)|(I0&~I1&~I2&~I4)|(~I0&~I1&I2&~I4)|(I0&~I1&I2&I4)|(~I0&~I1&~I2&I3&I4) ;

    GTP_LUT2 /* \N50_2[6]_1  */ #(
            .INIT(4'b0001))
        \N50_2[6]_1  (
            .Z (N50[6]),
            .I0 (_N3),
            .I1 (_N6318));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N50_8_maj1_1 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N50_8_maj1_1 (
            .Z (_N5706),
            .I0 (_N9370),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[4]),
            .I4 (_N9337));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N50_8_sum1 */ #(
            .INIT(32'b01010101010101011010101111111110))
        N50_8_sum1 (
            .Z (_N6316),
            .I0 (_N9370),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[2]),
            .I3 (timing_cnt[4]),
            .I4 (_N9337));
	// LUT = (I0&~I4)|(~I0&I4)|(~I0&I1&~I3)|(~I0&I2&~I3)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* N50_8_sum3_6 */ #(
            .INIT(32'b01100111011001110000000100010000))
        N50_8_sum3_6 (
            .Z (_N6318),
            .I0 (_N9337),
            .I1 (_N9370),
            .I2 (timing_cnt[6]),
            .I3 (timing_cnt[5]),
            .I4 (_N5706));
	// LUT = (~I0&~I2&I4)|(I0&~I1&I4)|(~I0&I1&I4)|(~I0&~I1&~I2&I3)|(~I0&~I1&I2&~I3&~I4) ;

    GTP_LUT5 /* N50_66 */ #(
            .INIT(32'b11110000111110101111000011111000))
        N50_66 (
            .Z (_N9337),
            .I0 (cmd_rd),
            .I1 (_N58554),
            .I2 (N22),
            .I3 (N27),
            .I4 (_N47660));
	// LUT = (I2)|(I0&I1&~I3)|(I0&~I3&I4) ;

    GTP_LUT4 /* N50_69_1 */ #(
            .INIT(16'b0000000011111110))
        N50_69_1 (
            .Z (_N47660),
            .I0 (_N58716),
            .I1 (timing_cnt[3]),
            .I2 (timing_cnt[2]),
            .I3 (_N9370));
	// LUT = (I0&~I3)|(I1&~I3)|(I2&~I3) ;

    GTP_LUT4 /* N50_78 */ #(
            .INIT(16'b1111111100000010))
        N50_78 (
            .Z (_N9370),
            .I0 (cmd_prea),
            .I1 (_N58716),
            .I2 (_N2960),
            .I3 (N22));
	// LUT = (I3)|(I0&~I1&~I2) ;

    GTP_LUT5 /* N50_95 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N50_95 (
            .Z (_N58554),
            .I0 (cmd_prea),
            .I1 (_N58716),
            .I2 (timing_cnt[3]),
            .I3 (timing_cnt[2]),
            .I4 (cmd_ref));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_ref_pass),
            .C (N3),
            .CLK (clk),
            .D (N46));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:123

    GTP_DFF_C /* \timing_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[0]  (
            .Q (timing_cnt[0]),
            .C (N3),
            .CLK (clk),
            .D (N50[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:133

    GTP_DFF_C /* \timing_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[2]  (
            .Q (timing_cnt[2]),
            .C (N3),
            .CLK (clk),
            .D (N50[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:133

    GTP_DFF_C /* \timing_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[3]  (
            .Q (timing_cnt[3]),
            .C (N3),
            .CLK (clk),
            .D (N50[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:133

    GTP_DFF_C /* \timing_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[4]  (
            .Q (timing_cnt[4]),
            .C (N3),
            .CLK (clk),
            .D (N50[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:133

    GTP_DFF_C /* \timing_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[5]  (
            .Q (timing_cnt[5]),
            .C (N3),
            .CLK (clk),
            .D (N50[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:133

    GTP_DFF_C /* \timing_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt[6]  (
            .Q (timing_cnt[6]),
            .C (N3),
            .CLK (clk),
            .D (N50[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:133


endmodule


module ipsxb_mcdq_timing_wr_pass_v1_2
(
    input [42:0] \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata ,
    input [5:0] timing_cnt1,
    input N12,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ,
    input clk,
    input cmd_rd,
    input cmd_rd_l,
    input cmd_rd_m,
    input cmd_wr_l,
    input cmd_wr_m,
    output cmd_wr_pass,
    output cmd_wr_pass_l,
    output cmd_wr_pass_m
);
    wire N27;
    wire N97;
    wire N104;
    wire N106;
    wire [5:0] N110;
    wire _N61942;

    GTP_LUT3 /* N27_mux2 */ #(
            .INIT(8'b11100000))
        N27_mux2 (
            .Z (N27),
            .I0 (timing_cnt1[1]),
            .I1 (timing_cnt1[0]),
            .I2 (timing_cnt1[2]));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_LUT5M /* N97 */ #(
            .INIT(32'b10101010000000001100110111001101))
        N97_vname (
            .Z (N97),
            .I0 (cmd_wr_pass_l),
            .I1 (cmd_wr_l),
            .I2 (N27),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [38] ),
            .I4 (cmd_wr_m),
            .ID (cmd_rd));
    // defparam N97_vname.orig_name = N97;
	// LUT = (~ID&~I2&~I4)|(I1&~I4)|(I0&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:169

    GTP_LUT5 /* N104_2 */ #(
            .INIT(32'b00011111111111110000101010101010))
        N104_2 (
            .Z (N104),
            .I0 (cmd_wr_m),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid ),
            .I2 (cmd_wr_pass_l),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [38] ),
            .I4 (N106));
	// LUT = (I0&~I3)|(~I3&I4)|(I0&~I2)|(~I2&I4)|(~I0&~I1&I4) ;

    GTP_LUT5 /* N106 */ #(
            .INIT(32'b00000000000000000000010001000000))
        N106_vname (
            .Z (N106),
            .I0 (cmd_rd_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[1]),
            .I3 (timing_cnt1[0]),
            .I4 (cmd_rd_m));
    // defparam N106_vname.orig_name = N106;
	// LUT = (~I0&I1&I2&~I3&~I4)|(~I0&I1&~I2&I3&~I4) ;

    GTP_LUT4 /* \N110_2[0]_1  */ #(
            .INIT(16'b1111111111101010))
        \N110_2[0]_1  (
            .Z (N110[0]),
            .I0 (cmd_rd_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[0]),
            .I3 (cmd_rd_m));
	// LUT = (I0)|(I3)|(I1&I2) ;

    GTP_LUT4 /* \N110_2[1]_3  */ #(
            .INIT(16'b0101010101000000))
        \N110_2[1]_3  (
            .Z (N110[1]),
            .I0 (cmd_rd_l),
            .I1 (timing_cnt1[2]),
            .I2 (timing_cnt1[1]),
            .I3 (cmd_rd_m));
	// LUT = (~I0&I3)|(~I0&I1&I2) ;

    GTP_DFF_C /* cmd_wr_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_wr_pass_vname (
            .Q (cmd_wr_pass),
            .C (N12),
            .CLK (clk),
            .D (_N61942));
    // defparam cmd_wr_pass_vname.orig_name = cmd_wr_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:231

    GTP_LUT5M /* cmd_wr_pass_ce_mux */ #(
            .INIT(32'b10101010101010101101110111001101))
        cmd_wr_pass_ce_mux (
            .Z (_N61942),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214 ),
            .I1 (cmd_wr_l),
            .I2 (N27),
            .I3 (cmd_wr_pass),
            .I4 (cmd_wr_m),
            .ID (cmd_rd));
	// LUT = (~ID&I3&~I4)|(~ID&~I2&~I4)|(I1&~I4)|(I0&I4) ;

    GTP_DFF_C /* r_cnt_almost_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_almost_pass (
            .Q (cmd_wr_pass_m),
            .C (N12),
            .CLK (clk),
            .D (N104));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:169

    GTP_DFF_C /* r_cnt_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_cnt_pass (
            .Q (cmd_wr_pass_l),
            .C (N12),
            .CLK (clk),
            .D (N97));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:169

    GTP_DFF_C /* \timing_cnt1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[0]  (
            .Q (timing_cnt1[0]),
            .C (N12),
            .CLK (clk),
            .D (N110[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:217

    GTP_DFF_C /* \timing_cnt1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \timing_cnt1[1]  (
            .Q (timing_cnt1[1]),
            .C (N12),
            .CLK (clk),
            .D (N110[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:217


endmodule


module ipsxb_mcdq_dcp_back_ctrl_v1_2
(
    input [42:0] back_rdata,
    input \TWRA2ACT_LOOP[0].twra2act_timing/N5 ,
    input back_valid,
    input clk,
    output [27:0] pipe_req_addr,
    output [3:0] pipe_req_cmd,
    output ctrl_back_rdy,
    output pipe_cmd_accepted_l,
    output pipe_cmd_accepted_m,
    output pipe_cmd_act
);
    wire N98;
    wire [42:0] N101;
    wire N104;
    wire N136;
    wire N193;
    wire N194;
    wire N210;
    wire N214;
    wire N1119;
    wire N1120;
    wire N1121;
    wire N1122;
    wire N1123;
    wire N1124;
    wire N1125;
    wire N1126;
    wire N1252;
    wire _N7474;
    wire _N7481;
    wire _N7485;
    wire _N7491;
    wire _N10557;
    wire _N10558;
    wire _N10559;
    wire _N10572;
    wire _N10573;
    wire _N10574;
    wire _N45574;
    wire _N58071;
    wire _N58073;
    wire _N58076;
    wire _N61305_2;
    wire _N61797_2;
    wire _N61797_3;
    wire _N61797_4;
    wire _N61797_5;
    wire _N61797_6;
    wire _N61797_7;
    wire _N62634;
    wire _N62836;
    wire [42:0] back_rdata_d1;
    wire back_valid_d1;
    wire cmd_act_pass;
    wire cmd_act_timing_pass;
    wire [7:0] cmd_pre_almost_match;
    wire cmd_pre_pass_l;
    wire cmd_pre_pass_m;
    wire [7:0] cmd_pre_pass_match;
    wire cmd_prea_pass;
    wire cmd_rd_pass;
    wire cmd_rd_pass_l;
    wire cmd_rd_pass_m;
    wire cmd_ref_pass;
    wire cmd_wr_pass;
    wire cmd_wr_pass_l;
    wire cmd_wr_pass_m;
    wire \mcdq_timing_rd_pass/cmd_rd ;
    wire norm_cmd_l_act;
    wire norm_cmd_l_pre;
    wire norm_cmd_l_prea;
    wire norm_cmd_l_rd;
    wire norm_cmd_l_rda;
    wire norm_cmd_l_ref;
    wire norm_cmd_l_wr;
    wire norm_cmd_l_wra;
    wire norm_cmd_m_pre;
    wire norm_cmd_m_rd;
    wire norm_cmd_m_rda;
    wire norm_cmd_m_wr;
    wire norm_cmd_m_wra;
    wire [7:0] pre_cmd_wr_l;
    wire [7:0] pre_cmd_wr_m;
    wire [42:0] req_rdata;
    wire req_valid;
    wire tfaw_pass;
    wire [5:0] \timing_prea_pass/timing_cnt0 ;
    wire [7:0] trc_pass_match;
    wire [7:0] trda2act_match;
    wire [7:0] twra2act_match;
    wire \timing_prea_pass_timing_cnt0[0]_floating ;
    wire \timing_prea_pass_timing_cnt0[1]_floating ;
    wire \timing_prea_pass_timing_cnt0[3]_floating ;
    wire \timing_prea_pass_timing_cnt0[4]_floating ;
    wire \timing_prea_pass_timing_cnt0[5]_floating ;

    GTP_LUT3 /* N98 */ #(
            .INIT(8'b10101100))
        N98_vname (
            .Z (N98),
            .I0 (back_valid),
            .I1 (back_valid_d1),
            .I2 (ctrl_back_rdy));
    // defparam N98_vname.orig_name = N98;
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:866

    GTP_LUT3 /* \N101[1]  */ #(
            .INIT(8'b10101100))
        \N101[1]  (
            .Z (N101[1]),
            .I0 (back_rdata[1]),
            .I1 (back_rdata_d1[1]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[2]  */ #(
            .INIT(8'b10101100))
        \N101[2]  (
            .Z (N101[2]),
            .I0 (back_rdata[2]),
            .I1 (back_rdata_d1[2]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[3]  */ #(
            .INIT(8'b10101100))
        \N101[3]  (
            .Z (N101[3]),
            .I0 (back_rdata[3]),
            .I1 (back_rdata_d1[3]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[4]  */ #(
            .INIT(8'b10101100))
        \N101[4]  (
            .Z (N101[4]),
            .I0 (back_rdata[4]),
            .I1 (back_rdata_d1[4]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[5]  */ #(
            .INIT(8'b10101100))
        \N101[5]  (
            .Z (N101[8]),
            .I0 (back_rdata[8]),
            .I1 (back_rdata_d1[8]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[6]  */ #(
            .INIT(8'b10101100))
        \N101[6]  (
            .Z (N101[9]),
            .I0 (back_rdata[9]),
            .I1 (back_rdata_d1[9]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[7]  */ #(
            .INIT(8'b10101100))
        \N101[7]  (
            .Z (N101[10]),
            .I0 (back_rdata[10]),
            .I1 (back_rdata_d1[10]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[8]  */ #(
            .INIT(8'b10101100))
        \N101[8]  (
            .Z (N101[11]),
            .I0 (back_rdata[11]),
            .I1 (back_rdata_d1[11]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[9]  */ #(
            .INIT(8'b10101100))
        \N101[9]  (
            .Z (N101[12]),
            .I0 (back_rdata[12]),
            .I1 (back_rdata_d1[12]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[10]  */ #(
            .INIT(8'b10101100))
        \N101[10]  (
            .Z (N101[13]),
            .I0 (back_rdata[13]),
            .I1 (back_rdata_d1[13]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[11]  */ #(
            .INIT(8'b10101100))
        \N101[11]  (
            .Z (N101[14]),
            .I0 (back_rdata[14]),
            .I1 (back_rdata_d1[14]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[12]  */ #(
            .INIT(8'b10101100))
        \N101[12]  (
            .Z (N101[15]),
            .I0 (back_rdata[15]),
            .I1 (back_rdata_d1[15]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[13]  */ #(
            .INIT(8'b10101100))
        \N101[13]  (
            .Z (N101[16]),
            .I0 (back_rdata[16]),
            .I1 (back_rdata_d1[16]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[14]  */ #(
            .INIT(8'b10101100))
        \N101[14]  (
            .Z (N101[17]),
            .I0 (back_rdata[17]),
            .I1 (back_rdata_d1[17]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[15]  */ #(
            .INIT(8'b10101100))
        \N101[15]  (
            .Z (N101[18]),
            .I0 (back_rdata[18]),
            .I1 (back_rdata_d1[18]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[16]  */ #(
            .INIT(8'b10101100))
        \N101[16]  (
            .Z (N101[19]),
            .I0 (back_rdata[19]),
            .I1 (back_rdata_d1[19]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[17]  */ #(
            .INIT(8'b10101100))
        \N101[17]  (
            .Z (N101[20]),
            .I0 (back_rdata[20]),
            .I1 (back_rdata_d1[20]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[18]  */ #(
            .INIT(8'b10101100))
        \N101[18]  (
            .Z (N101[21]),
            .I0 (back_rdata[21]),
            .I1 (back_rdata_d1[21]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[19]  */ #(
            .INIT(8'b10101100))
        \N101[19]  (
            .Z (N101[22]),
            .I0 (back_rdata[22]),
            .I1 (back_rdata_d1[22]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[20]  */ #(
            .INIT(8'b10101100))
        \N101[20]  (
            .Z (N101[23]),
            .I0 (back_rdata[23]),
            .I1 (back_rdata_d1[23]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[21]  */ #(
            .INIT(8'b10101100))
        \N101[21]  (
            .Z (N101[24]),
            .I0 (back_rdata[24]),
            .I1 (back_rdata_d1[24]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[22]  */ #(
            .INIT(8'b10101100))
        \N101[22]  (
            .Z (N101[25]),
            .I0 (back_rdata[25]),
            .I1 (back_rdata_d1[25]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[23]  */ #(
            .INIT(8'b10101100))
        \N101[23]  (
            .Z (N101[26]),
            .I0 (back_rdata[26]),
            .I1 (back_rdata_d1[26]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[24]  */ #(
            .INIT(8'b10101100))
        \N101[24]  (
            .Z (N101[27]),
            .I0 (back_rdata[27]),
            .I1 (back_rdata_d1[27]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[25]  */ #(
            .INIT(8'b10101100))
        \N101[25]  (
            .Z (N101[28]),
            .I0 (back_rdata[28]),
            .I1 (back_rdata_d1[28]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[26]  */ #(
            .INIT(8'b10101100))
        \N101[26]  (
            .Z (N101[29]),
            .I0 (back_rdata[29]),
            .I1 (back_rdata_d1[29]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[27]  */ #(
            .INIT(8'b10101100))
        \N101[27]  (
            .Z (N101[30]),
            .I0 (back_rdata[30]),
            .I1 (back_rdata_d1[30]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[28]  */ #(
            .INIT(8'b10101100))
        \N101[28]  (
            .Z (N101[31]),
            .I0 (back_rdata[31]),
            .I1 (back_rdata_d1[31]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[29]  */ #(
            .INIT(8'b10101100))
        \N101[29]  (
            .Z (N101[32]),
            .I0 (back_rdata[32]),
            .I1 (back_rdata_d1[32]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[31]  */ #(
            .INIT(8'b10101100))
        \N101[31]  (
            .Z (N101[38]),
            .I0 (back_rdata[38]),
            .I1 (back_rdata_d1[38]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[32]  */ #(
            .INIT(8'b10101100))
        \N101[32]  (
            .Z (N101[39]),
            .I0 (back_rdata[39]),
            .I1 (back_rdata_d1[39]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[33]  */ #(
            .INIT(8'b10101100))
        \N101[33]  (
            .Z (N101[40]),
            .I0 (back_rdata[40]),
            .I1 (back_rdata_d1[40]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[34]  */ #(
            .INIT(8'b10101100))
        \N101[34]  (
            .Z (N101[41]),
            .I0 (back_rdata[41]),
            .I1 (back_rdata_d1[41]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT3 /* \N101[35]  */ #(
            .INIT(8'b10101100))
        \N101[35]  (
            .Z (N101[42]),
            .I0 (back_rdata[42]),
            .I1 (back_rdata_d1[42]),
            .I2 (ctrl_back_rdy));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:874

    GTP_LUT5M /* N104 */ #(
            .INIT(32'b11101110111110101110111011111010))
        N104_vname (
            .Z (N104),
            .I0 (_N7485),
            .I1 (_N7474),
            .I2 (_N7481),
            .I3 (req_rdata[1]),
            .I4 (req_rdata[3]),
            .ID (_N7491));
    // defparam N104_vname.orig_name = N104;
	// LUT = (ID&~I4)|(I0&I4)|(I2&~I3)|(I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:882

    GTP_LUT5M /* \N136_1_or[0]_1_4  */ #(
            .INIT(32'b00100000000000000010000000000000))
        \N136_1_or[0]_1_4  (
            .Z (_N62836),
            .I0 (_N61797_2),
            .I1 (cmd_act_pass),
            .I2 (tfaw_pass),
            .I3 (cmd_act_timing_pass),
            .I4 (req_rdata[15]),
            .ID (_N61797_3));
	// LUT = (ID&~I1&I2&I3&~I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* \N136_1_or[0]_1_6  */ #(
            .INIT(32'b10100000100010000000000000000000))
        \N136_1_or[0]_1_6  (
            .Z (N136),
            .I0 (_N45574),
            .I1 (_N10572),
            .I2 (_N10557),
            .I3 (req_rdata[15]),
            .I4 (_N62836));
	// LUT = (I0&I1&~I3&I4)|(I0&I2&I3&I4) ;

    GTP_MUX2LUT6 \N136_1_or[0]_1_8  (
            .Z (_N61797_2),
            .I0 (_N61797_5),
            .I1 (_N61797_4),
            .S (req_rdata[16]));

    GTP_MUX2LUT6 \N136_1_or[0]_1_9  (
            .Z (_N61797_3),
            .I0 (_N61797_7),
            .I1 (_N61797_6),
            .S (req_rdata[16]));

    GTP_LUT5 /* \N136_1_or[0]_1_10  */ #(
            .INIT(32'b10100000101000001100110000000000))
        \N136_1_or[0]_1_10  (
            .Z (_N61797_4),
            .I0 (trda2act_match[7]),
            .I1 (trda2act_match[3]),
            .I2 (trc_pass_match[7]),
            .I3 (trc_pass_match[3]),
            .I4 (req_rdata[17]));
	// LUT = (I1&I3&~I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N136_1_or[0]_1_11  */ #(
            .INIT(32'b10100000101000001100110000000000))
        \N136_1_or[0]_1_11  (
            .Z (_N61797_5),
            .I0 (trda2act_match[5]),
            .I1 (trda2act_match[1]),
            .I2 (trc_pass_match[5]),
            .I3 (trc_pass_match[1]),
            .I4 (req_rdata[17]));
	// LUT = (I1&I3&~I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N136_1_or[0]_1_12  */ #(
            .INIT(32'b10100000101000001100110000000000))
        \N136_1_or[0]_1_12  (
            .Z (_N61797_6),
            .I0 (trda2act_match[6]),
            .I1 (trda2act_match[2]),
            .I2 (trc_pass_match[6]),
            .I3 (trc_pass_match[2]),
            .I4 (req_rdata[17]));
	// LUT = (I1&I3&~I4)|(I0&I2&I4) ;

    GTP_LUT5 /* \N136_1_or[0]_1_13  */ #(
            .INIT(32'b10100000101000001100110000000000))
        \N136_1_or[0]_1_13  (
            .Z (_N61797_7),
            .I0 (trda2act_match[4]),
            .I1 (trda2act_match[0]),
            .I2 (trc_pass_match[4]),
            .I3 (trc_pass_match[0]),
            .I4 (req_rdata[17]));
	// LUT = (I1&I3&~I4)|(I0&I2&I4) ;

    GTP_LUT5M /* \N136_1_or[0]_7  */ #(
            .INIT(32'b00100000001000000010010000000000))
        \N136_1_or[0]_7  (
            .Z (_N45574),
            .I0 (cmd_rd_pass),
            .I1 (req_rdata[4]),
            .I2 (req_rdata[3]),
            .I3 (cmd_wr_pass),
            .I4 (req_rdata[1]),
            .ID (req_rdata[2]));
	// LUT = (~ID&I1&~I2&I3&~I4)|(ID&~I1&I2&I3&~I4)|(I0&~I1&I2&I4) ;

    GTP_LUT4 /* N193 */ #(
            .INIT(16'b1100100000001000))
        N193_vname (
            .Z (N193),
            .I0 (_N7481),
            .I1 (req_valid),
            .I2 (req_rdata[1]),
            .I3 (_N7474));
    // defparam N193_vname.orig_name = N193;
	// LUT = (I0&I1&~I2)|(I1&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:998

    GTP_LUT4 /* N194 */ #(
            .INIT(16'b1000110010000000))
        N194_vname (
            .Z (N194),
            .I0 (_N7485),
            .I1 (req_valid),
            .I2 (req_rdata[3]),
            .I3 (_N7491));
    // defparam N194_vname.orig_name = N194;
	// LUT = (I1&~I2&I3)|(I0&I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:999

    GTP_LUT3 /* N208 */ #(
            .INIT(8'b10000000))
        N208 (
            .Z (norm_cmd_l_act),
            .I0 (cmd_act_pass),
            .I1 (req_rdata[42]),
            .I2 (req_valid));
	// LUT = I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1017

    GTP_LUT2 /* N210 */ #(
            .INIT(4'b1000))
        N210_vname (
            .Z (N210),
            .I0 (req_rdata[39]),
            .I1 (cmd_rd_pass_l));
    // defparam N210_vname.orig_name = N210;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1018

    GTP_LUT3 /* N212 */ #(
            .INIT(8'b10000000))
        N212 (
            .Z (norm_cmd_l_rd),
            .I0 (cmd_rd_pass_l),
            .I1 (req_rdata[39]),
            .I2 (req_valid));
	// LUT = I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1018

    GTP_LUT2 /* N214 */ #(
            .INIT(4'b1000))
        N214_vname (
            .Z (N214),
            .I0 (req_rdata[38]),
            .I1 (cmd_wr_pass_l));
    // defparam N214_vname.orig_name = N214;
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1019

    GTP_LUT3 /* N216 */ #(
            .INIT(8'b10000000))
        N216 (
            .Z (norm_cmd_l_wr),
            .I0 (cmd_wr_pass_l),
            .I1 (req_rdata[38]),
            .I2 (req_valid));
	// LUT = I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1019

    GTP_LUT5 /* N220_4 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N220_4 (
            .Z (norm_cmd_l_prea),
            .I0 (req_valid),
            .I1 (req_rdata[2]),
            .I2 (req_rdata[1]),
            .I3 (cmd_prea_pass),
            .I4 (_N58071));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT5 /* N224_3 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N224_3 (
            .Z (norm_cmd_l_ref),
            .I0 (req_valid),
            .I1 (req_rdata[2]),
            .I2 (req_rdata[1]),
            .I3 (cmd_ref_pass),
            .I4 (_N58071));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N232_2 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N232_2 (
            .Z (norm_cmd_l_rda),
            .I0 (req_valid),
            .I1 (req_rdata[4]),
            .I2 (req_rdata[3]),
            .I3 (cmd_rd_pass_l),
            .I4 (_N58073));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N240_2 */ #(
            .INIT(32'b00100000000000000000000000000000))
        N240_2 (
            .Z (norm_cmd_l_wra),
            .I0 (req_valid),
            .I1 (req_rdata[4]),
            .I2 (req_rdata[3]),
            .I3 (cmd_wr_pass_l),
            .I4 (_N58076));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* N244 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N244 (
            .Z (norm_cmd_l_pre),
            .I0 (_N58071),
            .I1 (req_valid),
            .I2 (req_rdata[2]),
            .I3 (req_rdata[1]),
            .I4 (cmd_pre_pass_l));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT5 /* N248 */ #(
            .INIT(32'b10101010100000001000000010000000))
        N248 (
            .Z (norm_cmd_m_rd),
            .I0 (req_valid),
            .I1 (cmd_rd_pass_m),
            .I2 (req_rdata[39]),
            .I3 (req_rdata[41]),
            .I4 (norm_cmd_l_act));
	// LUT = (I0&I1&I2)|(I0&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1025

    GTP_LUT5 /* N252 */ #(
            .INIT(32'b10101010100000001000000010000000))
        N252 (
            .Z (norm_cmd_m_wr),
            .I0 (req_valid),
            .I1 (cmd_wr_pass_m),
            .I2 (req_rdata[38]),
            .I3 (req_rdata[40]),
            .I4 (norm_cmd_l_act));
	// LUT = (I0&I1&I2)|(I0&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1026

    GTP_LUT5M /* N260 */ #(
            .INIT(32'b00000000100000000000000010000000))
        N260 (
            .Z (norm_cmd_m_rda),
            .I0 (norm_cmd_l_act),
            .I1 (_N58073),
            .I2 (req_valid),
            .I3 (req_rdata[4]),
            .I4 (req_rdata[3]),
            .ID (cmd_rd_pass_m));
	// LUT = (ID&I1&I2&~I3&~I4)|(I0&I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1027

    GTP_LUT5M /* N268 */ #(
            .INIT(32'b00000000100000001000000000000000))
        N268 (
            .Z (norm_cmd_m_wra),
            .I0 (norm_cmd_l_act),
            .I1 (_N58076),
            .I2 (req_valid),
            .I3 (req_rdata[3]),
            .I4 (req_rdata[4]),
            .ID (cmd_wr_pass_m));
	// LUT = (ID&I1&I2&I3&~I4)|(I0&I1&I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1028

    GTP_LUT5 /* N272 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N272 (
            .Z (norm_cmd_m_pre),
            .I0 (_N58071),
            .I1 (req_valid),
            .I2 (req_rdata[2]),
            .I3 (req_rdata[1]),
            .I4 (cmd_pre_pass_m));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT4 /* N276_3 */ #(
            .INIT(16'b0001000000000000))
        N276_3 (
            .Z (_N62634),
            .I0 (req_rdata[2]),
            .I1 (req_rdata[1]),
            .I2 (cmd_ref_pass),
            .I3 (req_valid));
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT4 /* \N491[0]  */ #(
            .INIT(16'b0000000100000000))
        \N491[0]  (
            .Z (pre_cmd_wr_l[0]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = ~I0&~I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N499[1]  */ #(
            .INIT(16'b0001000000000000))
        \N499[1]  (
            .Z (pre_cmd_wr_l[1]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = ~I0&~I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N507[2]  */ #(
            .INIT(16'b0000010000000000))
        \N507[2]  (
            .Z (pre_cmd_wr_l[2]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = ~I0&I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N515[3]  */ #(
            .INIT(16'b0100000000000000))
        \N515[3]  (
            .Z (pre_cmd_wr_l[3]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = ~I0&I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N523[4]  */ #(
            .INIT(16'b0000001000000000))
        \N523[4]  (
            .Z (pre_cmd_wr_l[4]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = I0&~I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N531[5]  */ #(
            .INIT(16'b0010000000000000))
        \N531[5]  (
            .Z (pre_cmd_wr_l[5]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = I0&~I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N539[6]  */ #(
            .INIT(16'b0000100000000000))
        \N539[6]  (
            .Z (pre_cmd_wr_l[6]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = I0&I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N547[7]  */ #(
            .INIT(16'b1000000000000000))
        \N547[7]  (
            .Z (pre_cmd_wr_l[7]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_l_wr));
	// LUT = I0&I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1115

    GTP_LUT4 /* \N556[0]  */ #(
            .INIT(16'b0000000100000000))
        \N556[0]  (
            .Z (pre_cmd_wr_m[0]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = ~I0&~I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N564[1]  */ #(
            .INIT(16'b0001000000000000))
        \N564[1]  (
            .Z (pre_cmd_wr_m[1]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = ~I0&~I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N572[2]  */ #(
            .INIT(16'b0000010000000000))
        \N572[2]  (
            .Z (pre_cmd_wr_m[2]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = ~I0&I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N580[3]  */ #(
            .INIT(16'b0100000000000000))
        \N580[3]  (
            .Z (pre_cmd_wr_m[3]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = ~I0&I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N588[4]  */ #(
            .INIT(16'b0000001000000000))
        \N588[4]  (
            .Z (pre_cmd_wr_m[4]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = I0&~I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N596[5]  */ #(
            .INIT(16'b0010000000000000))
        \N596[5]  (
            .Z (pre_cmd_wr_m[5]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = I0&~I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N604[6]  */ #(
            .INIT(16'b0000100000000000))
        \N604[6]  (
            .Z (pre_cmd_wr_m[6]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = I0&I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT4 /* \N612[7]  */ #(
            .INIT(16'b1000000000000000))
        \N612[7]  (
            .Z (pre_cmd_wr_m[7]),
            .I0 (req_rdata[17]),
            .I1 (req_rdata[16]),
            .I2 (req_rdata[15]),
            .I3 (norm_cmd_m_wr));
	// LUT = I0&I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1123

    GTP_LUT5M /* \N1065_4[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N1065_4[1]  (
            .Z (_N10557),
            .I0 (twra2act_match[5]),
            .I1 (req_rdata[16]),
            .I2 (twra2act_match[7]),
            .I3 (twra2act_match[3]),
            .I4 (req_rdata[17]),
            .ID (twra2act_match[1]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N1065_4[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N1065_4[2]  (
            .Z (_N10558),
            .I0 (cmd_pre_pass_match[5]),
            .I1 (req_rdata[16]),
            .I2 (cmd_pre_pass_match[7]),
            .I3 (cmd_pre_pass_match[3]),
            .I4 (req_rdata[17]),
            .ID (cmd_pre_pass_match[1]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N1065_4[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N1065_4[3]  (
            .Z (_N10559),
            .I0 (cmd_pre_almost_match[5]),
            .I1 (req_rdata[16]),
            .I2 (cmd_pre_almost_match[7]),
            .I3 (cmd_pre_almost_match[3]),
            .I4 (req_rdata[17]),
            .ID (cmd_pre_almost_match[1]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N1065_7[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N1065_7[1]  (
            .Z (_N10572),
            .I0 (twra2act_match[4]),
            .I1 (req_rdata[16]),
            .I2 (twra2act_match[6]),
            .I3 (twra2act_match[2]),
            .I4 (req_rdata[17]),
            .ID (twra2act_match[0]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N1065_7[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N1065_7[2]  (
            .Z (_N10573),
            .I0 (cmd_pre_pass_match[4]),
            .I1 (req_rdata[16]),
            .I2 (cmd_pre_pass_match[6]),
            .I3 (cmd_pre_pass_match[2]),
            .I4 (req_rdata[17]),
            .ID (cmd_pre_pass_match[0]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N1065_7[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N1065_7[3]  (
            .Z (_N10574),
            .I0 (cmd_pre_almost_match[4]),
            .I1 (req_rdata[16]),
            .I2 (cmd_pre_almost_match[6]),
            .I3 (cmd_pre_almost_match[2]),
            .I4 (req_rdata[17]),
            .ID (cmd_pre_almost_match[0]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_MUX2LUT6 \N1065_8[2]  (
            .Z (cmd_pre_pass_l),
            .I0 (_N10573),
            .I1 (_N10558),
            .S (req_rdata[15]));

    GTP_MUX2LUT6 \N1065_8[3]  (
            .Z (cmd_pre_pass_m),
            .I0 (_N10574),
            .I1 (_N10559),
            .S (req_rdata[15]));

    GTP_LUT2 /* N1076_1 */ #(
            .INIT(4'b0100))
        N1076_1 (
            .Z (_N58071),
            .I0 (req_rdata[3]),
            .I1 (req_rdata[4]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* N1087_1 */ #(
            .INIT(4'b1000))
        N1087_1 (
            .Z (_N58073),
            .I0 (req_rdata[1]),
            .I1 (req_rdata[2]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N1087_4 */ #(
            .INIT(4'b0001))
        N1087_4 (
            .Z (_N58076),
            .I0 (req_rdata[1]),
            .I1 (req_rdata[2]));
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* N1119 */ #(
            .INIT(8'b00000001))
        N1119_vname (
            .Z (N1119),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1119_vname.orig_name = N1119;
	// LUT = ~I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1120 */ #(
            .INIT(8'b00000100))
        N1120_vname (
            .Z (N1120),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1120_vname.orig_name = N1120;
	// LUT = ~I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1121 */ #(
            .INIT(8'b00000010))
        N1121_vname (
            .Z (N1121),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1121_vname.orig_name = N1121;
	// LUT = I0&~I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1122 */ #(
            .INIT(8'b00001000))
        N1122_vname (
            .Z (N1122),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1122_vname.orig_name = N1122;
	// LUT = I0&I1&~I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1123 */ #(
            .INIT(8'b00010000))
        N1123_vname (
            .Z (N1123),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1123_vname.orig_name = N1123;
	// LUT = ~I0&~I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1124 */ #(
            .INIT(8'b01000000))
        N1124_vname (
            .Z (N1124),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1124_vname.orig_name = N1124;
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1125 */ #(
            .INIT(8'b00100000))
        N1125_vname (
            .Z (N1125),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1125_vname.orig_name = N1125;
	// LUT = I0&~I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1126 */ #(
            .INIT(8'b10000000))
        N1126_vname (
            .Z (N1126),
            .I0 (req_rdata[16]),
            .I1 (req_rdata[15]),
            .I2 (req_rdata[17]));
    // defparam N1126_vname.orig_name = N1126;
	// LUT = I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1088

    GTP_LUT3 /* N1252 */ #(
            .INIT(8'b01000000))
        N1252_vname (
            .Z (N1252),
            .I0 (pipe_cmd_act),
            .I1 (cmd_act_pass),
            .I2 (req_valid));
    // defparam N1252_vname.orig_name = N1252;
	// LUT = ~I0&I1&I2 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    ipsxb_mcdq_timing_pre_pass_v1_2 \PRE_PASS_LOOP[0].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[0]),
            .cmd_pre_pass_m (cmd_pre_almost_match[0]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119  (N1119),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[0]),
            .cmd_wr_m (pre_cmd_wr_m[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq18 \PRE_PASS_LOOP[1].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[1]),
            .cmd_pre_pass_m (cmd_pre_almost_match[1]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120  (N1120),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[1]),
            .cmd_wr_m (pre_cmd_wr_m[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq20 \PRE_PASS_LOOP[2].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[2]),
            .cmd_pre_pass_m (cmd_pre_almost_match[2]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121  (N1121),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[2]),
            .cmd_wr_m (pre_cmd_wr_m[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq22 \PRE_PASS_LOOP[3].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[3]),
            .cmd_pre_pass_m (cmd_pre_almost_match[3]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122  (N1122),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[3]),
            .cmd_wr_m (pre_cmd_wr_m[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq24 \PRE_PASS_LOOP[4].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[4]),
            .cmd_pre_pass_m (cmd_pre_almost_match[4]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123  (N1123),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[4]),
            .cmd_wr_m (pre_cmd_wr_m[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq26 \PRE_PASS_LOOP[5].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[5]),
            .cmd_pre_pass_m (cmd_pre_almost_match[5]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124  (N1124),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[5]),
            .cmd_wr_m (pre_cmd_wr_m[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq28 \PRE_PASS_LOOP[6].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[6]),
            .cmd_pre_pass_m (cmd_pre_almost_match[6]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125  (N1125),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[6]),
            .cmd_wr_m (pre_cmd_wr_m[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_timing_pre_pass_v1_2_unq30 \PRE_PASS_LOOP[7].timing_pre_pass  (
            .cmd_pre_pass_l (cmd_pre_pass_match[7]),
            .cmd_pre_pass_m (cmd_pre_almost_match[7]),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126  (N1126),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rd  (norm_cmd_l_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wr  (norm_cmd_l_wr),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rd  (norm_cmd_m_rd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wr  (norm_cmd_m_wr),
            .clk (clk),
            .cmd_wr_l (pre_cmd_wr_l[7]),
            .cmd_wr_m (pre_cmd_wr_m[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1133

    ipsxb_mcdq_trc_timing_v1_2 \TRC_LOOP[0].trc_timing  (
            .cnt_pass (trc_pass_match[0]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119  (N1119),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq16 \TRC_LOOP[1].trc_timing  (
            .cnt_pass (trc_pass_match[1]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120  (N1120),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq18 \TRC_LOOP[2].trc_timing  (
            .cnt_pass (trc_pass_match[2]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121  (N1121),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq20 \TRC_LOOP[3].trc_timing  (
            .cnt_pass (trc_pass_match[3]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122  (N1122),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq22 \TRC_LOOP[4].trc_timing  (
            .cnt_pass (trc_pass_match[4]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123  (N1123),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq24 \TRC_LOOP[5].trc_timing  (
            .cnt_pass (trc_pass_match[5]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124  (N1124),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq26 \TRC_LOOP[6].trc_timing  (
            .cnt_pass (trc_pass_match[6]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125  (N1125),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_trc_timing_v1_2_unq28 \TRC_LOOP[7].trc_timing  (
            .cnt_pass (trc_pass_match[7]),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126  (N1126),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_act  (norm_cmd_l_act),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1211

    ipsxb_mcdq_com_timing_v1_2_1 \TRDA2ACT_LOOP[0].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[0]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119  (N1119),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq16 \TRDA2ACT_LOOP[1].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[1]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120  (N1120),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq18 \TRDA2ACT_LOOP[2].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[2]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121  (N1121),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq20 \TRDA2ACT_LOOP[3].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[3]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122  (N1122),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq22 \TRDA2ACT_LOOP[4].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[4]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123  (N1123),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq24 \TRDA2ACT_LOOP[5].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[5]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124  (N1124),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq26 \TRDA2ACT_LOOP[6].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[6]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125  (N1125),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2_1_unq28 \TRDA2ACT_LOOP[7].trda2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (trda2act_match[7]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126  (N1126),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_rda  (norm_cmd_l_rda),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_rda  (norm_cmd_m_rda),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1313

    ipsxb_mcdq_com_timing_v1_2 \TWRA2ACT_LOOP[0].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[0]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1119  (N1119),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq16 \TWRA2ACT_LOOP[1].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[1]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1120  (N1120),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq18 \TWRA2ACT_LOOP[2].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[2]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1121  (N1121),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq20 \TWRA2ACT_LOOP[3].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[3]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1122  (N1122),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq22 \TWRA2ACT_LOOP[4].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[4]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1123  (N1123),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq24 \TWRA2ACT_LOOP[5].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[5]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1124  (N1124),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq26 \TWRA2ACT_LOOP[6].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[6]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1125  (N1125),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    ipsxb_mcdq_com_timing_v1_2_unq28 \TWRA2ACT_LOOP[7].twra2act_timing  (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[17], req_rdata[16], req_rdata[15], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cnt_pass (twra2act_match[7]),
            .N5 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1126  (N1126),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_wra  (norm_cmd_l_wra),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_wra  (norm_cmd_m_wra),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1278

    GTP_DFF_CE /* \back_rdata_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[1]  (
            .Q (back_rdata_d1[1]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[2]  (
            .Q (back_rdata_d1[2]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[3]  (
            .Q (back_rdata_d1[3]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[4]  (
            .Q (back_rdata_d1[4]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[8]  (
            .Q (back_rdata_d1[8]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[9]  (
            .Q (back_rdata_d1[9]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[10]  (
            .Q (back_rdata_d1[10]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[11]  (
            .Q (back_rdata_d1[11]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[12]  (
            .Q (back_rdata_d1[12]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[13]  (
            .Q (back_rdata_d1[13]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[14]  (
            .Q (back_rdata_d1[14]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[15]  (
            .Q (back_rdata_d1[15]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[16]  (
            .Q (back_rdata_d1[16]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[17]  (
            .Q (back_rdata_d1[17]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[18]  (
            .Q (back_rdata_d1[18]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[19]  (
            .Q (back_rdata_d1[19]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[20]  (
            .Q (back_rdata_d1[20]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[21]  (
            .Q (back_rdata_d1[21]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[22]  (
            .Q (back_rdata_d1[22]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[23]  (
            .Q (back_rdata_d1[23]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[24]  (
            .Q (back_rdata_d1[24]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[25]  (
            .Q (back_rdata_d1[25]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[26]  (
            .Q (back_rdata_d1[26]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[27]  (
            .Q (back_rdata_d1[27]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[28]  (
            .Q (back_rdata_d1[28]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[29]  (
            .Q (back_rdata_d1[29]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[30]  (
            .Q (back_rdata_d1[30]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[31]  (
            .Q (back_rdata_d1[31]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[32]  (
            .Q (back_rdata_d1[32]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[38]  (
            .Q (back_rdata_d1[38]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[38]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[39]  (
            .Q (back_rdata_d1[39]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[39]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[40]  (
            .Q (back_rdata_d1[40]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[41]  (
            .Q (back_rdata_d1[41]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[41]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* \back_rdata_d1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \back_rdata_d1[42]  (
            .Q (back_rdata_d1[42]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_rdata[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:870

    GTP_DFF_CE /* back_valid_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        back_valid_d1_vname (
            .Q (back_valid_d1),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (ctrl_back_rdy),
            .CLK (clk),
            .D (back_valid));
    // defparam back_valid_d1_vname.orig_name = back_valid_d1;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:862

    GTP_LUT5M /* cmd_accepted_l_4 */ #(
            .INIT(32'b11111110111100100000101000001010))
        cmd_accepted_l_4 (
            .Z (_N7474),
            .I0 (cmd_pre_pass_l),
            .I1 (req_rdata[2]),
            .I2 (req_rdata[3]),
            .I3 (cmd_ref_pass),
            .I4 (req_rdata[4]),
            .ID (cmd_rd_pass_l));
	// LUT = (ID&~I2&~I4)|(I1&I3&I4)|(I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* cmd_accepted_l_11 */ #(
            .INIT(32'b11001011110010001011001110000011))
        cmd_accepted_l_11 (
            .Z (_N7481),
            .I0 (cmd_prea_pass),
            .I1 (req_rdata[4]),
            .I2 (req_rdata[3]),
            .I3 (cmd_wr_pass_l),
            .I4 (req_rdata[2]),
            .ID (cmd_ref_pass));
	// LUT = (~I1&I3&~I4)|(~I1&~I2&~I4)|(I1&I2&I4)|(I0&I1&I4)|(~I1&~I2&I3)|(ID&I1&I2) ;

    GTP_LUT5 /* cmd_accepted_m_3 */ #(
            .INIT(32'b01010101010101000000000100000000))
        cmd_accepted_m_3 (
            .Z (_N7485),
            .I0 (req_rdata[4]),
            .I1 (req_rdata[2]),
            .I2 (req_rdata[1]),
            .I3 (cmd_wr_pass_m),
            .I4 (norm_cmd_l_act));
	// LUT = (~I0&I1&I4)|(~I0&I2&I4)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5M /* cmd_accepted_m_9 */ #(
            .INIT(32'b00100010001000101010110010100000))
        cmd_accepted_m_9 (
            .Z (_N7491),
            .I0 (_N61305_2),
            .I1 (req_rdata[2]),
            .I2 (req_rdata[1]),
            .I3 (cmd_wr_pass_m),
            .I4 (req_rdata[4]),
            .ID (cmd_rd_pass_m));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&~I4)|(I0&~I1&I4) ;

    GTP_LUT3 /* cmd_accepted_m_14 */ #(
            .INIT(8'b10111000))
        cmd_accepted_m_14 (
            .Z (_N61305_2),
            .I0 (cmd_pre_pass_m),
            .I1 (req_rdata[1]),
            .I2 (norm_cmd_l_act));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_DFF_C /* cmd_act_pass */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_act_pass_vname (
            .Q (cmd_act_pass),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (N136));
    // defparam cmd_act_pass_vname.orig_name = cmd_act_pass;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:902

    GTP_DFF_C /* ctrl_back_rdy */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ctrl_back_rdy_vname (
            .Q (ctrl_back_rdy),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (N104));
    // defparam ctrl_back_rdy_vname.orig_name = ctrl_back_rdy;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:978

    ipsxb_mcdq_timing_rd_pass_v1_2 mcdq_timing_rd_pass (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, req_rdata[39], req_rdata[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .cmd_rd (\mcdq_timing_rd_pass/cmd_rd ),
            .cmd_rd_pass (cmd_rd_pass),
            .cmd_rd_pass_l (cmd_rd_pass_l),
            .cmd_rd_pass_m (cmd_rd_pass_m),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N210  (N210),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_wr_pass_l  (cmd_wr_pass_l),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid  (req_valid),
            .clk (clk),
            .cmd_rd_l (norm_cmd_l_rd),
            .cmd_rd_m (norm_cmd_m_rd),
            .cmd_wr_l (norm_cmd_l_wr),
            .cmd_wr_m (norm_cmd_m_wr));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1052

    GTP_DFF_C /* pipe_cmd_accepted_l */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pipe_cmd_accepted_l_vname (
            .Q (pipe_cmd_accepted_l),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (N193));
    // defparam pipe_cmd_accepted_l_vname.orig_name = pipe_cmd_accepted_l;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* pipe_cmd_accepted_m */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pipe_cmd_accepted_m_vname (
            .Q (pipe_cmd_accepted_m),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (N194));
    // defparam pipe_cmd_accepted_m_vname.orig_name = pipe_cmd_accepted_m;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* pipe_cmd_act */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pipe_cmd_act_vname (
            .Q (pipe_cmd_act),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (N1252));
    // defparam pipe_cmd_act_vname.orig_name = pipe_cmd_act;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[3]  (
            .Q (pipe_req_addr[3]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[4]  (
            .Q (pipe_req_addr[4]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[5]  (
            .Q (pipe_req_addr[5]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[6]  (
            .Q (pipe_req_addr[6]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[7]  (
            .Q (pipe_req_addr[7]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[8]  (
            .Q (pipe_req_addr[8]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[9]  (
            .Q (pipe_req_addr[9]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[10]  (
            .Q (pipe_req_addr[10]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[11]  (
            .Q (pipe_req_addr[11]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[12]  (
            .Q (pipe_req_addr[12]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[13]  (
            .Q (pipe_req_addr[13]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[14]  (
            .Q (pipe_req_addr[14]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[15]  (
            .Q (pipe_req_addr[15]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[16]  (
            .Q (pipe_req_addr[16]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[17]  (
            .Q (pipe_req_addr[17]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[18]  (
            .Q (pipe_req_addr[18]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[19]  (
            .Q (pipe_req_addr[19]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[20]  (
            .Q (pipe_req_addr[20]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[21]  (
            .Q (pipe_req_addr[21]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[22]  (
            .Q (pipe_req_addr[22]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[23]  (
            .Q (pipe_req_addr[23]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[24]  (
            .Q (pipe_req_addr[24]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[25]  (
            .Q (pipe_req_addr[25]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[26]  (
            .Q (pipe_req_addr[26]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_addr[27]  (
            .Q (pipe_req_addr[27]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_cmd[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_cmd[0]  (
            .Q (pipe_req_cmd[0]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_cmd[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_cmd[1]  (
            .Q (pipe_req_cmd[1]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_cmd[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_cmd[2]  (
            .Q (pipe_req_cmd[2]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_C /* \pipe_req_cmd[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pipe_req_cmd[3]  (
            .Q (pipe_req_cmd[3]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CLK (clk),
            .D (req_rdata[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:987

    GTP_DFF_CE /* \req_rdata[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[1]  (
            .Q (req_rdata[1]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[2]  (
            .Q (req_rdata[2]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[3]  (
            .Q (req_rdata[3]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[4]  (
            .Q (req_rdata[4]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[8]  (
            .Q (req_rdata[8]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[9]  (
            .Q (req_rdata[9]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[10]  (
            .Q (req_rdata[10]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[11]  (
            .Q (req_rdata[11]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[12]  (
            .Q (req_rdata[12]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[13]  (
            .Q (req_rdata[13]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[14]  (
            .Q (req_rdata[14]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[15]  (
            .Q (req_rdata[15]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[16]  (
            .Q (req_rdata[16]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[17]  (
            .Q (req_rdata[17]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[18]  (
            .Q (req_rdata[18]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[19]  (
            .Q (req_rdata[19]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[20]  (
            .Q (req_rdata[20]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[21]  (
            .Q (req_rdata[21]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[22]  (
            .Q (req_rdata[22]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[23]  (
            .Q (req_rdata[23]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[24]  (
            .Q (req_rdata[24]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[25]  (
            .Q (req_rdata[25]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[26]  (
            .Q (req_rdata[26]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[27]  (
            .Q (req_rdata[27]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[28]  (
            .Q (req_rdata[28]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[29]  (
            .Q (req_rdata[29]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[30]  (
            .Q (req_rdata[30]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[31]  (
            .Q (req_rdata[31]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[32]  (
            .Q (req_rdata[32]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[38]  (
            .Q (req_rdata[38]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[38]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[39]  (
            .Q (req_rdata[39]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[39]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[40]  (
            .Q (req_rdata[40]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[41]  (
            .Q (req_rdata[41]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[41]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* \req_rdata[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[42]  (
            .Q (req_rdata[42]),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N101[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:878

    GTP_DFF_CE /* req_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        req_valid_vname (
            .Q (req_valid),
            .C (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .CE (N104),
            .CLK (clk),
            .D (N98));
    // defparam req_valid_vname.orig_name = req_valid;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:890

    ipsxb_mcdq_tfaw_timing_v1_2 tfaw_timing (
            .cnt_pass (tfaw_pass),
            .N0 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk),
            .restart (norm_cmd_l_act));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1245

    ipsxb_mcdq_timing_act_pass_v1_2 timing_act_pass (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, req_rdata[4], req_rdata[3], 1'bz, 1'bz, 1'bz}),
            .cmd_act_pass (cmd_act_timing_pass),
            .N6 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            ._N58073 (_N58073),
            ._N58076 (_N58076),
            ._N62634 (_N62634),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l  (cmd_pre_pass_l),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_ref_pass  (cmd_ref_pass),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid  (req_valid),
            .clk (clk),
            .cmd_pre_l (norm_cmd_l_pre),
            .cmd_pre_m (norm_cmd_m_pre),
            .cmd_ref (norm_cmd_l_ref));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1330

    ipsxb_mcdq_timing_pre_pass_v1_2_unq32 timing_prea_pass (
            .timing_cnt0 ({\timing_prea_pass_timing_cnt0[5]_floating , \timing_prea_pass_timing_cnt0[4]_floating , \timing_prea_pass_timing_cnt0[3]_floating , \timing_prea_pass/timing_cnt0 [2] , \timing_prea_pass_timing_cnt0[1]_floating , \timing_prea_pass_timing_cnt0[0]_floating }),
            .cmd_pre_pass_l (cmd_prea_pass),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk),
            .cmd_act (norm_cmd_l_act),
            .cmd_rd (\mcdq_timing_rd_pass/cmd_rd ),
            .cmd_rd_l (norm_cmd_l_rd),
            .cmd_rd_m (norm_cmd_m_rd),
            .cmd_wr_l (norm_cmd_l_wr),
            .cmd_wr_m (norm_cmd_m_wr));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1158

    ipsxb_mcdq_timing_ref_pass_v1_2 timing_ref_pass (
            .cmd_ref_pass (cmd_ref_pass),
            .N3 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk),
            .cmd_prea (norm_cmd_l_prea),
            .cmd_rd (\mcdq_timing_rd_pass/cmd_rd ),
            .cmd_rd_l (norm_cmd_l_rd),
            .cmd_rd_m (norm_cmd_m_rd),
            .cmd_ref (norm_cmd_l_ref));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1178

    ipsxb_mcdq_timing_wr_pass_v1_2 timing_wr_pass (
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata  ({1'bz, 1'bz, 1'bz, 1'bz, req_rdata[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .timing_cnt1 ({1'bz, 1'bz, 1'bz, \timing_prea_pass/timing_cnt0 [2] , 1'bz, 1'bz}),
            .cmd_wr_pass (cmd_wr_pass),
            .cmd_wr_pass_l (cmd_wr_pass_l),
            .cmd_wr_pass_m (cmd_wr_pass_m),
            .N12 (\TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N214  (N214),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_valid  (req_valid),
            .clk (clk),
            .cmd_rd (\mcdq_timing_rd_pass/cmd_rd ),
            .cmd_rd_l (norm_cmd_l_rd),
            .cmd_rd_m (norm_cmd_m_rd),
            .cmd_wr_l (norm_cmd_l_wr),
            .cmd_wr_m (norm_cmd_m_wr));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp:1071


endmodule


module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0_2
(
    input [3:0] rd_addr,
    input [3:0] wr_addr,
    input [42:0] wr_data,
    input rd_clk,
    input wr_en,
    output [42:0] rd_data
);

    GTP_RAM16X1DP /* mem_1 */ #(
            .INIT(16'b0000000000000000))
        mem_1 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[1]),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_2 */ #(
            .INIT(16'b0000000000000000))
        mem_2 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[2]),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_3 */ #(
            .INIT(16'b0000000000000000))
        mem_3 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[3]),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_4 */ #(
            .INIT(16'b0000000000000000))
        mem_4 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[4]),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_8 */ #(
            .INIT(16'b0000000000000000))
        mem_8 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[8]),
            .DI (wr_data[8]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_9 */ #(
            .INIT(16'b0000000000000000))
        mem_9 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[9]),
            .DI (wr_data[9]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_10 */ #(
            .INIT(16'b0000000000000000))
        mem_10 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[10]),
            .DI (wr_data[10]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_11 */ #(
            .INIT(16'b0000000000000000))
        mem_11 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[11]),
            .DI (wr_data[11]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_12 */ #(
            .INIT(16'b0000000000000000))
        mem_12 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[12]),
            .DI (wr_data[12]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_13 */ #(
            .INIT(16'b0000000000000000))
        mem_13 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[13]),
            .DI (wr_data[13]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_14 */ #(
            .INIT(16'b0000000000000000))
        mem_14 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[14]),
            .DI (wr_data[14]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_15 */ #(
            .INIT(16'b0000000000000000))
        mem_15 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[15]),
            .DI (wr_data[15]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_16 */ #(
            .INIT(16'b0000000000000000))
        mem_16 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[16]),
            .DI (wr_data[16]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_17 */ #(
            .INIT(16'b0000000000000000))
        mem_17 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[17]),
            .DI (wr_data[17]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_18 */ #(
            .INIT(16'b0000000000000000))
        mem_18 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[18]),
            .DI (wr_data[18]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_19 */ #(
            .INIT(16'b0000000000000000))
        mem_19 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[19]),
            .DI (wr_data[19]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_20 */ #(
            .INIT(16'b0000000000000000))
        mem_20 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[20]),
            .DI (wr_data[20]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_21 */ #(
            .INIT(16'b0000000000000000))
        mem_21 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[21]),
            .DI (wr_data[21]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_22 */ #(
            .INIT(16'b0000000000000000))
        mem_22 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[22]),
            .DI (wr_data[22]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_23 */ #(
            .INIT(16'b0000000000000000))
        mem_23 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[23]),
            .DI (wr_data[23]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_24 */ #(
            .INIT(16'b0000000000000000))
        mem_24 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[24]),
            .DI (wr_data[24]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_25 */ #(
            .INIT(16'b0000000000000000))
        mem_25 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[25]),
            .DI (wr_data[25]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_26 */ #(
            .INIT(16'b0000000000000000))
        mem_26 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[26]),
            .DI (wr_data[26]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_27 */ #(
            .INIT(16'b0000000000000000))
        mem_27 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[27]),
            .DI (wr_data[27]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_28 */ #(
            .INIT(16'b0000000000000000))
        mem_28 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[28]),
            .DI (wr_data[28]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_29 */ #(
            .INIT(16'b0000000000000000))
        mem_29 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[29]),
            .DI (wr_data[29]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_30 */ #(
            .INIT(16'b0000000000000000))
        mem_30 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[30]),
            .DI (wr_data[30]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_31 */ #(
            .INIT(16'b0000000000000000))
        mem_31 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[31]),
            .DI (wr_data[31]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_32 */ #(
            .INIT(16'b0000000000000000))
        mem_32 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[32]),
            .DI (wr_data[32]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_34 */ #(
            .INIT(16'b0000000000000000))
        mem_34 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[38]),
            .DI (wr_data[38]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_35 */ #(
            .INIT(16'b0000000000000000))
        mem_35 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[39]),
            .DI (wr_data[39]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_36 */ #(
            .INIT(16'b0000000000000000))
        mem_36 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[40]),
            .DI (wr_data[40]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_37 */ #(
            .INIT(16'b0000000000000000))
        mem_37 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[41]),
            .DI (wr_data[41]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_38 */ #(
            .INIT(16'b0000000000000000))
        mem_38 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[42]),
            .DI (wr_data[42]),
            .WCLK (rd_clk),
            .WE (wr_en));


endmodule


module ipsxb_distributed_fifo_ctr_v1_0_2
(
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ,
    input r_en,
    input rd_clk,
    input rrst,
    input w_en,
    output [3:0] rd_addr,
    output [3:0] wr_addr,
    output almost_full,
    output rempty,
    output wfull
);
    wire [4:0] N2;
    wire N7_1;
    wire [4:0] N9;
    wire N16;
    wire N17;
    wire N19;
    wire [5:0] \N19.co ;
    wire [31:0] N24;
    wire [6:0] \N24_1.co ;
    wire N26;
    wire [31:0] N30;
    wire [6:0] \N30.co ;
    wire N36;
    wire [5:0] \N36.co ;
    wire N76;
    wire _N5630;
    wire _N5631;
    wire _N5632;
    wire _N5633;
    wire _N5636;
    wire _N5637;
    wire _N5638;
    wire _N5639;
    wire [4:0] rgnext;
    wire [4:0] rwptr2_b;
    wire [4:0] wgnext;
    wire [4:0] wrptr2_b;

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (_N5630),
            .Z (N2[0]),
            .CIN (),
            .I0 (w_en),
            .I1 (wr_addr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_2 (
            .COUT (_N5631),
            .Z (N2[1]),
            .CIN (_N5630),
            .I0 (w_en),
            .I1 (wr_addr[0]),
            .I2 (wr_addr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_3 (
            .COUT (_N5632),
            .Z (N2[2]),
            .CIN (_N5631),
            .I0 (),
            .I1 (wr_addr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_4 (
            .COUT (_N5633),
            .Z (N2[3]),
            .CIN (_N5632),
            .I0 (),
            .I1 (rwptr2_b[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_5 (
            .COUT (),
            .Z (N2[4]),
            .CIN (_N5633),
            .I0 (),
            .I1 (rwptr2_b[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT3 /* \N3[0]  */ #(
            .INIT(8'b10111000))
        \N3[0]  (
            .Z (wgnext[0]),
            .I0 (wr_addr[0]),
            .I1 (wfull),
            .I2 (N2[0]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[1]  */ #(
            .INIT(8'b10111000))
        \N3[1]  (
            .Z (wgnext[1]),
            .I0 (wr_addr[1]),
            .I1 (wfull),
            .I2 (N2[1]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[2]  */ #(
            .INIT(8'b10111000))
        \N3[2]  (
            .Z (wgnext[2]),
            .I0 (wr_addr[2]),
            .I1 (wfull),
            .I2 (N2[2]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[3]  */ #(
            .INIT(8'b11011000))
        \N3[3]  (
            .Z (wgnext[3]),
            .I0 (wfull),
            .I1 (rwptr2_b[3]),
            .I2 (N2[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[4]  */ #(
            .INIT(8'b11011000))
        \N3[4]  (
            .Z (wgnext[4]),
            .I0 (wfull),
            .I1 (rwptr2_b[4]),
            .I2 (N2[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_INV N7_1_vname (
            .Z (N7_1),
            .I (rempty));
    // defparam N7_1_vname.orig_name = N7_1;

    GTP_LUT5CARRY /* N9_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_1 (
            .COUT (_N5636),
            .Z (N9[0]),
            .CIN (),
            .I0 (r_en),
            .I1 (rd_addr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_2 (
            .COUT (_N5637),
            .Z (N9[1]),
            .CIN (_N5636),
            .I0 (r_en),
            .I1 (rd_addr[0]),
            .I2 (rd_addr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_3 (
            .COUT (_N5638),
            .Z (N9[2]),
            .CIN (_N5637),
            .I0 (),
            .I1 (rd_addr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_4 (
            .COUT (_N5639),
            .Z (N9[3]),
            .CIN (_N5638),
            .I0 (),
            .I1 (wrptr2_b[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_5 (
            .COUT (),
            .Z (N9[4]),
            .CIN (_N5639),
            .I0 (),
            .I1 (wrptr2_b[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT3 /* \N10[0]  */ #(
            .INIT(8'b10111000))
        \N10[0]  (
            .Z (rgnext[0]),
            .I0 (rd_addr[0]),
            .I1 (rempty),
            .I2 (N9[0]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[1]  */ #(
            .INIT(8'b10111000))
        \N10[1]  (
            .Z (rgnext[1]),
            .I0 (rd_addr[1]),
            .I1 (rempty),
            .I2 (N9[1]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[2]  */ #(
            .INIT(8'b10111000))
        \N10[2]  (
            .Z (rgnext[2]),
            .I0 (rd_addr[2]),
            .I1 (rempty),
            .I2 (N9[2]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[3]  */ #(
            .INIT(8'b11011000))
        \N10[3]  (
            .Z (rgnext[3]),
            .I0 (rempty),
            .I1 (wrptr2_b[3]),
            .I2 (N9[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[4]  */ #(
            .INIT(8'b11011000))
        \N10[4]  (
            .Z (rgnext[4]),
            .I0 (rempty),
            .I1 (wrptr2_b[4]),
            .I2 (N9[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT5 /* N17 */ #(
            .INIT(32'b01010110101001100000000000000000))
        N17_vname (
            .Z (N17),
            .I0 (wgnext[4]),
            .I1 (N9[4]),
            .I2 (rempty),
            .I3 (wrptr2_b[4]),
            .I4 (N16));
    // defparam N17_vname.orig_name = N17;
	// LUT = (I0&I2&~I3&I4)|(I0&~I1&~I2&I4)|(~I0&I1&~I2&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:290

    GTP_LUT5CARRY /* \N19.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N19.lt_0  (
            .COUT (\N19.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rgnext[0]),
            .I1 (wgnext[0]),
            .I2 (rgnext[1]),
            .I3 (wgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2) ;
	// CARRY = (1'b0) ? CIN : ((I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:298

    GTP_LUT5CARRY /* \N19.lt_1  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N19.lt_1  (
            .COUT (\N19.co [2] ),
            .Z (),
            .CIN (\N19.co [0] ),
            .I0 (rgnext[2]),
            .I1 (wgnext[2]),
            .I2 (rgnext[3]),
            .I3 (wgnext[3]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2) ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : ((I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:298

    GTP_LUT5CARRY /* \N19.lt_2  */ #(
            .INIT(32'b10100000111110100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N19.lt_2  (
            .COUT (),
            .Z (N19),
            .CIN (\N19.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (rgnext[4]),
            .I3 (wgnext[4]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(CIN&~I3)|(CIN&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:298

    GTP_LUT5CARRY /* \N24_1.fsub_1  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_1  (
            .COUT (\N24_1.co [1] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_2  */ #(
            .INIT(32'b00000000000000001101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_2  (
            .COUT (\N24_1.co [2] ),
            .Z (),
            .CIN (\N24_1.co [1] ),
            .I0 (rgnext[0]),
            .I1 (wgnext[0]),
            .I2 (rgnext[1]),
            .I3 (wgnext[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I2&I3)|(I1&I3)|(~I0&I3)|(I1&~I2)|(~I0&~I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_3  (
            .COUT (\N24_1.co [3] ),
            .Z (N24[2]),
            .CIN (\N24_1.co [2] ),
            .I0 (),
            .I1 (rgnext[2]),
            .I2 (wgnext[2]),
            .I3 (),
            .I4 (wgnext[2]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_4  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_4  (
            .COUT (\N24_1.co [4] ),
            .Z (N24[3]),
            .CIN (\N24_1.co [3] ),
            .I0 (),
            .I1 (rgnext[3]),
            .I2 (wgnext[3]),
            .I3 (),
            .I4 (wgnext[3]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_5  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_5  (
            .COUT (\N24_1.co [5] ),
            .Z (N24[4]),
            .CIN (\N24_1.co [4] ),
            .I0 (),
            .I1 (rgnext[4]),
            .I2 (wgnext[4]),
            .I3 (),
            .I4 (wgnext[4]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_6  */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_6  (
            .COUT (),
            .Z (N24[5]),
            .CIN (\N24_1.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT4 /* N26_mux3_3 */ #(
            .INIT(16'b0000000000010101))
        N26_mux3_3 (
            .Z (N26),
            .I0 (N24[4]),
            .I1 (N24[3]),
            .I2 (N24[2]),
            .I3 (N24[5]));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5CARRY /* \N30.fsub_1  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_1  (
            .COUT (\N30.co [1] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_2  */ #(
            .INIT(32'b00000000000000001101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_2  (
            .COUT (\N30.co [2] ),
            .Z (),
            .CIN (\N30.co [1] ),
            .I0 (rgnext[0]),
            .I1 (wgnext[0]),
            .I2 (rgnext[1]),
            .I3 (wgnext[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I2&I3)|(I1&I3)|(~I0&I3)|(I1&~I2)|(~I0&~I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_3  (
            .COUT (\N30.co [3] ),
            .Z (N30[2]),
            .CIN (\N30.co [2] ),
            .I0 (),
            .I1 (rgnext[2]),
            .I2 (wgnext[2]),
            .I3 (),
            .I4 (wgnext[2]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_4  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_4  (
            .COUT (\N30.co [4] ),
            .Z (N30[3]),
            .CIN (\N30.co [3] ),
            .I0 (),
            .I1 (rgnext[3]),
            .I2 (wgnext[3]),
            .I3 (),
            .I4 (wgnext[3]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_5  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_5  (
            .COUT (\N30.co [5] ),
            .Z (N30[4]),
            .CIN (\N30.co [4] ),
            .I0 (),
            .I1 (rgnext[4]),
            .I2 (wgnext[4]),
            .I3 (),
            .I4 (wgnext[4]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_6  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_6  (
            .COUT (),
            .Z (N30[5]),
            .CIN (\N30.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = ~CIN ;
	// CARRY = (1'b1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N36.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_0  (
            .COUT (\N36.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wgnext[0]),
            .I1 (rgnext[0]),
            .I2 (wgnext[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5CARRY /* \N36.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_1  (
            .COUT (N16),
            .Z (),
            .CIN (\N36.co [0] ),
            .I0 (wgnext[2]),
            .I1 (rgnext[2]),
            .I2 (wgnext[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5CARRY /* \N36.eq_2  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_2  (
            .COUT (),
            .Z (N36),
            .CIN (N16),
            .I0 (),
            .I1 (),
            .I2 (wgnext[4]),
            .I3 (rgnext[4]),
            .I4 (),
            .ID ());
	// LUT = (CIN&~I2&~I3)|(CIN&I2&I3) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5M /* N76_0 */ #(
            .INIT(32'b01010101010101011111111011111100))
        N76_0 (
            .Z (N76),
            .I0 (N26),
            .I1 (N30[5]),
            .I2 (N30[4]),
            .I3 (N30[2]),
            .I4 (N19),
            .ID (N30[3]));
	// LUT = (ID&I3&~I4)|(I2&~I4)|(I1&~I4)|(~I0&I4) ;

    GTP_DFF_C /* \SYN_CTRL.raddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.raddr_msb  (
            .Q (rd_addr[3]),
            .C (rrst),
            .CLK (rd_clk),
            .D (rgnext[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[0]  (
            .Q (rd_addr[0]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[1]  (
            .Q (rd_addr[1]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[2]  (
            .Q (rd_addr[2]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[3]  (
            .Q (wrptr2_b[3]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[4]  (
            .Q (wrptr2_b[4]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_C /* \SYN_CTRL.syn_almost_full  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.syn_almost_full  (
            .Q (almost_full),
            .C (rrst),
            .CLK (rd_clk),
            .D (N76));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:294

    GTP_DFF_P /* \SYN_CTRL.syn_rempty  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \SYN_CTRL.syn_rempty  (
            .Q (rempty),
            .CLK (rd_clk),
            .D (N36),
            .P (rrst));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:304

    GTP_DFF_C /* \SYN_CTRL.syn_wfull  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.syn_wfull  (
            .Q (wfull),
            .C (rrst),
            .CLK (rd_clk),
            .D (N17));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:285

    GTP_DFF_C /* \SYN_CTRL.waddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.waddr_msb  (
            .Q (wr_addr[3]),
            .C (rrst),
            .CLK (rd_clk),
            .D (wgnext[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[0]  (
            .Q (wr_addr[0]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[1]  (
            .Q (wr_addr[1]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[2]  (
            .Q (wr_addr[2]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[3]  (
            .Q (rwptr2_b[3]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[4]  (
            .Q (rwptr2_b[4]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226


endmodule


module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0_2
(
    input [42:0] wr_data,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ,
    input rd_clk,
    input rd_en,
    input rd_rst,
    input wr_en,
    output [42:0] rd_data,
    output almost_full,
    output empty
);
    wire N0_1;
    wire full;
    wire [3:0] rd_addr;
    wire [3:0] wr_addr;
    wire wr_en_real;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[0]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[5]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[6]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[7]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[33]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[34]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[35]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[36]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[37]_floating ;

    GTP_INV N0_1_vname (
            .Z (N0_1),
            .I (full));
    // defparam N0_1_vname.orig_name = N0_1;

    GTP_LUT4 /* N1 */ #(
            .INIT(16'b0000000010001100))
        N1 (
            .Z (wr_en_real),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ),
            .I3 (full));
	// LUT = (I1&~I2&~I3)|(I0&I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:55

(* PAP_RAM_STYLE="select_ram" *)    ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0_2 ipsxb_distributed_sdpram_distributed_fifo_v1_0 (
            .rd_data ({rd_data[42], rd_data[41], rd_data[40], rd_data[39], rd_data[38], \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[37]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[36]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[35]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[34]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[33]_floating , rd_data[32], rd_data[31], rd_data[30], rd_data[29], rd_data[28], rd_data[27], rd_data[26], rd_data[25], rd_data[24], rd_data[23], rd_data[22], rd_data[21], rd_data[20], rd_data[19], rd_data[18], rd_data[17], rd_data[16], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8], \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[7]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[6]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[5]_floating , rd_data[4], rd_data[3], rd_data[2], rd_data[1], \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[0]_floating }),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data ({wr_data[42], wr_data[41], wr_data[40], wr_data[39], wr_data[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[32], wr_data[31], wr_data[30], wr_data[29], wr_data[28], wr_data[27], wr_data[26], wr_data[25], wr_data[24], wr_data[23], wr_data[22], wr_data[21], wr_data[20], wr_data[19], wr_data[18], wr_data[17], wr_data[16], wr_data[15], wr_data[14], wr_data[13], wr_data[12], wr_data[11], wr_data[10], wr_data[9], wr_data[8], 1'bz, 1'bz, 1'bz, wr_data[4], wr_data[3], wr_data[2], wr_data[1], 1'bz}),
            .rd_clk (rd_clk),
            .wr_en (wr_en_real));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:64

    ipsxb_distributed_fifo_ctr_v1_0_2 u_ipsxb_distributed_fifo_ctr (
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .almost_full (almost_full),
            .rempty (empty),
            .wfull (full),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1  (N0_1),
            .r_en (rd_en),
            .rd_clk (rd_clk),
            .rrst (rd_rst),
            .w_en (wr_en));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:84


endmodule


module ipsxb_distributed_fifo_v1_0_2
(
    input [42:0] wr_data,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ,
    input rd_clk,
    input rd_en,
    input rd_rst,
    input wr_en,
    output [42:0] rd_data,
    output almost_full,
    output empty
);
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[0]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[5]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[6]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[7]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[33]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[34]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[35]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[36]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[37]_floating ;

    ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0_2 u_ipsxb_distributed_fifo_distributed_fifo_v1_0 (
            .rd_data ({rd_data[42], rd_data[41], rd_data[40], rd_data[39], rd_data[38], \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[37]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[36]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[35]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[34]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[33]_floating , rd_data[32], rd_data[31], rd_data[30], rd_data[29], rd_data[28], rd_data[27], rd_data[26], rd_data[25], rd_data[24], rd_data[23], rd_data[22], rd_data[21], rd_data[20], rd_data[19], rd_data[18], rd_data[17], rd_data[16], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8], \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[7]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[6]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[5]_floating , rd_data[4], rd_data[3], rd_data[2], rd_data[1], \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[0]_floating }),
            .wr_data ({wr_data[42], wr_data[41], wr_data[40], wr_data[39], wr_data[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[32], wr_data[31], wr_data[30], wr_data[29], wr_data[28], wr_data[27], wr_data[26], wr_data[25], wr_data[24], wr_data[23], wr_data[22], wr_data[21], wr_data[20], wr_data[19], wr_data[18], wr_data[17], wr_data[16], wr_data[15], wr_data[14], wr_data[13], wr_data[12], wr_data[11], wr_data[10], wr_data[9], wr_data[8], 1'bz, 1'bz, 1'bz, wr_data[4], wr_data[3], wr_data[2], wr_data[1], 1'bz}),
            .almost_full (almost_full),
            .empty (empty),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ),
            .rd_clk (rd_clk),
            .rd_en (rd_en),
            .rd_rst (rd_rst),
            .wr_en (wr_en));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v:82


endmodule


module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0_2_unq4
(
    input [3:0] rd_addr,
    input [3:0] wr_addr,
    input [42:0] wr_data,
    input rd_clk,
    input wr_en,
    output [42:0] rd_data
);

    GTP_RAM16X1DP /* mem_1 */ #(
            .INIT(16'b0000000000000000))
        mem_1 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[1]),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_2 */ #(
            .INIT(16'b0000000000000000))
        mem_2 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[2]),
            .DI (wr_data[2]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_3 */ #(
            .INIT(16'b0000000000000000))
        mem_3 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[3]),
            .DI (wr_data[3]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_4 */ #(
            .INIT(16'b0000000000000000))
        mem_4 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[4]),
            .DI (wr_data[4]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_8 */ #(
            .INIT(16'b0000000000000000))
        mem_8 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[8]),
            .DI (wr_data[8]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_9 */ #(
            .INIT(16'b0000000000000000))
        mem_9 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[9]),
            .DI (wr_data[9]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_10 */ #(
            .INIT(16'b0000000000000000))
        mem_10 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[10]),
            .DI (wr_data[10]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_11 */ #(
            .INIT(16'b0000000000000000))
        mem_11 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[11]),
            .DI (wr_data[11]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_12 */ #(
            .INIT(16'b0000000000000000))
        mem_12 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[12]),
            .DI (wr_data[12]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_13 */ #(
            .INIT(16'b0000000000000000))
        mem_13 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[13]),
            .DI (wr_data[13]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_14 */ #(
            .INIT(16'b0000000000000000))
        mem_14 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[14]),
            .DI (wr_data[14]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_15 */ #(
            .INIT(16'b0000000000000000))
        mem_15 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[15]),
            .DI (wr_data[15]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_16 */ #(
            .INIT(16'b0000000000000000))
        mem_16 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[16]),
            .DI (wr_data[16]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_17 */ #(
            .INIT(16'b0000000000000000))
        mem_17 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[17]),
            .DI (wr_data[17]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_18 */ #(
            .INIT(16'b0000000000000000))
        mem_18 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[18]),
            .DI (wr_data[18]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_19 */ #(
            .INIT(16'b0000000000000000))
        mem_19 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[19]),
            .DI (wr_data[19]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_20 */ #(
            .INIT(16'b0000000000000000))
        mem_20 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[20]),
            .DI (wr_data[20]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_21 */ #(
            .INIT(16'b0000000000000000))
        mem_21 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[21]),
            .DI (wr_data[21]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_22 */ #(
            .INIT(16'b0000000000000000))
        mem_22 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[22]),
            .DI (wr_data[22]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_23 */ #(
            .INIT(16'b0000000000000000))
        mem_23 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[23]),
            .DI (wr_data[23]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_24 */ #(
            .INIT(16'b0000000000000000))
        mem_24 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[24]),
            .DI (wr_data[24]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_25 */ #(
            .INIT(16'b0000000000000000))
        mem_25 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[25]),
            .DI (wr_data[25]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_26 */ #(
            .INIT(16'b0000000000000000))
        mem_26 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[26]),
            .DI (wr_data[26]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_27 */ #(
            .INIT(16'b0000000000000000))
        mem_27 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[27]),
            .DI (wr_data[27]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_28 */ #(
            .INIT(16'b0000000000000000))
        mem_28 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[28]),
            .DI (wr_data[28]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_29 */ #(
            .INIT(16'b0000000000000000))
        mem_29 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[29]),
            .DI (wr_data[29]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_30 */ #(
            .INIT(16'b0000000000000000))
        mem_30 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[30]),
            .DI (wr_data[30]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_31 */ #(
            .INIT(16'b0000000000000000))
        mem_31 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[31]),
            .DI (wr_data[31]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_32 */ #(
            .INIT(16'b0000000000000000))
        mem_32 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[32]),
            .DI (wr_data[32]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_34 */ #(
            .INIT(16'b0000000000000000))
        mem_34 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[38]),
            .DI (wr_data[38]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_35 */ #(
            .INIT(16'b0000000000000000))
        mem_35 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[39]),
            .DI (wr_data[39]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_36 */ #(
            .INIT(16'b0000000000000000))
        mem_36 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[40]),
            .DI (wr_data[40]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_37 */ #(
            .INIT(16'b0000000000000000))
        mem_37 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[41]),
            .DI (wr_data[41]),
            .WCLK (rd_clk),
            .WE (wr_en));

    GTP_RAM16X1DP /* mem_38 */ #(
            .INIT(16'b0000000000000000))
        mem_38 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[42]),
            .DI (wr_data[42]),
            .WCLK (rd_clk),
            .WE (wr_en));


endmodule


module ipsxb_distributed_fifo_ctr_v1_0_2_unq4
(
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ,
    input r_en,
    input rd_clk,
    input rrst,
    input w_en,
    output [3:0] rd_addr,
    output [3:0] wr_addr,
    output almost_full,
    output rempty,
    output wfull
);
    wire [4:0] N2;
    wire N7_1;
    wire [4:0] N9;
    wire N16;
    wire N17;
    wire N19;
    wire [5:0] \N19.co ;
    wire [31:0] N24;
    wire [6:0] \N24_1.co ;
    wire N26;
    wire [31:0] N30;
    wire [6:0] \N30.co ;
    wire N36;
    wire [5:0] \N36.co ;
    wire N76;
    wire _N5555;
    wire _N5556;
    wire _N5557;
    wire _N5558;
    wire _N5561;
    wire _N5562;
    wire _N5563;
    wire _N5564;
    wire [4:0] rgnext;
    wire [4:0] rwptr2_b;
    wire [4:0] wgnext;
    wire [4:0] wrptr2_b;

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (_N5555),
            .Z (N2[0]),
            .CIN (),
            .I0 (w_en),
            .I1 (wr_addr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_2 (
            .COUT (_N5556),
            .Z (N2[1]),
            .CIN (_N5555),
            .I0 (w_en),
            .I1 (wr_addr[0]),
            .I2 (wr_addr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_3 (
            .COUT (_N5557),
            .Z (N2[2]),
            .CIN (_N5556),
            .I0 (),
            .I1 (wr_addr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_4 (
            .COUT (_N5558),
            .Z (N2[3]),
            .CIN (_N5557),
            .I0 (),
            .I1 (rwptr2_b[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_5 (
            .COUT (),
            .Z (N2[4]),
            .CIN (_N5558),
            .I0 (),
            .I1 (rwptr2_b[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT3 /* \N3[0]  */ #(
            .INIT(8'b10111000))
        \N3[0]  (
            .Z (wgnext[0]),
            .I0 (wr_addr[0]),
            .I1 (wfull),
            .I2 (N2[0]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[1]  */ #(
            .INIT(8'b10111000))
        \N3[1]  (
            .Z (wgnext[1]),
            .I0 (wr_addr[1]),
            .I1 (wfull),
            .I2 (N2[1]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[2]  */ #(
            .INIT(8'b10111000))
        \N3[2]  (
            .Z (wgnext[2]),
            .I0 (wr_addr[2]),
            .I1 (wfull),
            .I2 (N2[2]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[3]  */ #(
            .INIT(8'b11011000))
        \N3[3]  (
            .Z (wgnext[3]),
            .I0 (wfull),
            .I1 (rwptr2_b[3]),
            .I2 (N2[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[4]  */ #(
            .INIT(8'b11011000))
        \N3[4]  (
            .Z (wgnext[4]),
            .I0 (wfull),
            .I1 (rwptr2_b[4]),
            .I2 (N2[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_INV N7_1_vname (
            .Z (N7_1),
            .I (rempty));
    // defparam N7_1_vname.orig_name = N7_1;

    GTP_LUT5CARRY /* N9_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_1 (
            .COUT (_N5561),
            .Z (N9[0]),
            .CIN (),
            .I0 (r_en),
            .I1 (rd_addr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_2 (
            .COUT (_N5562),
            .Z (N9[1]),
            .CIN (_N5561),
            .I0 (r_en),
            .I1 (rd_addr[0]),
            .I2 (rd_addr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_3 (
            .COUT (_N5563),
            .Z (N9[2]),
            .CIN (_N5562),
            .I0 (),
            .I1 (rd_addr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_4 (
            .COUT (_N5564),
            .Z (N9[3]),
            .CIN (_N5563),
            .I0 (),
            .I1 (wrptr2_b[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_5 (
            .COUT (),
            .Z (N9[4]),
            .CIN (_N5564),
            .I0 (),
            .I1 (wrptr2_b[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT3 /* \N10[0]  */ #(
            .INIT(8'b10111000))
        \N10[0]  (
            .Z (rgnext[0]),
            .I0 (rd_addr[0]),
            .I1 (rempty),
            .I2 (N9[0]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[1]  */ #(
            .INIT(8'b10111000))
        \N10[1]  (
            .Z (rgnext[1]),
            .I0 (rd_addr[1]),
            .I1 (rempty),
            .I2 (N9[1]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[2]  */ #(
            .INIT(8'b10111000))
        \N10[2]  (
            .Z (rgnext[2]),
            .I0 (rd_addr[2]),
            .I1 (rempty),
            .I2 (N9[2]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[3]  */ #(
            .INIT(8'b11011000))
        \N10[3]  (
            .Z (rgnext[3]),
            .I0 (rempty),
            .I1 (wrptr2_b[3]),
            .I2 (N9[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[4]  */ #(
            .INIT(8'b11011000))
        \N10[4]  (
            .Z (rgnext[4]),
            .I0 (rempty),
            .I1 (wrptr2_b[4]),
            .I2 (N9[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT5 /* N17 */ #(
            .INIT(32'b01010110101001100000000000000000))
        N17_vname (
            .Z (N17),
            .I0 (wgnext[4]),
            .I1 (N9[4]),
            .I2 (rempty),
            .I3 (wrptr2_b[4]),
            .I4 (N16));
    // defparam N17_vname.orig_name = N17;
	// LUT = (I0&I2&~I3&I4)|(I0&~I1&~I2&I4)|(~I0&I1&~I2&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:290

    GTP_LUT5CARRY /* \N19.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N19.lt_0  (
            .COUT (\N19.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rgnext[0]),
            .I1 (wgnext[0]),
            .I2 (rgnext[1]),
            .I3 (wgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2) ;
	// CARRY = (1'b0) ? CIN : ((I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:298

    GTP_LUT5CARRY /* \N19.lt_1  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N19.lt_1  (
            .COUT (\N19.co [2] ),
            .Z (),
            .CIN (\N19.co [0] ),
            .I0 (rgnext[2]),
            .I1 (wgnext[2]),
            .I2 (rgnext[3]),
            .I3 (wgnext[3]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2) ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : ((I2&~I3)|(I0&~I1&~I3)|(I0&~I1&I2)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:298

    GTP_LUT5CARRY /* \N19.lt_2  */ #(
            .INIT(32'b10100000111110100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N19.lt_2  (
            .COUT (),
            .Z (N19),
            .CIN (\N19.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (rgnext[4]),
            .I3 (wgnext[4]),
            .I4 (),
            .ID ());
	// LUT = (I2&~I3)|(CIN&~I3)|(CIN&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:298

    GTP_LUT5CARRY /* \N24_1.fsub_1  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_1  (
            .COUT (\N24_1.co [1] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_2  */ #(
            .INIT(32'b00000000000000001101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_2  (
            .COUT (\N24_1.co [2] ),
            .Z (),
            .CIN (\N24_1.co [1] ),
            .I0 (rgnext[0]),
            .I1 (wgnext[0]),
            .I2 (rgnext[1]),
            .I3 (wgnext[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I2&I3)|(I1&I3)|(~I0&I3)|(I1&~I2)|(~I0&~I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_3  (
            .COUT (\N24_1.co [3] ),
            .Z (N24[2]),
            .CIN (\N24_1.co [2] ),
            .I0 (),
            .I1 (rgnext[2]),
            .I2 (wgnext[2]),
            .I3 (),
            .I4 (wgnext[2]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_4  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_4  (
            .COUT (\N24_1.co [4] ),
            .Z (N24[3]),
            .CIN (\N24_1.co [3] ),
            .I0 (),
            .I1 (rgnext[3]),
            .I2 (wgnext[3]),
            .I3 (),
            .I4 (wgnext[3]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_5  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_5  (
            .COUT (\N24_1.co [5] ),
            .Z (N24[4]),
            .CIN (\N24_1.co [4] ),
            .I0 (),
            .I1 (rgnext[4]),
            .I2 (wgnext[4]),
            .I3 (),
            .I4 (wgnext[4]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT5CARRY /* \N24_1.fsub_6  */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N24_1.fsub_6  (
            .COUT (),
            .Z (N24[5]),
            .CIN (\N24_1.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = CIN ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299

    GTP_LUT4 /* N26_mux3_3 */ #(
            .INIT(16'b0000000000010101))
        N26_mux3_3 (
            .Z (N26),
            .I0 (N24[4]),
            .I1 (N24[3]),
            .I2 (N24[2]),
            .I3 (N24[5]));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT5CARRY /* \N30.fsub_1  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_1  (
            .COUT (\N30.co [1] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_2  */ #(
            .INIT(32'b00000000000000001101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_2  (
            .COUT (\N30.co [2] ),
            .Z (),
            .CIN (\N30.co [1] ),
            .I0 (rgnext[0]),
            .I1 (wgnext[0]),
            .I2 (rgnext[1]),
            .I3 (wgnext[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I2&I3)|(I1&I3)|(~I0&I3)|(I1&~I2)|(~I0&~I2)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_3  (
            .COUT (\N30.co [3] ),
            .Z (N30[2]),
            .CIN (\N30.co [2] ),
            .I0 (),
            .I1 (rgnext[2]),
            .I2 (wgnext[2]),
            .I3 (),
            .I4 (wgnext[2]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_4  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_4  (
            .COUT (\N30.co [4] ),
            .Z (N30[3]),
            .CIN (\N30.co [3] ),
            .I0 (),
            .I1 (rgnext[3]),
            .I2 (wgnext[3]),
            .I3 (),
            .I4 (wgnext[3]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_5  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_5  (
            .COUT (\N30.co [5] ),
            .Z (N30[4]),
            .CIN (\N30.co [4] ),
            .I0 (),
            .I1 (rgnext[4]),
            .I2 (wgnext[4]),
            .I3 (),
            .I4 (wgnext[4]),
            .ID ());
	// LUT = ~I2^I1^CIN ;
	// CARRY = (~I2^I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N30.fsub_6  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N30.fsub_6  (
            .COUT (),
            .Z (N30[5]),
            .CIN (\N30.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = ~CIN ;
	// CARRY = (1'b1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301

    GTP_LUT5CARRY /* \N36.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_0  (
            .COUT (\N36.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wgnext[0]),
            .I1 (rgnext[0]),
            .I2 (wgnext[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5CARRY /* \N36.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_1  (
            .COUT (N16),
            .Z (),
            .CIN (\N36.co [0] ),
            .I0 (wgnext[2]),
            .I1 (rgnext[2]),
            .I2 (wgnext[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5CARRY /* \N36.eq_2  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_2  (
            .COUT (),
            .Z (N36),
            .CIN (N16),
            .I0 (),
            .I1 (),
            .I2 (wgnext[4]),
            .I3 (rgnext[4]),
            .I4 (),
            .ID ());
	// LUT = (CIN&~I2&~I3)|(CIN&I2&I3) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5M /* N76_0 */ #(
            .INIT(32'b01010101010101011111111011101110))
        N76_0 (
            .Z (N76),
            .I0 (N26),
            .I1 (N30[4]),
            .I2 (N30[3]),
            .I3 (N30[2]),
            .I4 (N19),
            .ID (N30[5]));
	// LUT = (I2&I3&~I4)|(I1&~I4)|(ID&~I4)|(~I0&I4) ;

    GTP_DFF_C /* \SYN_CTRL.raddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.raddr_msb  (
            .Q (rd_addr[3]),
            .C (rrst),
            .CLK (rd_clk),
            .D (rgnext[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[0]  (
            .Q (rd_addr[0]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[1]  (
            .Q (rd_addr[1]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[2]  (
            .Q (rd_addr[2]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[3]  (
            .Q (wrptr2_b[3]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[4]  (
            .Q (wrptr2_b[4]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_C /* \SYN_CTRL.syn_almost_full  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.syn_almost_full  (
            .Q (almost_full),
            .C (rrst),
            .CLK (rd_clk),
            .D (N76));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:294

    GTP_DFF_P /* \SYN_CTRL.syn_rempty  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \SYN_CTRL.syn_rempty  (
            .Q (rempty),
            .CLK (rd_clk),
            .D (N36),
            .P (rrst));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:304

    GTP_DFF_C /* \SYN_CTRL.syn_wfull  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.syn_wfull  (
            .Q (wfull),
            .C (rrst),
            .CLK (rd_clk),
            .D (N17));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:285

    GTP_DFF_C /* \SYN_CTRL.waddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.waddr_msb  (
            .Q (wr_addr[3]),
            .C (rrst),
            .CLK (rd_clk),
            .D (wgnext[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[0]  (
            .Q (wr_addr[0]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[1]  (
            .Q (wr_addr[1]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[2]  (
            .Q (wr_addr[2]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[3]  (
            .Q (rwptr2_b[3]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[4]  (
            .Q (rwptr2_b[4]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226


endmodule


module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0_2_unq4
(
    input [42:0] wr_data,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ,
    input rd_clk,
    input rd_en,
    input rd_rst,
    input wr_en,
    output [42:0] rd_data,
    output almost_full,
    output empty
);
    wire N0_1;
    wire full;
    wire [3:0] rd_addr;
    wire [3:0] wr_addr;
    wire wr_en_real;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[0]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[5]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[6]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[7]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[33]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[34]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[35]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[36]_floating ;
    wire \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[37]_floating ;

    GTP_INV N0_1_vname (
            .Z (N0_1),
            .I (full));
    // defparam N0_1_vname.orig_name = N0_1;

    GTP_LUT4 /* N1 */ #(
            .INIT(16'b0000000011001000))
        N1 (
            .Z (wr_en_real),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ),
            .I3 (full));
	// LUT = (I0&I1&~I3)|(I1&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:55

(* PAP_RAM_STYLE="select_ram" *)    ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0_2_unq4 ipsxb_distributed_sdpram_distributed_fifo_v1_0 (
            .rd_data ({rd_data[42], rd_data[41], rd_data[40], rd_data[39], rd_data[38], \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[37]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[36]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[35]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[34]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[33]_floating , rd_data[32], rd_data[31], rd_data[30], rd_data[29], rd_data[28], rd_data[27], rd_data[26], rd_data[25], rd_data[24], rd_data[23], rd_data[22], rd_data[21], rd_data[20], rd_data[19], rd_data[18], rd_data[17], rd_data[16], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8], \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[7]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[6]_floating , \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[5]_floating , rd_data[4], rd_data[3], rd_data[2], rd_data[1], \ipsxb_distributed_sdpram_distributed_fifo_v1_0_rd_data[0]_floating }),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data ({wr_data[42], wr_data[41], wr_data[40], wr_data[39], wr_data[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[32], wr_data[31], wr_data[30], wr_data[29], wr_data[28], wr_data[27], wr_data[26], wr_data[25], wr_data[24], wr_data[23], wr_data[22], wr_data[21], wr_data[20], wr_data[19], wr_data[18], wr_data[17], wr_data[16], wr_data[15], wr_data[14], wr_data[13], wr_data[12], wr_data[11], wr_data[10], wr_data[9], wr_data[8], 1'bz, 1'bz, 1'bz, wr_data[4], wr_data[3], wr_data[2], wr_data[1], 1'bz}),
            .rd_clk (rd_clk),
            .wr_en (wr_en_real));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:64

    ipsxb_distributed_fifo_ctr_v1_0_2_unq4 u_ipsxb_distributed_fifo_ctr (
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .almost_full (almost_full),
            .rempty (empty),
            .wfull (full),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1  (N0_1),
            .r_en (rd_en),
            .rd_clk (rd_clk),
            .rrst (rd_rst),
            .w_en (wr_en));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:84


endmodule


module ipsxb_distributed_fifo_v1_0_2_unq4
(
    input [42:0] wr_data,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ,
    input rd_clk,
    input rd_en,
    input rd_rst,
    input wr_en,
    output [42:0] rd_data,
    output almost_full,
    output empty
);
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[0]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[5]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[6]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[7]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[33]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[34]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[35]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[36]_floating ;
    wire \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[37]_floating ;

    ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0_2_unq4 u_ipsxb_distributed_fifo_distributed_fifo_v1_0 (
            .rd_data ({rd_data[42], rd_data[41], rd_data[40], rd_data[39], rd_data[38], \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[37]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[36]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[35]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[34]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[33]_floating , rd_data[32], rd_data[31], rd_data[30], rd_data[29], rd_data[28], rd_data[27], rd_data[26], rd_data[25], rd_data[24], rd_data[23], rd_data[22], rd_data[21], rd_data[20], rd_data[19], rd_data[18], rd_data[17], rd_data[16], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8], \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[7]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[6]_floating , \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[5]_floating , rd_data[4], rd_data[3], rd_data[2], rd_data[1], \u_ipsxb_distributed_fifo_distributed_fifo_v1_0_rd_data[0]_floating }),
            .wr_data ({wr_data[42], wr_data[41], wr_data[40], wr_data[39], wr_data[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[32], wr_data[31], wr_data[30], wr_data[29], wr_data[28], wr_data[27], wr_data[26], wr_data[25], wr_data[24], wr_data[23], wr_data[22], wr_data[21], wr_data[20], wr_data[19], wr_data[18], wr_data[17], wr_data[16], wr_data[15], wr_data[14], wr_data[13], wr_data[12], wr_data[11], wr_data[10], wr_data[9], wr_data[8], 1'bz, 1'bz, 1'bz, wr_data[4], wr_data[3], wr_data[2], wr_data[1], 1'bz}),
            .almost_full (almost_full),
            .empty (empty),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll  (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll ),
            .rd_clk (rd_clk),
            .rd_en (rd_en),
            .rd_rst (rd_rst),
            .wr_en (wr_en));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v:82


endmodule


module ipsxb_mcdq_dcp_buf_v1_2
(
    input [27:0] dcd_wr_addr,
    input [3:0] dcd_wr_cmd,
    input N36,
    input clk,
    input dcd_wr_en,
    input dcd_wr_tworw,
    input rd_en,
    output [9:0] dcd_wr_col,
    output [42:0] req_rdata,
    output buffer_almost_full,
    output buffer_almost_full_a,
    output buffer_almost_full_b,
    output req_valid
);
    wire N119;
    wire N126;
    wire N187;
    wire N193;
    wire N197;
    wire N216;
    wire [42:0] N233;
    wire _N5609;
    wire _N5610;
    wire _N5611;
    wire _N5612;
    wire _N5613;
    wire _N39567;
    wire _N39813;
    wire _N39943;
    wire _N40347;
    wire _N41768;
    wire _N41950;
    wire _N42276;
    wire _N42477;
    wire _N61968;
    wire _N61969;
    wire _N61970;
    wire _N61971;
    wire cmd_act;
    wire cmd_act2rd;
    wire cmd_act2wr;
    wire cmd_rd;
    wire cmd_wr;
    wire [27:0] dcd_wr_addr_adj_a;
    wire [27:0] dcd_wr_addr_adj_b;
    wire dcd_wr_en_a;
    wire dcd_wr_en_b;
    wire fifo_a_valid;
    wire fifo_b_valid;
    wire fifo_empty_a;
    wire fifo_empty_b;
    wire [42:0] fifo_rdata_a;
    wire [42:0] fifo_rdata_a_comb;
    wire [42:0] fifo_rdata_b;
    wire [42:0] fifo_rdata_b_comb;
    wire poll;
    wire rd_poll;
    wire rd_poll_d;
    wire \A_ipsxb_distributed_fifo_rd_data[0]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[5]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[6]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[7]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[33]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[34]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[35]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[36]_floating ;
    wire \A_ipsxb_distributed_fifo_rd_data[37]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[0]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[5]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[6]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[7]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[33]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[34]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[35]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[36]_floating ;
    wire \B_ipsxb_distributed_fifo_rd_data[37]_floating ;

    ipsxb_distributed_fifo_v1_0_2 A_ipsxb_distributed_fifo (
            .rd_data ({fifo_rdata_a_comb[42], fifo_rdata_a_comb[41], fifo_rdata_a_comb[40], fifo_rdata_a_comb[39], fifo_rdata_a_comb[38], \A_ipsxb_distributed_fifo_rd_data[37]_floating , \A_ipsxb_distributed_fifo_rd_data[36]_floating , \A_ipsxb_distributed_fifo_rd_data[35]_floating , \A_ipsxb_distributed_fifo_rd_data[34]_floating , \A_ipsxb_distributed_fifo_rd_data[33]_floating , fifo_rdata_a_comb[32], fifo_rdata_a_comb[31], fifo_rdata_a_comb[30], fifo_rdata_a_comb[29], fifo_rdata_a_comb[28], fifo_rdata_a_comb[27], fifo_rdata_a_comb[26], fifo_rdata_a_comb[25], fifo_rdata_a_comb[24], fifo_rdata_a_comb[23], fifo_rdata_a_comb[22], fifo_rdata_a_comb[21], fifo_rdata_a_comb[20], fifo_rdata_a_comb[19], fifo_rdata_a_comb[18], fifo_rdata_a_comb[17], fifo_rdata_a_comb[16], fifo_rdata_a_comb[15], fifo_rdata_a_comb[14], fifo_rdata_a_comb[13], fifo_rdata_a_comb[12], fifo_rdata_a_comb[11], fifo_rdata_a_comb[10], fifo_rdata_a_comb[9], fifo_rdata_a_comb[8], \A_ipsxb_distributed_fifo_rd_data[7]_floating , \A_ipsxb_distributed_fifo_rd_data[6]_floating , \A_ipsxb_distributed_fifo_rd_data[5]_floating , fifo_rdata_a_comb[4], fifo_rdata_a_comb[3], fifo_rdata_a_comb[2], fifo_rdata_a_comb[1], \A_ipsxb_distributed_fifo_rd_data[0]_floating }),
            .wr_data ({cmd_act, cmd_act2rd, cmd_act2wr, cmd_rd, cmd_wr, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dcd_wr_addr[27], dcd_wr_addr[26], dcd_wr_addr[25], dcd_wr_addr[24], dcd_wr_addr[23], dcd_wr_addr[22], dcd_wr_addr[21], dcd_wr_addr[20], dcd_wr_addr[19], dcd_wr_addr[18], dcd_wr_addr[17], dcd_wr_addr[16], dcd_wr_addr[15], dcd_wr_addr[14], dcd_wr_addr[13], dcd_wr_addr[12], dcd_wr_addr[11], dcd_wr_addr[10], dcd_wr_addr_adj_a[9], dcd_wr_addr_adj_a[8], dcd_wr_addr_adj_a[7], dcd_wr_addr_adj_a[6], dcd_wr_addr_adj_a[5], dcd_wr_addr_adj_a[4], dcd_wr_addr_adj_a[3], 1'bz, 1'bz, 1'bz, dcd_wr_cmd[3], dcd_wr_cmd[2], dcd_wr_cmd[1], dcd_wr_cmd[0], 1'bz}),
            .almost_full (buffer_almost_full_a),
            .empty (fifo_empty_a),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en  (dcd_wr_en),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw  (dcd_wr_tworw),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll  (poll),
            .rd_clk (clk),
            .rd_en (N119),
            .rd_rst (N36),
            .wr_en (dcd_wr_en_a));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:408

    ipsxb_distributed_fifo_v1_0_2_unq4 B_ipsxb_distributed_fifo (
            .rd_data ({fifo_rdata_b_comb[42], fifo_rdata_b_comb[41], fifo_rdata_b_comb[40], fifo_rdata_b_comb[39], fifo_rdata_b_comb[38], \B_ipsxb_distributed_fifo_rd_data[37]_floating , \B_ipsxb_distributed_fifo_rd_data[36]_floating , \B_ipsxb_distributed_fifo_rd_data[35]_floating , \B_ipsxb_distributed_fifo_rd_data[34]_floating , \B_ipsxb_distributed_fifo_rd_data[33]_floating , fifo_rdata_b_comb[32], fifo_rdata_b_comb[31], fifo_rdata_b_comb[30], fifo_rdata_b_comb[29], fifo_rdata_b_comb[28], fifo_rdata_b_comb[27], fifo_rdata_b_comb[26], fifo_rdata_b_comb[25], fifo_rdata_b_comb[24], fifo_rdata_b_comb[23], fifo_rdata_b_comb[22], fifo_rdata_b_comb[21], fifo_rdata_b_comb[20], fifo_rdata_b_comb[19], fifo_rdata_b_comb[18], fifo_rdata_b_comb[17], fifo_rdata_b_comb[16], fifo_rdata_b_comb[15], fifo_rdata_b_comb[14], fifo_rdata_b_comb[13], fifo_rdata_b_comb[12], fifo_rdata_b_comb[11], fifo_rdata_b_comb[10], fifo_rdata_b_comb[9], fifo_rdata_b_comb[8], \B_ipsxb_distributed_fifo_rd_data[7]_floating , \B_ipsxb_distributed_fifo_rd_data[6]_floating , \B_ipsxb_distributed_fifo_rd_data[5]_floating , fifo_rdata_b_comb[4], fifo_rdata_b_comb[3], fifo_rdata_b_comb[2], fifo_rdata_b_comb[1], \B_ipsxb_distributed_fifo_rd_data[0]_floating }),
            .wr_data ({cmd_act, cmd_act2rd, cmd_act2wr, cmd_rd, cmd_wr, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dcd_wr_addr[27], dcd_wr_addr[26], dcd_wr_addr[25], dcd_wr_addr[24], dcd_wr_addr[23], dcd_wr_addr[22], dcd_wr_addr[21], dcd_wr_addr[20], dcd_wr_addr[19], dcd_wr_addr[18], dcd_wr_addr[17], dcd_wr_addr[16], dcd_wr_addr[15], dcd_wr_addr[14], dcd_wr_addr[13], dcd_wr_addr[12], dcd_wr_addr[11], dcd_wr_addr[10], dcd_wr_addr_adj_b[9], dcd_wr_addr_adj_b[8], dcd_wr_addr_adj_b[7], dcd_wr_addr_adj_b[6], dcd_wr_addr_adj_b[5], dcd_wr_addr_adj_b[4], dcd_wr_addr_adj_b[3], 1'bz, 1'bz, 1'bz, dcd_wr_cmd[3], dcd_wr_cmd[2], dcd_wr_cmd[1], dcd_wr_cmd[0], 1'bz}),
            .almost_full (buffer_almost_full_b),
            .empty (fifo_empty_b),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_en  (dcd_wr_en),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_tworw  (dcd_wr_tworw),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/poll  (poll),
            .rd_clk (clk),
            .rd_en (N126),
            .rd_rst (N36),
            .wr_en (dcd_wr_en_b));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:459

    GTP_LUT3 /* N4_1 */ #(
            .INIT(8'b01000000))
        N4_1 (
            .Z (cmd_act2rd),
            .I0 (dcd_wr_cmd[3]),
            .I1 (dcd_wr_cmd[0]),
            .I2 (dcd_wr_cmd[2]));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT4 /* N10 */ #(
            .INIT(16'b0101010000000010))
        N10 (
            .Z (cmd_act),
            .I0 (dcd_wr_cmd[3]),
            .I1 (dcd_wr_cmd[1]),
            .I2 (dcd_wr_cmd[0]),
            .I3 (dcd_wr_cmd[2]));
	// LUT = (~I0&I1&I3)|(~I0&I2&I3)|(I0&~I1&~I2&~I3) ;

    GTP_LUT4 /* N10_2 */ #(
            .INIT(16'b0000010000000010))
        N10_2 (
            .Z (cmd_act2wr),
            .I0 (dcd_wr_cmd[3]),
            .I1 (dcd_wr_cmd[1]),
            .I2 (dcd_wr_cmd[0]),
            .I3 (dcd_wr_cmd[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&I3) ;

    GTP_LUT3 /* N25_1 */ #(
            .INIT(8'b00000100))
        N25_1 (
            .Z (cmd_rd),
            .I0 (dcd_wr_cmd[3]),
            .I1 (dcd_wr_cmd[0]),
            .I2 (dcd_wr_cmd[2]));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT4 /* N30_1 */ #(
            .INIT(16'b0000000100000100))
        N30_1 (
            .Z (cmd_wr),
            .I0 (dcd_wr_cmd[3]),
            .I1 (dcd_wr_cmd[1]),
            .I2 (dcd_wr_cmd[0]),
            .I3 (dcd_wr_cmd[2]));
	// LUT = (~I0&I1&~I2&~I3)|(~I0&~I1&~I2&I3) ;

    GTP_LUT3 /* N42 */ #(
            .INIT(8'b10100010))
        N42 (
            .Z (dcd_wr_en_a),
            .I0 (dcd_wr_en),
            .I1 (poll),
            .I2 (dcd_wr_tworw));
	// LUT = (I0&~I1)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:385

    GTP_LUT3 /* N44 */ #(
            .INIT(8'b10101000))
        N44 (
            .Z (dcd_wr_en_b),
            .I0 (dcd_wr_en),
            .I1 (poll),
            .I2 (dcd_wr_tworw));
	// LUT = (I0&I1)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:386

    GTP_LUT5CARRY /* N46_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N46_1_1 (
            .COUT (_N5609),
            .Z (dcd_wr_col[4]),
            .CIN (),
            .I0 (dcd_wr_addr[3]),
            .I1 (dcd_wr_addr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388

    GTP_LUT5CARRY /* N46_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N46_1_2 (
            .COUT (_N5610),
            .Z (dcd_wr_col[5]),
            .CIN (_N5609),
            .I0 (dcd_wr_addr[3]),
            .I1 (dcd_wr_addr[4]),
            .I2 (dcd_wr_addr[5]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388

    GTP_LUT5CARRY /* N46_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N46_1_3 (
            .COUT (_N5611),
            .Z (dcd_wr_col[6]),
            .CIN (_N5610),
            .I0 (),
            .I1 (dcd_wr_addr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388

    GTP_LUT5CARRY /* N46_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N46_1_4 (
            .COUT (_N5612),
            .Z (dcd_wr_col[7]),
            .CIN (_N5611),
            .I0 (),
            .I1 (dcd_wr_addr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388

    GTP_LUT5CARRY /* N46_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N46_1_5 (
            .COUT (_N5613),
            .Z (dcd_wr_col[8]),
            .CIN (_N5612),
            .I0 (),
            .I1 (dcd_wr_addr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388

    GTP_LUT5CARRY /* N46_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N46_1_6 (
            .COUT (),
            .Z (dcd_wr_col[9]),
            .CIN (_N5613),
            .I0 (),
            .I1 (dcd_wr_addr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388

    GTP_LUT4 /* \N50[0]  */ #(
            .INIT(16'b0111100011110000))
        \N50[0]  (
            .Z (dcd_wr_addr_adj_a[3]),
            .I0 (dcd_wr_en),
            .I1 (poll),
            .I2 (dcd_wr_addr[3]),
            .I3 (dcd_wr_tworw));
	// LUT = (I2&~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2&I3) ;

    GTP_LUT5 /* \N50[1]  */ #(
            .INIT(32'b11111111100000000111111100000000))
        \N50[1]  (
            .Z (dcd_wr_addr_adj_a[4]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[4]),
            .I4 (dcd_wr_col[4]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:390

    GTP_LUT5 /* \N50[2]  */ #(
            .INIT(32'b11111111100000000111111100000000))
        \N50[2]  (
            .Z (dcd_wr_addr_adj_a[5]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[5]),
            .I4 (dcd_wr_col[5]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:390

    GTP_LUT5 /* \N50[3]  */ #(
            .INIT(32'b11111111100000000111111100000000))
        \N50[3]  (
            .Z (dcd_wr_addr_adj_a[6]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[6]),
            .I4 (dcd_wr_col[6]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:390

    GTP_LUT5 /* \N50[4]  */ #(
            .INIT(32'b11111111100000000111111100000000))
        \N50[4]  (
            .Z (dcd_wr_addr_adj_a[7]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[7]),
            .I4 (dcd_wr_col[7]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:390

    GTP_LUT5 /* \N50[5]  */ #(
            .INIT(32'b11111111100000000111111100000000))
        \N50[5]  (
            .Z (dcd_wr_addr_adj_a[8]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[8]),
            .I4 (dcd_wr_col[8]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:390

    GTP_LUT5 /* \N50[6]  */ #(
            .INIT(32'b11111111100000000111111100000000))
        \N50[6]  (
            .Z (dcd_wr_addr_adj_a[9]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[9]),
            .I4 (dcd_wr_col[9]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:390

    GTP_LUT4 /* \N54[0]  */ #(
            .INIT(16'b1101001011110000))
        \N54[0]  (
            .Z (dcd_wr_addr_adj_b[3]),
            .I0 (dcd_wr_en),
            .I1 (poll),
            .I2 (dcd_wr_addr[3]),
            .I3 (dcd_wr_tworw));
	// LUT = (I2&~I3)|(~I0&I2)|(I1&I2)|(I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N54[1]  */ #(
            .INIT(32'b11111111000010001111011100000000))
        \N54[1]  (
            .Z (dcd_wr_addr_adj_b[4]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[4]),
            .I4 (dcd_wr_col[4]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3)|(I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:391

    GTP_LUT5 /* \N54[2]  */ #(
            .INIT(32'b11111111000010001111011100000000))
        \N54[2]  (
            .Z (dcd_wr_addr_adj_b[5]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[5]),
            .I4 (dcd_wr_col[5]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3)|(I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:391

    GTP_LUT5 /* \N54[3]  */ #(
            .INIT(32'b11111111000010001111011100000000))
        \N54[3]  (
            .Z (dcd_wr_addr_adj_b[6]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[6]),
            .I4 (dcd_wr_col[6]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3)|(I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:391

    GTP_LUT5 /* \N54[4]  */ #(
            .INIT(32'b11111111000010001111011100000000))
        \N54[4]  (
            .Z (dcd_wr_addr_adj_b[7]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[7]),
            .I4 (dcd_wr_col[7]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3)|(I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:391

    GTP_LUT5 /* \N54[5]  */ #(
            .INIT(32'b11111111000010001111011100000000))
        \N54[5]  (
            .Z (dcd_wr_addr_adj_b[8]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[8]),
            .I4 (dcd_wr_col[8]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3)|(I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:391

    GTP_LUT5 /* \N54[6]  */ #(
            .INIT(32'b11111111000010001111011100000000))
        \N54[6]  (
            .Z (dcd_wr_addr_adj_b[9]),
            .I0 (dcd_wr_tworw),
            .I1 (dcd_wr_en),
            .I2 (poll),
            .I3 (dcd_wr_addr[9]),
            .I4 (dcd_wr_col[9]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3)|(I0&I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:391

    GTP_LUT2 /* N57 */ #(
            .INIT(4'b1110))
        N57 (
            .Z (buffer_almost_full),
            .I0 (buffer_almost_full_a),
            .I1 (buffer_almost_full_b));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:396

    GTP_LUT3 /* N119 */ #(
            .INIT(8'b01110101))
        N119_vname (
            .Z (N119),
            .I0 (fifo_a_valid),
            .I1 (rd_poll_d),
            .I2 (rd_poll));
    // defparam N119_vname.orig_name = N119;
	// LUT = (~I0)|(~I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:535

    GTP_LUT3 /* N126 */ #(
            .INIT(8'b01011101))
        N126_vname (
            .Z (N126),
            .I0 (fifo_b_valid),
            .I1 (rd_poll_d),
            .I2 (rd_poll));
    // defparam N126_vname.orig_name = N126;
	// LUT = (~I0)|(I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:536

    GTP_LUT4 /* N187 */ #(
            .INIT(16'b0100010000000100))
        N187_vname (
            .Z (N187),
            .I0 (rd_poll),
            .I1 (fifo_a_valid),
            .I2 (req_valid),
            .I3 (rd_en));
    // defparam N187_vname.orig_name = N187;
	// LUT = (~I0&I1&~I2)|(~I0&I1&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:298

    GTP_LUT4 /* N193 */ #(
            .INIT(16'b1000100000001000))
        N193_vname (
            .Z (N193),
            .I0 (rd_poll),
            .I1 (fifo_b_valid),
            .I2 (req_valid),
            .I3 (rd_en));
    // defparam N193_vname.orig_name = N193;
	// LUT = (I0&I1&~I2)|(I0&I1&I3) ;

    GTP_LUT5 /* N197 */ #(
            .INIT(32'b11111111111111110000000011100100))
        N197_vname (
            .Z (N197),
            .I0 (rd_poll),
            .I1 (fifo_a_valid),
            .I2 (fifo_b_valid),
            .I3 (req_valid),
            .I4 (rd_en));
    // defparam N197_vname.orig_name = N197;
	// LUT = (I4)|(~I0&I1&~I3)|(I0&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_LUT5 /* N197_1 */ #(
            .INIT(32'b11100100111001000000000011100100))
        N197_1 (
            .Z (N216),
            .I0 (rd_poll),
            .I1 (fifo_a_valid),
            .I2 (fifo_b_valid),
            .I3 (req_valid),
            .I4 (rd_en));
	// LUT = (~I0&I1&~I3)|(I0&I2&~I3)|(~I0&I1&I4)|(I0&I2&I4) ;

    GTP_LUT4 /* \N233_3[1]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[1]  (
            .Z (N233[1]),
            .I0 (N187),
            .I1 (fifo_rdata_b[1]),
            .I2 (fifo_rdata_a[1]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[2]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[2]  (
            .Z (N233[2]),
            .I0 (N187),
            .I1 (fifo_rdata_b[2]),
            .I2 (fifo_rdata_a[2]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[3]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[3]  (
            .Z (N233[3]),
            .I0 (N187),
            .I1 (fifo_rdata_b[3]),
            .I2 (fifo_rdata_a[3]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[5]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[5]  (
            .Z (N233[8]),
            .I0 (N187),
            .I1 (fifo_rdata_b[8]),
            .I2 (fifo_rdata_a[8]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[6]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[6]  (
            .Z (N233[9]),
            .I0 (N187),
            .I1 (fifo_rdata_b[9]),
            .I2 (fifo_rdata_a[9]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[9]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[9]  (
            .Z (N233[12]),
            .I0 (N187),
            .I1 (fifo_rdata_b[12]),
            .I2 (fifo_rdata_a[12]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[10]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[10]  (
            .Z (N233[13]),
            .I0 (N187),
            .I1 (fifo_rdata_b[13]),
            .I2 (fifo_rdata_a[13]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[11]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[11]  (
            .Z (N233[14]),
            .I0 (N187),
            .I1 (fifo_rdata_b[14]),
            .I2 (fifo_rdata_a[14]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[13]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[13]  (
            .Z (N233[16]),
            .I0 (N187),
            .I1 (fifo_rdata_b[16]),
            .I2 (fifo_rdata_a[16]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[14]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[14]  (
            .Z (N233[17]),
            .I0 (N187),
            .I1 (fifo_rdata_b[17]),
            .I2 (fifo_rdata_a[17]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[15]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[15]  (
            .Z (N233[18]),
            .I0 (N187),
            .I1 (fifo_rdata_b[18]),
            .I2 (fifo_rdata_a[18]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[16]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[16]  (
            .Z (N233[19]),
            .I0 (N187),
            .I1 (fifo_rdata_b[19]),
            .I2 (fifo_rdata_a[19]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[17]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[17]  (
            .Z (N233[20]),
            .I0 (N187),
            .I1 (fifo_rdata_b[20]),
            .I2 (fifo_rdata_a[20]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[18]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[18]  (
            .Z (N233[21]),
            .I0 (N187),
            .I1 (fifo_rdata_b[21]),
            .I2 (fifo_rdata_a[21]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[19]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[19]  (
            .Z (N233[22]),
            .I0 (N187),
            .I1 (fifo_rdata_b[22]),
            .I2 (fifo_rdata_a[22]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[20]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[20]  (
            .Z (N233[23]),
            .I0 (N187),
            .I1 (fifo_rdata_b[23]),
            .I2 (fifo_rdata_a[23]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[21]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[21]  (
            .Z (N233[24]),
            .I0 (N187),
            .I1 (fifo_rdata_b[24]),
            .I2 (fifo_rdata_a[24]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[22]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[22]  (
            .Z (N233[25]),
            .I0 (N187),
            .I1 (fifo_rdata_b[25]),
            .I2 (fifo_rdata_a[25]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[23]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[23]  (
            .Z (N233[26]),
            .I0 (N187),
            .I1 (fifo_rdata_b[26]),
            .I2 (fifo_rdata_a[26]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[24]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[24]  (
            .Z (N233[27]),
            .I0 (N187),
            .I1 (fifo_rdata_b[27]),
            .I2 (fifo_rdata_a[27]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[25]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[25]  (
            .Z (N233[28]),
            .I0 (N187),
            .I1 (fifo_rdata_b[28]),
            .I2 (fifo_rdata_a[28]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[27]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[27]  (
            .Z (N233[30]),
            .I0 (N187),
            .I1 (fifo_rdata_b[30]),
            .I2 (fifo_rdata_a[30]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[29]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[29]  (
            .Z (N233[32]),
            .I0 (N187),
            .I1 (fifo_rdata_b[32]),
            .I2 (fifo_rdata_a[32]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[31]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[31]  (
            .Z (N233[38]),
            .I0 (N187),
            .I1 (fifo_rdata_b[38]),
            .I2 (fifo_rdata_a[38]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[33]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[33]  (
            .Z (N233[40]),
            .I0 (N187),
            .I1 (fifo_rdata_b[40]),
            .I2 (fifo_rdata_a[40]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_LUT4 /* \N233_3[35]  */ #(
            .INIT(16'b1110010010100000))
        \N233_3[35]  (
            .Z (N233[42]),
            .I0 (N187),
            .I1 (fifo_rdata_b[42]),
            .I2 (fifo_rdata_a[42]),
            .I3 (N193));
	// LUT = (I0&I2)|(~I0&I1&I3) ;

    GTP_DFF_C /* fifo_a_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        fifo_a_valid_vname (
            .Q (fifo_a_valid),
            .C (N36),
            .CLK (clk),
            .D (_N61969));
    // defparam fifo_a_valid_vname.orig_name = fifo_a_valid;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:435

    GTP_LUT5 /* fifo_a_valid_ce_mux */ #(
            .INIT(32'b10001000100000001100111111001111))
        fifo_a_valid_ce_mux (
            .Z (_N61969),
            .I0 (rd_poll),
            .I1 (fifo_a_valid),
            .I2 (fifo_empty_a),
            .I3 (rd_poll_d),
            .I4 (N187));
	// LUT = (~I2&~I4)|(I1&~I4)|(I0&I1&I2)|(I0&I1&I3) ;

    GTP_DFF_C /* fifo_b_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        fifo_b_valid_vname (
            .Q (fifo_b_valid),
            .C (N36),
            .CLK (clk),
            .D (_N61970));
    // defparam fifo_b_valid_vname.orig_name = fifo_b_valid;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:484

    GTP_LUT5 /* fifo_b_valid_ce_mux */ #(
            .INIT(32'b01000000010100001111001111110011))
        fifo_b_valid_ce_mux (
            .Z (_N61970),
            .I0 (rd_poll),
            .I1 (fifo_empty_b),
            .I2 (fifo_b_valid),
            .I3 (rd_poll_d),
            .I4 (N193));
	// LUT = (~I1&~I4)|(I2&~I4)|(~I0&I2&~I3)|(~I0&I1&I2) ;

    GTP_DFF_CE /* \fifo_rdata_a[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[1]  (
            .Q (fifo_rdata_a[1]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[2]  (
            .Q (fifo_rdata_a[2]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[3]  (
            .Q (fifo_rdata_a[3]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[4]  (
            .Q (fifo_rdata_a[4]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[8]  (
            .Q (fifo_rdata_a[8]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[9]  (
            .Q (fifo_rdata_a[9]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[10]  (
            .Q (fifo_rdata_a[10]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[11]  (
            .Q (fifo_rdata_a[11]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[12]  (
            .Q (fifo_rdata_a[12]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[13]  (
            .Q (fifo_rdata_a[13]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[14]  (
            .Q (fifo_rdata_a[14]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[15]  (
            .Q (fifo_rdata_a[15]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[16]  (
            .Q (fifo_rdata_a[16]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[17]  (
            .Q (fifo_rdata_a[17]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[18]  (
            .Q (fifo_rdata_a[18]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[19]  (
            .Q (fifo_rdata_a[19]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[20]  (
            .Q (fifo_rdata_a[20]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[21]  (
            .Q (fifo_rdata_a[21]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[22]  (
            .Q (fifo_rdata_a[22]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[23]  (
            .Q (fifo_rdata_a[23]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[24]  (
            .Q (fifo_rdata_a[24]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[25]  (
            .Q (fifo_rdata_a[25]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[26]  (
            .Q (fifo_rdata_a[26]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[27]  (
            .Q (fifo_rdata_a[27]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[28]  (
            .Q (fifo_rdata_a[28]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[29]  (
            .Q (fifo_rdata_a[29]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[30]  (
            .Q (fifo_rdata_a[30]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[31]  (
            .Q (fifo_rdata_a[31]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[32]  (
            .Q (fifo_rdata_a[32]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[38]  (
            .Q (fifo_rdata_a[38]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[38]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[39]  (
            .Q (fifo_rdata_a[39]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[39]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[40]  (
            .Q (fifo_rdata_a[40]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[41]  (
            .Q (fifo_rdata_a[41]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[41]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_a[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_a[42]  (
            .Q (fifo_rdata_a[42]),
            .C (N36),
            .CE (N119),
            .CLK (clk),
            .D (fifo_rdata_a_comb[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:427

    GTP_DFF_CE /* \fifo_rdata_b[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[1]  (
            .Q (fifo_rdata_b[1]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[2]  (
            .Q (fifo_rdata_b[2]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[3]  (
            .Q (fifo_rdata_b[3]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[4]  (
            .Q (fifo_rdata_b[4]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[8]  (
            .Q (fifo_rdata_b[8]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[9]  (
            .Q (fifo_rdata_b[9]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[10]  (
            .Q (fifo_rdata_b[10]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[11]  (
            .Q (fifo_rdata_b[11]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[12]  (
            .Q (fifo_rdata_b[12]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[13]  (
            .Q (fifo_rdata_b[13]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[14]  (
            .Q (fifo_rdata_b[14]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[15]  (
            .Q (fifo_rdata_b[15]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[16]  (
            .Q (fifo_rdata_b[16]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[17]  (
            .Q (fifo_rdata_b[17]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[18]  (
            .Q (fifo_rdata_b[18]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[19]  (
            .Q (fifo_rdata_b[19]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[20]  (
            .Q (fifo_rdata_b[20]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[21]  (
            .Q (fifo_rdata_b[21]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[22]  (
            .Q (fifo_rdata_b[22]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[23]  (
            .Q (fifo_rdata_b[23]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[24]  (
            .Q (fifo_rdata_b[24]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[25]  (
            .Q (fifo_rdata_b[25]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[26]  (
            .Q (fifo_rdata_b[26]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[27]  (
            .Q (fifo_rdata_b[27]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[28]  (
            .Q (fifo_rdata_b[28]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[29]  (
            .Q (fifo_rdata_b[29]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[30]  (
            .Q (fifo_rdata_b[30]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[31]  (
            .Q (fifo_rdata_b[31]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[32]  (
            .Q (fifo_rdata_b[32]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[38]  (
            .Q (fifo_rdata_b[38]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[38]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[39]  (
            .Q (fifo_rdata_b[39]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[39]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[40]  (
            .Q (fifo_rdata_b[40]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[41]  (
            .Q (fifo_rdata_b[41]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[41]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_CE /* \fifo_rdata_b[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_rdata_b[42]  (
            .Q (fifo_rdata_b[42]),
            .C (N36),
            .CE (N126),
            .CLK (clk),
            .D (fifo_rdata_b_comb[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:478

    GTP_DFF_C /* poll */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        poll_vname (
            .Q (poll),
            .C (N36),
            .CLK (clk),
            .D (_N61968));
    // defparam poll_vname.orig_name = poll;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:372

    GTP_LUT3 /* poll_ce_mux */ #(
            .INIT(8'b11000110))
        poll_ce_mux (
            .Z (_N61968),
            .I0 (dcd_wr_en),
            .I1 (poll),
            .I2 (dcd_wr_tworw));
	// LUT = (~I0&I1)|(I1&I2)|(I0&~I1&~I2) ;

    GTP_DFF_C /* rd_poll */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_poll_vname (
            .Q (rd_poll),
            .C (N36),
            .CLK (clk),
            .D (_N61971));
    // defparam rd_poll_vname.orig_name = rd_poll;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_LUT5 /* rd_poll_ce_mux */ #(
            .INIT(32'b01001110010011101010101001001110))
        rd_poll_ce_mux (
            .Z (_N61971),
            .I0 (rd_poll),
            .I1 (fifo_a_valid),
            .I2 (fifo_b_valid),
            .I3 (req_valid),
            .I4 (rd_en));
	// LUT = (I0&~I2)|(I0&I3&~I4)|(~I0&I1&~I3)|(~I0&I1&I4) ;

    GTP_DFF_C /* rd_poll_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_poll_d_vname (
            .Q (rd_poll_d),
            .C (N36),
            .CLK (clk),
            .D (rd_poll));
    // defparam rd_poll_d_vname.orig_name = rd_poll_d;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:527

    GTP_DFF_CE /* \req_rdata[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[1]  (
            .Q (req_rdata[1]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[2]  (
            .Q (req_rdata[2]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[3]  (
            .Q (req_rdata[3]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[4]  (
            .Q (req_rdata[4]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N39567));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[8]  (
            .Q (req_rdata[8]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[9]  (
            .Q (req_rdata[9]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[10]  (
            .Q (req_rdata[10]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N39813));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[11]  (
            .Q (req_rdata[11]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N39943));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[12]  (
            .Q (req_rdata[12]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[13]  (
            .Q (req_rdata[13]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[14]  (
            .Q (req_rdata[14]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[15]  (
            .Q (req_rdata[15]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N40347));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[16]  (
            .Q (req_rdata[16]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[17]  (
            .Q (req_rdata[17]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[18]  (
            .Q (req_rdata[18]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[19]  (
            .Q (req_rdata[19]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[20]  (
            .Q (req_rdata[20]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[21]  (
            .Q (req_rdata[21]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[22]  (
            .Q (req_rdata[22]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[23]  (
            .Q (req_rdata[23]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[24]  (
            .Q (req_rdata[24]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[25]  (
            .Q (req_rdata[25]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[26]  (
            .Q (req_rdata[26]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[27]  (
            .Q (req_rdata[27]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[28]  (
            .Q (req_rdata[28]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[29]  (
            .Q (req_rdata[29]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N41768));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[30]  (
            .Q (req_rdata[30]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[31]  (
            .Q (req_rdata[31]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N41950));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[32]  (
            .Q (req_rdata[32]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[38]  (
            .Q (req_rdata[38]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[38]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[39]  (
            .Q (req_rdata[39]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N42276));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[40]  (
            .Q (req_rdata[40]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* \req_rdata[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[41]  (
            .Q (req_rdata[41]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (_N42477));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_LUT5M /* \req_rdata[42:0]_0  */ #(
            .INIT(32'b10110000101100001011101000010000))
        \req_rdata[42:0]_0  (
            .Z (_N39567),
            .I0 (fifo_b_valid),
            .I1 (rd_en),
            .I2 (fifo_rdata_b[4]),
            .I3 (fifo_rdata_a[4]),
            .I4 (rd_poll),
            .ID (fifo_a_valid));
	// LUT = (ID&I3&~I4)|(~I1&I2&I4)|(I0&I2&I4)|(~ID&~I1&I2) ;

    GTP_LUT5M /* \req_rdata[42:0]_3  */ #(
            .INIT(32'b10110000101100001011101000010000))
        \req_rdata[42:0]_3  (
            .Z (_N39813),
            .I0 (fifo_b_valid),
            .I1 (rd_en),
            .I2 (fifo_rdata_b[10]),
            .I3 (fifo_rdata_a[10]),
            .I4 (rd_poll),
            .ID (fifo_a_valid));
	// LUT = (ID&I3&~I4)|(~I1&I2&I4)|(I0&I2&I4)|(~ID&~I1&I2) ;

    GTP_LUT5M /* \req_rdata[42:0]_205  */ #(
            .INIT(32'b10110000101100001011101000010000))
        \req_rdata[42:0]_205  (
            .Z (_N39943),
            .I0 (fifo_b_valid),
            .I1 (rd_en),
            .I2 (fifo_rdata_b[11]),
            .I3 (fifo_rdata_a[11]),
            .I4 (rd_poll),
            .ID (fifo_a_valid));
	// LUT = (ID&I3&~I4)|(~I1&I2&I4)|(I0&I2&I4)|(~ID&~I1&I2) ;

    GTP_LUT5M /* \req_rdata[42:0]_1718  */ #(
            .INIT(32'b10110000101100001011101000010000))
        \req_rdata[42:0]_1718  (
            .Z (_N41768),
            .I0 (fifo_b_valid),
            .I1 (rd_en),
            .I2 (fifo_rdata_b[29]),
            .I3 (fifo_rdata_a[29]),
            .I4 (rd_poll),
            .ID (fifo_a_valid));
	// LUT = (ID&I3&~I4)|(~I1&I2&I4)|(I0&I2&I4)|(~ID&~I1&I2) ;

    GTP_LUT5 /* \req_rdata[42:0]_1868  */ #(
            .INIT(32'b11000000110000001010101000000000))
        \req_rdata[42:0]_1868  (
            .Z (_N41950),
            .I0 (fifo_a_valid),
            .I1 (fifo_b_valid),
            .I2 (fifo_rdata_b[31]),
            .I3 (fifo_rdata_a[31]),
            .I4 (rd_poll));
	// LUT = (I0&I3&~I4)|(I1&I2&I4) ;

    GTP_LUT5 /* \req_rdata[42:0]_2139  */ #(
            .INIT(32'b11000000110000001010101000000000))
        \req_rdata[42:0]_2139  (
            .Z (_N42276),
            .I0 (fifo_a_valid),
            .I1 (fifo_b_valid),
            .I2 (fifo_rdata_b[39]),
            .I3 (fifo_rdata_a[39]),
            .I4 (rd_poll));
	// LUT = (I0&I3&~I4)|(I1&I2&I4) ;

    GTP_LUT5M /* \req_rdata[42:0]_2313  */ #(
            .INIT(32'b11100010001000101101000000000000))
        \req_rdata[42:0]_2313  (
            .Z (_N42477),
            .I0 (fifo_rdata_a[41]),
            .I1 (rd_poll),
            .I2 (fifo_b_valid),
            .I3 (fifo_rdata_b[41]),
            .I4 (fifo_a_valid),
            .ID (rd_en));
	// LUT = (~ID&I2&I3&~I4)|(I0&~I1&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* \req_rdata[42:0]_2411  */ #(
            .INIT(32'b10110000101100001011101000010000))
        \req_rdata[42:0]_2411  (
            .Z (_N40347),
            .I0 (fifo_b_valid),
            .I1 (rd_en),
            .I2 (fifo_rdata_b[15]),
            .I3 (fifo_rdata_a[15]),
            .I4 (rd_poll),
            .ID (fifo_a_valid));
	// LUT = (ID&I3&~I4)|(~I1&I2&I4)|(I0&I2&I4)|(~ID&~I1&I2) ;

    GTP_DFF_CE /* \req_rdata[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \req_rdata[42]  (
            .Q (req_rdata[42]),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N233[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498

    GTP_DFF_CE /* req_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        req_valid_vname (
            .Q (req_valid),
            .C (N36),
            .CE (N197),
            .CLK (clk),
            .D (N216));
    // defparam req_valid_vname.orig_name = req_valid;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:498


endmodule


module ipsxb_mcdq_dcp_out_v1_2
(
    input [27:0] pipe_req_addr,
    input [3:0] pipe_req_cmd,
    input N51,
    input clk,
    input pipe_cmd_accepted_l,
    input pipe_cmd_accepted_m,
    input pipe_cmd_act,
    output [14:0] norm_addr_l,
    output [14:0] norm_addr_m,
    output [2:0] norm_baddr_l,
    output [2:0] norm_baddr_m,
    output [7:0] norm_cmd_l,
    output [7:0] norm_cmd_m,
    output o_wvld_l,
    output o_wvld_m
);
    wire [7:0] N250;
    wire [14:0] N252;
    wire [2:0] N254;
    wire [2:0] N260;
    wire [7:0] N262;
    wire [14:0] N263;
    wire _N62845;
    wire _N62849;
    wire wvld_l;
    wire wvld_m;

    GTP_LUT4 /* N100_1_6 */ #(
            .INIT(16'b0000000000000001))
        N100_1_6 (
            .Z (_N62845),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[5]),
            .I2 (norm_cmd_l[4]),
            .I3 (norm_cmd_l[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N100_1_7 */ #(
            .INIT(32'b00000000000100100000000000000000))
        N100_1_7 (
            .Z (wvld_l),
            .I0 (norm_cmd_l[3]),
            .I1 (norm_cmd_l[2]),
            .I2 (norm_cmd_l[1]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N62845));
	// LUT = (I0&~I1&~I2&~I3&I4)|(~I0&~I1&I2&~I3&I4) ;

    GTP_LUT3 /* N107_1_4 */ #(
            .INIT(8'b00000110))
        N107_1_4 (
            .Z (_N62849),
            .I0 (norm_cmd_m[3]),
            .I1 (norm_cmd_m[1]),
            .I2 (norm_cmd_m[7]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;

    GTP_LUT5 /* N107_1_6 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N107_1_6 (
            .Z (wvld_m),
            .I0 (norm_cmd_m[6]),
            .I1 (norm_cmd_m[4]),
            .I2 (norm_cmd_m[2]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N62849));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* \N250[0]  */ #(
            .INIT(32'b00000010000010000000000000000000))
        \N250[0]  (
            .Z (N250[0]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_l));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT5 /* \N250[1]  */ #(
            .INIT(32'b00000000000001100000000000000000))
        \N250[1]  (
            .Z (N250[1]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_l));
	// LUT = (I0&~I1&~I2&~I3&I4)|(~I0&I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT4 /* \N250[2]  */ #(
            .INIT(16'b0100000000000000))
        \N250[2]  (
            .Z (N250[2]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[1]),
            .I2 (pipe_req_cmd[0]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = ~I0&I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT4 /* \N250[3]  */ #(
            .INIT(16'b0000010000000000))
        \N250[3]  (
            .Z (N250[3]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[1]),
            .I2 (pipe_req_cmd[0]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = ~I0&I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT4 /* \N250[4]  */ #(
            .INIT(16'b0001000000000000))
        \N250[4]  (
            .Z (N250[4]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[1]),
            .I2 (pipe_req_cmd[0]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = ~I0&~I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT5 /* \N250[6]  */ #(
            .INIT(32'b00100000000010000000000000000000))
        \N250[6]  (
            .Z (N250[6]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_l));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&~I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT5 /* \N250[7]  */ #(
            .INIT(32'b00000000001000000000000000000000))
        \N250[7]  (
            .Z (N250[7]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_l));
	// LUT = I0&~I1&I2&~I3&I4 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT3 /* \N252_6[0]  */ #(
            .INIT(8'b00001000))
        \N252_6[0]  (
            .Z (N252[0]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[13]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT2 /* \N252_6[0]_1  */ #(
            .INIT(4'b0010))
        \N252_6[0]_1  (
            .Z (N250[5]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_cmd_accepted_l));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N252_6[1]  */ #(
            .INIT(8'b00001000))
        \N252_6[1]  (
            .Z (N252[1]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[14]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N252_6[2]  */ #(
            .INIT(8'b00001000))
        \N252_6[2]  (
            .Z (N252[2]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[15]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT4 /* \N252_6[3]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[3]  (
            .Z (N252[3]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[3]),
            .I2 (pipe_req_addr[16]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT4 /* \N252_6[4]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[4]  (
            .Z (N252[4]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[4]),
            .I2 (pipe_req_addr[17]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT4 /* \N252_6[5]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[5]  (
            .Z (N252[5]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[5]),
            .I2 (pipe_req_addr[18]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT4 /* \N252_6[6]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[6]  (
            .Z (N252[6]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[6]),
            .I2 (pipe_req_addr[19]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT4 /* \N252_6[7]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[7]  (
            .Z (N252[7]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[7]),
            .I2 (pipe_req_addr[20]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT4 /* \N252_6[8]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[8]  (
            .Z (N252[8]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[8]),
            .I2 (pipe_req_addr[21]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT4 /* \N252_6[9]  */ #(
            .INIT(16'b1100110010100000))
        \N252_6[9]  (
            .Z (N252[9]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[9]),
            .I2 (pipe_req_addr[22]),
            .I3 (pipe_cmd_accepted_l));
	// LUT = (I1&I3)|(I0&I2&~I3) ;

    GTP_LUT3 /* \N252_6[10]  */ #(
            .INIT(8'b00001000))
        \N252_6[10]  (
            .Z (N252[10]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[23]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N252_6[11]  */ #(
            .INIT(8'b00001000))
        \N252_6[11]  (
            .Z (N252[11]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[24]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N252_6[12]  */ #(
            .INIT(8'b00001000))
        \N252_6[12]  (
            .Z (N252[12]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[25]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N252_6[13]  */ #(
            .INIT(8'b00001000))
        \N252_6[13]  (
            .Z (N252[13]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[26]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N252_6[14]  */ #(
            .INIT(8'b00001000))
        \N252_6[14]  (
            .Z (N252[14]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[27]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N254[0]_1  */ #(
            .INIT(8'b11001000))
        \N254[0]_1  (
            .Z (N254[0]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[10]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = (I0&I1)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT3 /* \N254[1]_1  */ #(
            .INIT(8'b11001000))
        \N254[1]_1  (
            .Z (N254[1]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[11]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = (I0&I1)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT3 /* \N254[2]_1  */ #(
            .INIT(8'b11001000))
        \N254[2]_1  (
            .Z (N254[2]),
            .I0 (pipe_cmd_act),
            .I1 (pipe_req_addr[12]),
            .I2 (pipe_cmd_accepted_l));
	// LUT = (I0&I1)|(I1&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_LUT2 /* \N260[0]_1  */ #(
            .INIT(4'b1000))
        \N260[0]_1  (
            .Z (N260[0]),
            .I0 (pipe_req_addr[10]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N260[1]_1  */ #(
            .INIT(4'b1000))
        \N260[1]_1  (
            .Z (N260[1]),
            .I0 (pipe_req_addr[11]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N260[2]_1  */ #(
            .INIT(4'b1000))
        \N260[2]_1  (
            .Z (N260[2]),
            .I0 (pipe_req_addr[12]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT5 /* \N262[0]_1  */ #(
            .INIT(32'b00000010000010000000000000000000))
        \N262[0]_1  (
            .Z (N262[0]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_m));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT5 /* \N262[1]_1  */ #(
            .INIT(32'b00000000000001100000000000000000))
        \N262[1]_1  (
            .Z (N262[1]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_m));
	// LUT = (I0&~I1&~I2&~I3&I4)|(~I0&I1&~I2&~I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT4 /* \N262[2]_1  */ #(
            .INIT(16'b0100000000000000))
        \N262[2]_1  (
            .Z (N262[2]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[1]),
            .I2 (pipe_req_cmd[0]),
            .I3 (pipe_cmd_accepted_m));
	// LUT = ~I0&I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT4 /* \N262[3]_1  */ #(
            .INIT(16'b0000010000000000))
        \N262[3]_1  (
            .Z (N262[3]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[1]),
            .I2 (pipe_req_cmd[0]),
            .I3 (pipe_cmd_accepted_m));
	// LUT = ~I0&I1&~I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT4 /* \N262[4]_1  */ #(
            .INIT(16'b0001000000000000))
        \N262[4]_1  (
            .Z (N262[4]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[1]),
            .I2 (pipe_req_cmd[0]),
            .I3 (pipe_cmd_accepted_m));
	// LUT = ~I0&~I1&I2&I3 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT5 /* \N262[5]_1  */ #(
            .INIT(32'b00100000000010000000000000000000))
        \N262[5]_1  (
            .Z (N262[6]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_m));
	// LUT = (I0&I1&~I2&~I3&I4)|(I0&~I1&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT5 /* \N262[6]_1  */ #(
            .INIT(32'b00000000001000000000000000000000))
        \N262[6]_1  (
            .Z (N262[7]),
            .I0 (pipe_req_cmd[3]),
            .I1 (pipe_req_cmd[2]),
            .I2 (pipe_req_cmd[1]),
            .I3 (pipe_req_cmd[0]),
            .I4 (pipe_cmd_accepted_m));
	// LUT = I0&~I1&I2&~I3&I4 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[0]  */ #(
            .INIT(4'b1000))
        \N263[0]  (
            .Z (N263[3]),
            .I0 (pipe_req_addr[3]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[1]  */ #(
            .INIT(4'b1000))
        \N263[1]  (
            .Z (N263[4]),
            .I0 (pipe_req_addr[4]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[2]  */ #(
            .INIT(4'b1000))
        \N263[2]  (
            .Z (N263[5]),
            .I0 (pipe_req_addr[5]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[3]  */ #(
            .INIT(4'b1000))
        \N263[3]  (
            .Z (N263[6]),
            .I0 (pipe_req_addr[6]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[4]  */ #(
            .INIT(4'b1000))
        \N263[4]  (
            .Z (N263[7]),
            .I0 (pipe_req_addr[7]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[5]  */ #(
            .INIT(4'b1000))
        \N263[5]  (
            .Z (N263[8]),
            .I0 (pipe_req_addr[8]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_LUT2 /* \N263[6]  */ #(
            .INIT(4'b1000))
        \N263[6]  (
            .Z (N263[9]),
            .I0 (pipe_req_addr[9]),
            .I1 (pipe_cmd_accepted_m));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[0]  (
            .Q (norm_addr_l[0]),
            .C (N51),
            .CLK (clk),
            .D (N252[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[1]  (
            .Q (norm_addr_l[1]),
            .C (N51),
            .CLK (clk),
            .D (N252[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[2]  (
            .Q (norm_addr_l[2]),
            .C (N51),
            .CLK (clk),
            .D (N252[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[3]  (
            .Q (norm_addr_l[3]),
            .C (N51),
            .CLK (clk),
            .D (N252[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[4]  (
            .Q (norm_addr_l[4]),
            .C (N51),
            .CLK (clk),
            .D (N252[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[5]  (
            .Q (norm_addr_l[5]),
            .C (N51),
            .CLK (clk),
            .D (N252[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[6]  (
            .Q (norm_addr_l[6]),
            .C (N51),
            .CLK (clk),
            .D (N252[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[7]  (
            .Q (norm_addr_l[7]),
            .C (N51),
            .CLK (clk),
            .D (N252[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[8]  (
            .Q (norm_addr_l[8]),
            .C (N51),
            .CLK (clk),
            .D (N252[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[9]  (
            .Q (norm_addr_l[9]),
            .C (N51),
            .CLK (clk),
            .D (N252[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[10]  (
            .Q (norm_addr_l[10]),
            .C (N51),
            .CLK (clk),
            .D (N252[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[11]  (
            .Q (norm_addr_l[11]),
            .C (N51),
            .CLK (clk),
            .D (N252[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[12]  (
            .Q (norm_addr_l[12]),
            .C (N51),
            .CLK (clk),
            .D (N252[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[13]  (
            .Q (norm_addr_l[13]),
            .C (N51),
            .CLK (clk),
            .D (N252[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_l[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_l[14]  (
            .Q (norm_addr_l[14]),
            .C (N51),
            .CLK (clk),
            .D (N252[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_addr_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[3]  (
            .Q (norm_addr_m[3]),
            .C (N51),
            .CLK (clk),
            .D (N263[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_m[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[4]  (
            .Q (norm_addr_m[4]),
            .C (N51),
            .CLK (clk),
            .D (N263[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_m[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[5]  (
            .Q (norm_addr_m[5]),
            .C (N51),
            .CLK (clk),
            .D (N263[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_m[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[6]  (
            .Q (norm_addr_m[6]),
            .C (N51),
            .CLK (clk),
            .D (N263[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_m[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[7]  (
            .Q (norm_addr_m[7]),
            .C (N51),
            .CLK (clk),
            .D (N263[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_m[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[8]  (
            .Q (norm_addr_m[8]),
            .C (N51),
            .CLK (clk),
            .D (N263[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_addr_m[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_addr_m[9]  (
            .Q (norm_addr_m[9]),
            .C (N51),
            .CLK (clk),
            .D (N263[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_baddr_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_baddr_l[0]  (
            .Q (norm_baddr_l[0]),
            .C (N51),
            .CLK (clk),
            .D (N254[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_baddr_l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_baddr_l[1]  (
            .Q (norm_baddr_l[1]),
            .C (N51),
            .CLK (clk),
            .D (N254[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_baddr_l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_baddr_l[2]  (
            .Q (norm_baddr_l[2]),
            .C (N51),
            .CLK (clk),
            .D (N254[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_baddr_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_baddr_m[0]  (
            .Q (norm_baddr_m[0]),
            .C (N51),
            .CLK (clk),
            .D (N260[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_baddr_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_baddr_m[1]  (
            .Q (norm_baddr_m[1]),
            .C (N51),
            .CLK (clk),
            .D (N260[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_baddr_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_baddr_m[2]  (
            .Q (norm_baddr_m[2]),
            .C (N51),
            .CLK (clk),
            .D (N260[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[0]  (
            .Q (norm_cmd_l[0]),
            .C (N51),
            .CLK (clk),
            .D (N250[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[1]  (
            .Q (norm_cmd_l[1]),
            .C (N51),
            .CLK (clk),
            .D (N250[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[2]  (
            .Q (norm_cmd_l[2]),
            .C (N51),
            .CLK (clk),
            .D (N250[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[3]  (
            .Q (norm_cmd_l[3]),
            .C (N51),
            .CLK (clk),
            .D (N250[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[4]  (
            .Q (norm_cmd_l[4]),
            .C (N51),
            .CLK (clk),
            .D (N250[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[5]  (
            .Q (norm_cmd_l[5]),
            .C (N51),
            .CLK (clk),
            .D (N250[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[6]  (
            .Q (norm_cmd_l[6]),
            .C (N51),
            .CLK (clk),
            .D (N250[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_l[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_l[7]  (
            .Q (norm_cmd_l[7]),
            .C (N51),
            .CLK (clk),
            .D (N250[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:310

    GTP_DFF_C /* \norm_cmd_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[0]  (
            .Q (norm_cmd_m[0]),
            .C (N51),
            .CLK (clk),
            .D (N262[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[1]  (
            .Q (norm_cmd_m[1]),
            .C (N51),
            .CLK (clk),
            .D (N262[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[2]  (
            .Q (norm_cmd_m[2]),
            .C (N51),
            .CLK (clk),
            .D (N262[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[3]  (
            .Q (norm_cmd_m[3]),
            .C (N51),
            .CLK (clk),
            .D (N262[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_m[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[4]  (
            .Q (norm_cmd_m[4]),
            .C (N51),
            .CLK (clk),
            .D (N262[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_m[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[6]  (
            .Q (norm_cmd_m[6]),
            .C (N51),
            .CLK (clk),
            .D (N262[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* \norm_cmd_m[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \norm_cmd_m[7]  (
            .Q (norm_cmd_m[7]),
            .C (N51),
            .CLK (clk),
            .D (N262[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:347

    GTP_DFF_C /* o_wvld_l */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        o_wvld_l_vname (
            .Q (o_wvld_l),
            .C (N51),
            .CLK (clk),
            .D (wvld_l));
    // defparam o_wvld_l_vname.orig_name = o_wvld_l;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:389

    GTP_DFF_C /* o_wvld_m */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        o_wvld_m_vname (
            .Q (o_wvld_m),
            .C (N51),
            .CLK (clk),
            .D (wvld_m));
    // defparam o_wvld_m_vname.orig_name = o_wvld_m;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp:389


endmodule


module ipsxb_mcdq_dcp_top_v1_2
(
    input [27:0] dcd_wr_addr,
    input [3:0] dcd_wr_cmd,
    input \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ,
    input clk,
    input dcd_wr_en,
    input dcd_wr_tworw,
    output [9:0] \mcdq_dcp_buf/dcd_wr_col ,
    output [14:0] norm_addr_l,
    output [14:0] norm_addr_m,
    output [2:0] norm_baddr_l,
    output [2:0] norm_baddr_m,
    output [7:0] norm_cmd_l,
    output [7:0] norm_cmd_m,
    output buffer_almost_full,
    output \mcdq_dcp_buf/buffer_almost_full_a ,
    output \mcdq_dcp_buf/buffer_almost_full_b ,
    output o_wvld_l,
    output o_wvld_m
);
    wire [42:0] back_rdata;
    wire back_valid;
    wire ctrl_back_rdy;
    wire pipe_cmd_accepted_l;
    wire pipe_cmd_accepted_m;
    wire pipe_cmd_act;
    wire [27:0] pipe_req_addr;
    wire [3:0] pipe_req_cmd;
    wire \mcdq_dcp_back_ctrl_pipe_req_addr[0]_floating ;
    wire \mcdq_dcp_back_ctrl_pipe_req_addr[1]_floating ;
    wire \mcdq_dcp_back_ctrl_pipe_req_addr[2]_floating ;
    wire \mcdq_dcp_buf_dcd_wr_col[0]_floating ;
    wire \mcdq_dcp_buf_dcd_wr_col[1]_floating ;
    wire \mcdq_dcp_buf_dcd_wr_col[2]_floating ;
    wire \mcdq_dcp_buf_dcd_wr_col[3]_floating ;
    wire \mcdq_dcp_buf_req_rdata[0]_floating ;
    wire \mcdq_dcp_buf_req_rdata[5]_floating ;
    wire \mcdq_dcp_buf_req_rdata[6]_floating ;
    wire \mcdq_dcp_buf_req_rdata[7]_floating ;
    wire \mcdq_dcp_buf_req_rdata[33]_floating ;
    wire \mcdq_dcp_buf_req_rdata[34]_floating ;
    wire \mcdq_dcp_buf_req_rdata[35]_floating ;
    wire \mcdq_dcp_buf_req_rdata[36]_floating ;
    wire \mcdq_dcp_buf_req_rdata[37]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[0]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[1]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[2]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[10]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[11]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[12]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[13]_floating ;
    wire \mcdq_dcp_out_norm_addr_m[14]_floating ;
    wire \mcdq_dcp_out_norm_cmd_m[5]_floating ;

    ipsxb_mcdq_dcp_back_ctrl_v1_2 mcdq_dcp_back_ctrl (
            .pipe_req_addr ({pipe_req_addr[27], pipe_req_addr[26], pipe_req_addr[25], pipe_req_addr[24], pipe_req_addr[23], pipe_req_addr[22], pipe_req_addr[21], pipe_req_addr[20], pipe_req_addr[19], pipe_req_addr[18], pipe_req_addr[17], pipe_req_addr[16], pipe_req_addr[15], pipe_req_addr[14], pipe_req_addr[13], pipe_req_addr[12], pipe_req_addr[11], pipe_req_addr[10], pipe_req_addr[9], pipe_req_addr[8], pipe_req_addr[7], pipe_req_addr[6], pipe_req_addr[5], pipe_req_addr[4], pipe_req_addr[3], \mcdq_dcp_back_ctrl_pipe_req_addr[2]_floating , \mcdq_dcp_back_ctrl_pipe_req_addr[1]_floating , \mcdq_dcp_back_ctrl_pipe_req_addr[0]_floating }),
            .pipe_req_cmd (pipe_req_cmd),
            .back_rdata ({back_rdata[42], back_rdata[41], back_rdata[40], back_rdata[39], back_rdata[38], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, back_rdata[32], back_rdata[31], back_rdata[30], back_rdata[29], back_rdata[28], back_rdata[27], back_rdata[26], back_rdata[25], back_rdata[24], back_rdata[23], back_rdata[22], back_rdata[21], back_rdata[20], back_rdata[19], back_rdata[18], back_rdata[17], back_rdata[16], back_rdata[15], back_rdata[14], back_rdata[13], back_rdata[12], back_rdata[11], back_rdata[10], back_rdata[9], back_rdata[8], 1'bz, 1'bz, 1'bz, back_rdata[4], back_rdata[3], back_rdata[2], back_rdata[1], 1'bz}),
            .ctrl_back_rdy (ctrl_back_rdy),
            .pipe_cmd_accepted_l (pipe_cmd_accepted_l),
            .pipe_cmd_accepted_m (pipe_cmd_accepted_m),
            .pipe_cmd_act (pipe_cmd_act),
            .\TWRA2ACT_LOOP[0].twra2act_timing/N5  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ),
            .back_valid (back_valid),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp:498

    ipsxb_mcdq_dcp_buf_v1_2 mcdq_dcp_buf (
            .dcd_wr_col ({\mcdq_dcp_buf/dcd_wr_col [9] , \mcdq_dcp_buf/dcd_wr_col [8] , \mcdq_dcp_buf/dcd_wr_col [7] , \mcdq_dcp_buf/dcd_wr_col [6] , \mcdq_dcp_buf/dcd_wr_col [5] , \mcdq_dcp_buf/dcd_wr_col [4] , \mcdq_dcp_buf_dcd_wr_col[3]_floating , \mcdq_dcp_buf_dcd_wr_col[2]_floating , \mcdq_dcp_buf_dcd_wr_col[1]_floating , \mcdq_dcp_buf_dcd_wr_col[0]_floating }),
            .req_rdata ({back_rdata[42], back_rdata[41], back_rdata[40], back_rdata[39], back_rdata[38], \mcdq_dcp_buf_req_rdata[37]_floating , \mcdq_dcp_buf_req_rdata[36]_floating , \mcdq_dcp_buf_req_rdata[35]_floating , \mcdq_dcp_buf_req_rdata[34]_floating , \mcdq_dcp_buf_req_rdata[33]_floating , back_rdata[32], back_rdata[31], back_rdata[30], back_rdata[29], back_rdata[28], back_rdata[27], back_rdata[26], back_rdata[25], back_rdata[24], back_rdata[23], back_rdata[22], back_rdata[21], back_rdata[20], back_rdata[19], back_rdata[18], back_rdata[17], back_rdata[16], back_rdata[15], back_rdata[14], back_rdata[13], back_rdata[12], back_rdata[11], back_rdata[10], back_rdata[9], back_rdata[8], \mcdq_dcp_buf_req_rdata[7]_floating , \mcdq_dcp_buf_req_rdata[6]_floating , \mcdq_dcp_buf_req_rdata[5]_floating , back_rdata[4], back_rdata[3], back_rdata[2], back_rdata[1], \mcdq_dcp_buf_req_rdata[0]_floating }),
            .dcd_wr_addr ({dcd_wr_addr[27], dcd_wr_addr[26], dcd_wr_addr[25], dcd_wr_addr[24], dcd_wr_addr[23], dcd_wr_addr[22], dcd_wr_addr[21], dcd_wr_addr[20], dcd_wr_addr[19], dcd_wr_addr[18], dcd_wr_addr[17], dcd_wr_addr[16], dcd_wr_addr[15], dcd_wr_addr[14], dcd_wr_addr[13], dcd_wr_addr[12], dcd_wr_addr[11], dcd_wr_addr[10], dcd_wr_addr[9], dcd_wr_addr[8], dcd_wr_addr[7], dcd_wr_addr[6], dcd_wr_addr[5], dcd_wr_addr[4], dcd_wr_addr[3], 1'bz, 1'bz, 1'bz}),
            .dcd_wr_cmd (dcd_wr_cmd),
            .buffer_almost_full (buffer_almost_full),
            .buffer_almost_full_a (\mcdq_dcp_buf/buffer_almost_full_a ),
            .buffer_almost_full_b (\mcdq_dcp_buf/buffer_almost_full_b ),
            .req_valid (back_valid),
            .N36 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ),
            .clk (clk),
            .dcd_wr_en (dcd_wr_en),
            .dcd_wr_tworw (dcd_wr_tworw),
            .rd_en (ctrl_back_rdy));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp:434

    ipsxb_mcdq_dcp_out_v1_2 mcdq_dcp_out (
            .norm_addr_l (norm_addr_l),
            .norm_addr_m ({\mcdq_dcp_out_norm_addr_m[14]_floating , \mcdq_dcp_out_norm_addr_m[13]_floating , \mcdq_dcp_out_norm_addr_m[12]_floating , \mcdq_dcp_out_norm_addr_m[11]_floating , \mcdq_dcp_out_norm_addr_m[10]_floating , norm_addr_m[9], norm_addr_m[8], norm_addr_m[7], norm_addr_m[6], norm_addr_m[5], norm_addr_m[4], norm_addr_m[3], \mcdq_dcp_out_norm_addr_m[2]_floating , \mcdq_dcp_out_norm_addr_m[1]_floating , \mcdq_dcp_out_norm_addr_m[0]_floating }),
            .norm_baddr_l (norm_baddr_l),
            .norm_baddr_m (norm_baddr_m),
            .norm_cmd_l (norm_cmd_l),
            .norm_cmd_m ({norm_cmd_m[7], norm_cmd_m[6], \mcdq_dcp_out_norm_cmd_m[5]_floating , norm_cmd_m[4], norm_cmd_m[3], norm_cmd_m[2], norm_cmd_m[1], norm_cmd_m[0]}),
            .pipe_req_addr ({pipe_req_addr[27], pipe_req_addr[26], pipe_req_addr[25], pipe_req_addr[24], pipe_req_addr[23], pipe_req_addr[22], pipe_req_addr[21], pipe_req_addr[20], pipe_req_addr[19], pipe_req_addr[18], pipe_req_addr[17], pipe_req_addr[16], pipe_req_addr[15], pipe_req_addr[14], pipe_req_addr[13], pipe_req_addr[12], pipe_req_addr[11], pipe_req_addr[10], pipe_req_addr[9], pipe_req_addr[8], pipe_req_addr[7], pipe_req_addr[6], pipe_req_addr[5], pipe_req_addr[4], pipe_req_addr[3], 1'bz, 1'bz, 1'bz}),
            .pipe_req_cmd (pipe_req_cmd),
            .o_wvld_l (o_wvld_l),
            .o_wvld_m (o_wvld_m),
            .N51 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17 ),
            .clk (clk),
            .pipe_cmd_accepted_l (pipe_cmd_accepted_l),
            .pipe_cmd_accepted_m (pipe_cmd_accepted_m),
            .pipe_cmd_act (pipe_cmd_act));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp:535


endmodule


module ipsxb_mcdq_dfi_v1_2
(
    input [14:0] norm_addr_l,
    input [14:0] norm_addr_m,
    input [2:0] norm_baddr_l,
    input [2:0] norm_baddr_m,
    input [7:0] norm_cmd_l,
    input [7:0] norm_cmd_m,
    input N0,
    input clk,
    output [3:0] \axi_ctrl_inst/HMIC_S_inst/dfi_odt ,
    output [59:0] dfi_address,
    output [11:0] dfi_bank,
    output [3:0] dfi_cas_n,
    output [3:0] dfi_cke,
    output [3:0] dfi_cs_n,
    output [3:0] dfi_ras_n,
    output [3:0] dfi_we_n
);
    wire N149;
    wire N150;
    wire N312;
    wire N329;
    wire N338;
    wire N348;
    wire N366;
    wire N520;
    wire N528;
    wire N545;
    wire [2:0] N744;
    wire N745;
    wire [2:0] N749;
    wire N750;
    wire [9:0] N1021;
    wire [2:0] N1791;
    wire N1792;
    wire N2047;
    wire [2:0] N2048;
    wire N2049;
    wire N2054;
    wire [9:0] N2066;
    wire N2188_inv;
    wire N2190;
    wire N2192;
    wire N2195_inv;
    wire N2197;
    wire N2199;
    wire _N58433;
    wire _N58434;
    wire _N58436;
    wire _N58438;
    wire _N58440;
    wire _N58692;
    wire _N58694;
    wire _N58751;
    wire _N58752;
    wire _N58755;
    wire _N58780;
    wire _N58784;
    wire _N61925;
    wire _N61926;
    wire _N61927;
    wire _N61928;
    wire _N63166;
    wire _N63168;
    wire _N63174;
    wire _N63180;
    wire _N64154;
    wire _N64161;
    wire [29:0] dcp2dfi_address;
    wire [5:0] dcp2dfi_bank;
    wire [1:0] dcp2dfi_cas_n;
    wire [1:0] dcp2dfi_cs_n;
    wire [3:0] dcp2dfi_odt;
    wire dcp2dfi_odt_0;
    wire dcp2dfi_odt_2;
    wire [1:0] dcp2dfi_ras_n;
    wire [1:0] dcp2dfi_we_n;
    wire r_brd_m;
    wire r_bwr_m;

    GTP_LUT2 /* N149_2_inv */ #(
            .INIT(4'b0001))
        N149_2_inv (
            .Z (N2192),
            .I0 (N366),
            .I1 (_N58438));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N149_5 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N149_5 (
            .Z (N149),
            .I0 (_N58438),
            .I1 (N528),
            .I2 (N366),
            .I3 (N348),
            .I4 (N520));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT1 /* N150 */ #(
            .INIT(2'b01))
        N150_vname (
            .Z (N150),
            .I0 (N149));
    // defparam N150_vname.orig_name = N150;
	// LUT = ~I0 ;

    GTP_LUT2 /* N311_2_inv */ #(
            .INIT(4'b0001))
        N311_2_inv (
            .Z (N2199),
            .I0 (_N58440),
            .I1 (N338));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N312 */ #(
            .INIT(16'b0000000000000001))
        N312_vname (
            .Z (N312),
            .I0 (N329),
            .I1 (N338),
            .I2 (N545),
            .I3 (_N58440));
    // defparam N312_vname.orig_name = N312;
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N520_7 */ #(
            .INIT(32'b00000000000100000000000000000000))
        N520_7 (
            .Z (N520),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N58751));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT4 /* N522_2 */ #(
            .INIT(16'b0000000000000001))
        N522_2 (
            .Z (_N58752),
            .I0 (norm_cmd_l[7]),
            .I1 (norm_cmd_l[5]),
            .I2 (norm_cmd_l[0]),
            .I3 (norm_cmd_l[6]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N526_1 */ #(
            .INIT(16'b0000000000000001))
        N526_1 (
            .Z (_N58751),
            .I0 (norm_cmd_l[3]),
            .I1 (norm_cmd_l[2]),
            .I2 (norm_cmd_l[1]),
            .I3 (norm_cmd_l[4]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT3 /* N527_1 */ #(
            .INIT(8'b00010000))
        N527_1 (
            .Z (_N58780),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[0]),
            .I2 (_N58751));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT5 /* N528_3 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N528_3 (
            .Z (N528),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N58751));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT2 /* N539_1 */ #(
            .INIT(4'b0001))
        N539_1 (
            .Z (_N58433),
            .I0 (norm_cmd_m[1]),
            .I1 (norm_cmd_m[2]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* N539_2 */ #(
            .INIT(4'b0001))
        N539_2 (
            .Z (_N58692),
            .I0 (norm_cmd_m[0]),
            .I1 (norm_cmd_m[6]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* N539_6 */ #(
            .INIT(4'b0100))
        N539_6 (
            .Z (_N63168),
            .I0 (norm_cmd_m[3]),
            .I1 (norm_cmd_m[4]));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* N540_1 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N540_1 (
            .Z (_N58755),
            .I0 (norm_cmd_m[7]),
            .I1 (norm_cmd_m[2]),
            .I2 (norm_cmd_m[1]),
            .I3 (norm_cmd_m[0]),
            .I4 (norm_cmd_m[6]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT2 /* N540_4 */ #(
            .INIT(4'b0010))
        N540_4 (
            .Z (_N63166),
            .I0 (norm_cmd_m[3]),
            .I1 (norm_cmd_m[4]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* N541_1 */ #(
            .INIT(4'b0001))
        N541_1 (
            .Z (_N58434),
            .I0 (norm_cmd_m[3]),
            .I1 (norm_cmd_m[4]));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N543_2 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N543_2 (
            .Z (_N58784),
            .I0 (norm_cmd_m[7]),
            .I1 (norm_cmd_m[2]),
            .I2 (norm_cmd_m[1]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N58434));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N545_3 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N545_3 (
            .Z (N545),
            .I0 (_N58433),
            .I1 (norm_cmd_m[6]),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N58434));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N745 */ #(
            .INIT(32'b11110101110101111111111111111111))
        N745_vname (
            .Z (N745),
            .I0 (_N58433),
            .I1 (norm_cmd_m[6]),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N58434));
    // defparam N745_vname.orig_name = N745;
	// LUT = (~I4)|(~I0)|(I1&I2)|(I2&I3)|(~I1&~I2&~I3) ;

    GTP_LUT5M /* N746_1 */ #(
            .INIT(32'b00000000000010000000000000001000))
        N746_1 (
            .Z (N329),
            .I0 (_N58434),
            .I1 (_N58692),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[1]),
            .I4 (norm_cmd_m[2]),
            .ID (_N63168));
	// LUT = (ID&I1&~I2&~I3&~I4)|(I0&I1&~I2&~I3&I4) ;

    GTP_LUT5 /* \N749_1[0]_1  */ #(
            .INIT(32'b10101010101010101010101010101000))
        \N749_1[0]_1  (
            .Z (N749[0]),
            .I0 (norm_baddr_m[0]),
            .I1 (N329),
            .I2 (N338),
            .I3 (N545),
            .I4 (_N58440));
	// LUT = (I0&I1)|(I0&I2)|(I0&I3)|(I0&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT5 /* \N749_1[1]_1  */ #(
            .INIT(32'b10101010101010101010101010101000))
        \N749_1[1]_1  (
            .Z (N749[1]),
            .I0 (norm_baddr_m[1]),
            .I1 (N329),
            .I2 (N338),
            .I3 (N545),
            .I4 (_N58440));
	// LUT = (I0&I1)|(I0&I2)|(I0&I3)|(I0&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT5 /* \N749_1[2]_1  */ #(
            .INIT(32'b10101010101010101010101010101000))
        \N749_1[2]_1  (
            .Z (N749[2]),
            .I0 (norm_baddr_m[2]),
            .I1 (N329),
            .I2 (N338),
            .I3 (N545),
            .I4 (_N58440));
	// LUT = (I0&I1)|(I0&I2)|(I0&I3)|(I0&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT5 /* N750 */ #(
            .INIT(32'b11110111110101111111111111111111))
        N750_vname (
            .Z (N750),
            .I0 (_N58433),
            .I1 (norm_cmd_m[6]),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N58434));
    // defparam N750_vname.orig_name = N750;
	// LUT = (~I4)|(~I0)|(~I1&~I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT2 /* N757_1 */ #(
            .INIT(4'b1110))
        N757_1 (
            .Z (_N58436),
            .I0 (r_brd_m),
            .I1 (N348));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* N767_2 */ #(
            .INIT(4'b0001))
        N767_2 (
            .Z (_N64161),
            .I0 (r_bwr_m),
            .I1 (N366));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N1021_1_2 */ #(
            .INIT(32'b00000010001000000000000000000000))
        N1021_1_2 (
            .Z (_N63174),
            .I0 (_N58692),
            .I1 (norm_cmd_m[7]),
            .I2 (norm_cmd_m[2]),
            .I3 (norm_cmd_m[1]),
            .I4 (_N58434));
	// LUT = (I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4) ;

    GTP_LUT4 /* N1021_1_inv */ #(
            .INIT(16'b0000000011010111))
        N1021_1_inv (
            .Z (N744[0]),
            .I0 (_N58755),
            .I1 (norm_cmd_m[4]),
            .I2 (norm_cmd_m[3]),
            .I3 (_N63174));
	// LUT = (~I0&~I3)|(~I1&~I2&~I3)|(I1&I2&~I3) ;

    GTP_LUT5M /* N1021_2 */ #(
            .INIT(32'b00000000000010000000000000001000))
        N1021_2 (
            .Z (N338),
            .I0 (_N58434),
            .I1 (_N58692),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[2]),
            .I4 (norm_cmd_m[1]),
            .ID (_N63166));
	// LUT = (ID&I1&~I2&~I3&~I4)|(I0&I1&~I2&~I3&I4) ;

    GTP_LUT2 /* \N1021_2[1]  */ #(
            .INIT(4'b1110))
        \N1021_2[1]  (
            .Z (N1021[3]),
            .I0 (norm_addr_m[3]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* \N1021_2[2]  */ #(
            .INIT(4'b1110))
        \N1021_2[2]  (
            .Z (N1021[4]),
            .I0 (norm_addr_m[4]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* \N1021_2[3]  */ #(
            .INIT(4'b1110))
        \N1021_2[3]  (
            .Z (N1021[5]),
            .I0 (norm_addr_m[5]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* \N1021_2[4]  */ #(
            .INIT(4'b1110))
        \N1021_2[4]  (
            .Z (N1021[6]),
            .I0 (norm_addr_m[6]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* \N1021_2[5]  */ #(
            .INIT(4'b1110))
        \N1021_2[5]  (
            .Z (N1021[7]),
            .I0 (norm_addr_m[7]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* \N1021_2[6]  */ #(
            .INIT(4'b1110))
        \N1021_2[6]  (
            .Z (N1021[8]),
            .I0 (norm_addr_m[8]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* \N1021_2[7]  */ #(
            .INIT(4'b1110))
        \N1021_2[7]  (
            .Z (N1021[9]),
            .I0 (norm_addr_m[9]),
            .I1 (N744[0]));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT2 /* N1282_4 */ #(
            .INIT(4'b1110))
        N1282_4 (
            .Z (_N58694),
            .I0 (r_bwr_m),
            .I1 (N366));
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* N1788_1 */ #(
            .INIT(32'b00000000000100100000000000000000))
        N1788_1 (
            .Z (N348),
            .I0 (norm_cmd_l[4]),
            .I1 (norm_cmd_l[3]),
            .I2 (norm_cmd_l[2]),
            .I3 (norm_cmd_l[1]),
            .I4 (_N58752));
	// LUT = (I0&~I1&~I2&~I3&I4)|(~I0&~I1&I2&~I3&I4) ;

    GTP_LUT2 /* \N1791_1[0]_1  */ #(
            .INIT(4'b1000))
        \N1791_1[0]_1  (
            .Z (N1791[0]),
            .I0 (norm_baddr_l[0]),
            .I1 (N149));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT2 /* \N1791_1[1]_1  */ #(
            .INIT(4'b1000))
        \N1791_1[1]_1  (
            .Z (N1791[1]),
            .I0 (norm_baddr_l[1]),
            .I1 (N149));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT2 /* \N1791_1[2]_1  */ #(
            .INIT(4'b1000))
        \N1791_1[2]_1  (
            .Z (N1791[2]),
            .I0 (norm_baddr_l[2]),
            .I1 (N149));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT5 /* N1792 */ #(
            .INIT(32'b11111101111110011111111111111111))
        N1792_vname (
            .Z (N1792),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N58751));
    // defparam N1792_vname.orig_name = N1792;
	// LUT = (~I4)|(I2)|(~I0&~I1)|(I0&I1)|(I1&I3) ;

    GTP_LUT5 /* N2044_2 */ #(
            .INIT(32'b00000000000001100000000000000000))
        N2044_2 (
            .Z (_N63180),
            .I0 (norm_cmd_l[4]),
            .I1 (norm_cmd_l[3]),
            .I2 (norm_cmd_l[2]),
            .I3 (norm_cmd_l[1]),
            .I4 (_N58752));
	// LUT = (I0&~I1&~I2&~I3&I4)|(~I0&I1&~I2&~I3&I4) ;

    GTP_LUT5 /* N2047 */ #(
            .INIT(32'b00000001000100000000000000000000))
        N2047_vname (
            .Z (N2047),
            .I0 (norm_cmd_l[4]),
            .I1 (norm_cmd_l[3]),
            .I2 (norm_cmd_l[2]),
            .I3 (norm_cmd_l[1]),
            .I4 (_N58752));
    // defparam N2047_vname.orig_name = N2047;
	// LUT = (~I0&~I1&I2&~I3&I4)|(~I0&~I1&~I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT5 /* N2049 */ #(
            .INIT(32'b11111100111110011111111111111111))
        N2049_vname (
            .Z (N2049),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N58751));
    // defparam N2049_vname.orig_name = N2049;
	// LUT = (~I4)|(I2)|(I0&I1)|(I1&I3)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* \N2054_0_inv[0]  */ #(
            .INIT(32'b11110001000000001111000111110001))
        \N2054_0_inv[0]  (
            .Z (N2054),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[10]),
            .I3 (norm_addr_l[11]),
            .I4 (N520));
	// LUT = (I2&~I4)|(I2&I3)|(~I0&~I1&~I4)|(~I0&~I1&I3) ;

    GTP_LUT3 /* \N2054_0_or[1]  */ #(
            .INIT(8'b11111000))
        \N2054_0_or[1]  (
            .Z (N2048[0]),
            .I0 (N520),
            .I1 (norm_addr_l[12]),
            .I2 (N150));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT3 /* \N2054_0_or[2]  */ #(
            .INIT(8'b11111000))
        \N2054_0_or[2]  (
            .Z (N2048[1]),
            .I0 (N520),
            .I1 (norm_addr_l[13]),
            .I2 (N150));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT3 /* \N2054_0_or[3]  */ #(
            .INIT(8'b11111000))
        \N2054_0_or[3]  (
            .Z (N2048[2]),
            .I0 (N520),
            .I1 (norm_addr_l[14]),
            .I2 (N150));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT5 /* \N2061_1_or[0]_6  */ #(
            .INIT(32'b11111111111111110010100000001000))
        \N2061_1_or[0]_6  (
            .Z (_N64154),
            .I0 (_N58780),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_addr_l[10]),
            .I4 (N2047));
	// LUT = (I4)|(I0&I1&~I2)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* N2066_2 */ #(
            .INIT(32'b00000011000001000000000000000000))
        N2066_2 (
            .Z (_N58438),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N58751));
	// LUT = (~I1&~I2&I3&I4)|(~I0&I1&~I2&~I3&I4) ;

    GTP_LUT4 /* \N2066_2[0]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[0]  (
            .Z (N2066[0]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[0]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[1]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[1]  (
            .Z (N2066[1]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[1]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[2]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[2]  (
            .Z (N2066[2]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[2]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[3]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[3]  (
            .Z (N2066[3]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[3]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[4]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[4]  (
            .Z (N2066[4]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[4]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[5]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[5]  (
            .Z (N2066[5]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[5]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[6]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[6]  (
            .Z (N2066[6]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[6]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[7]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[7]  (
            .Z (N2066[7]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[7]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[8]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[8]  (
            .Z (N2066[8]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[8]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT4 /* \N2066_2[9]  */ #(
            .INIT(16'b1111000011110001))
        \N2066_2[9]  (
            .Z (N2066[9]),
            .I0 (N2047),
            .I1 (_N63180),
            .I2 (norm_addr_l[9]),
            .I3 (N520));
	// LUT = (I2)|(~I0&~I1&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:550

    GTP_LUT5 /* N2188_inv */ #(
            .INIT(32'b11111110111010011111111111111111))
        N2188_inv_vname (
            .Z (N2188_inv),
            .I0 (norm_cmd_l[6]),
            .I1 (norm_cmd_l[7]),
            .I2 (norm_cmd_l[5]),
            .I3 (norm_cmd_l[0]),
            .I4 (_N58751));
    // defparam N2188_inv_vname.orig_name = N2188_inv;
	// LUT = (~I4)|(I0&I1)|(I0&I2)|(I0&I3)|(I1&I2)|(I1&I3)|(I2&I3)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT5 /* N2190_1 */ #(
            .INIT(32'b00000001000001000000000000000000))
        N2190_1 (
            .Z (N366),
            .I0 (norm_cmd_l[4]),
            .I1 (norm_cmd_l[3]),
            .I2 (norm_cmd_l[2]),
            .I3 (norm_cmd_l[1]),
            .I4 (_N58752));
	// LUT = (~I0&I1&~I2&~I3&I4)|(~I0&~I1&~I2&I3&I4) ;

    GTP_LUT3 /* N2190_5 */ #(
            .INIT(8'b11111110))
        N2190_5 (
            .Z (N2190),
            .I0 (N520),
            .I1 (_N58438),
            .I2 (N150));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* N2195_inv */ #(
            .INIT(32'b11111101110101111111111111111111))
        N2195_inv_vname (
            .Z (N2195_inv),
            .I0 (_N58433),
            .I1 (norm_cmd_m[6]),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N58434));
    // defparam N2195_inv_vname.orig_name = N2195_inv;
	// LUT = (~I4)|(~I0)|(I1&I2)|(I1&I3)|(I2&I3)|(~I1&~I2&~I3) ;

    GTP_LUT4 /* N2197 */ #(
            .INIT(16'b1111111100000001))
        N2197_vname (
            .Z (N2197),
            .I0 (N329),
            .I1 (N338),
            .I2 (N545),
            .I3 (_N58440));
    // defparam N2197_vname.orig_name = N2197;
	// LUT = (I3)|(~I0&~I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:614

    GTP_LUT5 /* N2203_1 */ #(
            .INIT(32'b00001010001000000000000000000000))
        N2203_1 (
            .Z (_N58440),
            .I0 (_N58433),
            .I1 (norm_cmd_m[6]),
            .I2 (norm_cmd_m[7]),
            .I3 (norm_cmd_m[0]),
            .I4 (_N58434));
	// LUT = (I0&~I2&I3&I4)|(I0&~I1&I2&~I3&I4) ;

    GTP_DFF_PE /* \dcp2dfi_address[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[0]  (
            .Q (dcp2dfi_address[0]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[1]  (
            .Q (dcp2dfi_address[1]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[2]  (
            .Q (dcp2dfi_address[2]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[3]  (
            .Q (dcp2dfi_address[3]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[3]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[4]  (
            .Q (dcp2dfi_address[4]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[4]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[5]  (
            .Q (dcp2dfi_address[5]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[5]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[6]  (
            .Q (dcp2dfi_address[6]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[6]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[7]  (
            .Q (dcp2dfi_address[7]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[7]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[8]  (
            .Q (dcp2dfi_address[8]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[8]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[9]  (
            .Q (dcp2dfi_address[9]),
            .CE (N2049),
            .CLK (clk),
            .D (N2066[9]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_P /* \dcp2dfi_address[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[10]  (
            .Q (dcp2dfi_address[10]),
            .CLK (clk),
            .D (_N61927),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[11]  (
            .Q (dcp2dfi_address[11]),
            .CE (N2049),
            .CLK (clk),
            .D (N2054),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[12]  (
            .Q (dcp2dfi_address[12]),
            .CE (N2049),
            .CLK (clk),
            .D (N2048[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[13]  (
            .Q (dcp2dfi_address[13]),
            .CE (N2049),
            .CLK (clk),
            .D (N2048[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[14]  (
            .Q (dcp2dfi_address[14]),
            .CE (N2049),
            .CLK (clk),
            .D (N2048[2]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_PE /* \dcp2dfi_address[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[15]  (
            .Q (dcp2dfi_address[15]),
            .CE (N745),
            .CLK (clk),
            .D (N744[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[18]  (
            .Q (dcp2dfi_address[18]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[3]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[19]  (
            .Q (dcp2dfi_address[19]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[4]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[20]  (
            .Q (dcp2dfi_address[20]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[5]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[21]  (
            .Q (dcp2dfi_address[21]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[6]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[22]  (
            .Q (dcp2dfi_address[22]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[7]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[23]  (
            .Q (dcp2dfi_address[23]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[8]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_PE /* \dcp2dfi_address[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[24]  (
            .Q (dcp2dfi_address[24]),
            .CE (N745),
            .CLK (clk),
            .D (N1021[9]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_P /* \dcp2dfi_address[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_address[25]  (
            .Q (dcp2dfi_address[25]),
            .CLK (clk),
            .D (_N61925),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_LUT4 /* \dcp2dfi_address_ce_mux[10]  */ #(
            .INIT(16'b1111001111100010))
        \dcp2dfi_address_ce_mux[10]  (
            .Z (_N61927),
            .I0 (_N64154),
            .I1 (N528),
            .I2 (dcp2dfi_address[10]),
            .I3 (N150));
	// LUT = (I0&~I1)|(~I1&I3)|(I1&I2) ;

    GTP_LUT5M /* \dcp2dfi_address_ce_mux[25]  */ #(
            .INIT(32'b10101010101010100101000100010101))
        \dcp2dfi_address_ce_mux[25]  (
            .Z (_N61925),
            .I0 (dcp2dfi_address[25]),
            .I1 (_N58755),
            .I2 (norm_cmd_m[4]),
            .I3 (norm_cmd_m[3]),
            .I4 (N545),
            .ID (_N58784));
	// LUT = (~ID&~I2&~I3&~I4)|(~ID&I2&I3&~I4)|(~ID&~I1&~I4)|(I0&I4) ;

    GTP_DFF_CE /* \dcp2dfi_bank[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcp2dfi_bank[0]  (
            .Q (dcp2dfi_bank[0]),
            .C (N0),
            .CE (N1792),
            .CLK (clk),
            .D (N1791[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_CE /* \dcp2dfi_bank[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcp2dfi_bank[1]  (
            .Q (dcp2dfi_bank[1]),
            .C (N0),
            .CE (N1792),
            .CLK (clk),
            .D (N1791[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_CE /* \dcp2dfi_bank[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcp2dfi_bank[2]  (
            .Q (dcp2dfi_bank[2]),
            .C (N0),
            .CE (N1792),
            .CLK (clk),
            .D (N1791[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_CE /* \dcp2dfi_bank[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcp2dfi_bank[3]  (
            .Q (dcp2dfi_bank[3]),
            .C (N0),
            .CE (N750),
            .CLK (clk),
            .D (N749[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_CE /* \dcp2dfi_bank[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcp2dfi_bank[4]  (
            .Q (dcp2dfi_bank[4]),
            .C (N0),
            .CE (N750),
            .CLK (clk),
            .D (N749[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_CE /* \dcp2dfi_bank[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcp2dfi_bank[5]  (
            .Q (dcp2dfi_bank[5]),
            .C (N0),
            .CE (N750),
            .CLK (clk),
            .D (N749[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_P /* \dcp2dfi_cas_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_cas_n[0]  (
            .Q (dcp2dfi_cas_n[0]),
            .CLK (clk),
            .D (N2190),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_P /* \dcp2dfi_cas_n[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_cas_n[1]  (
            .Q (dcp2dfi_cas_n[1]),
            .CLK (clk),
            .D (N2197),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_P /* \dcp2dfi_cs_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_cs_n[0]  (
            .Q (dcp2dfi_cs_n[0]),
            .CLK (clk),
            .D (N150),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_P /* \dcp2dfi_cs_n[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_cs_n[1]  (
            .Q (dcp2dfi_cs_n[1]),
            .CLK (clk),
            .D (N312),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_C /* dcp2dfi_odt_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dcp2dfi_odt_0_vname (
            .Q (dcp2dfi_odt_0),
            .C (N0),
            .CLK (clk),
            .D (_N61928));
    // defparam dcp2dfi_odt_0_vname.orig_name = dcp2dfi_odt_0;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:691

    GTP_LUT5 /* dcp2dfi_odt_0_ce_mux */ #(
            .INIT(32'b11111111111111111010000010110000))
        dcp2dfi_odt_0_ce_mux (
            .Z (_N61928),
            .I0 (N329),
            .I1 (N366),
            .I2 (dcp2dfi_odt_0),
            .I3 (r_bwr_m),
            .I4 (_N58436));
	// LUT = (I4)|(I0&I2)|(~I1&I2&~I3) ;

    GTP_LUT1 /* dcp2dfi_odt_0_inv */ #(
            .INIT(2'b01))
        dcp2dfi_odt_0_inv (
            .Z (dcp2dfi_odt[0]),
            .I0 (dcp2dfi_odt_0));
	// LUT = ~I0 ;

    GTP_DFF_C /* dcp2dfi_odt_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dcp2dfi_odt_2_vname (
            .Q (dcp2dfi_odt_2),
            .C (N0),
            .CLK (clk),
            .D (_N61926));
    // defparam dcp2dfi_odt_2_vname.orig_name = dcp2dfi_odt_2;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:691

    GTP_LUT5M /* dcp2dfi_odt_2_ce_mux */ #(
            .INIT(32'b11111111110011011111111111001110))
        dcp2dfi_odt_2_ce_mux (
            .Z (_N61926),
            .I0 (_N64161),
            .I1 (_N58436),
            .I2 (_N58694),
            .I3 (N329),
            .I4 (N338),
            .ID (dcp2dfi_odt_2));
	// LUT = (ID&~I2&~I4)|(~I0&~I2&I4)|(I3)|(I1) ;

    GTP_LUT1 /* dcp2dfi_odt_2_inv */ #(
            .INIT(2'b01))
        dcp2dfi_odt_2_inv (
            .Z (dcp2dfi_odt[2]),
            .I0 (dcp2dfi_odt_2));
	// LUT = ~I0 ;

    GTP_DFF_P /* \dcp2dfi_ras_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_ras_n[0]  (
            .Q (dcp2dfi_ras_n[0]),
            .CLK (clk),
            .D (N2188_inv),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_P /* \dcp2dfi_ras_n[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_ras_n[1]  (
            .Q (dcp2dfi_ras_n[1]),
            .CLK (clk),
            .D (N2195_inv),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_P /* \dcp2dfi_we_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_we_n[0]  (
            .Q (dcp2dfi_we_n[0]),
            .CLK (clk),
            .D (N2192),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:543

    GTP_DFF_P /* \dcp2dfi_we_n[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \dcp2dfi_we_n[1]  (
            .Q (dcp2dfi_we_n[1]),
            .CLK (clk),
            .D (N2199),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:607

    GTP_DFF_C /* \mux_dfi_address[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[0]  (
            .Q (dfi_address[0]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[1]  (
            .Q (dfi_address[1]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[2]  (
            .Q (dfi_address[2]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[3]  (
            .Q (dfi_address[3]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[4]  (
            .Q (dfi_address[4]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[5]  (
            .Q (dfi_address[5]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[6]  (
            .Q (dfi_address[6]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[6]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[7]  (
            .Q (dfi_address[7]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[7]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[8]  (
            .Q (dfi_address[8]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[8]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[9]  (
            .Q (dfi_address[9]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[9]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[10]  (
            .Q (dfi_address[10]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[11]  (
            .Q (dfi_address[11]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[12]  (
            .Q (dfi_address[12]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[13]  (
            .Q (dfi_address[13]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[14]  (
            .Q (dfi_address[14]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[15]  (
            .Q (dfi_address[30]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[18]  (
            .Q (dfi_address[33]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[19]  (
            .Q (dfi_address[34]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[20]  (
            .Q (dfi_address[35]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[21]  (
            .Q (dfi_address[36]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[22]  (
            .Q (dfi_address[37]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[23]  (
            .Q (dfi_address[38]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[24]  (
            .Q (dfi_address[39]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_address[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_address[25]  (
            .Q (dfi_address[40]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_address[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_bank[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_bank[0]  (
            .Q (dfi_bank[0]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_bank[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_bank[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_bank[1]  (
            .Q (dfi_bank[1]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_bank[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_bank[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_bank[2]  (
            .Q (dfi_bank[2]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_bank[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_bank[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_bank[3]  (
            .Q (dfi_bank[6]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_bank[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_bank[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_bank[4]  (
            .Q (dfi_bank[7]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_bank[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_bank[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_bank[5]  (
            .Q (dfi_bank[8]),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_bank[5]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_cas_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_cas_n[0]  (
            .Q (dfi_cas_n[0]),
            .CLK (clk),
            .D (dcp2dfi_cas_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_cas_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_cas_n[2]  (
            .Q (dfi_cas_n[2]),
            .CLK (clk),
            .D (dcp2dfi_cas_n[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_cke[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_cke[0]  (
            .Q (dfi_cke[0]),
            .C (N0),
            .CLK (clk),
            .D (1'b1));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_cs_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_cs_n[0]  (
            .Q (dfi_cs_n[0]),
            .CLK (clk),
            .D (dcp2dfi_cs_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_cs_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_cs_n[2]  (
            .Q (dfi_cs_n[2]),
            .CLK (clk),
            .D (dcp2dfi_cs_n[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_odt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_odt[0]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/dfi_odt [0] ),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_odt[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* \mux_dfi_odt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mux_dfi_odt[2]  (
            .Q (\axi_ctrl_inst/HMIC_S_inst/dfi_odt [2] ),
            .C (N0),
            .CLK (clk),
            .D (dcp2dfi_odt[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_ras_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_ras_n[0]  (
            .Q (dfi_ras_n[0]),
            .CLK (clk),
            .D (dcp2dfi_ras_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_ras_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_ras_n[2]  (
            .Q (dfi_ras_n[2]),
            .CLK (clk),
            .D (dcp2dfi_ras_n[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_we_n[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_we_n[0]  (
            .Q (dfi_we_n[0]),
            .CLK (clk),
            .D (dcp2dfi_we_n[0]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_P /* \mux_dfi_we_n[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \mux_dfi_we_n[2]  (
            .Q (dfi_we_n[2]),
            .CLK (clk),
            .D (dcp2dfi_we_n[1]),
            .P (N0));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:743

    GTP_DFF_C /* r_brd_m */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_brd_m_vname (
            .Q (r_brd_m),
            .C (N0),
            .CLK (clk),
            .D (N329));
    // defparam r_brd_m_vname.orig_name = r_brd_m;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:675

    GTP_DFF_C /* r_bwr_m */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_bwr_m_vname (
            .Q (r_bwr_m),
            .C (N0),
            .CLK (clk),
            .D (N338));
    // defparam r_bwr_m_vname.orig_name = r_bwr_m;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp:683


endmodule


module ipsxb_mcdq_reg_fifo2_v1_2
(
    input [27:0] \axi_ctrl_inst/axi_araddr ,
    input [27:0] \axi_ctrl_inst/axi_awaddr ,
    input [37:0] data_in,
    input N2,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ,
    input \axi_ctrl_inst/axi_arvalid ,
    input \axi_ctrl_inst/axi_arvalid_inv ,
    input \axi_ctrl_inst/axi_awvalid ,
    input clk,
    input fifo_read,
    input wptr,
    output [37:0] data_out,
    output data_valid_0,
    output data_valid_1
);
    wire N6;
    wire N10;
    wire N14;
    wire _N42643;
    wire _N42665;
    wire _N42702;
    wire _N42761;
    wire _N42780;
    wire _N42829;
    wire _N42862;
    wire _N42898;
    wire _N42929;
    wire _N42988;
    wire _N43005;
    wire _N43052;
    wire _N43079;
    wire _N43135;
    wire _N43173;
    wire _N43267;
    wire _N43310;
    wire _N43345;
    wire _N43377;
    wire _N43411;
    wire _N43463;
    wire _N43509;
    wire _N43533;
    wire _N43571;
    wire _N43602;
    wire _N43638;
    wire _N43672;
    wire _N43701;
    wire _N43737;
    wire _N43768;
    wire _N43806;
    wire _N43840;
    wire _N43869;
    wire _N43903;
    wire _N43936;
    wire _N43970;
    wire _N44003;
    wire _N44035;
    wire _N44073;
    wire _N44109;
    wire _N44149;
    wire _N44173;
    wire _N44210;
    wire _N44238;
    wire _N44271;
    wire _N61932;
    wire _N61933;
    wire [37:0] data_0;
    wire [37:0] data_1;
    wire rptr;

    GTP_LUT1 /* N6 */ #(
            .INIT(2'b01))
        N6_vname (
            .Z (N6),
            .I0 (rptr));
    // defparam N6_vname.orig_name = N6;
	// LUT = ~I0 ;

    GTP_LUT5 /* N10 */ #(
            .INIT(32'b00000011001100110000001000100010))
        N10_vname (
            .Z (N10),
            .I0 (\axi_ctrl_inst/axi_awvalid ),
            .I1 (wptr),
            .I2 (data_valid_0),
            .I3 (data_valid_1),
            .I4 (\axi_ctrl_inst/axi_arvalid ));
    // defparam N10_vname.orig_name = N10;
	// LUT = (I0&~I1&~I3)|(~I1&~I3&I4)|(I0&~I1&~I2)|(~I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:130

    GTP_LUT5 /* N14 */ #(
            .INIT(32'b00001100110011000000100010001000))
        N14_vname (
            .Z (N14),
            .I0 (\axi_ctrl_inst/axi_awvalid ),
            .I1 (wptr),
            .I2 (data_valid_0),
            .I3 (data_valid_1),
            .I4 (\axi_ctrl_inst/axi_arvalid ));
    // defparam N14_vname.orig_name = N14;
	// LUT = (I0&I1&~I3)|(I1&~I3&I4)|(I0&I1&~I2)|(I1&~I2&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:138

    GTP_LUT3 /* N35_13 */ #(
            .INIT(8'b10101100))
        N35_13 (
            .Z (data_out[13]),
            .I0 (data_1[13]),
            .I1 (data_0[13]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_14 */ #(
            .INIT(8'b10101100))
        N35_14 (
            .Z (data_out[14]),
            .I0 (data_1[14]),
            .I1 (data_0[14]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_15 */ #(
            .INIT(8'b10101100))
        N35_15 (
            .Z (data_out[15]),
            .I0 (data_1[15]),
            .I1 (data_0[15]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_16 */ #(
            .INIT(8'b10101100))
        N35_16 (
            .Z (data_out[16]),
            .I0 (data_1[16]),
            .I1 (data_0[16]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_17 */ #(
            .INIT(8'b10101100))
        N35_17 (
            .Z (data_out[17]),
            .I0 (data_1[17]),
            .I1 (data_0[17]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_18 */ #(
            .INIT(8'b10101100))
        N35_18 (
            .Z (data_out[18]),
            .I0 (data_1[18]),
            .I1 (data_0[18]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_19 */ #(
            .INIT(8'b10101100))
        N35_19 (
            .Z (data_out[19]),
            .I0 (data_1[19]),
            .I1 (data_0[19]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_20 */ #(
            .INIT(8'b10101100))
        N35_20 (
            .Z (data_out[20]),
            .I0 (data_1[20]),
            .I1 (data_0[20]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_21 */ #(
            .INIT(8'b10101100))
        N35_21 (
            .Z (data_out[21]),
            .I0 (data_1[21]),
            .I1 (data_0[21]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_22 */ #(
            .INIT(8'b10101100))
        N35_22 (
            .Z (data_out[22]),
            .I0 (data_1[22]),
            .I1 (data_0[22]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_23 */ #(
            .INIT(8'b10101100))
        N35_23 (
            .Z (data_out[23]),
            .I0 (data_1[23]),
            .I1 (data_0[23]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_24 */ #(
            .INIT(8'b10101100))
        N35_24 (
            .Z (data_out[24]),
            .I0 (data_1[24]),
            .I1 (data_0[24]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_25 */ #(
            .INIT(8'b10101100))
        N35_25 (
            .Z (data_out[25]),
            .I0 (data_1[25]),
            .I1 (data_0[25]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_26 */ #(
            .INIT(8'b10101100))
        N35_26 (
            .Z (data_out[26]),
            .I0 (data_1[26]),
            .I1 (data_0[26]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_27 */ #(
            .INIT(8'b10101100))
        N35_27 (
            .Z (data_out[27]),
            .I0 (data_1[27]),
            .I1 (data_0[27]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_28 */ #(
            .INIT(8'b10101100))
        N35_28 (
            .Z (data_out[28]),
            .I0 (data_1[28]),
            .I1 (data_0[28]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_29 */ #(
            .INIT(8'b10101100))
        N35_29 (
            .Z (data_out[29]),
            .I0 (data_1[29]),
            .I1 (data_0[29]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_30 */ #(
            .INIT(8'b10101100))
        N35_30 (
            .Z (data_out[30]),
            .I0 (data_1[30]),
            .I1 (data_0[30]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_31 */ #(
            .INIT(8'b10101100))
        N35_31 (
            .Z (data_out[31]),
            .I0 (data_1[31]),
            .I1 (data_0[31]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_32 */ #(
            .INIT(8'b10101100))
        N35_32 (
            .Z (data_out[32]),
            .I0 (data_1[32]),
            .I1 (data_0[32]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_33 */ #(
            .INIT(8'b10101100))
        N35_33 (
            .Z (data_out[33]),
            .I0 (data_1[33]),
            .I1 (data_0[33]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_34 */ #(
            .INIT(8'b10101100))
        N35_34 (
            .Z (data_out[34]),
            .I0 (data_1[34]),
            .I1 (data_0[34]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_35 */ #(
            .INIT(8'b10101100))
        N35_35 (
            .Z (data_out[35]),
            .I0 (data_1[35]),
            .I1 (data_0[35]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_37 */ #(
            .INIT(8'b10101100))
        N35_37 (
            .Z (data_out[37]),
            .I0 (data_1[37]),
            .I1 (data_0[37]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_DFF_CE /* \data_0[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[13]  (
            .Q (data_0[13]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42643));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[14]  (
            .Q (data_0[14]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42665));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[15]  (
            .Q (data_0[15]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42702));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[16]  (
            .Q (data_0[16]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42761));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[17]  (
            .Q (data_0[17]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42780));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[18]  (
            .Q (data_0[18]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42829));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[19]  (
            .Q (data_0[19]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42862));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[20]  (
            .Q (data_0[20]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42898));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[21]  (
            .Q (data_0[21]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42929));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[22]  (
            .Q (data_0[22]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N42988));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[23]  (
            .Q (data_0[23]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43005));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[24]  (
            .Q (data_0[24]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43052));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[25]  (
            .Q (data_0[25]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43079));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[26]  (
            .Q (data_0[26]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43135));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[27]  (
            .Q (data_0[27]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43173));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[28]  (
            .Q (data_0[28]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[29]  (
            .Q (data_0[29]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43267));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[30]  (
            .Q (data_0[30]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43310));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[31]  (
            .Q (data_0[31]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43345));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[32]  (
            .Q (data_0[32]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43377));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[33]  (
            .Q (data_0[33]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43411));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[34]  (
            .Q (data_0[34]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43463));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[35]  (
            .Q (data_0[35]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (_N43509));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_LUT3 /* \data_0[37:0]_0  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_0  (
            .Z (_N42643),
            .I0 (\axi_ctrl_inst/axi_awaddr [5] ),
            .I1 (\axi_ctrl_inst/axi_araddr [5] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_1  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_1  (
            .Z (_N42665),
            .I0 (\axi_ctrl_inst/axi_awaddr [6] ),
            .I1 (\axi_ctrl_inst/axi_araddr [6] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_2  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_2  (
            .Z (_N42702),
            .I0 (\axi_ctrl_inst/axi_awaddr [7] ),
            .I1 (\axi_ctrl_inst/axi_araddr [7] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_3  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_3  (
            .Z (_N42761),
            .I0 (\axi_ctrl_inst/axi_awaddr [8] ),
            .I1 (\axi_ctrl_inst/axi_araddr [8] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_4  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_4  (
            .Z (_N42780),
            .I0 (\axi_ctrl_inst/axi_awaddr [9] ),
            .I1 (\axi_ctrl_inst/axi_araddr [9] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_5  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_5  (
            .Z (_N42829),
            .I0 (\axi_ctrl_inst/axi_awaddr [10] ),
            .I1 (\axi_ctrl_inst/axi_araddr [10] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_6  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_6  (
            .Z (_N42862),
            .I0 (\axi_ctrl_inst/axi_awaddr [11] ),
            .I1 (\axi_ctrl_inst/axi_araddr [11] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_7  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_7  (
            .Z (_N42898),
            .I0 (\axi_ctrl_inst/axi_awaddr [12] ),
            .I1 (\axi_ctrl_inst/axi_araddr [12] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_8  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_8  (
            .Z (_N42929),
            .I0 (\axi_ctrl_inst/axi_awaddr [13] ),
            .I1 (\axi_ctrl_inst/axi_araddr [13] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_9  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_9  (
            .Z (_N42988),
            .I0 (\axi_ctrl_inst/axi_awaddr [14] ),
            .I1 (\axi_ctrl_inst/axi_araddr [14] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_10  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_10  (
            .Z (_N43005),
            .I0 (\axi_ctrl_inst/axi_awaddr [15] ),
            .I1 (\axi_ctrl_inst/axi_araddr [15] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_131  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_131  (
            .Z (_N43052),
            .I0 (\axi_ctrl_inst/axi_awaddr [16] ),
            .I1 (\axi_ctrl_inst/axi_araddr [16] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_154  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_154  (
            .Z (_N43079),
            .I0 (\axi_ctrl_inst/axi_awaddr [17] ),
            .I1 (\axi_ctrl_inst/axi_araddr [17] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_202  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_202  (
            .Z (_N43135),
            .I0 (\axi_ctrl_inst/axi_awaddr [18] ),
            .I1 (\axi_ctrl_inst/axi_araddr [18] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_234  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_234  (
            .Z (_N43173),
            .I0 (\axi_ctrl_inst/axi_awaddr [19] ),
            .I1 (\axi_ctrl_inst/axi_araddr [19] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_314  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_314  (
            .Z (_N43267),
            .I0 (\axi_ctrl_inst/axi_awaddr [21] ),
            .I1 (\axi_ctrl_inst/axi_araddr [21] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_351  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_351  (
            .Z (_N43310),
            .I0 (\axi_ctrl_inst/axi_awaddr [22] ),
            .I1 (\axi_ctrl_inst/axi_araddr [22] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_381  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_381  (
            .Z (_N43345),
            .I0 (\axi_ctrl_inst/axi_awaddr [23] ),
            .I1 (\axi_ctrl_inst/axi_araddr [23] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_409  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_409  (
            .Z (_N43377),
            .I0 (\axi_ctrl_inst/axi_awaddr [24] ),
            .I1 (\axi_ctrl_inst/axi_araddr [24] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_437  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_437  (
            .Z (_N43411),
            .I0 (\axi_ctrl_inst/axi_awaddr [25] ),
            .I1 (\axi_ctrl_inst/axi_araddr [25] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_480  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_480  (
            .Z (_N43463),
            .I0 (\axi_ctrl_inst/axi_awaddr [26] ),
            .I1 (\axi_ctrl_inst/axi_araddr [26] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_LUT3 /* \data_0[37:0]_520  */ #(
            .INIT(8'b10101100))
        \data_0[37:0]_520  (
            .Z (_N43509),
            .I0 (\axi_ctrl_inst/axi_awaddr [27] ),
            .I1 (\axi_ctrl_inst/axi_araddr [27] ),
            .I2 (\axi_ctrl_inst/axi_awvalid ));
	// LUT = (I1&~I2)|(I0&I2) ;

    GTP_DFF_CE /* \data_0[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[37]  (
            .Q (data_0[37]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (\axi_ctrl_inst/axi_awvalid ));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[13]  (
            .Q (data_1[13]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43533));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[14]  (
            .Q (data_1[14]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43571));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[15]  (
            .Q (data_1[15]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43602));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[16]  (
            .Q (data_1[16]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43638));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[17]  (
            .Q (data_1[17]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43672));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[18]  (
            .Q (data_1[18]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43701));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[19]  (
            .Q (data_1[19]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43737));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[20]  (
            .Q (data_1[20]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43768));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[21]  (
            .Q (data_1[21]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43806));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[22]  (
            .Q (data_1[22]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43840));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[23]  (
            .Q (data_1[23]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43869));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[24]  (
            .Q (data_1[24]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43903));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[25]  (
            .Q (data_1[25]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43936));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[26]  (
            .Q (data_1[26]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N43970));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[27]  (
            .Q (data_1[27]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44003));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[28]  (
            .Q (data_1[28]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44035));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[29]  (
            .Q (data_1[29]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44073));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[30]  (
            .Q (data_1[30]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44109));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[31]  (
            .Q (data_1[31]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44149));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[32]  (
            .Q (data_1[32]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44173));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[33]  (
            .Q (data_1[33]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44210));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[34]  (
            .Q (data_1[34]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44238));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[35]  (
            .Q (data_1[35]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (_N44271));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_LUT3 /* \data_1[37:0]_4  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_4  (
            .Z (_N43533),
            .I0 (\axi_ctrl_inst/axi_awaddr [5] ),
            .I1 (\axi_ctrl_inst/axi_araddr [5] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_5  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_5  (
            .Z (_N43571),
            .I0 (\axi_ctrl_inst/axi_awaddr [6] ),
            .I1 (\axi_ctrl_inst/axi_araddr [6] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_6  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_6  (
            .Z (_N43602),
            .I0 (\axi_ctrl_inst/axi_awaddr [7] ),
            .I1 (\axi_ctrl_inst/axi_araddr [7] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_7  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_7  (
            .Z (_N43638),
            .I0 (\axi_ctrl_inst/axi_awaddr [8] ),
            .I1 (\axi_ctrl_inst/axi_araddr [8] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_8  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_8  (
            .Z (_N43672),
            .I0 (\axi_ctrl_inst/axi_awaddr [9] ),
            .I1 (\axi_ctrl_inst/axi_araddr [9] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_9  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_9  (
            .Z (_N43701),
            .I0 (\axi_ctrl_inst/axi_awaddr [10] ),
            .I1 (\axi_ctrl_inst/axi_araddr [10] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_10  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_10  (
            .Z (_N43737),
            .I0 (\axi_ctrl_inst/axi_awaddr [11] ),
            .I1 (\axi_ctrl_inst/axi_araddr [11] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_18  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_18  (
            .Z (_N43768),
            .I0 (\axi_ctrl_inst/axi_awaddr [12] ),
            .I1 (\axi_ctrl_inst/axi_araddr [12] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_25  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_25  (
            .Z (_N43806),
            .I0 (\axi_ctrl_inst/axi_awaddr [13] ),
            .I1 (\axi_ctrl_inst/axi_araddr [13] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_32  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_32  (
            .Z (_N43840),
            .I0 (\axi_ctrl_inst/axi_awaddr [14] ),
            .I1 (\axi_ctrl_inst/axi_araddr [14] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_35  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_35  (
            .Z (_N43869),
            .I0 (\axi_ctrl_inst/axi_awaddr [15] ),
            .I1 (\axi_ctrl_inst/axi_araddr [15] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_38  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_38  (
            .Z (_N43903),
            .I0 (\axi_ctrl_inst/axi_awaddr [16] ),
            .I1 (\axi_ctrl_inst/axi_araddr [16] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_41  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_41  (
            .Z (_N43936),
            .I0 (\axi_ctrl_inst/axi_awaddr [17] ),
            .I1 (\axi_ctrl_inst/axi_araddr [17] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_44  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_44  (
            .Z (_N43970),
            .I0 (\axi_ctrl_inst/axi_awaddr [18] ),
            .I1 (\axi_ctrl_inst/axi_araddr [18] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_47  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_47  (
            .Z (_N44003),
            .I0 (\axi_ctrl_inst/axi_awaddr [19] ),
            .I1 (\axi_ctrl_inst/axi_araddr [19] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_50  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_50  (
            .Z (_N44035),
            .I0 (\axi_ctrl_inst/axi_awaddr [20] ),
            .I1 (\axi_ctrl_inst/axi_araddr [20] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_57  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_57  (
            .Z (_N44073),
            .I0 (\axi_ctrl_inst/axi_awaddr [21] ),
            .I1 (\axi_ctrl_inst/axi_araddr [21] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_64  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_64  (
            .Z (_N44109),
            .I0 (\axi_ctrl_inst/axi_awaddr [22] ),
            .I1 (\axi_ctrl_inst/axi_araddr [22] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_75  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_75  (
            .Z (_N44149),
            .I0 (\axi_ctrl_inst/axi_awaddr [23] ),
            .I1 (\axi_ctrl_inst/axi_araddr [23] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_78  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_78  (
            .Z (_N44173),
            .I0 (\axi_ctrl_inst/axi_awaddr [24] ),
            .I1 (\axi_ctrl_inst/axi_araddr [24] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_85  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_85  (
            .Z (_N44210),
            .I0 (\axi_ctrl_inst/axi_awaddr [25] ),
            .I1 (\axi_ctrl_inst/axi_araddr [25] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_88  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_88  (
            .Z (_N44238),
            .I0 (\axi_ctrl_inst/axi_awaddr [26] ),
            .I1 (\axi_ctrl_inst/axi_araddr [26] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_LUT3 /* \data_1[37:0]_91  */ #(
            .INIT(8'b11001010))
        \data_1[37:0]_91  (
            .Z (_N44271),
            .I0 (\axi_ctrl_inst/axi_awaddr [27] ),
            .I1 (\axi_ctrl_inst/axi_araddr [27] ),
            .I2 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_DFF_CE /* \data_1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[37]  (
            .Q (data_1[37]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (\axi_ctrl_inst/axi_arvalid_inv ));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_C /* data_valid_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        data_valid_0_vname (
            .Q (data_valid_0),
            .C (N2),
            .CLK (clk),
            .D (_N61933));
    // defparam data_valid_0_vname.orig_name = data_valid_0;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:145

    GTP_LUT5 /* data_valid_0_ce_mux */ #(
            .INIT(32'b11111100111110001111100011111000))
        data_valid_0_ce_mux (
            .Z (_N61933),
            .I0 (rptr),
            .I1 (data_valid_0),
            .I2 (N10),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ));
	// LUT = (I2)|(I0&I1)|(I1&I3&I4) ;

    GTP_DFF_C /* data_valid_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        data_valid_1_vname (
            .Q (data_valid_1),
            .C (N2),
            .CLK (clk),
            .D (_N61932));
    // defparam data_valid_1_vname.orig_name = data_valid_1;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:155

    GTP_LUT5 /* data_valid_1_ce_mux */ #(
            .INIT(32'b11111100111101001111010011110100))
        data_valid_1_ce_mux (
            .Z (_N61932),
            .I0 (rptr),
            .I1 (data_valid_1),
            .I2 (N14),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .I4 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ));
	// LUT = (I2)|(~I0&I1)|(I1&I3&I4) ;

    GTP_DFF_CE /* rptr */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rptr_vname (
            .Q (rptr),
            .C (N2),
            .CE (fifo_read),
            .CLK (clk),
            .D (N6));
    // defparam rptr_vname.orig_name = rptr;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:118


endmodule


module ipsxb_mcdq_reg_fifo2_v1_2_1
(
    input [54:0] data_in,
    input N2,
    input clk,
    input data_in_valid,
    input data_out_ready,
    input fifo_read,
    input fifo_write,
    output [54:0] data_0,
    output [54:0] data_1,
    output [54:0] data_out,
    output data_valid_0,
    output data_valid_1,
    output rptr
);
    wire N10;
    wire N14;
    wire _N61930;
    wire _N61934;
    wire _N61935;
    wire _N61936;
    wire wptr;

    GTP_LUT4 /* N10 */ #(
            .INIT(16'b0000000001110000))
        N10_vname (
            .Z (N10),
            .I0 (data_valid_1),
            .I1 (data_valid_0),
            .I2 (data_in_valid),
            .I3 (wptr));
    // defparam N10_vname.orig_name = N10;
	// LUT = (~I1&I2&~I3)|(~I0&I2&~I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:130

    GTP_LUT4 /* N14 */ #(
            .INIT(16'b0111000000000000))
        N14_vname (
            .Z (N14),
            .I0 (data_valid_1),
            .I1 (data_valid_0),
            .I2 (data_in_valid),
            .I3 (wptr));
    // defparam N14_vname.orig_name = N14;
	// LUT = (~I1&I2&I3)|(~I0&I2&I3) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:138

    GTP_LUT3 /* N35_18 */ #(
            .INIT(8'b10101100))
        N35_18 (
            .Z (data_out[18]),
            .I0 (data_1[18]),
            .I1 (data_0[18]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_19 */ #(
            .INIT(8'b10101100))
        N35_19 (
            .Z (data_out[19]),
            .I0 (data_1[19]),
            .I1 (data_0[19]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_20 */ #(
            .INIT(8'b10101100))
        N35_20 (
            .Z (data_out[20]),
            .I0 (data_1[20]),
            .I1 (data_0[20]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_21 */ #(
            .INIT(8'b10101100))
        N35_21 (
            .Z (data_out[21]),
            .I0 (data_1[21]),
            .I1 (data_0[21]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_22 */ #(
            .INIT(8'b10101100))
        N35_22 (
            .Z (data_out[22]),
            .I0 (data_1[22]),
            .I1 (data_0[22]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_23 */ #(
            .INIT(8'b10101100))
        N35_23 (
            .Z (data_out[23]),
            .I0 (data_1[23]),
            .I1 (data_0[23]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_24 */ #(
            .INIT(8'b10101100))
        N35_24 (
            .Z (data_out[24]),
            .I0 (data_1[24]),
            .I1 (data_0[24]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_25 */ #(
            .INIT(8'b10101100))
        N35_25 (
            .Z (data_out[25]),
            .I0 (data_1[25]),
            .I1 (data_0[25]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_26 */ #(
            .INIT(8'b10101100))
        N35_26 (
            .Z (data_out[26]),
            .I0 (data_1[26]),
            .I1 (data_0[26]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_27 */ #(
            .INIT(8'b10101100))
        N35_27 (
            .Z (data_out[27]),
            .I0 (data_1[27]),
            .I1 (data_0[27]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_28 */ #(
            .INIT(8'b10101100))
        N35_28 (
            .Z (data_out[28]),
            .I0 (data_1[28]),
            .I1 (data_0[28]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_29 */ #(
            .INIT(8'b10101100))
        N35_29 (
            .Z (data_out[29]),
            .I0 (data_1[29]),
            .I1 (data_0[29]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_30 */ #(
            .INIT(8'b10101100))
        N35_30 (
            .Z (data_out[30]),
            .I0 (data_1[30]),
            .I1 (data_0[30]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_31 */ #(
            .INIT(8'b10101100))
        N35_31 (
            .Z (data_out[31]),
            .I0 (data_1[31]),
            .I1 (data_0[31]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_32 */ #(
            .INIT(8'b10101100))
        N35_32 (
            .Z (data_out[32]),
            .I0 (data_1[32]),
            .I1 (data_0[32]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_33 */ #(
            .INIT(8'b10101100))
        N35_33 (
            .Z (data_out[33]),
            .I0 (data_1[33]),
            .I1 (data_0[33]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_34 */ #(
            .INIT(8'b10101100))
        N35_34 (
            .Z (data_out[34]),
            .I0 (data_1[34]),
            .I1 (data_0[34]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_LUT3 /* N35_35 */ #(
            .INIT(8'b10101100))
        N35_35 (
            .Z (data_out[35]),
            .I0 (data_1[35]),
            .I1 (data_0[35]),
            .I2 (rptr));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:166

    GTP_DFF_CE /* \data_0[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[13]  (
            .Q (data_0[13]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[14]  (
            .Q (data_0[14]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[15]  (
            .Q (data_0[15]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[16]  (
            .Q (data_0[16]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[17]  (
            .Q (data_0[17]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[18]  (
            .Q (data_0[18]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[19]  (
            .Q (data_0[19]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[20]  (
            .Q (data_0[20]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[21]  (
            .Q (data_0[21]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[22]  (
            .Q (data_0[22]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[23]  (
            .Q (data_0[23]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[24]  (
            .Q (data_0[24]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[25]  (
            .Q (data_0[25]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[26]  (
            .Q (data_0[26]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[27]  (
            .Q (data_0[27]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[28]  (
            .Q (data_0[28]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[29]  (
            .Q (data_0[29]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[30]  (
            .Q (data_0[30]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[31]  (
            .Q (data_0[31]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[32]  (
            .Q (data_0[32]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[33]  (
            .Q (data_0[33]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[33]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[34]  (
            .Q (data_0[34]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[34]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[35]  (
            .Q (data_0[35]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[35]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[37]  (
            .Q (data_0[37]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[37]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[39]  (
            .Q (data_0[39]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[39]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[40]  (
            .Q (data_0[40]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[41]  (
            .Q (data_0[41]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[41]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[42]  (
            .Q (data_0[42]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[43]  (
            .Q (data_0[43]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[43]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[44]  (
            .Q (data_0[44]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[44]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[45]  (
            .Q (data_0[45]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[45]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[46]  (
            .Q (data_0[46]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[46]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[47]  (
            .Q (data_0[47]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[47]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[48]  (
            .Q (data_0[48]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[48]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[49]  (
            .Q (data_0[49]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[49]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[50]  (
            .Q (data_0[50]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[50]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[51]  (
            .Q (data_0[51]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[51]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[52]  (
            .Q (data_0[52]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[52]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[53]  (
            .Q (data_0[53]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[53]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_0[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_0[54]  (
            .Q (data_0[54]),
            .C (N2),
            .CE (N10),
            .CLK (clk),
            .D (data_in[54]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:126

    GTP_DFF_CE /* \data_1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[13]  (
            .Q (data_1[13]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[14]  (
            .Q (data_1[14]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[15]  (
            .Q (data_1[15]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[16]  (
            .Q (data_1[16]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[17]  (
            .Q (data_1[17]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[18]  (
            .Q (data_1[18]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[19]  (
            .Q (data_1[19]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[20]  (
            .Q (data_1[20]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[21]  (
            .Q (data_1[21]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[22]  (
            .Q (data_1[22]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[23]  (
            .Q (data_1[23]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[24]  (
            .Q (data_1[24]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[25]  (
            .Q (data_1[25]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[26]  (
            .Q (data_1[26]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[27]  (
            .Q (data_1[27]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[28]  (
            .Q (data_1[28]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[29]  (
            .Q (data_1[29]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[30]  (
            .Q (data_1[30]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[31]  (
            .Q (data_1[31]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[32]  (
            .Q (data_1[32]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[33]  (
            .Q (data_1[33]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[33]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[34]  (
            .Q (data_1[34]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[34]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[35]  (
            .Q (data_1[35]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[35]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[37]  (
            .Q (data_1[37]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[37]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[39]  (
            .Q (data_1[39]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[39]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[40]  (
            .Q (data_1[40]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[40]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[41]  (
            .Q (data_1[41]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[41]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[42]  (
            .Q (data_1[42]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[42]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[43]  (
            .Q (data_1[43]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[43]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[44]  (
            .Q (data_1[44]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[44]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[45]  (
            .Q (data_1[45]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[45]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[46]  (
            .Q (data_1[46]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[46]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[47]  (
            .Q (data_1[47]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[47]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[48]  (
            .Q (data_1[48]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[48]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[49]  (
            .Q (data_1[49]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[49]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[50]  (
            .Q (data_1[50]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[50]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[51]  (
            .Q (data_1[51]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[51]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[52]  (
            .Q (data_1[52]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[52]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[53]  (
            .Q (data_1[53]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[53]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_CE /* \data_1[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_1[54]  (
            .Q (data_1[54]),
            .C (N2),
            .CE (N14),
            .CLK (clk),
            .D (data_in[54]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:134

    GTP_DFF_C /* data_valid_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        data_valid_0_vname (
            .Q (data_valid_0),
            .C (N2),
            .CLK (clk),
            .D (_N61934));
    // defparam data_valid_0_vname.orig_name = data_valid_0;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:145

    GTP_LUT5 /* data_valid_0_ce_mux */ #(
            .INIT(32'b11011111000011111101110100000000))
        data_valid_0_ce_mux (
            .Z (_N61934),
            .I0 (fifo_read),
            .I1 (rptr),
            .I2 (wptr),
            .I3 (data_valid_0),
            .I4 (fifo_write));
	// LUT = (~I2&I4)|(~I0&I3)|(I1&I3) ;

    GTP_DFF_C /* data_valid_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        data_valid_1_vname (
            .Q (data_valid_1),
            .C (N2),
            .CLK (clk),
            .D (_N61935));
    // defparam data_valid_1_vname.orig_name = data_valid_1;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:155

    GTP_LUT5 /* data_valid_1_ce_mux */ #(
            .INIT(32'b11110111111100000111011100000000))
        data_valid_1_ce_mux (
            .Z (_N61935),
            .I0 (fifo_read),
            .I1 (rptr),
            .I2 (wptr),
            .I3 (data_valid_1),
            .I4 (fifo_write));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I4) ;

    GTP_DFF_C /* rptr */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rptr_vname (
            .Q (rptr),
            .C (N2),
            .CLK (clk),
            .D (_N61936));
    // defparam rptr_vname.orig_name = rptr;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:118

    GTP_LUT4 /* rptr_ce_mux */ #(
            .INIT(16'b0001111111100000))
        rptr_ce_mux (
            .Z (_N61936),
            .I0 (data_valid_1),
            .I1 (data_valid_0),
            .I2 (data_out_ready),
            .I3 (rptr));
	// LUT = (~I2&I3)|(I0&I2&~I3)|(I1&I2&~I3)|(~I0&~I1&I3) ;

    GTP_DFF_C /* wptr */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wptr_vname (
            .Q (wptr),
            .C (N2),
            .CLK (clk),
            .D (_N61930));
    // defparam wptr_vname.orig_name = wptr;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp:110

    GTP_LUT4 /* wptr_ce_mux */ #(
            .INIT(16'b1000111101110000))
        wptr_ce_mux (
            .Z (_N61930),
            .I0 (data_valid_1),
            .I1 (data_valid_0),
            .I2 (data_in_valid),
            .I3 (wptr));
	// LUT = (~I2&I3)|(~I1&I2&~I3)|(~I0&I2&~I3)|(I0&I1&I3) ;


endmodule


module ipsxb_mcdq_ui_axi_v1_2
(
    input [27:0] axi_araddr,
    input [27:0] axi_awaddr,
    input N1,
    input axi_arvalid,
    input axi_awvalid,
    input \axi_ctrl_inst/axi_arvalid_inv ,
    input clk,
    input \u_user_cmd_fifo/fifo_read ,
    input user_cmd_ready,
    output [54:0] \u_user_cmd_fifo/data_0 ,
    output [54:0] \u_user_cmd_fifo/data_1 ,
    output [27:0] user_addr,
    output \mcdq_reg_fifo2/data_valid_0 ,
    output \mcdq_reg_fifo2/data_valid_1 ,
    output ptr,
    output \u_user_cmd_fifo/data_valid_0 ,
    output \u_user_cmd_fifo/data_valid_1 ,
    output \u_user_cmd_fifo/rptr 
);
    wire N54;
    wire N63;
    wire N185;
    wire [15:0] \N185.co ;
    wire N254;
    wire N258;
    wire N262;
    wire N266;
    wire N270;
    wire N274;
    wire N278;
    wire N282;
    wire _N10396;
    wire _N10397;
    wire _N10398;
    wire _N10399;
    wire _N10400;
    wire _N10401;
    wire _N10402;
    wire _N10403;
    wire _N10404;
    wire _N10405;
    wire _N10406;
    wire _N10407;
    wire _N10408;
    wire _N10409;
    wire _N10410;
    wire _N10441;
    wire _N10442;
    wire _N10443;
    wire _N10444;
    wire _N10445;
    wire _N10446;
    wire _N10447;
    wire _N10448;
    wire _N10449;
    wire _N10450;
    wire _N10451;
    wire _N10452;
    wire _N10453;
    wire _N10454;
    wire _N10455;
    wire _N61929;
    wire _N61931;
    wire [37:0] data_out;
    wire [14:0] old_row_addr;
    wire [14:0] \old_row_addr_array[0] ;
    wire [14:0] \old_row_addr_array[1] ;
    wire [14:0] \old_row_addr_array[2] ;
    wire [14:0] \old_row_addr_array[3] ;
    wire [14:0] \old_row_addr_array[4] ;
    wire [14:0] \old_row_addr_array[5] ;
    wire [14:0] \old_row_addr_array[6] ;
    wire [14:0] \old_row_addr_array[7] ;
    wire [27:0] pre_addr;
    wire pre_data_in_valid;
    wire pre_write;
    wire row_addr_diff;
    wire [27:0] ui_addr;
    wire \mcdq_reg_fifo2_data_out[0]_floating ;
    wire \mcdq_reg_fifo2_data_out[1]_floating ;
    wire \mcdq_reg_fifo2_data_out[2]_floating ;
    wire \mcdq_reg_fifo2_data_out[3]_floating ;
    wire \mcdq_reg_fifo2_data_out[4]_floating ;
    wire \mcdq_reg_fifo2_data_out[5]_floating ;
    wire \mcdq_reg_fifo2_data_out[6]_floating ;
    wire \mcdq_reg_fifo2_data_out[7]_floating ;
    wire \mcdq_reg_fifo2_data_out[8]_floating ;
    wire \mcdq_reg_fifo2_data_out[9]_floating ;
    wire \mcdq_reg_fifo2_data_out[10]_floating ;
    wire \mcdq_reg_fifo2_data_out[11]_floating ;
    wire \mcdq_reg_fifo2_data_out[12]_floating ;
    wire \mcdq_reg_fifo2_data_out[36]_floating ;
    wire \u_user_cmd_fifo_data_0[0]_floating ;
    wire \u_user_cmd_fifo_data_0[1]_floating ;
    wire \u_user_cmd_fifo_data_0[2]_floating ;
    wire \u_user_cmd_fifo_data_0[3]_floating ;
    wire \u_user_cmd_fifo_data_0[4]_floating ;
    wire \u_user_cmd_fifo_data_0[5]_floating ;
    wire \u_user_cmd_fifo_data_0[6]_floating ;
    wire \u_user_cmd_fifo_data_0[7]_floating ;
    wire \u_user_cmd_fifo_data_0[8]_floating ;
    wire \u_user_cmd_fifo_data_0[9]_floating ;
    wire \u_user_cmd_fifo_data_0[10]_floating ;
    wire \u_user_cmd_fifo_data_0[11]_floating ;
    wire \u_user_cmd_fifo_data_0[12]_floating ;
    wire \u_user_cmd_fifo_data_0[36]_floating ;
    wire \u_user_cmd_fifo_data_0[38]_floating ;
    wire \u_user_cmd_fifo_data_1[0]_floating ;
    wire \u_user_cmd_fifo_data_1[1]_floating ;
    wire \u_user_cmd_fifo_data_1[2]_floating ;
    wire \u_user_cmd_fifo_data_1[3]_floating ;
    wire \u_user_cmd_fifo_data_1[4]_floating ;
    wire \u_user_cmd_fifo_data_1[5]_floating ;
    wire \u_user_cmd_fifo_data_1[6]_floating ;
    wire \u_user_cmd_fifo_data_1[7]_floating ;
    wire \u_user_cmd_fifo_data_1[8]_floating ;
    wire \u_user_cmd_fifo_data_1[9]_floating ;
    wire \u_user_cmd_fifo_data_1[10]_floating ;
    wire \u_user_cmd_fifo_data_1[11]_floating ;
    wire \u_user_cmd_fifo_data_1[12]_floating ;
    wire \u_user_cmd_fifo_data_1[36]_floating ;
    wire \u_user_cmd_fifo_data_1[38]_floating ;
    wire \u_user_cmd_fifo_data_out[0]_floating ;
    wire \u_user_cmd_fifo_data_out[1]_floating ;
    wire \u_user_cmd_fifo_data_out[2]_floating ;
    wire \u_user_cmd_fifo_data_out[3]_floating ;
    wire \u_user_cmd_fifo_data_out[4]_floating ;
    wire \u_user_cmd_fifo_data_out[5]_floating ;
    wire \u_user_cmd_fifo_data_out[6]_floating ;
    wire \u_user_cmd_fifo_data_out[7]_floating ;
    wire \u_user_cmd_fifo_data_out[8]_floating ;
    wire \u_user_cmd_fifo_data_out[9]_floating ;
    wire \u_user_cmd_fifo_data_out[10]_floating ;
    wire \u_user_cmd_fifo_data_out[11]_floating ;
    wire \u_user_cmd_fifo_data_out[12]_floating ;
    wire \u_user_cmd_fifo_data_out[13]_floating ;
    wire \u_user_cmd_fifo_data_out[14]_floating ;
    wire \u_user_cmd_fifo_data_out[15]_floating ;
    wire \u_user_cmd_fifo_data_out[16]_floating ;
    wire \u_user_cmd_fifo_data_out[17]_floating ;
    wire \u_user_cmd_fifo_data_out[36]_floating ;
    wire \u_user_cmd_fifo_data_out[37]_floating ;
    wire \u_user_cmd_fifo_data_out[38]_floating ;
    wire \u_user_cmd_fifo_data_out[39]_floating ;
    wire \u_user_cmd_fifo_data_out[40]_floating ;
    wire \u_user_cmd_fifo_data_out[41]_floating ;
    wire \u_user_cmd_fifo_data_out[42]_floating ;
    wire \u_user_cmd_fifo_data_out[43]_floating ;
    wire \u_user_cmd_fifo_data_out[44]_floating ;
    wire \u_user_cmd_fifo_data_out[45]_floating ;
    wire \u_user_cmd_fifo_data_out[46]_floating ;
    wire \u_user_cmd_fifo_data_out[47]_floating ;
    wire \u_user_cmd_fifo_data_out[48]_floating ;
    wire \u_user_cmd_fifo_data_out[49]_floating ;
    wire \u_user_cmd_fifo_data_out[50]_floating ;
    wire \u_user_cmd_fifo_data_out[51]_floating ;
    wire \u_user_cmd_fifo_data_out[52]_floating ;
    wire \u_user_cmd_fifo_data_out[53]_floating ;
    wire \u_user_cmd_fifo_data_out[54]_floating ;

    GTP_LUT5 /* \N27_1[15]  */ #(
            .INIT(32'b11111101001000001111000011110000))
        \N27_1[15]  (
            .Z (ui_addr[20]),
            .I0 (axi_awvalid),
            .I1 (ptr),
            .I2 (axi_awaddr[20]),
            .I3 (axi_araddr[20]),
            .I4 (axi_arvalid));
	// LUT = (I2&~I4)|(I0&~I1&I2)|(~I0&I3&I4)|(I1&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:397

    GTP_LUT4 /* N54 */ #(
            .INIT(16'b0101010011111100))
        N54_vname (
            .Z (N54),
            .I0 (\u_user_cmd_fifo/data_valid_0 ),
            .I1 (\mcdq_reg_fifo2/data_valid_0 ),
            .I2 (\mcdq_reg_fifo2/data_valid_1 ),
            .I3 (\u_user_cmd_fifo/data_valid_1 ));
    // defparam N54_vname.orig_name = N54;
	// LUT = (I1&~I3)|(I2&~I3)|(~I0&I1)|(~I0&I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:461

    GTP_LUT3 /* N63 */ #(
            .INIT(8'b01001100))
        N63_vname (
            .Z (N63),
            .I0 (\u_user_cmd_fifo/data_valid_0 ),
            .I1 (pre_data_in_valid),
            .I2 (\u_user_cmd_fifo/data_valid_1 ));
    // defparam N63_vname.orig_name = N63;
	// LUT = (I1&~I2)|(~I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:480

    GTP_LUT5M /* \N184_4[0]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[0]  (
            .Z (_N10396),
            .I0 (\old_row_addr_array[5] [0] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [0] ),
            .I3 (\old_row_addr_array[3] [0] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [0] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[1]  (
            .Z (_N10397),
            .I0 (\old_row_addr_array[5] [1] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [1] ),
            .I3 (\old_row_addr_array[3] [1] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[2]  (
            .Z (_N10398),
            .I0 (\old_row_addr_array[5] [2] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [2] ),
            .I3 (\old_row_addr_array[3] [2] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [2] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[3]  (
            .Z (_N10399),
            .I0 (\old_row_addr_array[5] [3] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [3] ),
            .I3 (\old_row_addr_array[3] [3] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [3] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[4]  (
            .Z (_N10400),
            .I0 (\old_row_addr_array[5] [4] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [4] ),
            .I3 (\old_row_addr_array[3] [4] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [4] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[5]  (
            .Z (_N10401),
            .I0 (\old_row_addr_array[5] [5] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [5] ),
            .I3 (\old_row_addr_array[3] [5] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [5] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[6]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[6]  (
            .Z (_N10402),
            .I0 (\old_row_addr_array[5] [6] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [6] ),
            .I3 (\old_row_addr_array[3] [6] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [6] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[7]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[7]  (
            .Z (_N10403),
            .I0 (\old_row_addr_array[5] [7] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [7] ),
            .I3 (\old_row_addr_array[3] [7] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [7] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[8]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[8]  (
            .Z (_N10404),
            .I0 (\old_row_addr_array[5] [8] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [8] ),
            .I3 (\old_row_addr_array[3] [8] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [8] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[9]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[9]  (
            .Z (_N10405),
            .I0 (\old_row_addr_array[5] [9] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [9] ),
            .I3 (\old_row_addr_array[3] [9] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [9] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[10]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[10]  (
            .Z (_N10406),
            .I0 (\old_row_addr_array[5] [10] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [10] ),
            .I3 (\old_row_addr_array[3] [10] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [10] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[11]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[11]  (
            .Z (_N10407),
            .I0 (\old_row_addr_array[5] [11] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [11] ),
            .I3 (\old_row_addr_array[3] [11] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [11] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[12]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[12]  (
            .Z (_N10408),
            .I0 (\old_row_addr_array[5] [12] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [12] ),
            .I3 (\old_row_addr_array[3] [12] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [12] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[13]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[13]  (
            .Z (_N10409),
            .I0 (\old_row_addr_array[5] [13] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [13] ),
            .I3 (\old_row_addr_array[3] [13] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [13] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_4[14]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_4[14]  (
            .Z (_N10410),
            .I0 (\old_row_addr_array[5] [14] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[7] [14] ),
            .I3 (\old_row_addr_array[3] [14] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[1] [14] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[0]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[0]  (
            .Z (_N10441),
            .I0 (\old_row_addr_array[4] [0] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [0] ),
            .I3 (\old_row_addr_array[2] [0] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [0] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[1]  (
            .Z (_N10442),
            .I0 (\old_row_addr_array[4] [1] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [1] ),
            .I3 (\old_row_addr_array[2] [1] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [1] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[2]  (
            .Z (_N10443),
            .I0 (\old_row_addr_array[4] [2] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [2] ),
            .I3 (\old_row_addr_array[2] [2] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [2] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[3]  (
            .Z (_N10444),
            .I0 (\old_row_addr_array[4] [3] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [3] ),
            .I3 (\old_row_addr_array[2] [3] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [3] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[4]  (
            .Z (_N10445),
            .I0 (\old_row_addr_array[4] [4] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [4] ),
            .I3 (\old_row_addr_array[2] [4] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [4] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[5]  (
            .Z (_N10446),
            .I0 (\old_row_addr_array[4] [5] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [5] ),
            .I3 (\old_row_addr_array[2] [5] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [5] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[6]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[6]  (
            .Z (_N10447),
            .I0 (\old_row_addr_array[4] [6] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [6] ),
            .I3 (\old_row_addr_array[2] [6] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [6] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[7]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[7]  (
            .Z (_N10448),
            .I0 (\old_row_addr_array[4] [7] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [7] ),
            .I3 (\old_row_addr_array[2] [7] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [7] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[8]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[8]  (
            .Z (_N10449),
            .I0 (\old_row_addr_array[4] [8] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [8] ),
            .I3 (\old_row_addr_array[2] [8] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [8] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[9]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[9]  (
            .Z (_N10450),
            .I0 (\old_row_addr_array[4] [9] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [9] ),
            .I3 (\old_row_addr_array[2] [9] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [9] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[10]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[10]  (
            .Z (_N10451),
            .I0 (\old_row_addr_array[4] [10] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [10] ),
            .I3 (\old_row_addr_array[2] [10] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [10] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[11]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[11]  (
            .Z (_N10452),
            .I0 (\old_row_addr_array[4] [11] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [11] ),
            .I3 (\old_row_addr_array[2] [11] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [11] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[12]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[12]  (
            .Z (_N10453),
            .I0 (\old_row_addr_array[4] [12] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [12] ),
            .I3 (\old_row_addr_array[2] [12] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [12] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[13]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[13]  (
            .Z (_N10454),
            .I0 (\old_row_addr_array[4] [13] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [13] ),
            .I3 (\old_row_addr_array[2] [13] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [13] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* \N184_7[14]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N184_7[14]  (
            .Z (_N10455),
            .I0 (\old_row_addr_array[4] [14] ),
            .I1 (pre_addr[25]),
            .I2 (\old_row_addr_array[6] [14] ),
            .I3 (\old_row_addr_array[2] [14] ),
            .I4 (pre_addr[26]),
            .ID (\old_row_addr_array[0] [14] ));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_MUX2LUT6 \N184_8[0]  (
            .Z (old_row_addr[0]),
            .I0 (_N10441),
            .I1 (_N10396),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[1]  (
            .Z (old_row_addr[1]),
            .I0 (_N10442),
            .I1 (_N10397),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[2]  (
            .Z (old_row_addr[2]),
            .I0 (_N10443),
            .I1 (_N10398),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[3]  (
            .Z (old_row_addr[3]),
            .I0 (_N10444),
            .I1 (_N10399),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[4]  (
            .Z (old_row_addr[4]),
            .I0 (_N10445),
            .I1 (_N10400),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[5]  (
            .Z (old_row_addr[5]),
            .I0 (_N10446),
            .I1 (_N10401),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[6]  (
            .Z (old_row_addr[6]),
            .I0 (_N10447),
            .I1 (_N10402),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[7]  (
            .Z (old_row_addr[7]),
            .I0 (_N10448),
            .I1 (_N10403),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[8]  (
            .Z (old_row_addr[8]),
            .I0 (_N10449),
            .I1 (_N10404),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[9]  (
            .Z (old_row_addr[9]),
            .I0 (_N10450),
            .I1 (_N10405),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[10]  (
            .Z (old_row_addr[10]),
            .I0 (_N10451),
            .I1 (_N10406),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[11]  (
            .Z (old_row_addr[11]),
            .I0 (_N10452),
            .I1 (_N10407),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[12]  (
            .Z (old_row_addr[12]),
            .I0 (_N10453),
            .I1 (_N10408),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[13]  (
            .Z (old_row_addr[13]),
            .I0 (_N10454),
            .I1 (_N10409),
            .S (pre_addr[24]));

    GTP_MUX2LUT6 \N184_8[14]  (
            .Z (old_row_addr[14]),
            .I0 (_N10455),
            .I1 (_N10410),
            .S (pre_addr[24]));

    GTP_LUT5CARRY /* \N185.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_0  (
            .COUT (\N185.co [0] ),
            .Z (),
            .CIN (),
            .I0 (pre_addr[27]),
            .I1 (old_row_addr[0]),
            .I2 (pre_addr[10]),
            .I3 (old_row_addr[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_1  (
            .COUT (\N185.co [2] ),
            .Z (),
            .CIN (\N185.co [0] ),
            .I0 (pre_addr[11]),
            .I1 (old_row_addr[2]),
            .I2 (pre_addr[12]),
            .I3 (old_row_addr[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_2  (
            .COUT (\N185.co [4] ),
            .Z (),
            .CIN (\N185.co [2] ),
            .I0 (pre_addr[13]),
            .I1 (old_row_addr[4]),
            .I2 (pre_addr[14]),
            .I3 (old_row_addr[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_3  (
            .COUT (\N185.co [6] ),
            .Z (),
            .CIN (\N185.co [4] ),
            .I0 (pre_addr[15]),
            .I1 (old_row_addr[6]),
            .I2 (pre_addr[16]),
            .I3 (old_row_addr[7]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_4  (
            .COUT (\N185.co [8] ),
            .Z (),
            .CIN (\N185.co [6] ),
            .I0 (pre_addr[17]),
            .I1 (old_row_addr[8]),
            .I2 (pre_addr[18]),
            .I3 (old_row_addr[9]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_5  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_5  (
            .COUT (\N185.co [10] ),
            .Z (),
            .CIN (\N185.co [8] ),
            .I0 (pre_addr[19]),
            .I1 (old_row_addr[10]),
            .I2 (pre_addr[20]),
            .I3 (old_row_addr[11]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_6  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_6  (
            .COUT (\N185.co [12] ),
            .Z (),
            .CIN (\N185.co [10] ),
            .I0 (pre_addr[21]),
            .I1 (old_row_addr[12]),
            .I2 (pre_addr[22]),
            .I3 (old_row_addr[13]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT5CARRY /* \N185.eq_7  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N185.eq_7  (
            .COUT (),
            .Z (N185),
            .CIN (\N185.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (pre_addr[23]),
            .I3 (old_row_addr[14]),
            .I4 (),
            .ID ());
	// LUT = (CIN&~I2&~I3)|(CIN&I2&I3) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:520

    GTP_LUT1 /* N186 */ #(
            .INIT(2'b01))
        N186 (
            .Z (row_addr_diff),
            .I0 (N185));
	// LUT = ~I0 ;

    GTP_LUT4 /* N254 */ #(
            .INIT(16'b0001000000000000))
        N254_vname (
            .Z (N254),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N254_vname.orig_name = N254;
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT4 /* N258 */ #(
            .INIT(16'b0000010000000000))
        N258_vname (
            .Z (N258),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N258_vname.orig_name = N258;
	// LUT = ~I0&I1&~I2&I3 ;

    GTP_LUT4 /* N262 */ #(
            .INIT(16'b0100000000000000))
        N262_vname (
            .Z (N262),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N262_vname.orig_name = N262;
	// LUT = ~I0&I1&I2&I3 ;

    GTP_LUT4 /* N266 */ #(
            .INIT(16'b0000001000000000))
        N266_vname (
            .Z (N266),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N266_vname.orig_name = N266;
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT4 /* N270 */ #(
            .INIT(16'b0010000000000000))
        N270_vname (
            .Z (N270),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N270_vname.orig_name = N270;
	// LUT = I0&~I1&I2&I3 ;

    GTP_LUT4 /* N274 */ #(
            .INIT(16'b0000100000000000))
        N274_vname (
            .Z (N274),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N274_vname.orig_name = N274;
	// LUT = I0&I1&~I2&I3 ;

    GTP_LUT4 /* N278 */ #(
            .INIT(16'b1000000000000000))
        N278_vname (
            .Z (N278),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N278_vname.orig_name = N278;
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N282 */ #(
            .INIT(16'b0000000100000000))
        N282_vname (
            .Z (N282),
            .I0 (pre_addr[26]),
            .I1 (pre_addr[25]),
            .I2 (pre_addr[24]),
            .I3 (N63));
    // defparam N282_vname.orig_name = N282;
	// LUT = ~I0&~I1&~I2&I3 ;

    ipsxb_mcdq_reg_fifo2_v1_2 mcdq_reg_fifo2 (
            .data_out ({data_out[37], \mcdq_reg_fifo2_data_out[36]_floating , data_out[35], data_out[34], data_out[33], data_out[32], data_out[31], data_out[30], data_out[29], data_out[28], data_out[27], data_out[26], data_out[25], data_out[24], data_out[23], data_out[22], data_out[21], data_out[20], data_out[19], data_out[18], data_out[17], data_out[16], data_out[15], data_out[14], data_out[13], \mcdq_reg_fifo2_data_out[12]_floating , \mcdq_reg_fifo2_data_out[11]_floating , \mcdq_reg_fifo2_data_out[10]_floating , \mcdq_reg_fifo2_data_out[9]_floating , \mcdq_reg_fifo2_data_out[8]_floating , \mcdq_reg_fifo2_data_out[7]_floating , \mcdq_reg_fifo2_data_out[6]_floating , \mcdq_reg_fifo2_data_out[5]_floating , \mcdq_reg_fifo2_data_out[4]_floating , \mcdq_reg_fifo2_data_out[3]_floating , \mcdq_reg_fifo2_data_out[2]_floating , \mcdq_reg_fifo2_data_out[1]_floating , \mcdq_reg_fifo2_data_out[0]_floating }),
            .\axi_ctrl_inst/axi_araddr  ({axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], axi_araddr[7], axi_araddr[6], axi_araddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/axi_awaddr  ({axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], axi_awaddr[7], axi_awaddr[6], axi_awaddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .data_in ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, ui_addr[20], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .data_valid_0 (\mcdq_reg_fifo2/data_valid_0 ),
            .data_valid_1 (\mcdq_reg_fifo2/data_valid_1 ),
            .N2 (N1),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0  (\u_user_cmd_fifo/data_valid_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1  (\u_user_cmd_fifo/data_valid_1 ),
            .\axi_ctrl_inst/axi_arvalid  (axi_arvalid),
            .\axi_ctrl_inst/axi_arvalid_inv  (\axi_ctrl_inst/axi_arvalid_inv ),
            .\axi_ctrl_inst/axi_awvalid  (axi_awvalid),
            .clk (clk),
            .fifo_read (N54),
            .wptr (ptr));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:427

    GTP_DFF_CE /* \old_row_addr_array[0][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][0]  (
            .Q (\old_row_addr_array[0] [0] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][1]  (
            .Q (\old_row_addr_array[0] [1] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][2]  (
            .Q (\old_row_addr_array[0] [2] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][3]  (
            .Q (\old_row_addr_array[0] [3] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][4]  (
            .Q (\old_row_addr_array[0] [4] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][5]  (
            .Q (\old_row_addr_array[0] [5] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][6]  (
            .Q (\old_row_addr_array[0] [6] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][7]  (
            .Q (\old_row_addr_array[0] [7] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][8]  (
            .Q (\old_row_addr_array[0] [8] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][9]  (
            .Q (\old_row_addr_array[0] [9] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][10]  (
            .Q (\old_row_addr_array[0] [10] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][11]  (
            .Q (\old_row_addr_array[0] [11] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][12]  (
            .Q (\old_row_addr_array[0] [12] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][13]  (
            .Q (\old_row_addr_array[0] [13] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[0][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[0][14]  (
            .Q (\old_row_addr_array[0] [14] ),
            .C (N1),
            .CE (N282),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][0]  (
            .Q (\old_row_addr_array[1] [0] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][1]  (
            .Q (\old_row_addr_array[1] [1] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][2]  (
            .Q (\old_row_addr_array[1] [2] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][3]  (
            .Q (\old_row_addr_array[1] [3] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][4]  (
            .Q (\old_row_addr_array[1] [4] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][5]  (
            .Q (\old_row_addr_array[1] [5] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][6]  (
            .Q (\old_row_addr_array[1] [6] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][7]  (
            .Q (\old_row_addr_array[1] [7] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][8]  (
            .Q (\old_row_addr_array[1] [8] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][9]  (
            .Q (\old_row_addr_array[1] [9] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][10]  (
            .Q (\old_row_addr_array[1] [10] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][11]  (
            .Q (\old_row_addr_array[1] [11] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][12]  (
            .Q (\old_row_addr_array[1] [12] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][13]  (
            .Q (\old_row_addr_array[1] [13] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[1][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[1][14]  (
            .Q (\old_row_addr_array[1] [14] ),
            .C (N1),
            .CE (N254),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][0]  (
            .Q (\old_row_addr_array[2] [0] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][1]  (
            .Q (\old_row_addr_array[2] [1] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][2]  (
            .Q (\old_row_addr_array[2] [2] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][3]  (
            .Q (\old_row_addr_array[2] [3] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][4]  (
            .Q (\old_row_addr_array[2] [4] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][5]  (
            .Q (\old_row_addr_array[2] [5] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][6]  (
            .Q (\old_row_addr_array[2] [6] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][7]  (
            .Q (\old_row_addr_array[2] [7] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][8]  (
            .Q (\old_row_addr_array[2] [8] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][9]  (
            .Q (\old_row_addr_array[2] [9] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][10]  (
            .Q (\old_row_addr_array[2] [10] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][11]  (
            .Q (\old_row_addr_array[2] [11] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][12]  (
            .Q (\old_row_addr_array[2] [12] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][13]  (
            .Q (\old_row_addr_array[2] [13] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[2][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[2][14]  (
            .Q (\old_row_addr_array[2] [14] ),
            .C (N1),
            .CE (N258),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][0]  (
            .Q (\old_row_addr_array[3] [0] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][1]  (
            .Q (\old_row_addr_array[3] [1] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][2]  (
            .Q (\old_row_addr_array[3] [2] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][3]  (
            .Q (\old_row_addr_array[3] [3] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][4]  (
            .Q (\old_row_addr_array[3] [4] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][5]  (
            .Q (\old_row_addr_array[3] [5] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][6]  (
            .Q (\old_row_addr_array[3] [6] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][7]  (
            .Q (\old_row_addr_array[3] [7] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][8]  (
            .Q (\old_row_addr_array[3] [8] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][9]  (
            .Q (\old_row_addr_array[3] [9] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][10]  (
            .Q (\old_row_addr_array[3] [10] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][11]  (
            .Q (\old_row_addr_array[3] [11] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][12]  (
            .Q (\old_row_addr_array[3] [12] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][13]  (
            .Q (\old_row_addr_array[3] [13] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[3][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[3][14]  (
            .Q (\old_row_addr_array[3] [14] ),
            .C (N1),
            .CE (N262),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][0]  (
            .Q (\old_row_addr_array[4] [0] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][1]  (
            .Q (\old_row_addr_array[4] [1] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][2]  (
            .Q (\old_row_addr_array[4] [2] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][3]  (
            .Q (\old_row_addr_array[4] [3] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][4]  (
            .Q (\old_row_addr_array[4] [4] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][5]  (
            .Q (\old_row_addr_array[4] [5] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][6]  (
            .Q (\old_row_addr_array[4] [6] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][7]  (
            .Q (\old_row_addr_array[4] [7] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][8]  (
            .Q (\old_row_addr_array[4] [8] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][9]  (
            .Q (\old_row_addr_array[4] [9] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][10]  (
            .Q (\old_row_addr_array[4] [10] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][11]  (
            .Q (\old_row_addr_array[4] [11] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][12]  (
            .Q (\old_row_addr_array[4] [12] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][13]  (
            .Q (\old_row_addr_array[4] [13] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[4][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[4][14]  (
            .Q (\old_row_addr_array[4] [14] ),
            .C (N1),
            .CE (N266),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][0]  (
            .Q (\old_row_addr_array[5] [0] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][1]  (
            .Q (\old_row_addr_array[5] [1] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][2]  (
            .Q (\old_row_addr_array[5] [2] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][3]  (
            .Q (\old_row_addr_array[5] [3] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][4]  (
            .Q (\old_row_addr_array[5] [4] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][5]  (
            .Q (\old_row_addr_array[5] [5] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][6]  (
            .Q (\old_row_addr_array[5] [6] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][7]  (
            .Q (\old_row_addr_array[5] [7] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][8]  (
            .Q (\old_row_addr_array[5] [8] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][9]  (
            .Q (\old_row_addr_array[5] [9] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][10]  (
            .Q (\old_row_addr_array[5] [10] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][11]  (
            .Q (\old_row_addr_array[5] [11] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][12]  (
            .Q (\old_row_addr_array[5] [12] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][13]  (
            .Q (\old_row_addr_array[5] [13] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[5][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[5][14]  (
            .Q (\old_row_addr_array[5] [14] ),
            .C (N1),
            .CE (N270),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][0]  (
            .Q (\old_row_addr_array[6] [0] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][1]  (
            .Q (\old_row_addr_array[6] [1] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][2]  (
            .Q (\old_row_addr_array[6] [2] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][3]  (
            .Q (\old_row_addr_array[6] [3] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][4]  (
            .Q (\old_row_addr_array[6] [4] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][5]  (
            .Q (\old_row_addr_array[6] [5] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][6]  (
            .Q (\old_row_addr_array[6] [6] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][7]  (
            .Q (\old_row_addr_array[6] [7] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][8]  (
            .Q (\old_row_addr_array[6] [8] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][9]  (
            .Q (\old_row_addr_array[6] [9] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][10]  (
            .Q (\old_row_addr_array[6] [10] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][11]  (
            .Q (\old_row_addr_array[6] [11] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][12]  (
            .Q (\old_row_addr_array[6] [12] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][13]  (
            .Q (\old_row_addr_array[6] [13] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[6][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[6][14]  (
            .Q (\old_row_addr_array[6] [14] ),
            .C (N1),
            .CE (N274),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][0]  (
            .Q (\old_row_addr_array[7] [0] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][1]  (
            .Q (\old_row_addr_array[7] [1] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[10]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][2]  (
            .Q (\old_row_addr_array[7] [2] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[11]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][3]  (
            .Q (\old_row_addr_array[7] [3] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[12]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][4]  (
            .Q (\old_row_addr_array[7] [4] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][5]  (
            .Q (\old_row_addr_array[7] [5] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][6]  (
            .Q (\old_row_addr_array[7] [6] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][7]  (
            .Q (\old_row_addr_array[7] [7] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][8]  (
            .Q (\old_row_addr_array[7] [8] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][9]  (
            .Q (\old_row_addr_array[7] [9] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][10]  (
            .Q (\old_row_addr_array[7] [10] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][11]  (
            .Q (\old_row_addr_array[7] [11] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][12]  (
            .Q (\old_row_addr_array[7] [12] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][13]  (
            .Q (\old_row_addr_array[7] [13] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \old_row_addr_array[7][14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \old_row_addr_array[7][14]  (
            .Q (\old_row_addr_array[7] [14] ),
            .C (N1),
            .CE (N278),
            .CLK (clk),
            .D (pre_addr[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:506

    GTP_DFF_CE /* \pre_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[5]  (
            .Q (pre_addr[5]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[13]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[6]  (
            .Q (pre_addr[6]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[14]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[7]  (
            .Q (pre_addr[7]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[15]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[8]  (
            .Q (pre_addr[8]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[16]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[9]  (
            .Q (pre_addr[9]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[17]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[10]  (
            .Q (pre_addr[10]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[18]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[11]  (
            .Q (pre_addr[11]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[19]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[12]  (
            .Q (pre_addr[12]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[20]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[13]  (
            .Q (pre_addr[13]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[21]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[14]  (
            .Q (pre_addr[14]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[22]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[15]  (
            .Q (pre_addr[15]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[23]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[16]  (
            .Q (pre_addr[16]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[17]  (
            .Q (pre_addr[17]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[25]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[18]  (
            .Q (pre_addr[18]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[26]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[19]  (
            .Q (pre_addr[19]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[27]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[20]  (
            .Q (pre_addr[20]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[28]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[21]  (
            .Q (pre_addr[21]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[29]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[22]  (
            .Q (pre_addr[22]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[30]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[23]  (
            .Q (pre_addr[23]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[31]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[24]  (
            .Q (pre_addr[24]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[32]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[25]  (
            .Q (pre_addr[25]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[33]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[26]  (
            .Q (pre_addr[26]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[34]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_CE /* \pre_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pre_addr[27]  (
            .Q (pre_addr[27]),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[35]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_C /* pre_data_in_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pre_data_in_valid_vname (
            .Q (pre_data_in_valid),
            .C (N1),
            .CLK (clk),
            .D (_N61931));
    // defparam pre_data_in_valid_vname.orig_name = pre_data_in_valid;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_LUT5 /* pre_data_in_valid_ce_mux */ #(
            .INIT(32'b11111110010101001111110011111100))
        pre_data_in_valid_ce_mux (
            .Z (_N61931),
            .I0 (\u_user_cmd_fifo/data_valid_0 ),
            .I1 (\mcdq_reg_fifo2/data_valid_0 ),
            .I2 (\mcdq_reg_fifo2/data_valid_1 ),
            .I3 (pre_data_in_valid),
            .I4 (\u_user_cmd_fifo/data_valid_1 ));
	// LUT = (I1&~I4)|(I2&~I4)|(~I0&I1)|(~I0&I2)|(I0&I3&I4) ;

    GTP_DFF_CE /* pre_write */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pre_write_vname (
            .Q (pre_write),
            .C (N1),
            .CE (N54),
            .CLK (clk),
            .D (data_out[37]));
    // defparam pre_write_vname.orig_name = pre_write;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:448

    GTP_DFF_C /* ptr */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ptr_vname (
            .Q (ptr),
            .C (N1),
            .CLK (clk),
            .D (_N61929));
    // defparam ptr_vname.orig_name = ptr;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:362

    GTP_LUT5 /* ptr_ce_mux */ #(
            .INIT(32'b11000011001100111100011001100110))
        ptr_ce_mux (
            .Z (_N61929),
            .I0 (axi_awvalid),
            .I1 (ptr),
            .I2 (\mcdq_reg_fifo2/data_valid_0 ),
            .I3 (\mcdq_reg_fifo2/data_valid_1 ),
            .I4 (axi_arvalid));
	// LUT = (~I0&I1&~I4)|(I0&~I1&~I3)|(~I1&~I3&I4)|(I0&~I1&~I2)|(~I1&~I2&I4)|(I1&I2&I3) ;

    ipsxb_mcdq_reg_fifo2_v1_2_1 u_user_cmd_fifo (
            .data_0 ({\u_user_cmd_fifo/data_0 [54] , \u_user_cmd_fifo/data_0 [53] , \u_user_cmd_fifo/data_0 [52] , \u_user_cmd_fifo/data_0 [51] , \u_user_cmd_fifo/data_0 [50] , \u_user_cmd_fifo/data_0 [49] , \u_user_cmd_fifo/data_0 [48] , \u_user_cmd_fifo/data_0 [47] , \u_user_cmd_fifo/data_0 [46] , \u_user_cmd_fifo/data_0 [45] , \u_user_cmd_fifo/data_0 [44] , \u_user_cmd_fifo/data_0 [43] , \u_user_cmd_fifo/data_0 [42] , \u_user_cmd_fifo/data_0 [41] , \u_user_cmd_fifo/data_0 [40] , \u_user_cmd_fifo/data_0 [39] , \u_user_cmd_fifo_data_0[38]_floating , \u_user_cmd_fifo/data_0 [37] , \u_user_cmd_fifo_data_0[36]_floating , \u_user_cmd_fifo/data_0 [35] , \u_user_cmd_fifo/data_0 [34] , \u_user_cmd_fifo/data_0 [33] , \u_user_cmd_fifo/data_0 [32] , \u_user_cmd_fifo/data_0 [31] , \u_user_cmd_fifo/data_0 [30] , \u_user_cmd_fifo/data_0 [29] , \u_user_cmd_fifo/data_0 [28] , \u_user_cmd_fifo/data_0 [27] , \u_user_cmd_fifo/data_0 [26] , \u_user_cmd_fifo/data_0 [25] , \u_user_cmd_fifo/data_0 [24] , \u_user_cmd_fifo/data_0 [23] , \u_user_cmd_fifo/data_0 [22] , \u_user_cmd_fifo/data_0 [21] , \u_user_cmd_fifo/data_0 [20] , \u_user_cmd_fifo/data_0 [19] , \u_user_cmd_fifo/data_0 [18] , \u_user_cmd_fifo/data_0 [17] , \u_user_cmd_fifo/data_0 [16] , \u_user_cmd_fifo/data_0 [15] , \u_user_cmd_fifo/data_0 [14] , \u_user_cmd_fifo/data_0 [13] , \u_user_cmd_fifo_data_0[12]_floating , \u_user_cmd_fifo_data_0[11]_floating , \u_user_cmd_fifo_data_0[10]_floating , \u_user_cmd_fifo_data_0[9]_floating , \u_user_cmd_fifo_data_0[8]_floating , \u_user_cmd_fifo_data_0[7]_floating , \u_user_cmd_fifo_data_0[6]_floating , \u_user_cmd_fifo_data_0[5]_floating , \u_user_cmd_fifo_data_0[4]_floating , \u_user_cmd_fifo_data_0[3]_floating , \u_user_cmd_fifo_data_0[2]_floating , \u_user_cmd_fifo_data_0[1]_floating , \u_user_cmd_fifo_data_0[0]_floating }),
            .data_1 ({\u_user_cmd_fifo/data_1 [54] , \u_user_cmd_fifo/data_1 [53] , \u_user_cmd_fifo/data_1 [52] , \u_user_cmd_fifo/data_1 [51] , \u_user_cmd_fifo/data_1 [50] , \u_user_cmd_fifo/data_1 [49] , \u_user_cmd_fifo/data_1 [48] , \u_user_cmd_fifo/data_1 [47] , \u_user_cmd_fifo/data_1 [46] , \u_user_cmd_fifo/data_1 [45] , \u_user_cmd_fifo/data_1 [44] , \u_user_cmd_fifo/data_1 [43] , \u_user_cmd_fifo/data_1 [42] , \u_user_cmd_fifo/data_1 [41] , \u_user_cmd_fifo/data_1 [40] , \u_user_cmd_fifo/data_1 [39] , \u_user_cmd_fifo_data_1[38]_floating , \u_user_cmd_fifo/data_1 [37] , \u_user_cmd_fifo_data_1[36]_floating , \u_user_cmd_fifo/data_1 [35] , \u_user_cmd_fifo/data_1 [34] , \u_user_cmd_fifo/data_1 [33] , \u_user_cmd_fifo/data_1 [32] , \u_user_cmd_fifo/data_1 [31] , \u_user_cmd_fifo/data_1 [30] , \u_user_cmd_fifo/data_1 [29] , \u_user_cmd_fifo/data_1 [28] , \u_user_cmd_fifo/data_1 [27] , \u_user_cmd_fifo/data_1 [26] , \u_user_cmd_fifo/data_1 [25] , \u_user_cmd_fifo/data_1 [24] , \u_user_cmd_fifo/data_1 [23] , \u_user_cmd_fifo/data_1 [22] , \u_user_cmd_fifo/data_1 [21] , \u_user_cmd_fifo/data_1 [20] , \u_user_cmd_fifo/data_1 [19] , \u_user_cmd_fifo/data_1 [18] , \u_user_cmd_fifo/data_1 [17] , \u_user_cmd_fifo/data_1 [16] , \u_user_cmd_fifo/data_1 [15] , \u_user_cmd_fifo/data_1 [14] , \u_user_cmd_fifo/data_1 [13] , \u_user_cmd_fifo_data_1[12]_floating , \u_user_cmd_fifo_data_1[11]_floating , \u_user_cmd_fifo_data_1[10]_floating , \u_user_cmd_fifo_data_1[9]_floating , \u_user_cmd_fifo_data_1[8]_floating , \u_user_cmd_fifo_data_1[7]_floating , \u_user_cmd_fifo_data_1[6]_floating , \u_user_cmd_fifo_data_1[5]_floating , \u_user_cmd_fifo_data_1[4]_floating , \u_user_cmd_fifo_data_1[3]_floating , \u_user_cmd_fifo_data_1[2]_floating , \u_user_cmd_fifo_data_1[1]_floating , \u_user_cmd_fifo_data_1[0]_floating }),
            .data_out ({\u_user_cmd_fifo_data_out[54]_floating , \u_user_cmd_fifo_data_out[53]_floating , \u_user_cmd_fifo_data_out[52]_floating , \u_user_cmd_fifo_data_out[51]_floating , \u_user_cmd_fifo_data_out[50]_floating , \u_user_cmd_fifo_data_out[49]_floating , \u_user_cmd_fifo_data_out[48]_floating , \u_user_cmd_fifo_data_out[47]_floating , \u_user_cmd_fifo_data_out[46]_floating , \u_user_cmd_fifo_data_out[45]_floating , \u_user_cmd_fifo_data_out[44]_floating , \u_user_cmd_fifo_data_out[43]_floating , \u_user_cmd_fifo_data_out[42]_floating , \u_user_cmd_fifo_data_out[41]_floating , \u_user_cmd_fifo_data_out[40]_floating , \u_user_cmd_fifo_data_out[39]_floating , \u_user_cmd_fifo_data_out[38]_floating , \u_user_cmd_fifo_data_out[37]_floating , \u_user_cmd_fifo_data_out[36]_floating , user_addr[27], user_addr[26], user_addr[25], user_addr[24], user_addr[23], user_addr[22], user_addr[21], user_addr[20], user_addr[19], user_addr[18], user_addr[17], user_addr[16], user_addr[15], user_addr[14], user_addr[13], user_addr[12], user_addr[11], user_addr[10], \u_user_cmd_fifo_data_out[17]_floating , \u_user_cmd_fifo_data_out[16]_floating , \u_user_cmd_fifo_data_out[15]_floating , \u_user_cmd_fifo_data_out[14]_floating , \u_user_cmd_fifo_data_out[13]_floating , \u_user_cmd_fifo_data_out[12]_floating , \u_user_cmd_fifo_data_out[11]_floating , \u_user_cmd_fifo_data_out[10]_floating , \u_user_cmd_fifo_data_out[9]_floating , \u_user_cmd_fifo_data_out[8]_floating , \u_user_cmd_fifo_data_out[7]_floating , \u_user_cmd_fifo_data_out[6]_floating , \u_user_cmd_fifo_data_out[5]_floating , \u_user_cmd_fifo_data_out[4]_floating , \u_user_cmd_fifo_data_out[3]_floating , \u_user_cmd_fifo_data_out[2]_floating , \u_user_cmd_fifo_data_out[1]_floating , \u_user_cmd_fifo_data_out[0]_floating }),
            .data_in ({old_row_addr[14], old_row_addr[13], old_row_addr[12], old_row_addr[11], old_row_addr[10], old_row_addr[9], old_row_addr[8], old_row_addr[7], old_row_addr[6], old_row_addr[5], old_row_addr[4], old_row_addr[3], old_row_addr[2], old_row_addr[1], old_row_addr[0], row_addr_diff, 1'bz, pre_write, 1'bz, pre_addr[23], pre_addr[22], pre_addr[21], pre_addr[20], pre_addr[19], pre_addr[18], pre_addr[17], pre_addr[16], pre_addr[15], pre_addr[14], pre_addr[13], pre_addr[12], pre_addr[11], pre_addr[10], pre_addr[27], pre_addr[26], pre_addr[25], pre_addr[24], pre_addr[9], pre_addr[8], pre_addr[7], pre_addr[6], pre_addr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .data_valid_0 (\u_user_cmd_fifo/data_valid_0 ),
            .data_valid_1 (\u_user_cmd_fifo/data_valid_1 ),
            .rptr (\u_user_cmd_fifo/rptr ),
            .N2 (N1),
            .clk (clk),
            .data_in_valid (pre_data_in_valid),
            .data_out_ready (user_cmd_ready),
            .fifo_read (\u_user_cmd_fifo/fifo_read ),
            .fifo_write (N63));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:543


endmodule


module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
(
    input [3:0] rd_addr,
    input [3:0] wr_addr,
    input [1:0] wr_data,
    input rd_clk,
    input wr_en,
    output [1:0] rd_data
);

    GTP_RAM16X1DP /* mem_0 */ #(
            .INIT(16'b0000000000000000))
        mem_0 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[0]),
            .DI (wr_data[0]),
            .WCLK (rd_clk),
            .WE (wr_en));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v:82

    GTP_RAM16X1DP /* mem_1 */ #(
            .INIT(16'b0000000000000000))
        mem_1 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[1]),
            .DI (wr_data[1]),
            .WCLK (rd_clk),
            .WE (wr_en));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v:82


endmodule


module ipsxb_distributed_fifo_ctr_v1_0
(
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_l ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_m ,
    input r_en,
    input rd_clk,
    input rrst,
    output [3:0] rd_addr,
    output [3:0] wr_addr,
    output wfull
);
    wire [4:0] N2;
    wire N7_1;
    wire [4:0] N9;
    wire N16;
    wire N17;
    wire N36;
    wire [5:0] \N36.co ;
    wire _N5567;
    wire _N5568;
    wire _N5569;
    wire _N5570;
    wire _N5573;
    wire _N5574;
    wire _N5575;
    wire _N5576;
    wire rempty;
    wire [4:0] rgnext;
    wire [4:0] rwptr2_b;
    wire [4:0] wgnext;
    wire [4:0] wrptr2_b;

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b00110110001101100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (_N5567),
            .Z (N2[0]),
            .CIN (),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_l ),
            .I1 (wr_addr[0]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_m ),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0&I1&~I2)|(~I1&I2)|(I0&~I1) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_2 */ #(
            .INIT(32'b00110111110010001100100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_2 (
            .COUT (_N5568),
            .Z (N2[1]),
            .CIN (_N5567),
            .I0 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_l ),
            .I1 (wr_addr[0]),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_m ),
            .I3 (wr_addr[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1&I2&~I3)|(I0&I1&~I3)|(~I0&~I2&I3)|(~I1&I3) ;
	// CARRY = ((I1&I2&I3)|(I0&I1&I3)) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_3 (
            .COUT (_N5569),
            .Z (N2[2]),
            .CIN (_N5568),
            .I0 (),
            .I1 (wr_addr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_4 (
            .COUT (_N5570),
            .Z (N2[3]),
            .CIN (_N5569),
            .I0 (),
            .I1 (rwptr2_b[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT5CARRY /* N2_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_5 (
            .COUT (),
            .Z (N2[4]),
            .CIN (_N5570),
            .I0 (),
            .I1 (rwptr2_b[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218

    GTP_LUT3 /* \N3[0]  */ #(
            .INIT(8'b11011000))
        \N3[0]  (
            .Z (wgnext[0]),
            .I0 (wfull),
            .I1 (wr_addr[0]),
            .I2 (N2[0]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[1]  */ #(
            .INIT(8'b11011000))
        \N3[1]  (
            .Z (wgnext[1]),
            .I0 (wfull),
            .I1 (wr_addr[1]),
            .I2 (N2[1]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[2]  */ #(
            .INIT(8'b11011000))
        \N3[2]  (
            .Z (wgnext[2]),
            .I0 (wfull),
            .I1 (wr_addr[2]),
            .I2 (N2[2]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[3]  */ #(
            .INIT(8'b11011000))
        \N3[3]  (
            .Z (wgnext[3]),
            .I0 (wfull),
            .I1 (rwptr2_b[3]),
            .I2 (N2[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_LUT3 /* \N3[4]  */ #(
            .INIT(8'b11011000))
        \N3[4]  (
            .Z (wgnext[4]),
            .I0 (wfull),
            .I1 (rwptr2_b[4]),
            .I2 (N2[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:220

    GTP_INV N7_1_vname (
            .Z (N7_1),
            .I (rempty));
    // defparam N7_1_vname.orig_name = N7_1;

    GTP_LUT5CARRY /* N9_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_1 (
            .COUT (_N5573),
            .Z (N9[0]),
            .CIN (),
            .I0 (r_en),
            .I1 (rd_addr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_2 (
            .COUT (_N5574),
            .Z (N9[1]),
            .CIN (_N5573),
            .I0 (r_en),
            .I1 (rd_addr[0]),
            .I2 (rd_addr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_3 (
            .COUT (_N5575),
            .Z (N9[2]),
            .CIN (_N5574),
            .I0 (),
            .I1 (rd_addr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_4 (
            .COUT (_N5576),
            .Z (N9[3]),
            .CIN (_N5575),
            .I0 (),
            .I1 (wrptr2_b[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT5CARRY /* N9_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N9_5 (
            .COUT (),
            .Z (N9[4]),
            .CIN (_N5576),
            .I0 (),
            .I1 (wrptr2_b[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255

    GTP_LUT3 /* \N10[0]  */ #(
            .INIT(8'b11011000))
        \N10[0]  (
            .Z (rgnext[0]),
            .I0 (rempty),
            .I1 (rd_addr[0]),
            .I2 (N9[0]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[1]  */ #(
            .INIT(8'b11011000))
        \N10[1]  (
            .Z (rgnext[1]),
            .I0 (rempty),
            .I1 (rd_addr[1]),
            .I2 (N9[1]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[2]  */ #(
            .INIT(8'b11011000))
        \N10[2]  (
            .Z (rgnext[2]),
            .I0 (rempty),
            .I1 (rd_addr[2]),
            .I2 (N9[2]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[3]  */ #(
            .INIT(8'b11011000))
        \N10[3]  (
            .Z (rgnext[3]),
            .I0 (rempty),
            .I1 (wrptr2_b[3]),
            .I2 (N9[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT3 /* \N10[4]  */ #(
            .INIT(8'b11011000))
        \N10[4]  (
            .Z (rgnext[4]),
            .I0 (rempty),
            .I1 (wrptr2_b[4]),
            .I2 (N9[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:257

    GTP_LUT5 /* N17 */ #(
            .INIT(32'b01010110101001100000000000000000))
        N17_vname (
            .Z (N17),
            .I0 (rgnext[4]),
            .I1 (N2[4]),
            .I2 (wfull),
            .I3 (rwptr2_b[4]),
            .I4 (N16));
    // defparam N17_vname.orig_name = N17;
	// LUT = (I0&I2&~I3&I4)|(I0&~I1&~I2&I4)|(~I0&I1&~I2&I4)|(~I0&I2&I3&I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:290

    GTP_LUT5CARRY /* \N36.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_0  (
            .COUT (\N36.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wgnext[0]),
            .I1 (rgnext[0]),
            .I2 (wgnext[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5CARRY /* \N36.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_1  (
            .COUT (N16),
            .Z (),
            .CIN (\N36.co [0] ),
            .I0 (wgnext[2]),
            .I1 (rgnext[2]),
            .I2 (wgnext[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_LUT5CARRY /* \N36.eq_2  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N36.eq_2  (
            .COUT (),
            .Z (N36),
            .CIN (N16),
            .I0 (),
            .I1 (),
            .I2 (wgnext[4]),
            .I3 (rgnext[4]),
            .I4 (),
            .ID ());
	// LUT = (CIN&~I2&~I3)|(CIN&I2&I3) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:309

    GTP_DFF_C /* \SYN_CTRL.raddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.raddr_msb  (
            .Q (rd_addr[3]),
            .C (rrst),
            .CLK (rd_clk),
            .D (rgnext[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[0]  (
            .Q (rd_addr[0]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[1]  (
            .Q (rd_addr[1]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[2]  (
            .Q (rd_addr[2]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[3]  (
            .Q (wrptr2_b[3]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_CE /* \SYN_CTRL.rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.rptr[4]  (
            .Q (wrptr2_b[4]),
            .C (rrst),
            .CE (N7_1),
            .CLK (rd_clk),
            .D (N9[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:263

    GTP_DFF_P /* \SYN_CTRL.syn_rempty  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \SYN_CTRL.syn_rempty  (
            .Q (rempty),
            .CLK (rd_clk),
            .D (N36),
            .P (rrst));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:304

    GTP_DFF_C /* \SYN_CTRL.syn_wfull  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.syn_wfull  (
            .Q (wfull),
            .C (rrst),
            .CLK (rd_clk),
            .D (N17));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:285

    GTP_DFF_C /* \SYN_CTRL.waddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.waddr_msb  (
            .Q (wr_addr[3]),
            .C (rrst),
            .CLK (rd_clk),
            .D (wgnext[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[0]  (
            .Q (wr_addr[0]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[1]  (
            .Q (wr_addr[1]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[2]  (
            .Q (wr_addr[2]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[3]  (
            .Q (rwptr2_b[3]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[3]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226

    GTP_DFF_CE /* \SYN_CTRL.wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \SYN_CTRL.wptr[4]  (
            .Q (rwptr2_b[4]),
            .C (rrst),
            .CE (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1 ),
            .CLK (rd_clk),
            .D (N2[4]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:226


endmodule


module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
(
    input [1:0] wr_data,
    input rd_clk,
    input rd_en,
    input rd_rst,
    output [1:0] rd_data
);
    wire N0_1;
    wire full;
    wire [3:0] rd_addr;
    wire [3:0] wr_addr;
    wire wr_en_real;

    GTP_INV N0_1_vname (
            .Z (N0_1),
            .I (full));
    // defparam N0_1_vname.orig_name = N0_1;

    GTP_LUT3 /* N1 */ #(
            .INIT(8'b00001110))
        N1 (
            .Z (wr_en_real),
            .I0 (wr_data[0]),
            .I1 (wr_data[1]),
            .I2 (full));
	// LUT = (I0&~I2)|(I1&~I2) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:55

(* PAP_RAM_STYLE="select_ram" *)    ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 ipsxb_distributed_sdpram_distributed_fifo_v1_0 (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .rd_clk (rd_clk),
            .wr_en (wr_en_real));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:64

    ipsxb_distributed_fifo_ctr_v1_0 u_ipsxb_distributed_fifo_ctr (
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wfull (full),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/N0_1  (N0_1),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_l  (wr_data[1]),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/wvld_m  (wr_data[0]),
            .r_en (rd_en),
            .rd_clk (rd_clk),
            .rrst (rd_rst));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v:84


endmodule


module ipsxb_distributed_fifo_v1_0
(
    input [1:0] wr_data,
    input rd_clk,
    input rd_en,
    input rd_rst,
    output [1:0] rd_data
);

    ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 u_ipsxb_distributed_fifo_distributed_fifo_v1_0 (
            .rd_data (rd_data),
            .wr_data (wr_data),
            .rd_clk (rd_clk),
            .rd_en (rd_en),
            .rd_rst (rd_rst));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v:82


endmodule


module ipsxb_mcdq_wdp_dcp_v1_2
(
    input N0,
    input clk,
    input i_wvld,
    output [7:0] r_wvld,
    output o_rdy
);

    GTP_DFF_C /* o_rdy */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        o_rdy_vname (
            .Q (o_rdy),
            .C (N0),
            .CLK (clk),
            .D (r_wvld[0]));
    // defparam o_rdy_vname.orig_name = o_rdy;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp:190

    GTP_DFF_C /* \r_wvld[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_wvld[0]  (
            .Q (r_wvld[0]),
            .C (N0),
            .CLK (clk),
            .D (i_wvld));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp:160

    GTP_DFF_C /* \r_wvld[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_wvld[2]  (
            .Q (r_wvld[2]),
            .C (N0),
            .CLK (clk),
            .D (o_rdy));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp:160

    GTP_DFF_C /* \r_wvld[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_wvld[3]  (
            .Q (r_wvld[3]),
            .C (N0),
            .CLK (clk),
            .D (r_wvld[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp:160


endmodule


module ipsxb_mcdq_wdp_align_v1_2
(
    input [255:0] din,
    input [31:0] r_strb,
    input [3:0] r_wdin_en,
    input [3:0] wdin_en,
    input N0,
    input clk,
    input wvld_l,
    input wvld_m,
    output [255:0] din_slip_dly,
    output [3:0] wdin_en_dly,
    output [31:0] wr_strb,
    output [255:0] wrdata,
    output [3:0] wrdata_en
);
    wire [31:0] N61;
    wire [255:0] din_slip_2ck;
    wire [255:0] r_data;
    wire r_wvld_m;
    wire [3:0] wdin_en_slip;
    wire [31:0] wstrb_slip_2ck;

    GTP_LUT2 /* \N16[0]  */ #(
            .INIT(4'b1000))
        \N16[0]  (
            .Z (din_slip_2ck[0]),
            .I0 (din[0]),
            .I1 (wvld_l));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:193

    GTP_LUT5 /* \N16[1]  */ #(
            .INIT(32'b11001100110011001010000000000000))
        \N16[1]  (
            .Z (din_slip_2ck[1]),
            .I0 (wvld_m),
            .I1 (din[0]),
            .I2 (r_wvld_m),
            .I3 (r_data[129]),
            .I4 (wvld_l));
	// LUT = (I1&I4)|(I0&I2&I3&~I4) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:193

    GTP_LUT3 /* \N16[2]_2  */ #(
            .INIT(8'b00001000))
        \N16[2]_2  (
            .Z (din_slip_2ck[128]),
            .I0 (wvld_m),
            .I1 (din[0]),
            .I2 (wvld_l));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \N16[3]  */ #(
            .INIT(8'b11001000))
        \N16[3]  (
            .Z (din_slip_2ck[129]),
            .I0 (wvld_m),
            .I1 (din[0]),
            .I2 (wvld_l));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT2 /* N23_4 */ #(
            .INIT(4'b1110))
        N23_4 (
            .Z (N61[24]),
            .I0 (wvld_m),
            .I1 (wvld_l));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \N23_8[0]  */ #(
            .INIT(16'b1111111110000000))
        \N23_8[0]  (
            .Z (wstrb_slip_2ck[0]),
            .I0 (wvld_m),
            .I1 (r_wvld_m),
            .I2 (r_strb[16]),
            .I3 (wvld_l));
	// LUT = (I3)|(I0&I1&I2) ;

    GTP_LUT5 /* \N23_8[1]  */ #(
            .INIT(32'b10101010101010101100000000000000))
        \N23_8[1]  (
            .Z (wdin_en_slip[0]),
            .I0 (wdin_en[0]),
            .I1 (wvld_m),
            .I2 (r_wvld_m),
            .I3 (r_wdin_en[2]),
            .I4 (wvld_l));
	// LUT = (I0&I4)|(I1&I2&I3&~I4) ;

    GTP_LUT4 /* \N23_8[2]  */ #(
            .INIT(16'b1010101010001100))
        \N23_8[2]  (
            .Z (wdin_en_slip[2]),
            .I0 (wdin_en[0]),
            .I1 (wvld_m),
            .I2 (r_wvld_m),
            .I3 (wvld_l));
	// LUT = (I0&I1)|(I0&I3)|(I1&~I2&~I3) ;

    GTP_DFF_C /* \din_slip_dly[65]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_slip_dly[65]  (
            .Q (din_slip_dly[65]),
            .C (N0),
            .CLK (clk),
            .D (din_slip_2ck[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:205

    GTP_DFF_C /* \din_slip_dly[128]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_slip_dly[128]  (
            .Q (din_slip_dly[128]),
            .C (N0),
            .CLK (clk),
            .D (din_slip_2ck[128]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:205

    GTP_DFF_C /* \din_slip_dly[129]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_slip_dly[129]  (
            .Q (din_slip_dly[129]),
            .C (N0),
            .CLK (clk),
            .D (din_slip_2ck[129]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:205

    GTP_DFF_C /* \r_data[129]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_data[129]  (
            .Q (r_data[129]),
            .C (N0),
            .CLK (clk),
            .D (din[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:173

    GTP_DFF_C /* r_wvld_m */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        r_wvld_m_vname (
            .Q (r_wvld_m),
            .C (N0),
            .CLK (clk),
            .D (wvld_m));
    // defparam r_wvld_m_vname.orig_name = r_wvld_m;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:185

    GTP_DFF_C /* \wdin_en_dly[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wdin_en_dly[1]  (
            .Q (wdin_en_dly[1]),
            .C (N0),
            .CLK (clk),
            .D (wdin_en_slip[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:205

    GTP_DFF_C /* \wdin_en_dly[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wdin_en_dly[2]  (
            .Q (wdin_en_dly[2]),
            .C (N0),
            .CLK (clk),
            .D (wdin_en_slip[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:205

    GTP_DFF_C /* \wr_strb[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_strb[0]  (
            .Q (wr_strb[0]),
            .C (N0),
            .CLK (clk),
            .D (wr_strb[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:217

    GTP_DFF_C /* \wr_strb[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_strb[8]  (
            .Q (wr_strb[8]),
            .C (N0),
            .CLK (clk),
            .D (wstrb_slip_2ck[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:217

    GTP_DFF_C /* \wr_strb[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_strb[24]  (
            .Q (wr_strb[24]),
            .C (N0),
            .CLK (clk),
            .D (N61[24]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:217

    GTP_DFF_C /* \wrdata[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrdata[1]  (
            .Q (wrdata[1]),
            .C (N0),
            .CLK (clk),
            .D (din_slip_dly[129]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:217

    GTP_DFF_C /* \wrdata[64]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrdata[64]  (
            .Q (wrdata[64]),
            .C (N0),
            .CLK (clk),
            .D (din_slip_2ck[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:217

    GTP_DFF_C /* \wrdata_en[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrdata_en[0]  (
            .Q (wrdata_en[0]),
            .C (N0),
            .CLK (clk),
            .D (wdin_en_dly[2]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp:217


endmodule


module ipsxb_mcdq_wdatapath_v1_2
(
    input [31:0] \mcdq_wdp_align/r_strb ,
    input [255:0] wdata_in,
    input N2,
    input clk,
    input i_wvld_l,
    input i_wvld_m,
    output [255:0] dfi_wrdata,
    output [3:0] dfi_wrdata_en,
    output [7:0] \mc3q_wdp_dcp/r_wvld ,
    output [255:0] \mcdq_wdp_align/din_slip_dly ,
    output [3:0] \mcdq_wdp_align/wdin_en_dly ,
    output [31:0] wr_strb
);
    wire [1:0] data_out;
    wire [1:0] data_out_comb;
    wire rd_en;
    wire w_wvld;
    wire \mc3q_wdp_dcp_r_wvld[0]_floating ;
    wire \mc3q_wdp_dcp_r_wvld[1]_floating ;
    wire \mc3q_wdp_dcp_r_wvld[4]_floating ;
    wire \mc3q_wdp_dcp_r_wvld[5]_floating ;
    wire \mc3q_wdp_dcp_r_wvld[6]_floating ;
    wire \mc3q_wdp_dcp_r_wvld[7]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[0]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[1]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[2]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[3]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[4]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[5]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[6]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[7]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[8]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[9]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[10]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[11]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[12]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[13]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[14]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[15]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[16]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[17]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[18]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[19]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[20]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[21]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[22]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[23]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[24]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[25]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[26]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[27]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[28]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[29]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[30]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[31]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[32]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[33]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[34]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[35]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[36]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[37]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[38]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[39]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[40]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[41]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[42]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[43]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[44]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[45]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[46]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[47]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[48]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[49]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[50]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[51]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[52]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[53]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[54]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[55]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[56]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[57]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[58]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[59]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[60]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[61]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[62]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[63]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[64]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[66]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[67]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[68]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[69]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[70]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[71]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[72]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[73]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[74]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[75]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[76]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[77]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[78]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[79]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[80]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[81]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[82]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[83]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[84]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[85]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[86]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[87]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[88]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[89]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[90]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[91]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[92]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[93]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[94]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[95]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[96]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[97]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[98]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[99]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[100]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[101]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[102]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[103]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[104]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[105]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[106]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[107]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[108]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[109]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[110]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[111]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[112]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[113]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[114]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[115]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[116]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[117]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[118]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[119]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[120]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[121]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[122]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[123]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[124]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[125]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[126]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[127]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[130]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[131]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[132]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[133]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[134]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[135]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[136]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[137]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[138]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[139]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[140]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[141]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[142]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[143]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[144]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[145]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[146]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[147]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[148]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[149]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[150]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[151]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[152]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[153]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[154]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[155]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[156]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[157]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[158]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[159]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[160]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[161]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[162]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[163]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[164]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[165]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[166]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[167]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[168]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[169]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[170]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[171]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[172]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[173]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[174]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[175]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[176]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[177]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[178]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[179]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[180]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[181]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[182]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[183]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[184]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[185]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[186]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[187]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[188]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[189]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[190]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[191]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[192]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[193]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[194]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[195]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[196]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[197]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[198]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[199]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[200]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[201]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[202]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[203]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[204]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[205]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[206]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[207]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[208]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[209]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[210]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[211]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[212]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[213]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[214]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[215]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[216]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[217]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[218]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[219]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[220]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[221]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[222]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[223]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[224]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[225]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[226]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[227]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[228]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[229]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[230]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[231]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[232]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[233]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[234]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[235]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[236]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[237]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[238]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[239]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[240]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[241]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[242]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[243]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[244]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[245]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[246]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[247]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[248]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[249]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[250]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[251]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[252]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[253]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[254]_floating ;
    wire \mcdq_wdp_align_din_slip_dly[255]_floating ;
    wire \mcdq_wdp_align_wdin_en_dly[0]_floating ;
    wire \mcdq_wdp_align_wdin_en_dly[3]_floating ;
    wire \mcdq_wdp_align_wr_strb[1]_floating ;
    wire \mcdq_wdp_align_wr_strb[2]_floating ;
    wire \mcdq_wdp_align_wr_strb[3]_floating ;
    wire \mcdq_wdp_align_wr_strb[4]_floating ;
    wire \mcdq_wdp_align_wr_strb[5]_floating ;
    wire \mcdq_wdp_align_wr_strb[6]_floating ;
    wire \mcdq_wdp_align_wr_strb[7]_floating ;
    wire \mcdq_wdp_align_wr_strb[9]_floating ;
    wire \mcdq_wdp_align_wr_strb[10]_floating ;
    wire \mcdq_wdp_align_wr_strb[11]_floating ;
    wire \mcdq_wdp_align_wr_strb[12]_floating ;
    wire \mcdq_wdp_align_wr_strb[13]_floating ;
    wire \mcdq_wdp_align_wr_strb[14]_floating ;
    wire \mcdq_wdp_align_wr_strb[15]_floating ;
    wire \mcdq_wdp_align_wr_strb[16]_floating ;
    wire \mcdq_wdp_align_wr_strb[17]_floating ;
    wire \mcdq_wdp_align_wr_strb[18]_floating ;
    wire \mcdq_wdp_align_wr_strb[19]_floating ;
    wire \mcdq_wdp_align_wr_strb[20]_floating ;
    wire \mcdq_wdp_align_wr_strb[21]_floating ;
    wire \mcdq_wdp_align_wr_strb[22]_floating ;
    wire \mcdq_wdp_align_wr_strb[23]_floating ;
    wire \mcdq_wdp_align_wr_strb[25]_floating ;
    wire \mcdq_wdp_align_wr_strb[26]_floating ;
    wire \mcdq_wdp_align_wr_strb[27]_floating ;
    wire \mcdq_wdp_align_wr_strb[28]_floating ;
    wire \mcdq_wdp_align_wr_strb[29]_floating ;
    wire \mcdq_wdp_align_wr_strb[30]_floating ;
    wire \mcdq_wdp_align_wr_strb[31]_floating ;
    wire \mcdq_wdp_align_wrdata[0]_floating ;
    wire \mcdq_wdp_align_wrdata[2]_floating ;
    wire \mcdq_wdp_align_wrdata[3]_floating ;
    wire \mcdq_wdp_align_wrdata[4]_floating ;
    wire \mcdq_wdp_align_wrdata[5]_floating ;
    wire \mcdq_wdp_align_wrdata[6]_floating ;
    wire \mcdq_wdp_align_wrdata[7]_floating ;
    wire \mcdq_wdp_align_wrdata[8]_floating ;
    wire \mcdq_wdp_align_wrdata[9]_floating ;
    wire \mcdq_wdp_align_wrdata[10]_floating ;
    wire \mcdq_wdp_align_wrdata[11]_floating ;
    wire \mcdq_wdp_align_wrdata[12]_floating ;
    wire \mcdq_wdp_align_wrdata[13]_floating ;
    wire \mcdq_wdp_align_wrdata[14]_floating ;
    wire \mcdq_wdp_align_wrdata[15]_floating ;
    wire \mcdq_wdp_align_wrdata[16]_floating ;
    wire \mcdq_wdp_align_wrdata[17]_floating ;
    wire \mcdq_wdp_align_wrdata[18]_floating ;
    wire \mcdq_wdp_align_wrdata[19]_floating ;
    wire \mcdq_wdp_align_wrdata[20]_floating ;
    wire \mcdq_wdp_align_wrdata[21]_floating ;
    wire \mcdq_wdp_align_wrdata[22]_floating ;
    wire \mcdq_wdp_align_wrdata[23]_floating ;
    wire \mcdq_wdp_align_wrdata[24]_floating ;
    wire \mcdq_wdp_align_wrdata[25]_floating ;
    wire \mcdq_wdp_align_wrdata[26]_floating ;
    wire \mcdq_wdp_align_wrdata[27]_floating ;
    wire \mcdq_wdp_align_wrdata[28]_floating ;
    wire \mcdq_wdp_align_wrdata[29]_floating ;
    wire \mcdq_wdp_align_wrdata[30]_floating ;
    wire \mcdq_wdp_align_wrdata[31]_floating ;
    wire \mcdq_wdp_align_wrdata[32]_floating ;
    wire \mcdq_wdp_align_wrdata[33]_floating ;
    wire \mcdq_wdp_align_wrdata[34]_floating ;
    wire \mcdq_wdp_align_wrdata[35]_floating ;
    wire \mcdq_wdp_align_wrdata[36]_floating ;
    wire \mcdq_wdp_align_wrdata[37]_floating ;
    wire \mcdq_wdp_align_wrdata[38]_floating ;
    wire \mcdq_wdp_align_wrdata[39]_floating ;
    wire \mcdq_wdp_align_wrdata[40]_floating ;
    wire \mcdq_wdp_align_wrdata[41]_floating ;
    wire \mcdq_wdp_align_wrdata[42]_floating ;
    wire \mcdq_wdp_align_wrdata[43]_floating ;
    wire \mcdq_wdp_align_wrdata[44]_floating ;
    wire \mcdq_wdp_align_wrdata[45]_floating ;
    wire \mcdq_wdp_align_wrdata[46]_floating ;
    wire \mcdq_wdp_align_wrdata[47]_floating ;
    wire \mcdq_wdp_align_wrdata[48]_floating ;
    wire \mcdq_wdp_align_wrdata[49]_floating ;
    wire \mcdq_wdp_align_wrdata[50]_floating ;
    wire \mcdq_wdp_align_wrdata[51]_floating ;
    wire \mcdq_wdp_align_wrdata[52]_floating ;
    wire \mcdq_wdp_align_wrdata[53]_floating ;
    wire \mcdq_wdp_align_wrdata[54]_floating ;
    wire \mcdq_wdp_align_wrdata[55]_floating ;
    wire \mcdq_wdp_align_wrdata[56]_floating ;
    wire \mcdq_wdp_align_wrdata[57]_floating ;
    wire \mcdq_wdp_align_wrdata[58]_floating ;
    wire \mcdq_wdp_align_wrdata[59]_floating ;
    wire \mcdq_wdp_align_wrdata[60]_floating ;
    wire \mcdq_wdp_align_wrdata[61]_floating ;
    wire \mcdq_wdp_align_wrdata[62]_floating ;
    wire \mcdq_wdp_align_wrdata[63]_floating ;
    wire \mcdq_wdp_align_wrdata[65]_floating ;
    wire \mcdq_wdp_align_wrdata[66]_floating ;
    wire \mcdq_wdp_align_wrdata[67]_floating ;
    wire \mcdq_wdp_align_wrdata[68]_floating ;
    wire \mcdq_wdp_align_wrdata[69]_floating ;
    wire \mcdq_wdp_align_wrdata[70]_floating ;
    wire \mcdq_wdp_align_wrdata[71]_floating ;
    wire \mcdq_wdp_align_wrdata[72]_floating ;
    wire \mcdq_wdp_align_wrdata[73]_floating ;
    wire \mcdq_wdp_align_wrdata[74]_floating ;
    wire \mcdq_wdp_align_wrdata[75]_floating ;
    wire \mcdq_wdp_align_wrdata[76]_floating ;
    wire \mcdq_wdp_align_wrdata[77]_floating ;
    wire \mcdq_wdp_align_wrdata[78]_floating ;
    wire \mcdq_wdp_align_wrdata[79]_floating ;
    wire \mcdq_wdp_align_wrdata[80]_floating ;
    wire \mcdq_wdp_align_wrdata[81]_floating ;
    wire \mcdq_wdp_align_wrdata[82]_floating ;
    wire \mcdq_wdp_align_wrdata[83]_floating ;
    wire \mcdq_wdp_align_wrdata[84]_floating ;
    wire \mcdq_wdp_align_wrdata[85]_floating ;
    wire \mcdq_wdp_align_wrdata[86]_floating ;
    wire \mcdq_wdp_align_wrdata[87]_floating ;
    wire \mcdq_wdp_align_wrdata[88]_floating ;
    wire \mcdq_wdp_align_wrdata[89]_floating ;
    wire \mcdq_wdp_align_wrdata[90]_floating ;
    wire \mcdq_wdp_align_wrdata[91]_floating ;
    wire \mcdq_wdp_align_wrdata[92]_floating ;
    wire \mcdq_wdp_align_wrdata[93]_floating ;
    wire \mcdq_wdp_align_wrdata[94]_floating ;
    wire \mcdq_wdp_align_wrdata[95]_floating ;
    wire \mcdq_wdp_align_wrdata[96]_floating ;
    wire \mcdq_wdp_align_wrdata[97]_floating ;
    wire \mcdq_wdp_align_wrdata[98]_floating ;
    wire \mcdq_wdp_align_wrdata[99]_floating ;
    wire \mcdq_wdp_align_wrdata[100]_floating ;
    wire \mcdq_wdp_align_wrdata[101]_floating ;
    wire \mcdq_wdp_align_wrdata[102]_floating ;
    wire \mcdq_wdp_align_wrdata[103]_floating ;
    wire \mcdq_wdp_align_wrdata[104]_floating ;
    wire \mcdq_wdp_align_wrdata[105]_floating ;
    wire \mcdq_wdp_align_wrdata[106]_floating ;
    wire \mcdq_wdp_align_wrdata[107]_floating ;
    wire \mcdq_wdp_align_wrdata[108]_floating ;
    wire \mcdq_wdp_align_wrdata[109]_floating ;
    wire \mcdq_wdp_align_wrdata[110]_floating ;
    wire \mcdq_wdp_align_wrdata[111]_floating ;
    wire \mcdq_wdp_align_wrdata[112]_floating ;
    wire \mcdq_wdp_align_wrdata[113]_floating ;
    wire \mcdq_wdp_align_wrdata[114]_floating ;
    wire \mcdq_wdp_align_wrdata[115]_floating ;
    wire \mcdq_wdp_align_wrdata[116]_floating ;
    wire \mcdq_wdp_align_wrdata[117]_floating ;
    wire \mcdq_wdp_align_wrdata[118]_floating ;
    wire \mcdq_wdp_align_wrdata[119]_floating ;
    wire \mcdq_wdp_align_wrdata[120]_floating ;
    wire \mcdq_wdp_align_wrdata[121]_floating ;
    wire \mcdq_wdp_align_wrdata[122]_floating ;
    wire \mcdq_wdp_align_wrdata[123]_floating ;
    wire \mcdq_wdp_align_wrdata[124]_floating ;
    wire \mcdq_wdp_align_wrdata[125]_floating ;
    wire \mcdq_wdp_align_wrdata[126]_floating ;
    wire \mcdq_wdp_align_wrdata[127]_floating ;
    wire \mcdq_wdp_align_wrdata[128]_floating ;
    wire \mcdq_wdp_align_wrdata[129]_floating ;
    wire \mcdq_wdp_align_wrdata[130]_floating ;
    wire \mcdq_wdp_align_wrdata[131]_floating ;
    wire \mcdq_wdp_align_wrdata[132]_floating ;
    wire \mcdq_wdp_align_wrdata[133]_floating ;
    wire \mcdq_wdp_align_wrdata[134]_floating ;
    wire \mcdq_wdp_align_wrdata[135]_floating ;
    wire \mcdq_wdp_align_wrdata[136]_floating ;
    wire \mcdq_wdp_align_wrdata[137]_floating ;
    wire \mcdq_wdp_align_wrdata[138]_floating ;
    wire \mcdq_wdp_align_wrdata[139]_floating ;
    wire \mcdq_wdp_align_wrdata[140]_floating ;
    wire \mcdq_wdp_align_wrdata[141]_floating ;
    wire \mcdq_wdp_align_wrdata[142]_floating ;
    wire \mcdq_wdp_align_wrdata[143]_floating ;
    wire \mcdq_wdp_align_wrdata[144]_floating ;
    wire \mcdq_wdp_align_wrdata[145]_floating ;
    wire \mcdq_wdp_align_wrdata[146]_floating ;
    wire \mcdq_wdp_align_wrdata[147]_floating ;
    wire \mcdq_wdp_align_wrdata[148]_floating ;
    wire \mcdq_wdp_align_wrdata[149]_floating ;
    wire \mcdq_wdp_align_wrdata[150]_floating ;
    wire \mcdq_wdp_align_wrdata[151]_floating ;
    wire \mcdq_wdp_align_wrdata[152]_floating ;
    wire \mcdq_wdp_align_wrdata[153]_floating ;
    wire \mcdq_wdp_align_wrdata[154]_floating ;
    wire \mcdq_wdp_align_wrdata[155]_floating ;
    wire \mcdq_wdp_align_wrdata[156]_floating ;
    wire \mcdq_wdp_align_wrdata[157]_floating ;
    wire \mcdq_wdp_align_wrdata[158]_floating ;
    wire \mcdq_wdp_align_wrdata[159]_floating ;
    wire \mcdq_wdp_align_wrdata[160]_floating ;
    wire \mcdq_wdp_align_wrdata[161]_floating ;
    wire \mcdq_wdp_align_wrdata[162]_floating ;
    wire \mcdq_wdp_align_wrdata[163]_floating ;
    wire \mcdq_wdp_align_wrdata[164]_floating ;
    wire \mcdq_wdp_align_wrdata[165]_floating ;
    wire \mcdq_wdp_align_wrdata[166]_floating ;
    wire \mcdq_wdp_align_wrdata[167]_floating ;
    wire \mcdq_wdp_align_wrdata[168]_floating ;
    wire \mcdq_wdp_align_wrdata[169]_floating ;
    wire \mcdq_wdp_align_wrdata[170]_floating ;
    wire \mcdq_wdp_align_wrdata[171]_floating ;
    wire \mcdq_wdp_align_wrdata[172]_floating ;
    wire \mcdq_wdp_align_wrdata[173]_floating ;
    wire \mcdq_wdp_align_wrdata[174]_floating ;
    wire \mcdq_wdp_align_wrdata[175]_floating ;
    wire \mcdq_wdp_align_wrdata[176]_floating ;
    wire \mcdq_wdp_align_wrdata[177]_floating ;
    wire \mcdq_wdp_align_wrdata[178]_floating ;
    wire \mcdq_wdp_align_wrdata[179]_floating ;
    wire \mcdq_wdp_align_wrdata[180]_floating ;
    wire \mcdq_wdp_align_wrdata[181]_floating ;
    wire \mcdq_wdp_align_wrdata[182]_floating ;
    wire \mcdq_wdp_align_wrdata[183]_floating ;
    wire \mcdq_wdp_align_wrdata[184]_floating ;
    wire \mcdq_wdp_align_wrdata[185]_floating ;
    wire \mcdq_wdp_align_wrdata[186]_floating ;
    wire \mcdq_wdp_align_wrdata[187]_floating ;
    wire \mcdq_wdp_align_wrdata[188]_floating ;
    wire \mcdq_wdp_align_wrdata[189]_floating ;
    wire \mcdq_wdp_align_wrdata[190]_floating ;
    wire \mcdq_wdp_align_wrdata[191]_floating ;
    wire \mcdq_wdp_align_wrdata[192]_floating ;
    wire \mcdq_wdp_align_wrdata[193]_floating ;
    wire \mcdq_wdp_align_wrdata[194]_floating ;
    wire \mcdq_wdp_align_wrdata[195]_floating ;
    wire \mcdq_wdp_align_wrdata[196]_floating ;
    wire \mcdq_wdp_align_wrdata[197]_floating ;
    wire \mcdq_wdp_align_wrdata[198]_floating ;
    wire \mcdq_wdp_align_wrdata[199]_floating ;
    wire \mcdq_wdp_align_wrdata[200]_floating ;
    wire \mcdq_wdp_align_wrdata[201]_floating ;
    wire \mcdq_wdp_align_wrdata[202]_floating ;
    wire \mcdq_wdp_align_wrdata[203]_floating ;
    wire \mcdq_wdp_align_wrdata[204]_floating ;
    wire \mcdq_wdp_align_wrdata[205]_floating ;
    wire \mcdq_wdp_align_wrdata[206]_floating ;
    wire \mcdq_wdp_align_wrdata[207]_floating ;
    wire \mcdq_wdp_align_wrdata[208]_floating ;
    wire \mcdq_wdp_align_wrdata[209]_floating ;
    wire \mcdq_wdp_align_wrdata[210]_floating ;
    wire \mcdq_wdp_align_wrdata[211]_floating ;
    wire \mcdq_wdp_align_wrdata[212]_floating ;
    wire \mcdq_wdp_align_wrdata[213]_floating ;
    wire \mcdq_wdp_align_wrdata[214]_floating ;
    wire \mcdq_wdp_align_wrdata[215]_floating ;
    wire \mcdq_wdp_align_wrdata[216]_floating ;
    wire \mcdq_wdp_align_wrdata[217]_floating ;
    wire \mcdq_wdp_align_wrdata[218]_floating ;
    wire \mcdq_wdp_align_wrdata[219]_floating ;
    wire \mcdq_wdp_align_wrdata[220]_floating ;
    wire \mcdq_wdp_align_wrdata[221]_floating ;
    wire \mcdq_wdp_align_wrdata[222]_floating ;
    wire \mcdq_wdp_align_wrdata[223]_floating ;
    wire \mcdq_wdp_align_wrdata[224]_floating ;
    wire \mcdq_wdp_align_wrdata[225]_floating ;
    wire \mcdq_wdp_align_wrdata[226]_floating ;
    wire \mcdq_wdp_align_wrdata[227]_floating ;
    wire \mcdq_wdp_align_wrdata[228]_floating ;
    wire \mcdq_wdp_align_wrdata[229]_floating ;
    wire \mcdq_wdp_align_wrdata[230]_floating ;
    wire \mcdq_wdp_align_wrdata[231]_floating ;
    wire \mcdq_wdp_align_wrdata[232]_floating ;
    wire \mcdq_wdp_align_wrdata[233]_floating ;
    wire \mcdq_wdp_align_wrdata[234]_floating ;
    wire \mcdq_wdp_align_wrdata[235]_floating ;
    wire \mcdq_wdp_align_wrdata[236]_floating ;
    wire \mcdq_wdp_align_wrdata[237]_floating ;
    wire \mcdq_wdp_align_wrdata[238]_floating ;
    wire \mcdq_wdp_align_wrdata[239]_floating ;
    wire \mcdq_wdp_align_wrdata[240]_floating ;
    wire \mcdq_wdp_align_wrdata[241]_floating ;
    wire \mcdq_wdp_align_wrdata[242]_floating ;
    wire \mcdq_wdp_align_wrdata[243]_floating ;
    wire \mcdq_wdp_align_wrdata[244]_floating ;
    wire \mcdq_wdp_align_wrdata[245]_floating ;
    wire \mcdq_wdp_align_wrdata[246]_floating ;
    wire \mcdq_wdp_align_wrdata[247]_floating ;
    wire \mcdq_wdp_align_wrdata[248]_floating ;
    wire \mcdq_wdp_align_wrdata[249]_floating ;
    wire \mcdq_wdp_align_wrdata[250]_floating ;
    wire \mcdq_wdp_align_wrdata[251]_floating ;
    wire \mcdq_wdp_align_wrdata[252]_floating ;
    wire \mcdq_wdp_align_wrdata[253]_floating ;
    wire \mcdq_wdp_align_wrdata[254]_floating ;
    wire \mcdq_wdp_align_wrdata[255]_floating ;
    wire \mcdq_wdp_align_wrdata_en[1]_floating ;
    wire \mcdq_wdp_align_wrdata_en[2]_floating ;
    wire \mcdq_wdp_align_wrdata_en[3]_floating ;

    GTP_LUT2 /* N0 */ #(
            .INIT(4'b1110))
        N0 (
            .Z (w_wvld),
            .I0 (i_wvld_l),
            .I1 (i_wvld_m));
	// LUT = (I0)|(I1) ;
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp:228

    GTP_DFF_CE /* \data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[0]  (
            .Q (data_out[0]),
            .C (N2),
            .CE (rd_en),
            .CLK (clk),
            .D (data_out_comb[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp:257

    GTP_DFF_CE /* \data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[1]  (
            .Q (data_out[1]),
            .C (N2),
            .CE (rd_en),
            .CLK (clk),
            .D (data_out_comb[1]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp:257

    ipsxb_distributed_fifo_v1_0 ipsxb_distributed_fifo (
            .rd_data (data_out_comb),
            .wr_data ({i_wvld_l, i_wvld_m}),
            .rd_clk (clk),
            .rd_en (rd_en),
            .rd_rst (N2));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp:239

    ipsxb_mcdq_wdp_dcp_v1_2 mc3q_wdp_dcp (
            .r_wvld ({\mc3q_wdp_dcp_r_wvld[7]_floating , \mc3q_wdp_dcp_r_wvld[6]_floating , \mc3q_wdp_dcp_r_wvld[5]_floating , \mc3q_wdp_dcp_r_wvld[4]_floating , \mc3q_wdp_dcp/r_wvld [3] , \mc3q_wdp_dcp/r_wvld [2] , \mc3q_wdp_dcp_r_wvld[1]_floating , \mc3q_wdp_dcp_r_wvld[0]_floating }),
            .o_rdy (rd_en),
            .N0 (N2),
            .clk (clk),
            .i_wvld (w_wvld));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp:278

    ipsxb_mcdq_wdp_align_v1_2 mcdq_wdp_align (
            .din_slip_dly ({\mcdq_wdp_align_din_slip_dly[255]_floating , \mcdq_wdp_align_din_slip_dly[254]_floating , \mcdq_wdp_align_din_slip_dly[253]_floating , \mcdq_wdp_align_din_slip_dly[252]_floating , \mcdq_wdp_align_din_slip_dly[251]_floating , \mcdq_wdp_align_din_slip_dly[250]_floating , \mcdq_wdp_align_din_slip_dly[249]_floating , \mcdq_wdp_align_din_slip_dly[248]_floating , \mcdq_wdp_align_din_slip_dly[247]_floating , \mcdq_wdp_align_din_slip_dly[246]_floating , \mcdq_wdp_align_din_slip_dly[245]_floating , \mcdq_wdp_align_din_slip_dly[244]_floating , \mcdq_wdp_align_din_slip_dly[243]_floating , \mcdq_wdp_align_din_slip_dly[242]_floating , \mcdq_wdp_align_din_slip_dly[241]_floating , \mcdq_wdp_align_din_slip_dly[240]_floating , \mcdq_wdp_align_din_slip_dly[239]_floating , \mcdq_wdp_align_din_slip_dly[238]_floating , \mcdq_wdp_align_din_slip_dly[237]_floating , \mcdq_wdp_align_din_slip_dly[236]_floating , \mcdq_wdp_align_din_slip_dly[235]_floating , \mcdq_wdp_align_din_slip_dly[234]_floating , \mcdq_wdp_align_din_slip_dly[233]_floating , \mcdq_wdp_align_din_slip_dly[232]_floating , \mcdq_wdp_align_din_slip_dly[231]_floating , \mcdq_wdp_align_din_slip_dly[230]_floating , \mcdq_wdp_align_din_slip_dly[229]_floating , \mcdq_wdp_align_din_slip_dly[228]_floating , \mcdq_wdp_align_din_slip_dly[227]_floating , \mcdq_wdp_align_din_slip_dly[226]_floating , \mcdq_wdp_align_din_slip_dly[225]_floating , \mcdq_wdp_align_din_slip_dly[224]_floating , \mcdq_wdp_align_din_slip_dly[223]_floating , \mcdq_wdp_align_din_slip_dly[222]_floating , \mcdq_wdp_align_din_slip_dly[221]_floating , \mcdq_wdp_align_din_slip_dly[220]_floating , \mcdq_wdp_align_din_slip_dly[219]_floating , \mcdq_wdp_align_din_slip_dly[218]_floating , \mcdq_wdp_align_din_slip_dly[217]_floating , \mcdq_wdp_align_din_slip_dly[216]_floating , \mcdq_wdp_align_din_slip_dly[215]_floating , \mcdq_wdp_align_din_slip_dly[214]_floating , \mcdq_wdp_align_din_slip_dly[213]_floating , \mcdq_wdp_align_din_slip_dly[212]_floating , \mcdq_wdp_align_din_slip_dly[211]_floating , \mcdq_wdp_align_din_slip_dly[210]_floating , \mcdq_wdp_align_din_slip_dly[209]_floating , \mcdq_wdp_align_din_slip_dly[208]_floating , \mcdq_wdp_align_din_slip_dly[207]_floating , \mcdq_wdp_align_din_slip_dly[206]_floating , \mcdq_wdp_align_din_slip_dly[205]_floating , \mcdq_wdp_align_din_slip_dly[204]_floating , \mcdq_wdp_align_din_slip_dly[203]_floating , \mcdq_wdp_align_din_slip_dly[202]_floating , \mcdq_wdp_align_din_slip_dly[201]_floating , \mcdq_wdp_align_din_slip_dly[200]_floating , \mcdq_wdp_align_din_slip_dly[199]_floating , \mcdq_wdp_align_din_slip_dly[198]_floating , \mcdq_wdp_align_din_slip_dly[197]_floating , \mcdq_wdp_align_din_slip_dly[196]_floating , \mcdq_wdp_align_din_slip_dly[195]_floating , \mcdq_wdp_align_din_slip_dly[194]_floating , \mcdq_wdp_align_din_slip_dly[193]_floating , \mcdq_wdp_align_din_slip_dly[192]_floating , \mcdq_wdp_align_din_slip_dly[191]_floating , \mcdq_wdp_align_din_slip_dly[190]_floating , \mcdq_wdp_align_din_slip_dly[189]_floating , \mcdq_wdp_align_din_slip_dly[188]_floating , \mcdq_wdp_align_din_slip_dly[187]_floating , \mcdq_wdp_align_din_slip_dly[186]_floating , \mcdq_wdp_align_din_slip_dly[185]_floating , \mcdq_wdp_align_din_slip_dly[184]_floating , \mcdq_wdp_align_din_slip_dly[183]_floating , \mcdq_wdp_align_din_slip_dly[182]_floating , \mcdq_wdp_align_din_slip_dly[181]_floating , \mcdq_wdp_align_din_slip_dly[180]_floating , \mcdq_wdp_align_din_slip_dly[179]_floating , \mcdq_wdp_align_din_slip_dly[178]_floating , \mcdq_wdp_align_din_slip_dly[177]_floating , \mcdq_wdp_align_din_slip_dly[176]_floating , \mcdq_wdp_align_din_slip_dly[175]_floating , \mcdq_wdp_align_din_slip_dly[174]_floating , \mcdq_wdp_align_din_slip_dly[173]_floating , \mcdq_wdp_align_din_slip_dly[172]_floating , \mcdq_wdp_align_din_slip_dly[171]_floating , \mcdq_wdp_align_din_slip_dly[170]_floating , \mcdq_wdp_align_din_slip_dly[169]_floating , \mcdq_wdp_align_din_slip_dly[168]_floating , \mcdq_wdp_align_din_slip_dly[167]_floating , \mcdq_wdp_align_din_slip_dly[166]_floating , \mcdq_wdp_align_din_slip_dly[165]_floating , \mcdq_wdp_align_din_slip_dly[164]_floating , \mcdq_wdp_align_din_slip_dly[163]_floating , \mcdq_wdp_align_din_slip_dly[162]_floating , \mcdq_wdp_align_din_slip_dly[161]_floating , \mcdq_wdp_align_din_slip_dly[160]_floating , \mcdq_wdp_align_din_slip_dly[159]_floating , \mcdq_wdp_align_din_slip_dly[158]_floating , \mcdq_wdp_align_din_slip_dly[157]_floating , \mcdq_wdp_align_din_slip_dly[156]_floating , \mcdq_wdp_align_din_slip_dly[155]_floating , \mcdq_wdp_align_din_slip_dly[154]_floating , \mcdq_wdp_align_din_slip_dly[153]_floating , \mcdq_wdp_align_din_slip_dly[152]_floating , \mcdq_wdp_align_din_slip_dly[151]_floating , \mcdq_wdp_align_din_slip_dly[150]_floating , \mcdq_wdp_align_din_slip_dly[149]_floating , \mcdq_wdp_align_din_slip_dly[148]_floating , \mcdq_wdp_align_din_slip_dly[147]_floating , \mcdq_wdp_align_din_slip_dly[146]_floating , \mcdq_wdp_align_din_slip_dly[145]_floating , \mcdq_wdp_align_din_slip_dly[144]_floating , \mcdq_wdp_align_din_slip_dly[143]_floating , \mcdq_wdp_align_din_slip_dly[142]_floating , \mcdq_wdp_align_din_slip_dly[141]_floating , \mcdq_wdp_align_din_slip_dly[140]_floating , \mcdq_wdp_align_din_slip_dly[139]_floating , \mcdq_wdp_align_din_slip_dly[138]_floating , \mcdq_wdp_align_din_slip_dly[137]_floating , \mcdq_wdp_align_din_slip_dly[136]_floating , \mcdq_wdp_align_din_slip_dly[135]_floating , \mcdq_wdp_align_din_slip_dly[134]_floating , \mcdq_wdp_align_din_slip_dly[133]_floating , \mcdq_wdp_align_din_slip_dly[132]_floating , \mcdq_wdp_align_din_slip_dly[131]_floating , \mcdq_wdp_align_din_slip_dly[130]_floating , \mcdq_wdp_align/din_slip_dly [129] , \mcdq_wdp_align/din_slip_dly [128] , \mcdq_wdp_align_din_slip_dly[127]_floating , \mcdq_wdp_align_din_slip_dly[126]_floating , \mcdq_wdp_align_din_slip_dly[125]_floating , \mcdq_wdp_align_din_slip_dly[124]_floating , \mcdq_wdp_align_din_slip_dly[123]_floating , \mcdq_wdp_align_din_slip_dly[122]_floating , \mcdq_wdp_align_din_slip_dly[121]_floating , \mcdq_wdp_align_din_slip_dly[120]_floating , \mcdq_wdp_align_din_slip_dly[119]_floating , \mcdq_wdp_align_din_slip_dly[118]_floating , \mcdq_wdp_align_din_slip_dly[117]_floating , \mcdq_wdp_align_din_slip_dly[116]_floating , \mcdq_wdp_align_din_slip_dly[115]_floating , \mcdq_wdp_align_din_slip_dly[114]_floating , \mcdq_wdp_align_din_slip_dly[113]_floating , \mcdq_wdp_align_din_slip_dly[112]_floating , \mcdq_wdp_align_din_slip_dly[111]_floating , \mcdq_wdp_align_din_slip_dly[110]_floating , \mcdq_wdp_align_din_slip_dly[109]_floating , \mcdq_wdp_align_din_slip_dly[108]_floating , \mcdq_wdp_align_din_slip_dly[107]_floating , \mcdq_wdp_align_din_slip_dly[106]_floating , \mcdq_wdp_align_din_slip_dly[105]_floating , \mcdq_wdp_align_din_slip_dly[104]_floating , \mcdq_wdp_align_din_slip_dly[103]_floating , \mcdq_wdp_align_din_slip_dly[102]_floating , \mcdq_wdp_align_din_slip_dly[101]_floating , \mcdq_wdp_align_din_slip_dly[100]_floating , \mcdq_wdp_align_din_slip_dly[99]_floating , \mcdq_wdp_align_din_slip_dly[98]_floating , \mcdq_wdp_align_din_slip_dly[97]_floating , \mcdq_wdp_align_din_slip_dly[96]_floating , \mcdq_wdp_align_din_slip_dly[95]_floating , \mcdq_wdp_align_din_slip_dly[94]_floating , \mcdq_wdp_align_din_slip_dly[93]_floating , \mcdq_wdp_align_din_slip_dly[92]_floating , \mcdq_wdp_align_din_slip_dly[91]_floating , \mcdq_wdp_align_din_slip_dly[90]_floating , \mcdq_wdp_align_din_slip_dly[89]_floating , \mcdq_wdp_align_din_slip_dly[88]_floating , \mcdq_wdp_align_din_slip_dly[87]_floating , \mcdq_wdp_align_din_slip_dly[86]_floating , \mcdq_wdp_align_din_slip_dly[85]_floating , \mcdq_wdp_align_din_slip_dly[84]_floating , \mcdq_wdp_align_din_slip_dly[83]_floating , \mcdq_wdp_align_din_slip_dly[82]_floating , \mcdq_wdp_align_din_slip_dly[81]_floating , \mcdq_wdp_align_din_slip_dly[80]_floating , \mcdq_wdp_align_din_slip_dly[79]_floating , \mcdq_wdp_align_din_slip_dly[78]_floating , \mcdq_wdp_align_din_slip_dly[77]_floating , \mcdq_wdp_align_din_slip_dly[76]_floating , \mcdq_wdp_align_din_slip_dly[75]_floating , \mcdq_wdp_align_din_slip_dly[74]_floating , \mcdq_wdp_align_din_slip_dly[73]_floating , \mcdq_wdp_align_din_slip_dly[72]_floating , \mcdq_wdp_align_din_slip_dly[71]_floating , \mcdq_wdp_align_din_slip_dly[70]_floating , \mcdq_wdp_align_din_slip_dly[69]_floating , \mcdq_wdp_align_din_slip_dly[68]_floating , \mcdq_wdp_align_din_slip_dly[67]_floating , \mcdq_wdp_align_din_slip_dly[66]_floating , \mcdq_wdp_align/din_slip_dly [65] , \mcdq_wdp_align_din_slip_dly[64]_floating , \mcdq_wdp_align_din_slip_dly[63]_floating , \mcdq_wdp_align_din_slip_dly[62]_floating , \mcdq_wdp_align_din_slip_dly[61]_floating , \mcdq_wdp_align_din_slip_dly[60]_floating , \mcdq_wdp_align_din_slip_dly[59]_floating , \mcdq_wdp_align_din_slip_dly[58]_floating , \mcdq_wdp_align_din_slip_dly[57]_floating , \mcdq_wdp_align_din_slip_dly[56]_floating , \mcdq_wdp_align_din_slip_dly[55]_floating , \mcdq_wdp_align_din_slip_dly[54]_floating , \mcdq_wdp_align_din_slip_dly[53]_floating , \mcdq_wdp_align_din_slip_dly[52]_floating , \mcdq_wdp_align_din_slip_dly[51]_floating , \mcdq_wdp_align_din_slip_dly[50]_floating , \mcdq_wdp_align_din_slip_dly[49]_floating , \mcdq_wdp_align_din_slip_dly[48]_floating , \mcdq_wdp_align_din_slip_dly[47]_floating , \mcdq_wdp_align_din_slip_dly[46]_floating , \mcdq_wdp_align_din_slip_dly[45]_floating , \mcdq_wdp_align_din_slip_dly[44]_floating , \mcdq_wdp_align_din_slip_dly[43]_floating , \mcdq_wdp_align_din_slip_dly[42]_floating , \mcdq_wdp_align_din_slip_dly[41]_floating , \mcdq_wdp_align_din_slip_dly[40]_floating , \mcdq_wdp_align_din_slip_dly[39]_floating , \mcdq_wdp_align_din_slip_dly[38]_floating , \mcdq_wdp_align_din_slip_dly[37]_floating , \mcdq_wdp_align_din_slip_dly[36]_floating , \mcdq_wdp_align_din_slip_dly[35]_floating , \mcdq_wdp_align_din_slip_dly[34]_floating , \mcdq_wdp_align_din_slip_dly[33]_floating , \mcdq_wdp_align_din_slip_dly[32]_floating , \mcdq_wdp_align_din_slip_dly[31]_floating , \mcdq_wdp_align_din_slip_dly[30]_floating , \mcdq_wdp_align_din_slip_dly[29]_floating , \mcdq_wdp_align_din_slip_dly[28]_floating , \mcdq_wdp_align_din_slip_dly[27]_floating , \mcdq_wdp_align_din_slip_dly[26]_floating , \mcdq_wdp_align_din_slip_dly[25]_floating , \mcdq_wdp_align_din_slip_dly[24]_floating , \mcdq_wdp_align_din_slip_dly[23]_floating , \mcdq_wdp_align_din_slip_dly[22]_floating , \mcdq_wdp_align_din_slip_dly[21]_floating , \mcdq_wdp_align_din_slip_dly[20]_floating , \mcdq_wdp_align_din_slip_dly[19]_floating , \mcdq_wdp_align_din_slip_dly[18]_floating , \mcdq_wdp_align_din_slip_dly[17]_floating , \mcdq_wdp_align_din_slip_dly[16]_floating , \mcdq_wdp_align_din_slip_dly[15]_floating , \mcdq_wdp_align_din_slip_dly[14]_floating , \mcdq_wdp_align_din_slip_dly[13]_floating , \mcdq_wdp_align_din_slip_dly[12]_floating , \mcdq_wdp_align_din_slip_dly[11]_floating , \mcdq_wdp_align_din_slip_dly[10]_floating , \mcdq_wdp_align_din_slip_dly[9]_floating , \mcdq_wdp_align_din_slip_dly[8]_floating , \mcdq_wdp_align_din_slip_dly[7]_floating , \mcdq_wdp_align_din_slip_dly[6]_floating , \mcdq_wdp_align_din_slip_dly[5]_floating , \mcdq_wdp_align_din_slip_dly[4]_floating , \mcdq_wdp_align_din_slip_dly[3]_floating , \mcdq_wdp_align_din_slip_dly[2]_floating , \mcdq_wdp_align_din_slip_dly[1]_floating , \mcdq_wdp_align_din_slip_dly[0]_floating }),
            .wdin_en_dly ({\mcdq_wdp_align_wdin_en_dly[3]_floating , \mcdq_wdp_align/wdin_en_dly [2] , \mcdq_wdp_align/wdin_en_dly [1] , \mcdq_wdp_align_wdin_en_dly[0]_floating }),
            .wr_strb ({\mcdq_wdp_align_wr_strb[31]_floating , \mcdq_wdp_align_wr_strb[30]_floating , \mcdq_wdp_align_wr_strb[29]_floating , \mcdq_wdp_align_wr_strb[28]_floating , \mcdq_wdp_align_wr_strb[27]_floating , \mcdq_wdp_align_wr_strb[26]_floating , \mcdq_wdp_align_wr_strb[25]_floating , wr_strb[24], \mcdq_wdp_align_wr_strb[23]_floating , \mcdq_wdp_align_wr_strb[22]_floating , \mcdq_wdp_align_wr_strb[21]_floating , \mcdq_wdp_align_wr_strb[20]_floating , \mcdq_wdp_align_wr_strb[19]_floating , \mcdq_wdp_align_wr_strb[18]_floating , \mcdq_wdp_align_wr_strb[17]_floating , \mcdq_wdp_align_wr_strb[16]_floating , \mcdq_wdp_align_wr_strb[15]_floating , \mcdq_wdp_align_wr_strb[14]_floating , \mcdq_wdp_align_wr_strb[13]_floating , \mcdq_wdp_align_wr_strb[12]_floating , \mcdq_wdp_align_wr_strb[11]_floating , \mcdq_wdp_align_wr_strb[10]_floating , \mcdq_wdp_align_wr_strb[9]_floating , wr_strb[8], \mcdq_wdp_align_wr_strb[7]_floating , \mcdq_wdp_align_wr_strb[6]_floating , \mcdq_wdp_align_wr_strb[5]_floating , \mcdq_wdp_align_wr_strb[4]_floating , \mcdq_wdp_align_wr_strb[3]_floating , \mcdq_wdp_align_wr_strb[2]_floating , \mcdq_wdp_align_wr_strb[1]_floating , wr_strb[0]}),
            .wrdata ({\mcdq_wdp_align_wrdata[255]_floating , \mcdq_wdp_align_wrdata[254]_floating , \mcdq_wdp_align_wrdata[253]_floating , \mcdq_wdp_align_wrdata[252]_floating , \mcdq_wdp_align_wrdata[251]_floating , \mcdq_wdp_align_wrdata[250]_floating , \mcdq_wdp_align_wrdata[249]_floating , \mcdq_wdp_align_wrdata[248]_floating , \mcdq_wdp_align_wrdata[247]_floating , \mcdq_wdp_align_wrdata[246]_floating , \mcdq_wdp_align_wrdata[245]_floating , \mcdq_wdp_align_wrdata[244]_floating , \mcdq_wdp_align_wrdata[243]_floating , \mcdq_wdp_align_wrdata[242]_floating , \mcdq_wdp_align_wrdata[241]_floating , \mcdq_wdp_align_wrdata[240]_floating , \mcdq_wdp_align_wrdata[239]_floating , \mcdq_wdp_align_wrdata[238]_floating , \mcdq_wdp_align_wrdata[237]_floating , \mcdq_wdp_align_wrdata[236]_floating , \mcdq_wdp_align_wrdata[235]_floating , \mcdq_wdp_align_wrdata[234]_floating , \mcdq_wdp_align_wrdata[233]_floating , \mcdq_wdp_align_wrdata[232]_floating , \mcdq_wdp_align_wrdata[231]_floating , \mcdq_wdp_align_wrdata[230]_floating , \mcdq_wdp_align_wrdata[229]_floating , \mcdq_wdp_align_wrdata[228]_floating , \mcdq_wdp_align_wrdata[227]_floating , \mcdq_wdp_align_wrdata[226]_floating , \mcdq_wdp_align_wrdata[225]_floating , \mcdq_wdp_align_wrdata[224]_floating , \mcdq_wdp_align_wrdata[223]_floating , \mcdq_wdp_align_wrdata[222]_floating , \mcdq_wdp_align_wrdata[221]_floating , \mcdq_wdp_align_wrdata[220]_floating , \mcdq_wdp_align_wrdata[219]_floating , \mcdq_wdp_align_wrdata[218]_floating , \mcdq_wdp_align_wrdata[217]_floating , \mcdq_wdp_align_wrdata[216]_floating , \mcdq_wdp_align_wrdata[215]_floating , \mcdq_wdp_align_wrdata[214]_floating , \mcdq_wdp_align_wrdata[213]_floating , \mcdq_wdp_align_wrdata[212]_floating , \mcdq_wdp_align_wrdata[211]_floating , \mcdq_wdp_align_wrdata[210]_floating , \mcdq_wdp_align_wrdata[209]_floating , \mcdq_wdp_align_wrdata[208]_floating , \mcdq_wdp_align_wrdata[207]_floating , \mcdq_wdp_align_wrdata[206]_floating , \mcdq_wdp_align_wrdata[205]_floating , \mcdq_wdp_align_wrdata[204]_floating , \mcdq_wdp_align_wrdata[203]_floating , \mcdq_wdp_align_wrdata[202]_floating , \mcdq_wdp_align_wrdata[201]_floating , \mcdq_wdp_align_wrdata[200]_floating , \mcdq_wdp_align_wrdata[199]_floating , \mcdq_wdp_align_wrdata[198]_floating , \mcdq_wdp_align_wrdata[197]_floating , \mcdq_wdp_align_wrdata[196]_floating , \mcdq_wdp_align_wrdata[195]_floating , \mcdq_wdp_align_wrdata[194]_floating , \mcdq_wdp_align_wrdata[193]_floating , \mcdq_wdp_align_wrdata[192]_floating , \mcdq_wdp_align_wrdata[191]_floating , \mcdq_wdp_align_wrdata[190]_floating , \mcdq_wdp_align_wrdata[189]_floating , \mcdq_wdp_align_wrdata[188]_floating , \mcdq_wdp_align_wrdata[187]_floating , \mcdq_wdp_align_wrdata[186]_floating , \mcdq_wdp_align_wrdata[185]_floating , \mcdq_wdp_align_wrdata[184]_floating , \mcdq_wdp_align_wrdata[183]_floating , \mcdq_wdp_align_wrdata[182]_floating , \mcdq_wdp_align_wrdata[181]_floating , \mcdq_wdp_align_wrdata[180]_floating , \mcdq_wdp_align_wrdata[179]_floating , \mcdq_wdp_align_wrdata[178]_floating , \mcdq_wdp_align_wrdata[177]_floating , \mcdq_wdp_align_wrdata[176]_floating , \mcdq_wdp_align_wrdata[175]_floating , \mcdq_wdp_align_wrdata[174]_floating , \mcdq_wdp_align_wrdata[173]_floating , \mcdq_wdp_align_wrdata[172]_floating , \mcdq_wdp_align_wrdata[171]_floating , \mcdq_wdp_align_wrdata[170]_floating , \mcdq_wdp_align_wrdata[169]_floating , \mcdq_wdp_align_wrdata[168]_floating , \mcdq_wdp_align_wrdata[167]_floating , \mcdq_wdp_align_wrdata[166]_floating , \mcdq_wdp_align_wrdata[165]_floating , \mcdq_wdp_align_wrdata[164]_floating , \mcdq_wdp_align_wrdata[163]_floating , \mcdq_wdp_align_wrdata[162]_floating , \mcdq_wdp_align_wrdata[161]_floating , \mcdq_wdp_align_wrdata[160]_floating , \mcdq_wdp_align_wrdata[159]_floating , \mcdq_wdp_align_wrdata[158]_floating , \mcdq_wdp_align_wrdata[157]_floating , \mcdq_wdp_align_wrdata[156]_floating , \mcdq_wdp_align_wrdata[155]_floating , \mcdq_wdp_align_wrdata[154]_floating , \mcdq_wdp_align_wrdata[153]_floating , \mcdq_wdp_align_wrdata[152]_floating , \mcdq_wdp_align_wrdata[151]_floating , \mcdq_wdp_align_wrdata[150]_floating , \mcdq_wdp_align_wrdata[149]_floating , \mcdq_wdp_align_wrdata[148]_floating , \mcdq_wdp_align_wrdata[147]_floating , \mcdq_wdp_align_wrdata[146]_floating , \mcdq_wdp_align_wrdata[145]_floating , \mcdq_wdp_align_wrdata[144]_floating , \mcdq_wdp_align_wrdata[143]_floating , \mcdq_wdp_align_wrdata[142]_floating , \mcdq_wdp_align_wrdata[141]_floating , \mcdq_wdp_align_wrdata[140]_floating , \mcdq_wdp_align_wrdata[139]_floating , \mcdq_wdp_align_wrdata[138]_floating , \mcdq_wdp_align_wrdata[137]_floating , \mcdq_wdp_align_wrdata[136]_floating , \mcdq_wdp_align_wrdata[135]_floating , \mcdq_wdp_align_wrdata[134]_floating , \mcdq_wdp_align_wrdata[133]_floating , \mcdq_wdp_align_wrdata[132]_floating , \mcdq_wdp_align_wrdata[131]_floating , \mcdq_wdp_align_wrdata[130]_floating , \mcdq_wdp_align_wrdata[129]_floating , \mcdq_wdp_align_wrdata[128]_floating , \mcdq_wdp_align_wrdata[127]_floating , \mcdq_wdp_align_wrdata[126]_floating , \mcdq_wdp_align_wrdata[125]_floating , \mcdq_wdp_align_wrdata[124]_floating , \mcdq_wdp_align_wrdata[123]_floating , \mcdq_wdp_align_wrdata[122]_floating , \mcdq_wdp_align_wrdata[121]_floating , \mcdq_wdp_align_wrdata[120]_floating , \mcdq_wdp_align_wrdata[119]_floating , \mcdq_wdp_align_wrdata[118]_floating , \mcdq_wdp_align_wrdata[117]_floating , \mcdq_wdp_align_wrdata[116]_floating , \mcdq_wdp_align_wrdata[115]_floating , \mcdq_wdp_align_wrdata[114]_floating , \mcdq_wdp_align_wrdata[113]_floating , \mcdq_wdp_align_wrdata[112]_floating , \mcdq_wdp_align_wrdata[111]_floating , \mcdq_wdp_align_wrdata[110]_floating , \mcdq_wdp_align_wrdata[109]_floating , \mcdq_wdp_align_wrdata[108]_floating , \mcdq_wdp_align_wrdata[107]_floating , \mcdq_wdp_align_wrdata[106]_floating , \mcdq_wdp_align_wrdata[105]_floating , \mcdq_wdp_align_wrdata[104]_floating , \mcdq_wdp_align_wrdata[103]_floating , \mcdq_wdp_align_wrdata[102]_floating , \mcdq_wdp_align_wrdata[101]_floating , \mcdq_wdp_align_wrdata[100]_floating , \mcdq_wdp_align_wrdata[99]_floating , \mcdq_wdp_align_wrdata[98]_floating , \mcdq_wdp_align_wrdata[97]_floating , \mcdq_wdp_align_wrdata[96]_floating , \mcdq_wdp_align_wrdata[95]_floating , \mcdq_wdp_align_wrdata[94]_floating , \mcdq_wdp_align_wrdata[93]_floating , \mcdq_wdp_align_wrdata[92]_floating , \mcdq_wdp_align_wrdata[91]_floating , \mcdq_wdp_align_wrdata[90]_floating , \mcdq_wdp_align_wrdata[89]_floating , \mcdq_wdp_align_wrdata[88]_floating , \mcdq_wdp_align_wrdata[87]_floating , \mcdq_wdp_align_wrdata[86]_floating , \mcdq_wdp_align_wrdata[85]_floating , \mcdq_wdp_align_wrdata[84]_floating , \mcdq_wdp_align_wrdata[83]_floating , \mcdq_wdp_align_wrdata[82]_floating , \mcdq_wdp_align_wrdata[81]_floating , \mcdq_wdp_align_wrdata[80]_floating , \mcdq_wdp_align_wrdata[79]_floating , \mcdq_wdp_align_wrdata[78]_floating , \mcdq_wdp_align_wrdata[77]_floating , \mcdq_wdp_align_wrdata[76]_floating , \mcdq_wdp_align_wrdata[75]_floating , \mcdq_wdp_align_wrdata[74]_floating , \mcdq_wdp_align_wrdata[73]_floating , \mcdq_wdp_align_wrdata[72]_floating , \mcdq_wdp_align_wrdata[71]_floating , \mcdq_wdp_align_wrdata[70]_floating , \mcdq_wdp_align_wrdata[69]_floating , \mcdq_wdp_align_wrdata[68]_floating , \mcdq_wdp_align_wrdata[67]_floating , \mcdq_wdp_align_wrdata[66]_floating , \mcdq_wdp_align_wrdata[65]_floating , dfi_wrdata[64], \mcdq_wdp_align_wrdata[63]_floating , \mcdq_wdp_align_wrdata[62]_floating , \mcdq_wdp_align_wrdata[61]_floating , \mcdq_wdp_align_wrdata[60]_floating , \mcdq_wdp_align_wrdata[59]_floating , \mcdq_wdp_align_wrdata[58]_floating , \mcdq_wdp_align_wrdata[57]_floating , \mcdq_wdp_align_wrdata[56]_floating , \mcdq_wdp_align_wrdata[55]_floating , \mcdq_wdp_align_wrdata[54]_floating , \mcdq_wdp_align_wrdata[53]_floating , \mcdq_wdp_align_wrdata[52]_floating , \mcdq_wdp_align_wrdata[51]_floating , \mcdq_wdp_align_wrdata[50]_floating , \mcdq_wdp_align_wrdata[49]_floating , \mcdq_wdp_align_wrdata[48]_floating , \mcdq_wdp_align_wrdata[47]_floating , \mcdq_wdp_align_wrdata[46]_floating , \mcdq_wdp_align_wrdata[45]_floating , \mcdq_wdp_align_wrdata[44]_floating , \mcdq_wdp_align_wrdata[43]_floating , \mcdq_wdp_align_wrdata[42]_floating , \mcdq_wdp_align_wrdata[41]_floating , \mcdq_wdp_align_wrdata[40]_floating , \mcdq_wdp_align_wrdata[39]_floating , \mcdq_wdp_align_wrdata[38]_floating , \mcdq_wdp_align_wrdata[37]_floating , \mcdq_wdp_align_wrdata[36]_floating , \mcdq_wdp_align_wrdata[35]_floating , \mcdq_wdp_align_wrdata[34]_floating , \mcdq_wdp_align_wrdata[33]_floating , \mcdq_wdp_align_wrdata[32]_floating , \mcdq_wdp_align_wrdata[31]_floating , \mcdq_wdp_align_wrdata[30]_floating , \mcdq_wdp_align_wrdata[29]_floating , \mcdq_wdp_align_wrdata[28]_floating , \mcdq_wdp_align_wrdata[27]_floating , \mcdq_wdp_align_wrdata[26]_floating , \mcdq_wdp_align_wrdata[25]_floating , \mcdq_wdp_align_wrdata[24]_floating , \mcdq_wdp_align_wrdata[23]_floating , \mcdq_wdp_align_wrdata[22]_floating , \mcdq_wdp_align_wrdata[21]_floating , \mcdq_wdp_align_wrdata[20]_floating , \mcdq_wdp_align_wrdata[19]_floating , \mcdq_wdp_align_wrdata[18]_floating , \mcdq_wdp_align_wrdata[17]_floating , \mcdq_wdp_align_wrdata[16]_floating , \mcdq_wdp_align_wrdata[15]_floating , \mcdq_wdp_align_wrdata[14]_floating , \mcdq_wdp_align_wrdata[13]_floating , \mcdq_wdp_align_wrdata[12]_floating , \mcdq_wdp_align_wrdata[11]_floating , \mcdq_wdp_align_wrdata[10]_floating , \mcdq_wdp_align_wrdata[9]_floating , \mcdq_wdp_align_wrdata[8]_floating , \mcdq_wdp_align_wrdata[7]_floating , \mcdq_wdp_align_wrdata[6]_floating , \mcdq_wdp_align_wrdata[5]_floating , \mcdq_wdp_align_wrdata[4]_floating , \mcdq_wdp_align_wrdata[3]_floating , \mcdq_wdp_align_wrdata[2]_floating , dfi_wrdata[1], \mcdq_wdp_align_wrdata[0]_floating }),
            .wrdata_en ({\mcdq_wdp_align_wrdata_en[3]_floating , \mcdq_wdp_align_wrdata_en[2]_floating , \mcdq_wdp_align_wrdata_en[1]_floating , dfi_wrdata_en[0]}),
            .din ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wdata_in[0]}),
            .r_strb ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \mcdq_wdp_align/r_strb [16] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .r_wdin_en ({1'bz, \mc3q_wdp_dcp/r_wvld [3] , 1'bz, 1'bz}),
            .wdin_en ({1'bz, 1'bz, 1'bz, \mc3q_wdp_dcp/r_wvld [2] }),
            .N0 (N2),
            .clk (clk),
            .wvld_l (data_out[1]),
            .wvld_m (data_out[0]));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp:313


endmodule


module ipsxb_mcdq_wrapper_v1_2a
(
    input [27:0] axi_araddr,
    input [27:0] axi_awaddr,
    input [255:0] axi_wdata,
    input axi_arvalid,
    input axi_awvalid,
    input \axi_ctrl_inst/axi_arvalid_inv ,
    input clk,
    input \mcdq_cfg_apb/N269 ,
    input \mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ,
    output [59:0] dfi_address,
    output [11:0] dfi_bank,
    output [3:0] dfi_cas_n,
    output [3:0] dfi_cke,
    output [3:0] dfi_cs_n,
    output [3:0] dfi_odt,
    output [3:0] dfi_ras_n,
    output [3:0] dfi_we_n,
    output [255:0] dfi_wrdata,
    output [3:0] dfi_wrdata_en,
    output [7:0] \mcdq_wdatapath/mc3q_wdp_dcp/r_wvld ,
    output [255:0] \mcdq_wdatapath/mcdq_wdp_align/din_slip_dly ,
    output [3:0] \mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly ,
    output [31:0] \mcdq_wdatapath/wr_strb ,
    output \mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ,
    output \mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ,
    output \mcdq_ui_axi/ptr 
);
    wire buffer_almost_full;
    wire [14:0] calib_norm_addr_l;
    wire [14:0] calib_norm_addr_m;
    wire [2:0] calib_norm_baddr_l;
    wire [2:0] calib_norm_baddr_m;
    wire [7:0] calib_norm_cmd_l;
    wire [7:0] calib_norm_cmd_m;
    wire [27:0] dcd_wr_addr;
    wire [3:0] dcd_wr_cmd;
    wire dcd_wr_en;
    wire dcd_wr_tworw;
    wire ddrc_init_done;
    wire \mcdq_dcd_top/mcdq_dcd_bm/N62 ;
    wire \mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ;
    wire \mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ;
    wire [9:0] \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col ;
    wire [54:0] \mcdq_ui_axi/u_user_cmd_fifo/data_0 ;
    wire [54:0] \mcdq_ui_axi/u_user_cmd_fifo/data_1 ;
    wire \mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ;
    wire \mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ;
    wire \mcdq_ui_axi/u_user_cmd_fifo/rptr ;
    wire [14:0] norm_addr_l;
    wire [14:0] norm_addr_m;
    wire [2:0] norm_baddr_l;
    wire [2:0] norm_baddr_m;
    wire [7:0] norm_cmd_l;
    wire [7:0] norm_cmd_m;
    wire [27:0] user_addr;
    wire user_cmd_ready;
    wire wvld_l;
    wire wvld_m;
    wire \mcdq_calib_delay_calib_norm_addr_m[0]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[1]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[2]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[10]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[11]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[12]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[13]_floating ;
    wire \mcdq_calib_delay_calib_norm_addr_m[14]_floating ;
    wire \mcdq_calib_delay_calib_norm_cmd_m[5]_floating ;
    wire \mcdq_dcd_top_dcd_wr_addr[0]_floating ;
    wire \mcdq_dcd_top_dcd_wr_addr[1]_floating ;
    wire \mcdq_dcd_top_dcd_wr_addr[2]_floating ;
    wire \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[0]_floating ;
    wire \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[1]_floating ;
    wire \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[2]_floating ;
    wire \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[3]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[0]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[1]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[2]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[10]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[11]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[12]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[13]_floating ;
    wire \mcdq_dcp_top_norm_addr_m[14]_floating ;
    wire \mcdq_dcp_top_norm_cmd_m[5]_floating ;
    wire \mcdq_dfi_axi_ctrl_inst/HMIC_S_inst/dfi_odt[1]_floating ;
    wire \mcdq_dfi_axi_ctrl_inst/HMIC_S_inst/dfi_odt[3]_floating ;
    wire \mcdq_dfi_dfi_address[15]_floating ;
    wire \mcdq_dfi_dfi_address[16]_floating ;
    wire \mcdq_dfi_dfi_address[17]_floating ;
    wire \mcdq_dfi_dfi_address[18]_floating ;
    wire \mcdq_dfi_dfi_address[19]_floating ;
    wire \mcdq_dfi_dfi_address[20]_floating ;
    wire \mcdq_dfi_dfi_address[21]_floating ;
    wire \mcdq_dfi_dfi_address[22]_floating ;
    wire \mcdq_dfi_dfi_address[23]_floating ;
    wire \mcdq_dfi_dfi_address[24]_floating ;
    wire \mcdq_dfi_dfi_address[25]_floating ;
    wire \mcdq_dfi_dfi_address[26]_floating ;
    wire \mcdq_dfi_dfi_address[27]_floating ;
    wire \mcdq_dfi_dfi_address[28]_floating ;
    wire \mcdq_dfi_dfi_address[29]_floating ;
    wire \mcdq_dfi_dfi_address[31]_floating ;
    wire \mcdq_dfi_dfi_address[32]_floating ;
    wire \mcdq_dfi_dfi_address[41]_floating ;
    wire \mcdq_dfi_dfi_address[42]_floating ;
    wire \mcdq_dfi_dfi_address[43]_floating ;
    wire \mcdq_dfi_dfi_address[44]_floating ;
    wire \mcdq_dfi_dfi_address[45]_floating ;
    wire \mcdq_dfi_dfi_address[46]_floating ;
    wire \mcdq_dfi_dfi_address[47]_floating ;
    wire \mcdq_dfi_dfi_address[48]_floating ;
    wire \mcdq_dfi_dfi_address[49]_floating ;
    wire \mcdq_dfi_dfi_address[50]_floating ;
    wire \mcdq_dfi_dfi_address[51]_floating ;
    wire \mcdq_dfi_dfi_address[52]_floating ;
    wire \mcdq_dfi_dfi_address[53]_floating ;
    wire \mcdq_dfi_dfi_address[54]_floating ;
    wire \mcdq_dfi_dfi_address[55]_floating ;
    wire \mcdq_dfi_dfi_address[56]_floating ;
    wire \mcdq_dfi_dfi_address[57]_floating ;
    wire \mcdq_dfi_dfi_address[58]_floating ;
    wire \mcdq_dfi_dfi_address[59]_floating ;
    wire \mcdq_dfi_dfi_bank[3]_floating ;
    wire \mcdq_dfi_dfi_bank[4]_floating ;
    wire \mcdq_dfi_dfi_bank[5]_floating ;
    wire \mcdq_dfi_dfi_bank[9]_floating ;
    wire \mcdq_dfi_dfi_bank[10]_floating ;
    wire \mcdq_dfi_dfi_bank[11]_floating ;
    wire \mcdq_dfi_dfi_cas_n[1]_floating ;
    wire \mcdq_dfi_dfi_cas_n[3]_floating ;
    wire \mcdq_dfi_dfi_cke[1]_floating ;
    wire \mcdq_dfi_dfi_cke[2]_floating ;
    wire \mcdq_dfi_dfi_cke[3]_floating ;
    wire \mcdq_dfi_dfi_cs_n[1]_floating ;
    wire \mcdq_dfi_dfi_cs_n[3]_floating ;
    wire \mcdq_dfi_dfi_ras_n[1]_floating ;
    wire \mcdq_dfi_dfi_ras_n[3]_floating ;
    wire \mcdq_dfi_dfi_we_n[1]_floating ;
    wire \mcdq_dfi_dfi_we_n[3]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[0]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[1]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[2]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[3]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[4]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[5]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[6]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[7]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[8]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[9]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[10]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[11]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[12]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[36]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_0[38]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[0]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[1]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[2]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[3]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[4]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[5]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[6]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[7]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[8]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[9]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[10]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[11]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[12]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[36]_floating ;
    wire \mcdq_ui_axi_u_user_cmd_fifo/data_1[38]_floating ;
    wire \mcdq_ui_axi_user_addr[0]_floating ;
    wire \mcdq_ui_axi_user_addr[1]_floating ;
    wire \mcdq_ui_axi_user_addr[2]_floating ;
    wire \mcdq_ui_axi_user_addr[3]_floating ;
    wire \mcdq_ui_axi_user_addr[4]_floating ;
    wire \mcdq_ui_axi_user_addr[5]_floating ;
    wire \mcdq_ui_axi_user_addr[6]_floating ;
    wire \mcdq_ui_axi_user_addr[7]_floating ;
    wire \mcdq_ui_axi_user_addr[8]_floating ;
    wire \mcdq_ui_axi_user_addr[9]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[0]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[2]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[3]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[4]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[5]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[6]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[7]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[8]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[9]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[10]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[11]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[12]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[13]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[14]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[15]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[16]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[17]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[18]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[19]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[20]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[21]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[22]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[23]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[24]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[25]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[26]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[27]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[28]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[29]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[30]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[31]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[32]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[33]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[34]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[35]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[36]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[37]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[38]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[39]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[40]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[41]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[42]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[43]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[44]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[45]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[46]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[47]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[48]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[49]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[50]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[51]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[52]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[53]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[54]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[55]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[56]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[57]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[58]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[59]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[60]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[61]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[62]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[63]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[65]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[66]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[67]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[68]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[69]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[70]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[71]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[72]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[73]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[74]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[75]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[76]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[77]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[78]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[79]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[80]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[81]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[82]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[83]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[84]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[85]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[86]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[87]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[88]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[89]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[90]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[91]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[92]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[93]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[94]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[95]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[96]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[97]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[98]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[99]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[100]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[101]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[102]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[103]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[104]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[105]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[106]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[107]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[108]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[109]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[110]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[111]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[112]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[113]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[114]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[115]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[116]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[117]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[118]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[119]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[120]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[121]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[122]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[123]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[124]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[125]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[126]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[127]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[128]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[129]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[130]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[131]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[132]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[133]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[134]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[135]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[136]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[137]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[138]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[139]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[140]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[141]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[142]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[143]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[144]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[145]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[146]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[147]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[148]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[149]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[150]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[151]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[152]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[153]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[154]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[155]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[156]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[157]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[158]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[159]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[160]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[161]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[162]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[163]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[164]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[165]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[166]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[167]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[168]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[169]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[170]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[171]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[172]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[173]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[174]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[175]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[176]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[177]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[178]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[179]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[180]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[181]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[182]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[183]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[184]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[185]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[186]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[187]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[188]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[189]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[190]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[191]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[192]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[193]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[194]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[195]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[196]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[197]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[198]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[199]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[200]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[201]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[202]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[203]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[204]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[205]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[206]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[207]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[208]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[209]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[210]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[211]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[212]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[213]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[214]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[215]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[216]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[217]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[218]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[219]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[220]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[221]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[222]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[223]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[224]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[225]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[226]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[227]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[228]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[229]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[230]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[231]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[232]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[233]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[234]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[235]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[236]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[237]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[238]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[239]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[240]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[241]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[242]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[243]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[244]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[245]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[246]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[247]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[248]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[249]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[250]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[251]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[252]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[253]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[254]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata[255]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata_en[1]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata_en[2]_floating ;
    wire \mcdq_wdatapath_dfi_wrdata_en[3]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[0]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[1]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[3]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[4]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[5]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[6]_floating ;
    wire \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[7]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[0]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[1]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[2]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[3]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[4]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[5]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[6]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[7]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[8]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[9]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[10]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[11]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[12]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[13]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[14]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[15]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[16]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[17]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[18]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[19]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[20]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[21]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[22]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[23]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[24]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[25]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[26]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[27]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[28]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[29]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[30]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[31]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[32]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[33]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[34]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[35]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[36]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[37]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[38]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[39]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[40]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[41]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[42]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[43]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[44]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[45]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[46]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[47]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[48]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[49]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[50]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[51]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[52]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[53]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[54]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[55]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[56]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[57]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[58]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[59]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[60]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[61]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[62]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[63]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[64]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[66]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[67]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[68]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[69]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[70]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[71]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[72]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[73]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[74]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[75]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[76]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[77]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[78]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[79]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[80]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[81]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[82]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[83]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[84]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[85]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[86]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[87]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[88]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[89]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[90]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[91]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[92]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[93]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[94]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[95]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[96]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[97]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[98]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[99]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[100]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[101]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[102]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[103]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[104]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[105]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[106]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[107]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[108]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[109]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[110]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[111]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[112]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[113]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[114]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[115]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[116]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[117]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[118]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[119]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[120]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[121]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[122]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[123]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[124]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[125]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[126]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[127]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[130]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[131]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[132]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[133]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[134]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[135]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[136]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[137]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[138]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[139]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[140]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[141]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[142]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[143]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[144]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[145]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[146]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[147]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[148]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[149]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[150]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[151]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[152]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[153]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[154]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[155]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[156]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[157]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[158]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[159]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[160]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[161]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[162]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[163]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[164]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[165]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[166]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[167]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[168]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[169]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[170]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[171]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[172]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[173]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[174]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[175]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[176]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[177]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[178]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[179]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[180]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[181]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[182]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[183]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[184]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[185]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[186]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[187]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[188]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[189]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[190]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[191]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[192]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[193]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[194]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[195]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[196]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[197]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[198]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[199]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[200]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[201]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[202]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[203]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[204]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[205]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[206]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[207]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[208]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[209]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[210]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[211]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[212]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[213]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[214]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[215]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[216]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[217]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[218]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[219]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[220]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[221]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[222]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[223]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[224]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[225]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[226]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[227]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[228]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[229]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[230]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[231]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[232]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[233]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[234]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[235]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[236]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[237]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[238]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[239]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[240]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[241]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[242]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[243]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[244]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[245]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[246]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[247]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[248]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[249]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[250]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[251]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[252]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[253]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[254]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[255]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/wdin_en_dly[0]_floating ;
    wire \mcdq_wdatapath_mcdq_wdp_align/wdin_en_dly[3]_floating ;
    wire \mcdq_wdatapath_wr_strb[1]_floating ;
    wire \mcdq_wdatapath_wr_strb[2]_floating ;
    wire \mcdq_wdatapath_wr_strb[3]_floating ;
    wire \mcdq_wdatapath_wr_strb[4]_floating ;
    wire \mcdq_wdatapath_wr_strb[5]_floating ;
    wire \mcdq_wdatapath_wr_strb[6]_floating ;
    wire \mcdq_wdatapath_wr_strb[7]_floating ;
    wire \mcdq_wdatapath_wr_strb[9]_floating ;
    wire \mcdq_wdatapath_wr_strb[10]_floating ;
    wire \mcdq_wdatapath_wr_strb[11]_floating ;
    wire \mcdq_wdatapath_wr_strb[12]_floating ;
    wire \mcdq_wdatapath_wr_strb[13]_floating ;
    wire \mcdq_wdatapath_wr_strb[14]_floating ;
    wire \mcdq_wdatapath_wr_strb[15]_floating ;
    wire \mcdq_wdatapath_wr_strb[16]_floating ;
    wire \mcdq_wdatapath_wr_strb[17]_floating ;
    wire \mcdq_wdatapath_wr_strb[18]_floating ;
    wire \mcdq_wdatapath_wr_strb[19]_floating ;
    wire \mcdq_wdatapath_wr_strb[20]_floating ;
    wire \mcdq_wdatapath_wr_strb[21]_floating ;
    wire \mcdq_wdatapath_wr_strb[22]_floating ;
    wire \mcdq_wdatapath_wr_strb[23]_floating ;
    wire \mcdq_wdatapath_wr_strb[25]_floating ;
    wire \mcdq_wdatapath_wr_strb[26]_floating ;
    wire \mcdq_wdatapath_wr_strb[27]_floating ;
    wire \mcdq_wdatapath_wr_strb[28]_floating ;
    wire \mcdq_wdatapath_wr_strb[29]_floating ;
    wire \mcdq_wdatapath_wr_strb[30]_floating ;
    wire \mcdq_wdatapath_wr_strb[31]_floating ;

    ipsxb_mcdq_calib_delay_v1_2 mcdq_calib_delay (
            .calib_norm_addr_l (calib_norm_addr_l),
            .calib_norm_addr_m ({\mcdq_calib_delay_calib_norm_addr_m[14]_floating , \mcdq_calib_delay_calib_norm_addr_m[13]_floating , \mcdq_calib_delay_calib_norm_addr_m[12]_floating , \mcdq_calib_delay_calib_norm_addr_m[11]_floating , \mcdq_calib_delay_calib_norm_addr_m[10]_floating , calib_norm_addr_m[9], calib_norm_addr_m[8], calib_norm_addr_m[7], calib_norm_addr_m[6], calib_norm_addr_m[5], calib_norm_addr_m[4], calib_norm_addr_m[3], \mcdq_calib_delay_calib_norm_addr_m[2]_floating , \mcdq_calib_delay_calib_norm_addr_m[1]_floating , \mcdq_calib_delay_calib_norm_addr_m[0]_floating }),
            .calib_norm_baddr_l (calib_norm_baddr_l),
            .calib_norm_baddr_m (calib_norm_baddr_m),
            .calib_norm_cmd_l (calib_norm_cmd_l),
            .calib_norm_cmd_m ({calib_norm_cmd_m[7], calib_norm_cmd_m[6], \mcdq_calib_delay_calib_norm_cmd_m[5]_floating , calib_norm_cmd_m[4], calib_norm_cmd_m[3], calib_norm_cmd_m[2], calib_norm_cmd_m[1], calib_norm_cmd_m[0]}),
            .norm_addr_l (norm_addr_l),
            .norm_addr_m ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, norm_addr_m[9], norm_addr_m[8], norm_addr_m[7], norm_addr_m[6], norm_addr_m[5], norm_addr_m[4], norm_addr_m[3], 1'bz, 1'bz, 1'bz}),
            .norm_baddr_l (norm_baddr_l),
            .norm_baddr_m (norm_baddr_m),
            .norm_cmd_l (norm_cmd_l),
            .norm_cmd_m ({norm_cmd_m[7], norm_cmd_m[6], 1'bz, norm_cmd_m[4], norm_cmd_m[3], norm_cmd_m[2], norm_cmd_m[1], norm_cmd_m[0]}),
            .N0 (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:1057

    ipsxb_mcdq_cfg_apb_v1_2 mcdq_cfg_apb (
            .ddr_init_done (ddrc_init_done),
            .N0 (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .N269 (\mcdq_cfg_apb/N269 ),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:1158

    ipsxb_mcdq_dcd_top_v1_2 mcdq_dcd_top (
            .dcd_wr_addr ({dcd_wr_addr[27], dcd_wr_addr[26], dcd_wr_addr[25], dcd_wr_addr[24], dcd_wr_addr[23], dcd_wr_addr[22], dcd_wr_addr[21], dcd_wr_addr[20], dcd_wr_addr[19], dcd_wr_addr[18], dcd_wr_addr[17], dcd_wr_addr[16], dcd_wr_addr[15], dcd_wr_addr[14], dcd_wr_addr[13], dcd_wr_addr[12], dcd_wr_addr[11], dcd_wr_addr[10], dcd_wr_addr[9], dcd_wr_addr[8], dcd_wr_addr[7], dcd_wr_addr[6], dcd_wr_addr[5], dcd_wr_addr[4], dcd_wr_addr[3], \mcdq_dcd_top_dcd_wr_addr[2]_floating , \mcdq_dcd_top_dcd_wr_addr[1]_floating , \mcdq_dcd_top_dcd_wr_addr[0]_floating }),
            .dcd_wr_cmd (dcd_wr_cmd),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col  ({\mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [9] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [8] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [7] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [6] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [5] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [4] , 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0  ({\mcdq_ui_axi/u_user_cmd_fifo/data_0 [54] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [53] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [52] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [51] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [50] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [49] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [48] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [47] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [46] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [45] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [44] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [43] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [42] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [41] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [40] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [39] , 1'bz, \mcdq_ui_axi/u_user_cmd_fifo/data_0 [37] , 1'bz, \mcdq_ui_axi/u_user_cmd_fifo/data_0 [35] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [34] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [33] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [32] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [31] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [30] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [29] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [28] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [27] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [26] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [25] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [24] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [23] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [22] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [21] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [20] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [17] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [16] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [15] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [14] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [13] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1  ({\mcdq_ui_axi/u_user_cmd_fifo/data_1 [54] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [53] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [52] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [51] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [50] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [49] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [48] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [47] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [46] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [45] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [44] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [43] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [42] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [41] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [40] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [39] , 1'bz, \mcdq_ui_axi/u_user_cmd_fifo/data_1 [37] , 1'bz, \mcdq_ui_axi/u_user_cmd_fifo/data_1 [35] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [34] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [33] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [32] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [31] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [30] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [29] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [28] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [27] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [26] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [25] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [24] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [23] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [22] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [21] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [20] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [17] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [16] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [15] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [14] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [13] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .user_addr ({user_addr[27], user_addr[26], user_addr[25], user_addr[24], user_addr[23], user_addr[22], user_addr[21], user_addr[20], user_addr[19], user_addr[18], user_addr[17], user_addr[16], user_addr[15], user_addr[14], user_addr[13], user_addr[12], user_addr[11], user_addr[10], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .dcd_wr_en (dcd_wr_en),
            .dcd_wr_tworw (dcd_wr_tworw),
            .\mcdq_dcd_bm/N62  (\mcdq_dcd_top/mcdq_dcd_bm/N62 ),
            .user_cmd_ready (user_cmd_ready),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17  (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/ddrc_init_done  (ddrc_init_done),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a  (\mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b  (\mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_0  (\mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_valid_1  (\mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/rptr  (\mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .buffer_almost_full (buffer_almost_full),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:957

    ipsxb_mcdq_dcp_top_v1_2 mcdq_dcp_top (
            .\mcdq_dcp_buf/dcd_wr_col  ({\mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [9] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [8] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [7] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [6] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [5] , \mcdq_dcp_top/mcdq_dcp_buf/dcd_wr_col [4] , \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[3]_floating , \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[2]_floating , \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[1]_floating , \mcdq_dcp_top_mcdq_dcp_buf/dcd_wr_col[0]_floating }),
            .norm_addr_l (norm_addr_l),
            .norm_addr_m ({\mcdq_dcp_top_norm_addr_m[14]_floating , \mcdq_dcp_top_norm_addr_m[13]_floating , \mcdq_dcp_top_norm_addr_m[12]_floating , \mcdq_dcp_top_norm_addr_m[11]_floating , \mcdq_dcp_top_norm_addr_m[10]_floating , norm_addr_m[9], norm_addr_m[8], norm_addr_m[7], norm_addr_m[6], norm_addr_m[5], norm_addr_m[4], norm_addr_m[3], \mcdq_dcp_top_norm_addr_m[2]_floating , \mcdq_dcp_top_norm_addr_m[1]_floating , \mcdq_dcp_top_norm_addr_m[0]_floating }),
            .norm_baddr_l (norm_baddr_l),
            .norm_baddr_m (norm_baddr_m),
            .norm_cmd_l (norm_cmd_l),
            .norm_cmd_m ({norm_cmd_m[7], norm_cmd_m[6], \mcdq_dcp_top_norm_cmd_m[5]_floating , norm_cmd_m[4], norm_cmd_m[3], norm_cmd_m[2], norm_cmd_m[1], norm_cmd_m[0]}),
            .dcd_wr_addr ({dcd_wr_addr[27], dcd_wr_addr[26], dcd_wr_addr[25], dcd_wr_addr[24], dcd_wr_addr[23], dcd_wr_addr[22], dcd_wr_addr[21], dcd_wr_addr[20], dcd_wr_addr[19], dcd_wr_addr[18], dcd_wr_addr[17], dcd_wr_addr[16], dcd_wr_addr[15], dcd_wr_addr[14], dcd_wr_addr[13], dcd_wr_addr[12], dcd_wr_addr[11], dcd_wr_addr[10], dcd_wr_addr[9], dcd_wr_addr[8], dcd_wr_addr[7], dcd_wr_addr[6], dcd_wr_addr[5], dcd_wr_addr[4], dcd_wr_addr[3], 1'bz, 1'bz, 1'bz}),
            .dcd_wr_cmd (dcd_wr_cmd),
            .buffer_almost_full (buffer_almost_full),
            .\mcdq_dcp_buf/buffer_almost_full_a  (\mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_a ),
            .\mcdq_dcp_buf/buffer_almost_full_b  (\mcdq_dcp_top/mcdq_dcp_buf/buffer_almost_full_b ),
            .o_wvld_l (wvld_l),
            .o_wvld_m (wvld_m),
            .\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N17  (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk),
            .dcd_wr_en (dcd_wr_en),
            .dcd_wr_tworw (dcd_wr_tworw));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:1006

    ipsxb_mcdq_dfi_v1_2 mcdq_dfi (
            .\axi_ctrl_inst/HMIC_S_inst/dfi_odt  ({\mcdq_dfi_axi_ctrl_inst/HMIC_S_inst/dfi_odt[3]_floating , dfi_odt[2], \mcdq_dfi_axi_ctrl_inst/HMIC_S_inst/dfi_odt[1]_floating , dfi_odt[0]}),
            .dfi_address ({\mcdq_dfi_dfi_address[59]_floating , \mcdq_dfi_dfi_address[58]_floating , \mcdq_dfi_dfi_address[57]_floating , \mcdq_dfi_dfi_address[56]_floating , \mcdq_dfi_dfi_address[55]_floating , \mcdq_dfi_dfi_address[54]_floating , \mcdq_dfi_dfi_address[53]_floating , \mcdq_dfi_dfi_address[52]_floating , \mcdq_dfi_dfi_address[51]_floating , \mcdq_dfi_dfi_address[50]_floating , \mcdq_dfi_dfi_address[49]_floating , \mcdq_dfi_dfi_address[48]_floating , \mcdq_dfi_dfi_address[47]_floating , \mcdq_dfi_dfi_address[46]_floating , \mcdq_dfi_dfi_address[45]_floating , \mcdq_dfi_dfi_address[44]_floating , \mcdq_dfi_dfi_address[43]_floating , \mcdq_dfi_dfi_address[42]_floating , \mcdq_dfi_dfi_address[41]_floating , dfi_address[40], dfi_address[39], dfi_address[38], dfi_address[37], dfi_address[36], dfi_address[35], dfi_address[34], dfi_address[33], \mcdq_dfi_dfi_address[32]_floating , \mcdq_dfi_dfi_address[31]_floating , dfi_address[30], \mcdq_dfi_dfi_address[29]_floating , \mcdq_dfi_dfi_address[28]_floating , \mcdq_dfi_dfi_address[27]_floating , \mcdq_dfi_dfi_address[26]_floating , \mcdq_dfi_dfi_address[25]_floating , \mcdq_dfi_dfi_address[24]_floating , \mcdq_dfi_dfi_address[23]_floating , \mcdq_dfi_dfi_address[22]_floating , \mcdq_dfi_dfi_address[21]_floating , \mcdq_dfi_dfi_address[20]_floating , \mcdq_dfi_dfi_address[19]_floating , \mcdq_dfi_dfi_address[18]_floating , \mcdq_dfi_dfi_address[17]_floating , \mcdq_dfi_dfi_address[16]_floating , \mcdq_dfi_dfi_address[15]_floating , dfi_address[14], dfi_address[13], dfi_address[12], dfi_address[11], dfi_address[10], dfi_address[9], dfi_address[8], dfi_address[7], dfi_address[6], dfi_address[5], dfi_address[4], dfi_address[3], dfi_address[2], dfi_address[1], dfi_address[0]}),
            .dfi_bank ({\mcdq_dfi_dfi_bank[11]_floating , \mcdq_dfi_dfi_bank[10]_floating , \mcdq_dfi_dfi_bank[9]_floating , dfi_bank[8], dfi_bank[7], dfi_bank[6], \mcdq_dfi_dfi_bank[5]_floating , \mcdq_dfi_dfi_bank[4]_floating , \mcdq_dfi_dfi_bank[3]_floating , dfi_bank[2], dfi_bank[1], dfi_bank[0]}),
            .dfi_cas_n ({\mcdq_dfi_dfi_cas_n[3]_floating , dfi_cas_n[2], \mcdq_dfi_dfi_cas_n[1]_floating , dfi_cas_n[0]}),
            .dfi_cke ({\mcdq_dfi_dfi_cke[3]_floating , \mcdq_dfi_dfi_cke[2]_floating , \mcdq_dfi_dfi_cke[1]_floating , dfi_cke[0]}),
            .dfi_cs_n ({\mcdq_dfi_dfi_cs_n[3]_floating , dfi_cs_n[2], \mcdq_dfi_dfi_cs_n[1]_floating , dfi_cs_n[0]}),
            .dfi_ras_n ({\mcdq_dfi_dfi_ras_n[3]_floating , dfi_ras_n[2], \mcdq_dfi_dfi_ras_n[1]_floating , dfi_ras_n[0]}),
            .dfi_we_n ({\mcdq_dfi_dfi_we_n[3]_floating , dfi_we_n[2], \mcdq_dfi_dfi_we_n[1]_floating , dfi_we_n[0]}),
            .norm_addr_l (calib_norm_addr_l),
            .norm_addr_m ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, calib_norm_addr_m[9], calib_norm_addr_m[8], calib_norm_addr_m[7], calib_norm_addr_m[6], calib_norm_addr_m[5], calib_norm_addr_m[4], calib_norm_addr_m[3], 1'bz, 1'bz, 1'bz}),
            .norm_baddr_l (calib_norm_baddr_l),
            .norm_baddr_m (calib_norm_baddr_m),
            .norm_cmd_l (calib_norm_cmd_l),
            .norm_cmd_m ({calib_norm_cmd_m[7], calib_norm_cmd_m[6], 1'bz, calib_norm_cmd_m[4], calib_norm_cmd_m[3], calib_norm_cmd_m[2], calib_norm_cmd_m[1], calib_norm_cmd_m[0]}),
            .N0 (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:1085

    ipsxb_mcdq_ui_axi_v1_2 mcdq_ui_axi (
            .\u_user_cmd_fifo/data_0  ({\mcdq_ui_axi/u_user_cmd_fifo/data_0 [54] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [53] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [52] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [51] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [50] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [49] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [48] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [47] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [46] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [45] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [44] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [43] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [42] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [41] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [40] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [39] , \mcdq_ui_axi_u_user_cmd_fifo/data_0[38]_floating , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [37] , \mcdq_ui_axi_u_user_cmd_fifo/data_0[36]_floating , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [35] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [34] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [33] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [32] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [31] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [30] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [29] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [28] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [27] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [26] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [25] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [24] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [23] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [22] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [21] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [20] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [19] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [18] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [17] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [16] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [15] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [14] , \mcdq_ui_axi/u_user_cmd_fifo/data_0 [13] , \mcdq_ui_axi_u_user_cmd_fifo/data_0[12]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[11]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[10]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[9]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[8]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[7]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[6]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[5]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[4]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[3]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[2]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[1]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_0[0]_floating }),
            .\u_user_cmd_fifo/data_1  ({\mcdq_ui_axi/u_user_cmd_fifo/data_1 [54] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [53] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [52] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [51] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [50] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [49] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [48] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [47] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [46] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [45] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [44] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [43] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [42] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [41] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [40] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [39] , \mcdq_ui_axi_u_user_cmd_fifo/data_1[38]_floating , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [37] , \mcdq_ui_axi_u_user_cmd_fifo/data_1[36]_floating , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [35] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [34] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [33] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [32] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [31] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [30] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [29] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [28] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [27] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [26] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [25] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [24] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [23] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [22] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [21] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [20] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [19] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [18] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [17] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [16] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [15] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [14] , \mcdq_ui_axi/u_user_cmd_fifo/data_1 [13] , \mcdq_ui_axi_u_user_cmd_fifo/data_1[12]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[11]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[10]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[9]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[8]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[7]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[6]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[5]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[4]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[3]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[2]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[1]_floating , \mcdq_ui_axi_u_user_cmd_fifo/data_1[0]_floating }),
            .user_addr ({user_addr[27], user_addr[26], user_addr[25], user_addr[24], user_addr[23], user_addr[22], user_addr[21], user_addr[20], user_addr[19], user_addr[18], user_addr[17], user_addr[16], user_addr[15], user_addr[14], user_addr[13], user_addr[12], user_addr[11], user_addr[10], \mcdq_ui_axi_user_addr[9]_floating , \mcdq_ui_axi_user_addr[8]_floating , \mcdq_ui_axi_user_addr[7]_floating , \mcdq_ui_axi_user_addr[6]_floating , \mcdq_ui_axi_user_addr[5]_floating , \mcdq_ui_axi_user_addr[4]_floating , \mcdq_ui_axi_user_addr[3]_floating , \mcdq_ui_axi_user_addr[2]_floating , \mcdq_ui_axi_user_addr[1]_floating , \mcdq_ui_axi_user_addr[0]_floating }),
            .axi_araddr ({axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], axi_araddr[7], axi_araddr[6], axi_araddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_awaddr ({axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], axi_awaddr[7], axi_awaddr[6], axi_awaddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\mcdq_reg_fifo2/data_valid_0  (\mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .\mcdq_reg_fifo2/data_valid_1  (\mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .ptr (\mcdq_ui_axi/ptr ),
            .\u_user_cmd_fifo/data_valid_0  (\mcdq_ui_axi/u_user_cmd_fifo/data_valid_0 ),
            .\u_user_cmd_fifo/data_valid_1  (\mcdq_ui_axi/u_user_cmd_fifo/data_valid_1 ),
            .\u_user_cmd_fifo/rptr  (\mcdq_ui_axi/u_user_cmd_fifo/rptr ),
            .N1 (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .axi_arvalid (axi_arvalid),
            .axi_awvalid (axi_awvalid),
            .\axi_ctrl_inst/axi_arvalid_inv  (\axi_ctrl_inst/axi_arvalid_inv ),
            .clk (clk),
            .\u_user_cmd_fifo/fifo_read  (\mcdq_dcd_top/mcdq_dcd_bm/N62 ),
            .user_cmd_ready (user_cmd_ready));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:867

    ipsxb_mcdq_wdatapath_v1_2 mcdq_wdatapath (
            .dfi_wrdata ({\mcdq_wdatapath_dfi_wrdata[255]_floating , \mcdq_wdatapath_dfi_wrdata[254]_floating , \mcdq_wdatapath_dfi_wrdata[253]_floating , \mcdq_wdatapath_dfi_wrdata[252]_floating , \mcdq_wdatapath_dfi_wrdata[251]_floating , \mcdq_wdatapath_dfi_wrdata[250]_floating , \mcdq_wdatapath_dfi_wrdata[249]_floating , \mcdq_wdatapath_dfi_wrdata[248]_floating , \mcdq_wdatapath_dfi_wrdata[247]_floating , \mcdq_wdatapath_dfi_wrdata[246]_floating , \mcdq_wdatapath_dfi_wrdata[245]_floating , \mcdq_wdatapath_dfi_wrdata[244]_floating , \mcdq_wdatapath_dfi_wrdata[243]_floating , \mcdq_wdatapath_dfi_wrdata[242]_floating , \mcdq_wdatapath_dfi_wrdata[241]_floating , \mcdq_wdatapath_dfi_wrdata[240]_floating , \mcdq_wdatapath_dfi_wrdata[239]_floating , \mcdq_wdatapath_dfi_wrdata[238]_floating , \mcdq_wdatapath_dfi_wrdata[237]_floating , \mcdq_wdatapath_dfi_wrdata[236]_floating , \mcdq_wdatapath_dfi_wrdata[235]_floating , \mcdq_wdatapath_dfi_wrdata[234]_floating , \mcdq_wdatapath_dfi_wrdata[233]_floating , \mcdq_wdatapath_dfi_wrdata[232]_floating , \mcdq_wdatapath_dfi_wrdata[231]_floating , \mcdq_wdatapath_dfi_wrdata[230]_floating , \mcdq_wdatapath_dfi_wrdata[229]_floating , \mcdq_wdatapath_dfi_wrdata[228]_floating , \mcdq_wdatapath_dfi_wrdata[227]_floating , \mcdq_wdatapath_dfi_wrdata[226]_floating , \mcdq_wdatapath_dfi_wrdata[225]_floating , \mcdq_wdatapath_dfi_wrdata[224]_floating , \mcdq_wdatapath_dfi_wrdata[223]_floating , \mcdq_wdatapath_dfi_wrdata[222]_floating , \mcdq_wdatapath_dfi_wrdata[221]_floating , \mcdq_wdatapath_dfi_wrdata[220]_floating , \mcdq_wdatapath_dfi_wrdata[219]_floating , \mcdq_wdatapath_dfi_wrdata[218]_floating , \mcdq_wdatapath_dfi_wrdata[217]_floating , \mcdq_wdatapath_dfi_wrdata[216]_floating , \mcdq_wdatapath_dfi_wrdata[215]_floating , \mcdq_wdatapath_dfi_wrdata[214]_floating , \mcdq_wdatapath_dfi_wrdata[213]_floating , \mcdq_wdatapath_dfi_wrdata[212]_floating , \mcdq_wdatapath_dfi_wrdata[211]_floating , \mcdq_wdatapath_dfi_wrdata[210]_floating , \mcdq_wdatapath_dfi_wrdata[209]_floating , \mcdq_wdatapath_dfi_wrdata[208]_floating , \mcdq_wdatapath_dfi_wrdata[207]_floating , \mcdq_wdatapath_dfi_wrdata[206]_floating , \mcdq_wdatapath_dfi_wrdata[205]_floating , \mcdq_wdatapath_dfi_wrdata[204]_floating , \mcdq_wdatapath_dfi_wrdata[203]_floating , \mcdq_wdatapath_dfi_wrdata[202]_floating , \mcdq_wdatapath_dfi_wrdata[201]_floating , \mcdq_wdatapath_dfi_wrdata[200]_floating , \mcdq_wdatapath_dfi_wrdata[199]_floating , \mcdq_wdatapath_dfi_wrdata[198]_floating , \mcdq_wdatapath_dfi_wrdata[197]_floating , \mcdq_wdatapath_dfi_wrdata[196]_floating , \mcdq_wdatapath_dfi_wrdata[195]_floating , \mcdq_wdatapath_dfi_wrdata[194]_floating , \mcdq_wdatapath_dfi_wrdata[193]_floating , \mcdq_wdatapath_dfi_wrdata[192]_floating , \mcdq_wdatapath_dfi_wrdata[191]_floating , \mcdq_wdatapath_dfi_wrdata[190]_floating , \mcdq_wdatapath_dfi_wrdata[189]_floating , \mcdq_wdatapath_dfi_wrdata[188]_floating , \mcdq_wdatapath_dfi_wrdata[187]_floating , \mcdq_wdatapath_dfi_wrdata[186]_floating , \mcdq_wdatapath_dfi_wrdata[185]_floating , \mcdq_wdatapath_dfi_wrdata[184]_floating , \mcdq_wdatapath_dfi_wrdata[183]_floating , \mcdq_wdatapath_dfi_wrdata[182]_floating , \mcdq_wdatapath_dfi_wrdata[181]_floating , \mcdq_wdatapath_dfi_wrdata[180]_floating , \mcdq_wdatapath_dfi_wrdata[179]_floating , \mcdq_wdatapath_dfi_wrdata[178]_floating , \mcdq_wdatapath_dfi_wrdata[177]_floating , \mcdq_wdatapath_dfi_wrdata[176]_floating , \mcdq_wdatapath_dfi_wrdata[175]_floating , \mcdq_wdatapath_dfi_wrdata[174]_floating , \mcdq_wdatapath_dfi_wrdata[173]_floating , \mcdq_wdatapath_dfi_wrdata[172]_floating , \mcdq_wdatapath_dfi_wrdata[171]_floating , \mcdq_wdatapath_dfi_wrdata[170]_floating , \mcdq_wdatapath_dfi_wrdata[169]_floating , \mcdq_wdatapath_dfi_wrdata[168]_floating , \mcdq_wdatapath_dfi_wrdata[167]_floating , \mcdq_wdatapath_dfi_wrdata[166]_floating , \mcdq_wdatapath_dfi_wrdata[165]_floating , \mcdq_wdatapath_dfi_wrdata[164]_floating , \mcdq_wdatapath_dfi_wrdata[163]_floating , \mcdq_wdatapath_dfi_wrdata[162]_floating , \mcdq_wdatapath_dfi_wrdata[161]_floating , \mcdq_wdatapath_dfi_wrdata[160]_floating , \mcdq_wdatapath_dfi_wrdata[159]_floating , \mcdq_wdatapath_dfi_wrdata[158]_floating , \mcdq_wdatapath_dfi_wrdata[157]_floating , \mcdq_wdatapath_dfi_wrdata[156]_floating , \mcdq_wdatapath_dfi_wrdata[155]_floating , \mcdq_wdatapath_dfi_wrdata[154]_floating , \mcdq_wdatapath_dfi_wrdata[153]_floating , \mcdq_wdatapath_dfi_wrdata[152]_floating , \mcdq_wdatapath_dfi_wrdata[151]_floating , \mcdq_wdatapath_dfi_wrdata[150]_floating , \mcdq_wdatapath_dfi_wrdata[149]_floating , \mcdq_wdatapath_dfi_wrdata[148]_floating , \mcdq_wdatapath_dfi_wrdata[147]_floating , \mcdq_wdatapath_dfi_wrdata[146]_floating , \mcdq_wdatapath_dfi_wrdata[145]_floating , \mcdq_wdatapath_dfi_wrdata[144]_floating , \mcdq_wdatapath_dfi_wrdata[143]_floating , \mcdq_wdatapath_dfi_wrdata[142]_floating , \mcdq_wdatapath_dfi_wrdata[141]_floating , \mcdq_wdatapath_dfi_wrdata[140]_floating , \mcdq_wdatapath_dfi_wrdata[139]_floating , \mcdq_wdatapath_dfi_wrdata[138]_floating , \mcdq_wdatapath_dfi_wrdata[137]_floating , \mcdq_wdatapath_dfi_wrdata[136]_floating , \mcdq_wdatapath_dfi_wrdata[135]_floating , \mcdq_wdatapath_dfi_wrdata[134]_floating , \mcdq_wdatapath_dfi_wrdata[133]_floating , \mcdq_wdatapath_dfi_wrdata[132]_floating , \mcdq_wdatapath_dfi_wrdata[131]_floating , \mcdq_wdatapath_dfi_wrdata[130]_floating , \mcdq_wdatapath_dfi_wrdata[129]_floating , \mcdq_wdatapath_dfi_wrdata[128]_floating , \mcdq_wdatapath_dfi_wrdata[127]_floating , \mcdq_wdatapath_dfi_wrdata[126]_floating , \mcdq_wdatapath_dfi_wrdata[125]_floating , \mcdq_wdatapath_dfi_wrdata[124]_floating , \mcdq_wdatapath_dfi_wrdata[123]_floating , \mcdq_wdatapath_dfi_wrdata[122]_floating , \mcdq_wdatapath_dfi_wrdata[121]_floating , \mcdq_wdatapath_dfi_wrdata[120]_floating , \mcdq_wdatapath_dfi_wrdata[119]_floating , \mcdq_wdatapath_dfi_wrdata[118]_floating , \mcdq_wdatapath_dfi_wrdata[117]_floating , \mcdq_wdatapath_dfi_wrdata[116]_floating , \mcdq_wdatapath_dfi_wrdata[115]_floating , \mcdq_wdatapath_dfi_wrdata[114]_floating , \mcdq_wdatapath_dfi_wrdata[113]_floating , \mcdq_wdatapath_dfi_wrdata[112]_floating , \mcdq_wdatapath_dfi_wrdata[111]_floating , \mcdq_wdatapath_dfi_wrdata[110]_floating , \mcdq_wdatapath_dfi_wrdata[109]_floating , \mcdq_wdatapath_dfi_wrdata[108]_floating , \mcdq_wdatapath_dfi_wrdata[107]_floating , \mcdq_wdatapath_dfi_wrdata[106]_floating , \mcdq_wdatapath_dfi_wrdata[105]_floating , \mcdq_wdatapath_dfi_wrdata[104]_floating , \mcdq_wdatapath_dfi_wrdata[103]_floating , \mcdq_wdatapath_dfi_wrdata[102]_floating , \mcdq_wdatapath_dfi_wrdata[101]_floating , \mcdq_wdatapath_dfi_wrdata[100]_floating , \mcdq_wdatapath_dfi_wrdata[99]_floating , \mcdq_wdatapath_dfi_wrdata[98]_floating , \mcdq_wdatapath_dfi_wrdata[97]_floating , \mcdq_wdatapath_dfi_wrdata[96]_floating , \mcdq_wdatapath_dfi_wrdata[95]_floating , \mcdq_wdatapath_dfi_wrdata[94]_floating , \mcdq_wdatapath_dfi_wrdata[93]_floating , \mcdq_wdatapath_dfi_wrdata[92]_floating , \mcdq_wdatapath_dfi_wrdata[91]_floating , \mcdq_wdatapath_dfi_wrdata[90]_floating , \mcdq_wdatapath_dfi_wrdata[89]_floating , \mcdq_wdatapath_dfi_wrdata[88]_floating , \mcdq_wdatapath_dfi_wrdata[87]_floating , \mcdq_wdatapath_dfi_wrdata[86]_floating , \mcdq_wdatapath_dfi_wrdata[85]_floating , \mcdq_wdatapath_dfi_wrdata[84]_floating , \mcdq_wdatapath_dfi_wrdata[83]_floating , \mcdq_wdatapath_dfi_wrdata[82]_floating , \mcdq_wdatapath_dfi_wrdata[81]_floating , \mcdq_wdatapath_dfi_wrdata[80]_floating , \mcdq_wdatapath_dfi_wrdata[79]_floating , \mcdq_wdatapath_dfi_wrdata[78]_floating , \mcdq_wdatapath_dfi_wrdata[77]_floating , \mcdq_wdatapath_dfi_wrdata[76]_floating , \mcdq_wdatapath_dfi_wrdata[75]_floating , \mcdq_wdatapath_dfi_wrdata[74]_floating , \mcdq_wdatapath_dfi_wrdata[73]_floating , \mcdq_wdatapath_dfi_wrdata[72]_floating , \mcdq_wdatapath_dfi_wrdata[71]_floating , \mcdq_wdatapath_dfi_wrdata[70]_floating , \mcdq_wdatapath_dfi_wrdata[69]_floating , \mcdq_wdatapath_dfi_wrdata[68]_floating , \mcdq_wdatapath_dfi_wrdata[67]_floating , \mcdq_wdatapath_dfi_wrdata[66]_floating , \mcdq_wdatapath_dfi_wrdata[65]_floating , dfi_wrdata[64], \mcdq_wdatapath_dfi_wrdata[63]_floating , \mcdq_wdatapath_dfi_wrdata[62]_floating , \mcdq_wdatapath_dfi_wrdata[61]_floating , \mcdq_wdatapath_dfi_wrdata[60]_floating , \mcdq_wdatapath_dfi_wrdata[59]_floating , \mcdq_wdatapath_dfi_wrdata[58]_floating , \mcdq_wdatapath_dfi_wrdata[57]_floating , \mcdq_wdatapath_dfi_wrdata[56]_floating , \mcdq_wdatapath_dfi_wrdata[55]_floating , \mcdq_wdatapath_dfi_wrdata[54]_floating , \mcdq_wdatapath_dfi_wrdata[53]_floating , \mcdq_wdatapath_dfi_wrdata[52]_floating , \mcdq_wdatapath_dfi_wrdata[51]_floating , \mcdq_wdatapath_dfi_wrdata[50]_floating , \mcdq_wdatapath_dfi_wrdata[49]_floating , \mcdq_wdatapath_dfi_wrdata[48]_floating , \mcdq_wdatapath_dfi_wrdata[47]_floating , \mcdq_wdatapath_dfi_wrdata[46]_floating , \mcdq_wdatapath_dfi_wrdata[45]_floating , \mcdq_wdatapath_dfi_wrdata[44]_floating , \mcdq_wdatapath_dfi_wrdata[43]_floating , \mcdq_wdatapath_dfi_wrdata[42]_floating , \mcdq_wdatapath_dfi_wrdata[41]_floating , \mcdq_wdatapath_dfi_wrdata[40]_floating , \mcdq_wdatapath_dfi_wrdata[39]_floating , \mcdq_wdatapath_dfi_wrdata[38]_floating , \mcdq_wdatapath_dfi_wrdata[37]_floating , \mcdq_wdatapath_dfi_wrdata[36]_floating , \mcdq_wdatapath_dfi_wrdata[35]_floating , \mcdq_wdatapath_dfi_wrdata[34]_floating , \mcdq_wdatapath_dfi_wrdata[33]_floating , \mcdq_wdatapath_dfi_wrdata[32]_floating , \mcdq_wdatapath_dfi_wrdata[31]_floating , \mcdq_wdatapath_dfi_wrdata[30]_floating , \mcdq_wdatapath_dfi_wrdata[29]_floating , \mcdq_wdatapath_dfi_wrdata[28]_floating , \mcdq_wdatapath_dfi_wrdata[27]_floating , \mcdq_wdatapath_dfi_wrdata[26]_floating , \mcdq_wdatapath_dfi_wrdata[25]_floating , \mcdq_wdatapath_dfi_wrdata[24]_floating , \mcdq_wdatapath_dfi_wrdata[23]_floating , \mcdq_wdatapath_dfi_wrdata[22]_floating , \mcdq_wdatapath_dfi_wrdata[21]_floating , \mcdq_wdatapath_dfi_wrdata[20]_floating , \mcdq_wdatapath_dfi_wrdata[19]_floating , \mcdq_wdatapath_dfi_wrdata[18]_floating , \mcdq_wdatapath_dfi_wrdata[17]_floating , \mcdq_wdatapath_dfi_wrdata[16]_floating , \mcdq_wdatapath_dfi_wrdata[15]_floating , \mcdq_wdatapath_dfi_wrdata[14]_floating , \mcdq_wdatapath_dfi_wrdata[13]_floating , \mcdq_wdatapath_dfi_wrdata[12]_floating , \mcdq_wdatapath_dfi_wrdata[11]_floating , \mcdq_wdatapath_dfi_wrdata[10]_floating , \mcdq_wdatapath_dfi_wrdata[9]_floating , \mcdq_wdatapath_dfi_wrdata[8]_floating , \mcdq_wdatapath_dfi_wrdata[7]_floating , \mcdq_wdatapath_dfi_wrdata[6]_floating , \mcdq_wdatapath_dfi_wrdata[5]_floating , \mcdq_wdatapath_dfi_wrdata[4]_floating , \mcdq_wdatapath_dfi_wrdata[3]_floating , \mcdq_wdatapath_dfi_wrdata[2]_floating , dfi_wrdata[1], \mcdq_wdatapath_dfi_wrdata[0]_floating }),
            .dfi_wrdata_en ({\mcdq_wdatapath_dfi_wrdata_en[3]_floating , \mcdq_wdatapath_dfi_wrdata_en[2]_floating , \mcdq_wdatapath_dfi_wrdata_en[1]_floating , dfi_wrdata_en[0]}),
            .\mc3q_wdp_dcp/r_wvld  ({\mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[7]_floating , \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[6]_floating , \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[5]_floating , \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[4]_floating , \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[3]_floating , \mcdq_wdatapath/mc3q_wdp_dcp/r_wvld [2] , \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[1]_floating , \mcdq_wdatapath_mc3q_wdp_dcp/r_wvld[0]_floating }),
            .\mcdq_wdp_align/din_slip_dly  ({\mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[255]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[254]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[253]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[252]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[251]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[250]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[249]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[248]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[247]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[246]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[245]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[244]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[243]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[242]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[241]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[240]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[239]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[238]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[237]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[236]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[235]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[234]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[233]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[232]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[231]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[230]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[229]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[228]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[227]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[226]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[225]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[224]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[223]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[222]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[221]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[220]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[219]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[218]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[217]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[216]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[215]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[214]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[213]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[212]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[211]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[210]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[209]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[208]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[207]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[206]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[205]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[204]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[203]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[202]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[201]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[200]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[199]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[198]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[197]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[196]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[195]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[194]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[193]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[192]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[191]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[190]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[189]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[188]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[187]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[186]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[185]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[184]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[183]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[182]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[181]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[180]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[179]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[178]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[177]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[176]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[175]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[174]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[173]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[172]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[171]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[170]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[169]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[168]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[167]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[166]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[165]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[164]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[163]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[162]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[161]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[160]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[159]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[158]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[157]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[156]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[155]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[154]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[153]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[152]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[151]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[150]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[149]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[148]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[147]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[146]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[145]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[144]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[143]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[142]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[141]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[140]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[139]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[138]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[137]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[136]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[135]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[134]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[133]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[132]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[131]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[130]_floating , \mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [129] , \mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [128] , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[127]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[126]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[125]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[124]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[123]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[122]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[121]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[120]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[119]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[118]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[117]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[116]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[115]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[114]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[113]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[112]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[111]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[110]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[109]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[108]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[107]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[106]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[105]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[104]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[103]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[102]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[101]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[100]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[99]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[98]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[97]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[96]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[95]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[94]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[93]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[92]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[91]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[90]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[89]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[88]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[87]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[86]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[85]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[84]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[83]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[82]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[81]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[80]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[79]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[78]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[77]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[76]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[75]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[74]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[73]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[72]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[71]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[70]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[69]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[68]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[67]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[66]_floating , \mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [65] , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[64]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[63]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[62]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[61]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[60]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[59]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[58]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[57]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[56]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[55]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[54]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[53]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[52]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[51]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[50]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[49]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[48]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[47]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[46]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[45]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[44]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[43]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[42]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[41]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[40]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[39]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[38]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[37]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[36]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[35]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[34]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[33]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[32]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[31]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[30]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[29]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[28]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[27]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[26]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[25]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[24]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[23]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[22]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[21]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[20]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[19]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[18]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[17]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[16]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[15]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[14]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[13]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[12]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[11]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[10]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[9]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[8]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[7]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[6]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[5]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[4]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[3]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[2]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[1]_floating , \mcdq_wdatapath_mcdq_wdp_align/din_slip_dly[0]_floating }),
            .\mcdq_wdp_align/wdin_en_dly  ({\mcdq_wdatapath_mcdq_wdp_align/wdin_en_dly[3]_floating , \mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly [2] , \mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly [1] , \mcdq_wdatapath_mcdq_wdp_align/wdin_en_dly[0]_floating }),
            .wr_strb ({\mcdq_wdatapath_wr_strb[31]_floating , \mcdq_wdatapath_wr_strb[30]_floating , \mcdq_wdatapath_wr_strb[29]_floating , \mcdq_wdatapath_wr_strb[28]_floating , \mcdq_wdatapath_wr_strb[27]_floating , \mcdq_wdatapath_wr_strb[26]_floating , \mcdq_wdatapath_wr_strb[25]_floating , \mcdq_wdatapath/wr_strb [24] , \mcdq_wdatapath_wr_strb[23]_floating , \mcdq_wdatapath_wr_strb[22]_floating , \mcdq_wdatapath_wr_strb[21]_floating , \mcdq_wdatapath_wr_strb[20]_floating , \mcdq_wdatapath_wr_strb[19]_floating , \mcdq_wdatapath_wr_strb[18]_floating , \mcdq_wdatapath_wr_strb[17]_floating , \mcdq_wdatapath_wr_strb[16]_floating , \mcdq_wdatapath_wr_strb[15]_floating , \mcdq_wdatapath_wr_strb[14]_floating , \mcdq_wdatapath_wr_strb[13]_floating , \mcdq_wdatapath_wr_strb[12]_floating , \mcdq_wdatapath_wr_strb[11]_floating , \mcdq_wdatapath_wr_strb[10]_floating , \mcdq_wdatapath_wr_strb[9]_floating , \mcdq_wdatapath/wr_strb [8] , \mcdq_wdatapath_wr_strb[7]_floating , \mcdq_wdatapath_wr_strb[6]_floating , \mcdq_wdatapath_wr_strb[5]_floating , \mcdq_wdatapath_wr_strb[4]_floating , \mcdq_wdatapath_wr_strb[3]_floating , \mcdq_wdatapath_wr_strb[2]_floating , \mcdq_wdatapath_wr_strb[1]_floating , \mcdq_wdatapath/wr_strb [0] }),
            .\mcdq_wdp_align/r_strb  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_cke[0], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .wdata_in ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[0]}),
            .N2 (\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5 ),
            .clk (clk),
            .i_wvld_l (wvld_l),
            .i_wvld_m (wvld_m));
	// ../ipcore/DDR_IPC/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:902


endmodule


module ipsxb_ddrphy_pll_v1_0
(
    input clkin1,
    input clkout0_gate,
    input pll_rst,
    output clkout0,
    output clkout1,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

(* PAP_LOC="PLL_158_199" *)    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(1), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(8), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(4), 
            .STATIC_RATIOF(16), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(8), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(4), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (clkout0_gate),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (pll_rst),
            .RSTODIV (1'b0));
	// ../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v:235
	// SDC constraint : (object CLKOUT0) (id 1004) (clock clkout2) (11 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object CLKOUT1) (id 1003) (clock ioclk1) (10 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)


endmodule


module ipsxb_ddrphy_pll_v1_0_unq4
(
    input clkin1,
    input clkout0_gate,
    input pll_rst,
    output clkout0,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout1;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

(* PAP_LOC="PLL_158_179" *)    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(1), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(8), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(4), 
            .STATIC_RATIOF(16), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(8), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(4), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (clkout0_gate),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (pll_rst),
            .RSTODIV (1'b0));
	// ../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v:235
	// SDC constraint : (object CLKOUT0) (id 1002) (clock ioclk0) (9 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)


endmodule


module DDR_IPC
(
    input [27:0] axi_araddr,
    input [27:0] axi_awaddr,
    input [255:0] axi_wdata,
    input _N6665,
    input axi_arvalid,
    input axi_awvalid,
    input \axi_ctrl_inst/axi_arvalid_inv ,
    input ref_clk,
    input \u_ddrp_rstn_sync/N0 ,
    input \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output [7:0] \u_ddrphy_top/ddrphy_reset_ctrl/cnt ,
    output [9:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [7:0] \u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld ,
    output _N45177_3,
    output _N45177_5,
    output _N45178_3,
    output _N45178_5,
    output _N45179_3,
    output _N45179_5,
    output _N45180_3,
    output _N45180_5,
    output _N58742,
    output _N62954,
    output _N63113,
    output _N63423,
    output _N63775,
    output _N63883,
    output axi_rvalid,
    output ddr_init_done,
    output ddrphy_clkin,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_rst_n,
    output mem_we_n,
    output \u_ddrphy_top/ddrphy_reset_ctrl/N137 ,
    output \u_ddrphy_top/ddrphy_reset_ctrl/state_7 ,
    output \u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ,
    output \u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ,
    output \u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire N18;
    wire ddr_rstn;
    wire ddrphy_dqs_rst;
    wire ddrphy_ioclk_gate;
    wire [1:0] ddrphy_ioclk_source;
    wire ddrphy_pll_rst;
    wire [59:0] dfi_address;
    wire [11:0] dfi_bank;
    wire [3:0] dfi_cas_n;
    wire [3:0] dfi_cke;
    wire [3:0] dfi_cs_n;
    wire [3:0] dfi_odt;
    wire [3:0] dfi_ras_n;
    wire [3:0] dfi_we_n;
    wire [255:0] dfi_wrdata;
    wire [3:0] dfi_wrdata_en;
    wire [2:0] ioclk;
    wire ioclk_gate_clk;
    wire ioclk_gate_clk_pll;
    wire pll_clkin;
    wire [1:0] pll_ioclk_lock;
    wire pll_lock;
    wire \u_ddrphy_top/ddrphy_reset_ctrl/N17 ;
    wire [255:0] \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly ;
    wire [3:0] \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly ;
    wire [31:0] \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[0]_floating ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[1]_floating ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[2]_floating ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[4]_floating ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[5]_floating ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[6]_floating ;
    wire \u_ddrphy_top_ddrphy_reset_ctrl/cnt[7]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[15]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[16]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[17]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[18]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[19]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[20]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[21]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[22]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[23]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[24]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[25]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[26]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[27]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[28]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[29]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[31]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[32]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[41]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[42]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[43]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[44]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[45]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[46]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[47]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[48]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[49]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[50]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[51]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[52]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[53]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[54]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[55]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[56]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[57]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[58]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_address[59]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_bank[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_bank[4]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_bank[5]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_bank[9]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_bank[10]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_bank[11]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cas_n[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cas_n[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cke[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cke[2]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cke[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cs_n[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_cs_n[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_odt[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_odt[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_ras_n[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_ras_n[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_we_n[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_we_n[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[0]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[2]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[3]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[4]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[5]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[6]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[7]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[8]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[9]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[10]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[11]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[12]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[13]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[14]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[15]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[16]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[17]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[18]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[19]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[20]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[21]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[22]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[23]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[24]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[25]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[26]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[27]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[28]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[29]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[30]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[31]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[32]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[33]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[34]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[35]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[36]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[37]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[38]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[39]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[40]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[41]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[42]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[43]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[44]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[45]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[46]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[47]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[48]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[49]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[50]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[51]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[52]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[53]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[54]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[55]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[56]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[57]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[58]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[59]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[60]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[61]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[62]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[63]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[65]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[66]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[67]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[68]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[69]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[70]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[71]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[72]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[73]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[74]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[75]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[76]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[77]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[78]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[79]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[80]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[81]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[82]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[83]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[84]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[85]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[86]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[87]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[88]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[89]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[90]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[91]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[92]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[93]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[94]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[95]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[96]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[97]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[98]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[99]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[100]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[101]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[102]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[103]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[104]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[105]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[106]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[107]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[108]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[109]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[110]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[111]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[112]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[113]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[114]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[115]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[116]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[117]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[118]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[119]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[120]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[121]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[122]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[123]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[124]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[125]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[126]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[127]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[128]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[129]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[130]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[131]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[132]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[133]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[134]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[135]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[136]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[137]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[138]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[139]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[140]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[141]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[142]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[143]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[144]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[145]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[146]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[147]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[148]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[149]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[150]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[151]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[152]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[153]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[154]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[155]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[156]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[157]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[158]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[159]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[160]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[161]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[162]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[163]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[164]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[165]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[166]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[167]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[168]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[169]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[170]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[171]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[172]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[173]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[174]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[175]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[176]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[177]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[178]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[179]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[180]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[181]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[182]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[183]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[184]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[185]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[186]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[187]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[188]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[189]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[190]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[191]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[192]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[193]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[194]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[195]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[196]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[197]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[198]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[199]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[200]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[201]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[202]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[203]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[204]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[205]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[206]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[207]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[208]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[209]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[210]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[211]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[212]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[213]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[214]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[215]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[216]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[217]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[218]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[219]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[220]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[221]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[222]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[223]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[224]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[225]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[226]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[227]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[228]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[229]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[230]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[231]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[232]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[233]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[234]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[235]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[236]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[237]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[238]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[239]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[240]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[241]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[242]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[243]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[244]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[245]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[246]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[247]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[248]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[249]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[250]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[251]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[252]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[253]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[254]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata[255]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata_en[1]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata_en[2]_floating ;
    wire \u_ipsxb_ddrc_top_dfi_wrdata_en[3]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[0]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[0]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[1]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[2]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[3]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[4]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[5]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[6]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[7]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[8]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[9]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[10]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[11]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[12]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[13]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[14]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[15]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[16]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[17]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[18]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[19]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[20]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[21]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[22]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[23]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[24]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[25]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[26]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[27]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[28]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[29]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[30]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[31]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[96]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[97]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[98]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[99]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[112]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[113]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[115]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[116]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[117]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[118]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[119]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[130]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[131]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[133]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[134]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[135]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[136]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[137]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[138]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[139]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[140]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[141]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[142]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[143]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[144]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[145]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[146]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[147]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[148]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[149]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[150]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[151]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[152]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[153]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[154]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[155]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[156]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[157]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[158]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[159]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[160]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[161]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[162]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[163]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[164]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[165]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[166]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[167]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[168]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[169]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[170]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[171]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[172]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[173]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[174]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[175]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[176]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[177]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[178]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[179]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[180]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[181]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[182]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[183]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[184]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[185]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[186]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[187]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[188]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[189]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[190]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[191]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[192]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[193]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[194]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[195]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[197]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[198]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[199]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[200]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[201]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[202]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[203]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[204]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[205]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[206]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[207]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[208]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[209]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[210]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[211]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[212]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[213]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[214]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[215]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[216]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[217]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[218]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[219]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[220]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[221]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[222]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[223]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[224]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[225]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[226]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[227]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[228]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[229]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[230]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[231]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[232]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[233]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[234]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[235]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[236]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[237]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[238]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[239]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[240]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[241]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[242]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[243]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[244]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[245]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[246]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[247]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[248]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[249]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[250]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[251]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[252]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[253]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[254]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[255]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[0]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[1]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[2]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[3]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[4]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[5]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[6]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[7]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[9]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[10]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[11]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[12]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[13]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[14]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[15]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[16]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[17]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[18]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[19]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[20]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[21]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[22]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[23]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[25]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[26]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[27]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[28]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[29]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[30]_floating ;
    wire \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[31]_floating ;

    GTP_IOCLKDIV /* I_GTP_CLKDIV */ #(
            .GRS_EN("FALSE"), 
            .DIV_FACTOR("4"))
        I_GTP_CLKDIV (
            .CLKDIVOUT (ddrphy_clkin),
            .CLKIN (ddrphy_ioclk_source[0]),
            .RST_N (N18));
	// ../ipcore/DDR_IPC/DDR_IPC.v:343
	// SDC constraint : (object CLKDIVOUT) (id 1001) (clock ddrphy_clk_in) (8 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)

    GTP_IOCLKBUF /* I_GTP_IOCLKBUF_0 */ #(
            .GATE_EN("TRUE"))
        I_GTP_IOCLKBUF_0 (
            .CLKOUT (ioclk[0]),
            .CLKIN (ddrphy_ioclk_source[0]),
            .DI (1'b1));
	// ../ipcore/DDR_IPC/DDR_IPC.v:318

    GTP_IOCLKBUF /* I_GTP_IOCLKBUF_1 */ #(
            .GATE_EN("TRUE"))
        I_GTP_IOCLKBUF_1 (
            .CLKOUT (ioclk[1]),
            .CLKIN (ddrphy_ioclk_source[0]),
            .DI (1'b1));
	// ../ipcore/DDR_IPC/DDR_IPC.v:326

    GTP_IOCLKBUF /* I_GTP_IOCLKBUF_2 */ #(
            .GATE_EN("TRUE"))
        I_GTP_IOCLKBUF_2 (
            .CLKOUT (ioclk[2]),
            .CLKIN (ddrphy_ioclk_source[1]),
            .DI (1'b1));
	// ../ipcore/DDR_IPC/DDR_IPC.v:334

    GTP_LUT1 /* N18 */ #(
            .INIT(2'b01))
        N18_vname (
            .Z (N18),
            .I0 (ddrphy_dqs_rst));
    // defparam N18_vname.orig_name = N18;
	// LUT = ~I0 ;

    GTP_LUT2 /* N21 */ #(
            .INIT(4'b1000))
        N21 (
            .Z (pll_lock),
            .I0 (pll_ioclk_lock[0]),
            .I1 (pll_ioclk_lock[1]));
	// LUT = I0&I1 ;
	// ../ipcore/DDR_IPC/DDR_IPC.v:359

    GTP_CLKBUFG u_clkbufg (
            .CLKOUT (pll_clkin),
            .CLKIN (ref_clk));
	// ../ipcore/DDR_IPC/DDR_IPC.v:274

    GTP_CLKBUFG u_clkbufg_gate (
            .CLKOUT (ioclk_gate_clk),
            .CLKIN (ioclk_gate_clk_pll));
	// ../ipcore/DDR_IPC/DDR_IPC.v:352

    ipsxb_rst_sync_v1_1 u_ddrp_rstn_sync (
            .sig_synced ({ddr_rstn}),
            .N0 (\u_ddrp_rstn_sync/N0 ),
            .clk (pll_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC.v:267

    DDR_IPC_ddrphy_top u_ddrphy_top (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .\ddrphy_reset_ctrl/cnt  ({\u_ddrphy_top_ddrphy_reset_ctrl/cnt[7]_floating , \u_ddrphy_top_ddrphy_reset_ctrl/cnt[6]_floating , \u_ddrphy_top_ddrphy_reset_ctrl/cnt[5]_floating , \u_ddrphy_top_ddrphy_reset_ctrl/cnt[4]_floating , \u_ddrphy_top/ddrphy_reset_ctrl/cnt [3] , \u_ddrphy_top_ddrphy_reset_ctrl/cnt[2]_floating , \u_ddrphy_top_ddrphy_reset_ctrl/cnt[1]_floating , \u_ddrphy_top_ddrphy_reset_ctrl/cnt[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \u_ddrphy_top_ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [24] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [8] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [0] }),
            .ddrphy_ioclk ({1'bz, 1'bz, ioclk[2], 1'bz, 1'bz, ioclk[1], 1'bz, 1'bz, ioclk[0]}),
            .dfi_address ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_address[40], dfi_address[39], dfi_address[38], dfi_address[37], dfi_address[36], dfi_address[35], dfi_address[34], dfi_address[33], 1'bz, 1'bz, dfi_address[30], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_address[14], dfi_address[13], dfi_address[12], dfi_address[11], dfi_address[10], dfi_address[9], dfi_address[8], dfi_address[7], dfi_address[6], dfi_address[5], dfi_address[4], dfi_address[3], dfi_address[2], dfi_address[1], dfi_address[0]}),
            .dfi_bank ({1'bz, 1'bz, 1'bz, dfi_bank[8], dfi_bank[7], dfi_bank[6], 1'bz, 1'bz, 1'bz, dfi_bank[2], dfi_bank[1], dfi_bank[0]}),
            .dfi_cas_n ({1'bz, dfi_cas_n[2], 1'bz, dfi_cas_n[0]}),
            .dfi_cke ({1'bz, 1'bz, 1'bz, dfi_cke[0]}),
            .dfi_cs_n ({1'bz, dfi_cs_n[2], 1'bz, dfi_cs_n[0]}),
            .dfi_odt ({1'bz, dfi_odt[2], 1'bz, dfi_odt[0]}),
            .dfi_ras_n ({1'bz, dfi_ras_n[2], 1'bz, dfi_ras_n[0]}),
            .dfi_we_n ({1'bz, dfi_we_n[2], 1'bz, dfi_we_n[0]}),
            .dfi_wrdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [129] , \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [128] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [65] , dfi_wrdata[64], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, dfi_wrdata[1], 1'bz}),
            .dfi_wrdata_en ({\u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly [2] , 1'bz, \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly [1] , dfi_wrdata_en[0]}),
            ._N45177_3 (_N45177_3),
            ._N45177_5 (_N45177_5),
            ._N45178_3 (_N45178_3),
            ._N45178_5 (_N45178_5),
            ._N45179_3 (_N45179_3),
            ._N45179_5 (_N45179_5),
            ._N45180_3 (_N45180_3),
            ._N45180_5 (_N45180_5),
            ._N58742 (_N58742),
            ._N62954 (_N62954),
            ._N63113 (_N63113),
            ._N63423 (_N63423),
            ._N63775 (_N63775),
            ._N63883 (_N63883),
            .\axi_ctrl_inst/axi_rvalid  (axi_rvalid),
            .ddrphy_dqs_rst (ddrphy_dqs_rst),
            .\ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start  (ddr_init_done),
            .ddrphy_ioclk_gate (ddrphy_ioclk_gate),
            .ddrphy_pll_rst (ddrphy_pll_rst),
            .\ddrphy_reset_ctrl/N17  (\u_ddrphy_top/ddrphy_reset_ctrl/N17 ),
            .\ddrphy_reset_ctrl/N137  (\u_ddrphy_top/ddrphy_reset_ctrl/N137 ),
            .\ddrphy_reset_ctrl/state_7  (\u_ddrphy_top/ddrphy_reset_ctrl/state_7 ),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_we_n (mem_we_n),
            .phy_rst (mem_rst_n),
            ._N6665 (_N6665),
            .ddr_rstn (ddr_rstn),
            .ddrphy_clkin (ddrphy_clkin),
            .\ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .ioclk_gate_clk (ioclk_gate_clk),
            .pll_lock (pll_lock),
            .ref_clk (pll_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC.v:462

    ipsxb_mcdq_wrapper_v1_2a u_ipsxb_ddrc_top (
            .dfi_address ({\u_ipsxb_ddrc_top_dfi_address[59]_floating , \u_ipsxb_ddrc_top_dfi_address[58]_floating , \u_ipsxb_ddrc_top_dfi_address[57]_floating , \u_ipsxb_ddrc_top_dfi_address[56]_floating , \u_ipsxb_ddrc_top_dfi_address[55]_floating , \u_ipsxb_ddrc_top_dfi_address[54]_floating , \u_ipsxb_ddrc_top_dfi_address[53]_floating , \u_ipsxb_ddrc_top_dfi_address[52]_floating , \u_ipsxb_ddrc_top_dfi_address[51]_floating , \u_ipsxb_ddrc_top_dfi_address[50]_floating , \u_ipsxb_ddrc_top_dfi_address[49]_floating , \u_ipsxb_ddrc_top_dfi_address[48]_floating , \u_ipsxb_ddrc_top_dfi_address[47]_floating , \u_ipsxb_ddrc_top_dfi_address[46]_floating , \u_ipsxb_ddrc_top_dfi_address[45]_floating , \u_ipsxb_ddrc_top_dfi_address[44]_floating , \u_ipsxb_ddrc_top_dfi_address[43]_floating , \u_ipsxb_ddrc_top_dfi_address[42]_floating , \u_ipsxb_ddrc_top_dfi_address[41]_floating , dfi_address[40], dfi_address[39], dfi_address[38], dfi_address[37], dfi_address[36], dfi_address[35], dfi_address[34], dfi_address[33], \u_ipsxb_ddrc_top_dfi_address[32]_floating , \u_ipsxb_ddrc_top_dfi_address[31]_floating , dfi_address[30], \u_ipsxb_ddrc_top_dfi_address[29]_floating , \u_ipsxb_ddrc_top_dfi_address[28]_floating , \u_ipsxb_ddrc_top_dfi_address[27]_floating , \u_ipsxb_ddrc_top_dfi_address[26]_floating , \u_ipsxb_ddrc_top_dfi_address[25]_floating , \u_ipsxb_ddrc_top_dfi_address[24]_floating , \u_ipsxb_ddrc_top_dfi_address[23]_floating , \u_ipsxb_ddrc_top_dfi_address[22]_floating , \u_ipsxb_ddrc_top_dfi_address[21]_floating , \u_ipsxb_ddrc_top_dfi_address[20]_floating , \u_ipsxb_ddrc_top_dfi_address[19]_floating , \u_ipsxb_ddrc_top_dfi_address[18]_floating , \u_ipsxb_ddrc_top_dfi_address[17]_floating , \u_ipsxb_ddrc_top_dfi_address[16]_floating , \u_ipsxb_ddrc_top_dfi_address[15]_floating , dfi_address[14], dfi_address[13], dfi_address[12], dfi_address[11], dfi_address[10], dfi_address[9], dfi_address[8], dfi_address[7], dfi_address[6], dfi_address[5], dfi_address[4], dfi_address[3], dfi_address[2], dfi_address[1], dfi_address[0]}),
            .dfi_bank ({\u_ipsxb_ddrc_top_dfi_bank[11]_floating , \u_ipsxb_ddrc_top_dfi_bank[10]_floating , \u_ipsxb_ddrc_top_dfi_bank[9]_floating , dfi_bank[8], dfi_bank[7], dfi_bank[6], \u_ipsxb_ddrc_top_dfi_bank[5]_floating , \u_ipsxb_ddrc_top_dfi_bank[4]_floating , \u_ipsxb_ddrc_top_dfi_bank[3]_floating , dfi_bank[2], dfi_bank[1], dfi_bank[0]}),
            .dfi_cas_n ({\u_ipsxb_ddrc_top_dfi_cas_n[3]_floating , dfi_cas_n[2], \u_ipsxb_ddrc_top_dfi_cas_n[1]_floating , dfi_cas_n[0]}),
            .dfi_cke ({\u_ipsxb_ddrc_top_dfi_cke[3]_floating , \u_ipsxb_ddrc_top_dfi_cke[2]_floating , \u_ipsxb_ddrc_top_dfi_cke[1]_floating , dfi_cke[0]}),
            .dfi_cs_n ({\u_ipsxb_ddrc_top_dfi_cs_n[3]_floating , dfi_cs_n[2], \u_ipsxb_ddrc_top_dfi_cs_n[1]_floating , dfi_cs_n[0]}),
            .dfi_odt ({\u_ipsxb_ddrc_top_dfi_odt[3]_floating , dfi_odt[2], \u_ipsxb_ddrc_top_dfi_odt[1]_floating , dfi_odt[0]}),
            .dfi_ras_n ({\u_ipsxb_ddrc_top_dfi_ras_n[3]_floating , dfi_ras_n[2], \u_ipsxb_ddrc_top_dfi_ras_n[1]_floating , dfi_ras_n[0]}),
            .dfi_we_n ({\u_ipsxb_ddrc_top_dfi_we_n[3]_floating , dfi_we_n[2], \u_ipsxb_ddrc_top_dfi_we_n[1]_floating , dfi_we_n[0]}),
            .dfi_wrdata ({\u_ipsxb_ddrc_top_dfi_wrdata[255]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[254]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[253]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[252]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[251]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[250]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[249]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[248]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[247]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[246]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[245]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[244]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[243]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[242]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[241]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[240]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[239]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[238]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[237]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[236]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[235]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[234]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[233]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[232]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[231]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[230]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[229]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[228]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[227]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[226]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[225]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[224]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[223]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[222]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[221]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[220]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[219]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[218]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[217]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[216]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[215]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[214]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[213]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[212]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[211]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[210]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[209]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[208]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[207]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[206]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[205]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[204]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[203]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[202]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[201]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[200]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[199]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[198]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[197]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[196]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[195]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[194]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[193]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[192]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[191]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[190]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[189]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[188]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[187]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[186]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[185]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[184]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[183]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[182]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[181]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[180]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[179]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[178]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[177]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[176]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[175]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[174]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[173]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[172]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[171]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[170]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[169]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[168]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[167]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[166]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[165]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[164]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[163]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[162]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[161]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[160]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[159]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[158]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[157]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[156]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[155]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[154]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[153]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[152]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[151]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[150]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[149]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[148]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[147]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[146]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[145]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[144]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[143]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[142]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[141]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[140]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[139]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[138]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[137]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[136]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[135]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[134]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[133]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[132]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[131]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[130]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[129]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[128]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[127]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[126]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[125]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[124]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[123]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[122]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[121]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[120]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[119]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[118]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[117]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[116]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[115]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[114]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[113]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[112]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[111]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[110]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[109]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[108]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[107]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[106]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[105]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[104]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[103]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[102]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[101]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[100]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[99]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[98]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[97]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[96]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[95]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[94]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[93]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[92]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[91]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[90]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[89]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[88]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[87]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[86]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[85]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[84]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[83]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[82]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[81]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[80]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[79]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[78]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[77]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[76]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[75]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[74]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[73]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[72]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[71]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[70]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[69]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[68]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[67]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[66]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[65]_floating , dfi_wrdata[64], \u_ipsxb_ddrc_top_dfi_wrdata[63]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[62]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[61]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[60]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[59]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[58]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[57]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[56]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[55]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[54]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[53]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[52]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[51]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[50]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[49]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[48]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[47]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[46]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[45]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[44]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[43]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[42]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[41]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[40]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[39]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[38]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[37]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[36]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[35]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[34]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[33]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[32]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[31]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[30]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[29]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[28]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[27]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[26]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[25]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[24]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[23]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[22]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[21]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[20]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[19]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[18]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[17]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[16]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[15]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[14]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[13]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[12]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[11]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[10]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[9]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[8]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[7]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[6]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[5]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[4]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[3]_floating , \u_ipsxb_ddrc_top_dfi_wrdata[2]_floating , dfi_wrdata[1], \u_ipsxb_ddrc_top_dfi_wrdata[0]_floating }),
            .dfi_wrdata_en ({\u_ipsxb_ddrc_top_dfi_wrdata_en[3]_floating , \u_ipsxb_ddrc_top_dfi_wrdata_en[2]_floating , \u_ipsxb_ddrc_top_dfi_wrdata_en[1]_floating , dfi_wrdata_en[0]}),
            .\mcdq_wdatapath/mc3q_wdp_dcp/r_wvld  ({\u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld [2] , \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[0]_floating }),
            .\mcdq_wdatapath/mcdq_wdp_align/din_slip_dly  ({\u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[255]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[254]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[253]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[252]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[251]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[250]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[249]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[248]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[247]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[246]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[245]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[244]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[243]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[242]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[241]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[240]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[239]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[238]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[237]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[236]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[235]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[234]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[233]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[232]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[231]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[230]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[229]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[228]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[227]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[226]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[225]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[224]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[223]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[222]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[221]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[220]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[219]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[218]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[217]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[216]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[215]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[214]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[213]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[212]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[211]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[210]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[209]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[208]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[207]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[206]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[205]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[204]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[203]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[202]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[201]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[200]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[199]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[198]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[197]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[195]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[194]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[193]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[192]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[191]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[190]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[189]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[188]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[187]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[186]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[185]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[184]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[183]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[182]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[181]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[180]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[179]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[178]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[177]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[176]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[175]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[174]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[173]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[172]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[171]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[170]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[169]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[168]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[167]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[166]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[165]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[164]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[163]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[162]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[161]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[160]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[159]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[158]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[157]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[156]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[155]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[154]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[153]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[152]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[151]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[150]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[149]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[148]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[147]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[146]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[145]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[144]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[143]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[142]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[141]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[140]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[139]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[138]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[137]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[136]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[135]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[134]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[133]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[131]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[130]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [129] , \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [128] , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[119]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[118]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[117]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[116]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[115]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[113]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[112]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[99]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[98]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[97]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[96]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [65] , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[31]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[30]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[29]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[28]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[27]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[26]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[25]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[24]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[23]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[22]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[21]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[20]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[19]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[18]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[17]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[16]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[15]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[14]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[13]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[12]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[11]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[10]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[9]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[8]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[7]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[6]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[5]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[4]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[3]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[2]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[1]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[0]_floating }),
            .\mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly  ({\u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly [2] , \u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly [1] , \u_ipsxb_ddrc_top_mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[0]_floating }),
            .\mcdq_wdatapath/wr_strb  ({\u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[31]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[30]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[29]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[28]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[27]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[26]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[25]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [24] , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[23]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[22]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[21]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[20]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[19]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[18]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[17]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[16]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[15]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[14]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[13]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[12]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[11]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[10]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[9]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [8] , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[7]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[6]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[5]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[4]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[3]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[2]_floating , \u_ipsxb_ddrc_top_mcdq_wdatapath/wr_strb[1]_floating , \u_ipsxb_ddrc_top/mcdq_wdatapath/wr_strb [0] }),
            .axi_araddr ({axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], axi_araddr[7], axi_araddr[6], axi_araddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_awaddr ({axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], axi_awaddr[7], axi_awaddr[6], axi_awaddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_wdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[0]}),
            .\mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0  (\u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .\mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1  (\u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .\mcdq_ui_axi/ptr  (\u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ),
            .axi_arvalid (axi_arvalid),
            .axi_awvalid (axi_awvalid),
            .\axi_ctrl_inst/axi_arvalid_inv  (\axi_ctrl_inst/axi_arvalid_inv ),
            .clk (ddrphy_clkin),
            .\mcdq_cfg_apb/N269  (ddr_init_done),
            .\mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N5  (\u_ddrphy_top/ddrphy_reset_ctrl/N17 ));
	// ../ipcore/DDR_IPC/DDR_IPC.v:387

    ipsxb_ddrphy_pll_v1_0 u_ipsxb_ddrphy_pll_0 (
            .clkout0 (ddrphy_ioclk_source[0]),
            .clkout1 (ioclk_gate_clk_pll),
            .pll_lock (pll_ioclk_lock[0]),
            .clkin1 (pll_clkin),
            .clkout0_gate (ddrphy_ioclk_gate),
            .pll_rst (ddrphy_pll_rst));
	// ../ipcore/DDR_IPC/DDR_IPC.v:290

    ipsxb_ddrphy_pll_v1_0_unq4 u_ipsxb_ddrphy_pll_1 (
            .clkout0 (ddrphy_ioclk_source[1]),
            .pll_lock (pll_ioclk_lock[1]),
            .clkin1 (pll_clkin),
            .clkout0_gate (ddrphy_ioclk_gate),
            .pll_rst (ddrphy_pll_rst));
	// ../ipcore/DDR_IPC/DDR_IPC.v:308


endmodule


module axi_rd_ctrl
(
    input [27:0] rd_addr,
    input N3,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ,
    input \axi_ctrl_inst/axi_awvalid ,
    input axi_rvalid,
    input clk_100M,
    input init_done,
    input rd_req,
    input rstn,
    output [27:0] axi_araddr,
    output axi_arvalid,
    output \axi_ctrl_inst/axi_arvalid_inv ,
    output rd_busy,
    output rdata_valid
);
    wire N28;
    wire _N2;
    wire _N5;
    wire _N8;
    wire _N61981;
    wire _N61985;
    wire addr_shake;
    wire cur_state_0;
    wire cur_state_1;
    wire cur_state_2;
    wire rd_req_d;
    wire rd_req_rise;
    wire rd_req_rise_d;

    GTP_LUT5 /* N0 */ #(
            .INIT(32'b00001101110111010000000000000000))
        N0 (
            .Z (addr_shake),
            .I0 (\axi_ctrl_inst/axi_awvalid ),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .I4 (axi_arvalid));
	// LUT = (~I0&~I3&I4)|(I1&~I3&I4)|(~I0&~I2&I4)|(I1&~I2&I4) ;

    GTP_LUT2 /* N2 */ #(
            .INIT(4'b0100))
        N2 (
            .Z (rd_req_rise),
            .I0 (rd_req_d),
            .I1 (rd_req));
	// LUT = ~I0&I1 ;
	// ../source/DDR/axi_rd_ctrl.v:40

    GTP_LUT2 /* N28 */ #(
            .INIT(4'b1101))
        N28_vname (
            .Z (N28),
            .I0 (rstn),
            .I1 (cur_state_0));
    // defparam N28_vname.orig_name = N28;
	// LUT = (~I0)|(I1) ;
	// ../source/DDR/axi_rd_ctrl.v:99

    GTP_DFF_RE /* \axi_araddr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[5]  (
            .Q (axi_araddr[5]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[5]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[6]  (
            .Q (axi_araddr[6]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[6]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[7]  (
            .Q (axi_araddr[7]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[7]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[8]  (
            .Q (axi_araddr[8]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[8]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[9]  (
            .Q (axi_araddr[9]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[9]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[10]  (
            .Q (axi_araddr[10]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[10]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[11]  (
            .Q (axi_araddr[11]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[11]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[12]  (
            .Q (axi_araddr[12]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[12]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[13]  (
            .Q (axi_araddr[13]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[13]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[14]  (
            .Q (axi_araddr[14]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[14]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[15]  (
            .Q (axi_araddr[15]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[15]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[16]  (
            .Q (axi_araddr[16]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[16]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[17]  (
            .Q (axi_araddr[17]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[17]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[18]  (
            .Q (axi_araddr[18]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[18]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[19]  (
            .Q (axi_araddr[19]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[19]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[20]  (
            .Q (axi_araddr[20]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[20]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[21]  (
            .Q (axi_araddr[21]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[21]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[22]  (
            .Q (axi_araddr[22]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[22]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[23]  (
            .Q (axi_araddr[23]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[23]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[24]  (
            .Q (axi_araddr[24]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[24]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[25]  (
            .Q (axi_araddr[25]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[25]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[26]  (
            .Q (axi_araddr[26]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[26]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF_RE /* \axi_araddr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_araddr[27]  (
            .Q (axi_araddr[27]),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (rd_addr[27]),
            .R (N3));
	// ../source/DDR/axi_rd_ctrl.v:126

    GTP_DFF /* axi_arvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_arvalid_vname (
            .Q (axi_arvalid),
            .CLK (clk_100M),
            .D (_N61985));
    // defparam axi_arvalid_vname.orig_name = axi_arvalid;
	// ../source/DDR/axi_rd_ctrl.v:111

    GTP_LUT1 /* axi_arvalid_inv */ #(
            .INIT(2'b01))
        axi_arvalid_inv (
            .Z (\axi_ctrl_inst/axi_arvalid_inv ),
            .I0 (axi_arvalid));
	// LUT = ~I0 ;

    GTP_LUT4 /* axi_arvalid_rs_mux */ #(
            .INIT(16'b0000000011100000))
        axi_arvalid_rs_mux (
            .Z (_N61985),
            .I0 (axi_arvalid),
            .I1 (cur_state_1),
            .I2 (rstn),
            .I3 (addr_shake));
	// LUT = (I0&I2&~I3)|(I1&I2&~I3) ;

    GTP_DFF_S /* cur_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        cur_state_0_vname (
            .Q (cur_state_0),
            .CLK (clk_100M),
            .D (_N2),
            .S (N3));
    // defparam cur_state_0_vname.orig_name = cur_state_0;
	// ../source/DDR/axi_rd_ctrl.v:42

    GTP_DFF_R /* cur_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cur_state_1_vname (
            .Q (cur_state_1),
            .CLK (clk_100M),
            .D (_N5),
            .R (N3));
    // defparam cur_state_1_vname.orig_name = cur_state_1;
	// ../source/DDR/axi_rd_ctrl.v:42

    GTP_DFF_R /* cur_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cur_state_2_vname (
            .Q (cur_state_2),
            .CLK (clk_100M),
            .D (_N8),
            .R (N3));
    // defparam cur_state_2_vname.orig_name = cur_state_2;
	// ../source/DDR/axi_rd_ctrl.v:42

    GTP_LUT5 /* \cur_state_fsm[2:0]_3  */ #(
            .INIT(32'b11110100111111000100010011001100))
        \cur_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (init_done),
            .I1 (cur_state_0),
            .I2 (cur_state_2),
            .I3 (rd_req_rise_d),
            .I4 (axi_rvalid));
	// LUT = (I1&~I3)|(~I0&I1)|(I2&I4) ;
	// ../source/DDR/axi_rd_ctrl.v:42

    GTP_LUT5 /* \cur_state_fsm[2:0]_6  */ #(
            .INIT(32'b10100000000000001110110011001100))
        \cur_state_fsm[2:0]_6  (
            .Z (_N5),
            .I0 (init_done),
            .I1 (cur_state_1),
            .I2 (cur_state_0),
            .I3 (rd_req_rise_d),
            .I4 (addr_shake));
	// LUT = (I1&~I4)|(I0&I2&I3) ;
	// ../source/DDR/axi_rd_ctrl.v:42

    GTP_LUT4 /* \cur_state_fsm[2:0]_9  */ #(
            .INIT(16'b1000100011111000))
        \cur_state_fsm[2:0]_9  (
            .Z (_N8),
            .I0 (addr_shake),
            .I1 (cur_state_1),
            .I2 (cur_state_2),
            .I3 (axi_rvalid));
	// LUT = (I2&~I3)|(I0&I1) ;
	// ../source/DDR/axi_rd_ctrl.v:42

    GTP_DFF_RE /* rd_busy */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_busy_vname (
            .Q (rd_busy),
            .CE (rd_req_rise),
            .CLK (clk_100M),
            .D (1'b1),
            .R (N28));
    // defparam rd_busy_vname.orig_name = rd_busy;
	// ../source/DDR/axi_rd_ctrl.v:98

    GTP_DFF /* rd_req_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_req_d_vname (
            .Q (rd_req_d),
            .CLK (clk_100M),
            .D (rd_req));
    // defparam rd_req_d_vname.orig_name = rd_req_d;
	// ../source/DDR/axi_rd_ctrl.v:51

    GTP_DFF /* rd_req_rise_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_req_rise_d_vname (
            .Q (rd_req_rise_d),
            .CLK (clk_100M),
            .D (rd_req_rise));
    // defparam rd_req_rise_d_vname.orig_name = rd_req_rise_d;
	// ../source/DDR/axi_rd_ctrl.v:51

    GTP_DFF /* rdata_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rdata_valid_vname (
            .Q (rdata_valid),
            .CLK (clk_100M),
            .D (_N61981));
    // defparam rdata_valid_vname.orig_name = rdata_valid;
	// ../source/DDR/axi_rd_ctrl.v:154

    GTP_LUT4 /* rdata_valid_rs_mux */ #(
            .INIT(16'b0101000001000000))
        rdata_valid_rs_mux (
            .Z (_N61981),
            .I0 (cur_state_1),
            .I1 (rdata_valid),
            .I2 (rstn),
            .I3 (axi_rvalid));
	// LUT = (~I0&I1&I2)|(~I0&I2&I3) ;


endmodule


module axi_wr_ctrl
(
    input [27:0] wr_addr,
    input N6,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ,
    input \axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ,
    input \axi_ctrl_inst/axi_arvalid ,
    input axi_wready,
    input clk_100M,
    input init_done,
    input rstn,
    input wr_req,
    output [27:0] axi_awaddr,
    output [255:0] axi_wdata,
    output axi_awvalid,
    output wr_busy,
    output wr_busy_d,
    output wr_done
);
    wire N36;
    wire _N2;
    wire _N5;
    wire _N8;
    wire _N61983;
    wire addr_shake;
    wire cur_state_0;
    wire cur_state_1;
    wire cur_state_2;
    wire wr_req_d;
    wire wr_req_rise;
    wire wr_req_rise_d;

    GTP_LUT5 /* N0_5 */ #(
            .INIT(32'b00000010001000100000101010101010))
        N0_5 (
            .Z (addr_shake),
            .I0 (axi_awvalid),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .I4 (\axi_ctrl_inst/axi_arvalid ));
	// LUT = (I0&~I3&~I4)|(I0&~I2&~I4)|(I0&~I1&~I3)|(I0&~I1&~I2) ;

    GTP_LUT2 /* N2 */ #(
            .INIT(4'b0010))
        N2 (
            .Z (wr_done),
            .I0 (wr_busy_d),
            .I1 (wr_busy));
	// LUT = I0&~I1 ;
	// ../source/DDR/axi_wr_ctrl.v:39

    GTP_LUT2 /* N4 */ #(
            .INIT(4'b0100))
        N4 (
            .Z (wr_req_rise),
            .I0 (wr_req_d),
            .I1 (wr_req));
	// LUT = ~I0&I1 ;
	// ../source/DDR/axi_wr_ctrl.v:42

    GTP_LUT2 /* N36 */ #(
            .INIT(4'b1101))
        N36_vname (
            .Z (N36),
            .I0 (rstn),
            .I1 (cur_state_0));
    // defparam N36_vname.orig_name = N36;
	// LUT = (~I0)|(I1) ;
	// ../source/DDR/axi_wr_ctrl.v:134

    GTP_DFF_RE /* \axi_awaddr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[5]  (
            .Q (axi_awaddr[5]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[5]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[6]  (
            .Q (axi_awaddr[6]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[6]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[7]  (
            .Q (axi_awaddr[7]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[7]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[8]  (
            .Q (axi_awaddr[8]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[8]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[9]  (
            .Q (axi_awaddr[9]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[9]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[10]  (
            .Q (axi_awaddr[10]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[10]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[11]  (
            .Q (axi_awaddr[11]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[11]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[12]  (
            .Q (axi_awaddr[12]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[12]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[13]  (
            .Q (axi_awaddr[13]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[13]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[14]  (
            .Q (axi_awaddr[14]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[14]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[15]  (
            .Q (axi_awaddr[15]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[15]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[16]  (
            .Q (axi_awaddr[16]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[16]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[17]  (
            .Q (axi_awaddr[17]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[17]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[18]  (
            .Q (axi_awaddr[18]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[18]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[19]  (
            .Q (axi_awaddr[19]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[19]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[20]  (
            .Q (axi_awaddr[20]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[20]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[21]  (
            .Q (axi_awaddr[21]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[21]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[22]  (
            .Q (axi_awaddr[22]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[22]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[23]  (
            .Q (axi_awaddr[23]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[23]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[24]  (
            .Q (axi_awaddr[24]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[24]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[25]  (
            .Q (axi_awaddr[25]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[25]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[26]  (
            .Q (axi_awaddr[26]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[26]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_RE /* \axi_awaddr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_awaddr[27]  (
            .Q (axi_awaddr[27]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (wr_addr[27]),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF /* axi_awvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        axi_awvalid_vname (
            .Q (axi_awvalid),
            .CLK (clk_100M),
            .D (_N61983));
    // defparam axi_awvalid_vname.orig_name = axi_awvalid;
	// ../source/DDR/axi_wr_ctrl.v:148

    GTP_LUT4 /* axi_awvalid_rs_mux */ #(
            .INIT(16'b0000000011100000))
        axi_awvalid_rs_mux (
            .Z (_N61983),
            .I0 (axi_awvalid),
            .I1 (cur_state_1),
            .I2 (rstn),
            .I3 (addr_shake));
	// LUT = (I0&I2&~I3)|(I1&I2&~I3) ;

    GTP_DFF_RE /* \axi_wdata[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \axi_wdata[0]  (
            .Q (axi_wdata[0]),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (1'b1),
            .R (N6));
	// ../source/DDR/axi_wr_ctrl.v:169

    GTP_DFF_S /* cur_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        cur_state_0_vname (
            .Q (cur_state_0),
            .CLK (clk_100M),
            .D (_N2),
            .S (N6));
    // defparam cur_state_0_vname.orig_name = cur_state_0;
	// ../source/DDR/axi_wr_ctrl.v:53

    GTP_DFF_R /* cur_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cur_state_1_vname (
            .Q (cur_state_1),
            .CLK (clk_100M),
            .D (_N5),
            .R (N6));
    // defparam cur_state_1_vname.orig_name = cur_state_1;
	// ../source/DDR/axi_wr_ctrl.v:53

    GTP_DFF_R /* cur_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cur_state_2_vname (
            .Q (cur_state_2),
            .CLK (clk_100M),
            .D (_N8),
            .R (N6));
    // defparam cur_state_2_vname.orig_name = cur_state_2;
	// ../source/DDR/axi_wr_ctrl.v:53

    GTP_LUT5 /* \cur_state_fsm[2:0]_3  */ #(
            .INIT(32'b11110100111111000100010011001100))
        \cur_state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (init_done),
            .I1 (cur_state_0),
            .I2 (cur_state_2),
            .I3 (wr_req_rise_d),
            .I4 (axi_wready));
	// LUT = (I1&~I3)|(~I0&I1)|(I2&I4) ;
	// ../source/DDR/axi_wr_ctrl.v:53

    GTP_LUT5 /* \cur_state_fsm[2:0]_6  */ #(
            .INIT(32'b10001000000000001111100011110000))
        \cur_state_fsm[2:0]_6  (
            .Z (_N5),
            .I0 (init_done),
            .I1 (cur_state_0),
            .I2 (cur_state_1),
            .I3 (wr_req_rise_d),
            .I4 (addr_shake));
	// LUT = (I2&~I4)|(I0&I1&I3) ;
	// ../source/DDR/axi_wr_ctrl.v:53

    GTP_LUT4 /* \cur_state_fsm[2:0]_9  */ #(
            .INIT(16'b1101110001010000))
        \cur_state_fsm[2:0]_9  (
            .Z (_N8),
            .I0 (axi_wready),
            .I1 (cur_state_1),
            .I2 (cur_state_2),
            .I3 (addr_shake));
	// LUT = (~I0&I2)|(I1&I3) ;
	// ../source/DDR/axi_wr_ctrl.v:53

    GTP_DFF_RE /* wr_busy */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_busy_vname (
            .Q (wr_busy),
            .CE (wr_req_rise),
            .CLK (clk_100M),
            .D (1'b1),
            .R (N36));
    // defparam wr_busy_vname.orig_name = wr_busy;
	// ../source/DDR/axi_wr_ctrl.v:132

    GTP_DFF /* wr_busy_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_busy_d_vname (
            .Q (wr_busy_d),
            .CLK (clk_100M),
            .D (wr_busy));
    // defparam wr_busy_d_vname.orig_name = wr_busy_d;
	// ../source/DDR/axi_wr_ctrl.v:46

    GTP_DFF /* wr_req_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_req_d_vname (
            .Q (wr_req_d),
            .CLK (clk_100M),
            .D (wr_req));
    // defparam wr_req_d_vname.orig_name = wr_req_d;
	// ../source/DDR/axi_wr_ctrl.v:46

    GTP_DFF /* wr_req_rise_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_req_rise_d_vname (
            .Q (wr_req_rise_d),
            .CLK (clk_100M),
            .D (wr_req_rise));
    // defparam wr_req_rise_d_vname.orig_name = wr_req_rise_d;
	// ../source/DDR/axi_wr_ctrl.v:46


endmodule


module axi_ctrl
(
    input [27:0] rd_addr,
    input [27:0] wr_addr,
    input \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ,
    input N45,
    input _N6665,
    input rd_req,
    input rstn,
    input sys_clk,
    input wr_req,
    output [7:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt ,
    output [9:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [9:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ,
    output [7:0] \HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output \HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N137 ,
    output \HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_7 ,
    output _N45177_3,
    output _N45177_5,
    output _N45178_3,
    output _N45178_5,
    output _N45179_3,
    output _N45179_5,
    output _N45180_3,
    output _N45180_5,
    output _N58742,
    output _N62954,
    output _N63113,
    output _N63423,
    output _N63775,
    output _N63883,
    output \axi_wr_ctrl_inst/wr_busy_d ,
    output ddr_clk_100M,
    output ddr_init_done,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_rst_n,
    output mem_we_n,
    output rd_busy,
    output rdata_valid,
    output wr_busy,
    output wr_done,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire \HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ;
    wire \HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ;
    wire \HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ;
    wire [27:0] axi_araddr;
    wire axi_arvalid;
    wire axi_arvalid_inv;
    wire [27:0] axi_awaddr;
    wire axi_awvalid;
    wire axi_rvalid;
    wire [255:0] axi_wdata;
    wire axi_wready;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[0]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]_floating ;
    wire \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]_floating ;
    wire \axi_rdctrl_inst_axi_araddr[0]_floating ;
    wire \axi_rdctrl_inst_axi_araddr[1]_floating ;
    wire \axi_rdctrl_inst_axi_araddr[2]_floating ;
    wire \axi_rdctrl_inst_axi_araddr[3]_floating ;
    wire \axi_rdctrl_inst_axi_araddr[4]_floating ;
    wire \axi_wr_ctrl_inst_axi_awaddr[0]_floating ;
    wire \axi_wr_ctrl_inst_axi_awaddr[1]_floating ;
    wire \axi_wr_ctrl_inst_axi_awaddr[2]_floating ;
    wire \axi_wr_ctrl_inst_axi_awaddr[3]_floating ;
    wire \axi_wr_ctrl_inst_axi_awaddr[4]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[1]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[2]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[3]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[4]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[5]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[6]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[7]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[8]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[9]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[10]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[11]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[12]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[13]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[14]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[15]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[16]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[17]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[18]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[19]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[20]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[21]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[22]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[23]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[24]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[25]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[26]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[27]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[28]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[29]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[30]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[31]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[32]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[33]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[34]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[35]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[36]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[37]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[38]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[39]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[40]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[41]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[42]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[43]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[44]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[45]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[46]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[47]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[48]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[49]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[50]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[51]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[52]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[53]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[54]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[55]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[56]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[57]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[58]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[59]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[60]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[61]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[62]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[63]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[64]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[65]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[66]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[67]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[68]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[69]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[70]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[71]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[72]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[73]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[74]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[75]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[76]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[77]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[78]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[79]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[80]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[81]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[82]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[83]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[84]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[85]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[86]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[87]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[88]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[89]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[90]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[91]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[92]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[93]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[94]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[95]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[96]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[97]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[98]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[99]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[100]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[101]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[102]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[103]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[104]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[105]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[106]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[107]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[108]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[109]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[110]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[111]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[112]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[113]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[114]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[115]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[116]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[117]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[118]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[119]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[120]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[121]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[122]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[123]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[124]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[125]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[126]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[127]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[128]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[129]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[130]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[131]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[132]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[133]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[134]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[135]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[136]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[137]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[138]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[139]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[140]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[141]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[142]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[143]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[144]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[145]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[146]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[147]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[148]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[149]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[150]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[151]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[152]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[153]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[154]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[155]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[156]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[157]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[158]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[159]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[160]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[161]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[162]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[163]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[164]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[165]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[166]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[167]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[168]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[169]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[170]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[171]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[172]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[173]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[174]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[175]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[176]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[177]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[178]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[179]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[180]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[181]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[182]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[183]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[184]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[185]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[186]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[187]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[188]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[189]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[190]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[191]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[192]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[193]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[194]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[195]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[196]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[197]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[198]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[199]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[200]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[201]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[202]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[203]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[204]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[205]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[206]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[207]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[208]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[209]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[210]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[211]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[212]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[213]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[214]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[215]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[216]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[217]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[218]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[219]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[220]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[221]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[222]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[223]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[224]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[225]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[226]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[227]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[228]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[229]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[230]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[231]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[232]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[233]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[234]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[235]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[236]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[237]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[238]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[239]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[240]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[241]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[242]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[243]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[244]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[245]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[246]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[247]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[248]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[249]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[250]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[251]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[252]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[253]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[254]_floating ;
    wire \axi_wr_ctrl_inst_axi_wdata[255]_floating ;

    DDR_IPC HMIC_S_inst (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .\u_ddrphy_top/ddrphy_reset_ctrl/cnt  ({\HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]_floating , \HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [3] , \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \HMIC_S_inst_u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld  ({\HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]_floating , \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]_floating , \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]_floating , \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]_floating , \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]_floating , axi_wready, \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]_floating , \HMIC_S_inst_u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[0]_floating }),
            .axi_araddr ({axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], axi_araddr[7], axi_araddr[6], axi_araddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_awaddr ({axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], axi_awaddr[7], axi_awaddr[6], axi_awaddr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_wdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, axi_wdata[0]}),
            ._N45177_3 (_N45177_3),
            ._N45177_5 (_N45177_5),
            ._N45178_3 (_N45178_3),
            ._N45178_5 (_N45178_5),
            ._N45179_3 (_N45179_3),
            ._N45179_5 (_N45179_5),
            ._N45180_3 (_N45180_3),
            ._N45180_5 (_N45180_5),
            ._N58742 (_N58742),
            ._N62954 (_N62954),
            ._N63113 (_N63113),
            ._N63423 (_N63423),
            ._N63775 (_N63775),
            ._N63883 (_N63883),
            .axi_rvalid (axi_rvalid),
            .ddr_init_done (ddr_init_done),
            .ddrphy_clkin (ddr_clk_100M),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_rst_n (mem_rst_n),
            .mem_we_n (mem_we_n),
            .\u_ddrphy_top/ddrphy_reset_ctrl/N137  (\HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N137 ),
            .\u_ddrphy_top/ddrphy_reset_ctrl/state_7  (\HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_7 ),
            .\u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .\u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .\u_ipsxb_ddrc_top/mcdq_ui_axi/ptr  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ),
            ._N6665 (_N6665),
            .axi_arvalid (axi_arvalid),
            .axi_awvalid (axi_awvalid),
            .\axi_ctrl_inst/axi_arvalid_inv  (axi_arvalid_inv),
            .ref_clk (sys_clk),
            .\u_ddrp_rstn_sync/N0  (N45),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ));
	// ../source/DDR/axi_ctrl.v:138

    axi_rd_ctrl axi_rdctrl_inst (
            .axi_araddr ({axi_araddr[27], axi_araddr[26], axi_araddr[25], axi_araddr[24], axi_araddr[23], axi_araddr[22], axi_araddr[21], axi_araddr[20], axi_araddr[19], axi_araddr[18], axi_araddr[17], axi_araddr[16], axi_araddr[15], axi_araddr[14], axi_araddr[13], axi_araddr[12], axi_araddr[11], axi_araddr[10], axi_araddr[9], axi_araddr[8], axi_araddr[7], axi_araddr[6], axi_araddr[5], \axi_rdctrl_inst_axi_araddr[4]_floating , \axi_rdctrl_inst_axi_araddr[3]_floating , \axi_rdctrl_inst_axi_araddr[2]_floating , \axi_rdctrl_inst_axi_araddr[1]_floating , \axi_rdctrl_inst_axi_araddr[0]_floating }),
            .rd_addr ({rd_addr[27], rd_addr[26], rd_addr[25], rd_addr[24], rd_addr[23], rd_addr[22], rd_addr[21], rd_addr[20], rd_addr[19], rd_addr[18], rd_addr[17], rd_addr[16], rd_addr[15], rd_addr[14], rd_addr[13], rd_addr[12], rd_addr[11], rd_addr[10], rd_addr[9], rd_addr[8], rd_addr[7], rd_addr[6], rd_addr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_arvalid (axi_arvalid),
            .\axi_ctrl_inst/axi_arvalid_inv  (axi_arvalid_inv),
            .rd_busy (rd_busy),
            .rdata_valid (rdata_valid),
            .N3 (N45),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ),
            .\axi_ctrl_inst/axi_awvalid  (axi_awvalid),
            .axi_rvalid (axi_rvalid),
            .clk_100M (ddr_clk_100M),
            .init_done (ddr_init_done),
            .rd_req (rd_req),
            .rstn (rstn));
	// ../source/DDR/axi_ctrl.v:67

    axi_wr_ctrl axi_wr_ctrl_inst (
            .axi_awaddr ({axi_awaddr[27], axi_awaddr[26], axi_awaddr[25], axi_awaddr[24], axi_awaddr[23], axi_awaddr[22], axi_awaddr[21], axi_awaddr[20], axi_awaddr[19], axi_awaddr[18], axi_awaddr[17], axi_awaddr[16], axi_awaddr[15], axi_awaddr[14], axi_awaddr[13], axi_awaddr[12], axi_awaddr[11], axi_awaddr[10], axi_awaddr[9], axi_awaddr[8], axi_awaddr[7], axi_awaddr[6], axi_awaddr[5], \axi_wr_ctrl_inst_axi_awaddr[4]_floating , \axi_wr_ctrl_inst_axi_awaddr[3]_floating , \axi_wr_ctrl_inst_axi_awaddr[2]_floating , \axi_wr_ctrl_inst_axi_awaddr[1]_floating , \axi_wr_ctrl_inst_axi_awaddr[0]_floating }),
            .axi_wdata ({\axi_wr_ctrl_inst_axi_wdata[255]_floating , \axi_wr_ctrl_inst_axi_wdata[254]_floating , \axi_wr_ctrl_inst_axi_wdata[253]_floating , \axi_wr_ctrl_inst_axi_wdata[252]_floating , \axi_wr_ctrl_inst_axi_wdata[251]_floating , \axi_wr_ctrl_inst_axi_wdata[250]_floating , \axi_wr_ctrl_inst_axi_wdata[249]_floating , \axi_wr_ctrl_inst_axi_wdata[248]_floating , \axi_wr_ctrl_inst_axi_wdata[247]_floating , \axi_wr_ctrl_inst_axi_wdata[246]_floating , \axi_wr_ctrl_inst_axi_wdata[245]_floating , \axi_wr_ctrl_inst_axi_wdata[244]_floating , \axi_wr_ctrl_inst_axi_wdata[243]_floating , \axi_wr_ctrl_inst_axi_wdata[242]_floating , \axi_wr_ctrl_inst_axi_wdata[241]_floating , \axi_wr_ctrl_inst_axi_wdata[240]_floating , \axi_wr_ctrl_inst_axi_wdata[239]_floating , \axi_wr_ctrl_inst_axi_wdata[238]_floating , \axi_wr_ctrl_inst_axi_wdata[237]_floating , \axi_wr_ctrl_inst_axi_wdata[236]_floating , \axi_wr_ctrl_inst_axi_wdata[235]_floating , \axi_wr_ctrl_inst_axi_wdata[234]_floating , \axi_wr_ctrl_inst_axi_wdata[233]_floating , \axi_wr_ctrl_inst_axi_wdata[232]_floating , \axi_wr_ctrl_inst_axi_wdata[231]_floating , \axi_wr_ctrl_inst_axi_wdata[230]_floating , \axi_wr_ctrl_inst_axi_wdata[229]_floating , \axi_wr_ctrl_inst_axi_wdata[228]_floating , \axi_wr_ctrl_inst_axi_wdata[227]_floating , \axi_wr_ctrl_inst_axi_wdata[226]_floating , \axi_wr_ctrl_inst_axi_wdata[225]_floating , \axi_wr_ctrl_inst_axi_wdata[224]_floating , \axi_wr_ctrl_inst_axi_wdata[223]_floating , \axi_wr_ctrl_inst_axi_wdata[222]_floating , \axi_wr_ctrl_inst_axi_wdata[221]_floating , \axi_wr_ctrl_inst_axi_wdata[220]_floating , \axi_wr_ctrl_inst_axi_wdata[219]_floating , \axi_wr_ctrl_inst_axi_wdata[218]_floating , \axi_wr_ctrl_inst_axi_wdata[217]_floating , \axi_wr_ctrl_inst_axi_wdata[216]_floating , \axi_wr_ctrl_inst_axi_wdata[215]_floating , \axi_wr_ctrl_inst_axi_wdata[214]_floating , \axi_wr_ctrl_inst_axi_wdata[213]_floating , \axi_wr_ctrl_inst_axi_wdata[212]_floating , \axi_wr_ctrl_inst_axi_wdata[211]_floating , \axi_wr_ctrl_inst_axi_wdata[210]_floating , \axi_wr_ctrl_inst_axi_wdata[209]_floating , \axi_wr_ctrl_inst_axi_wdata[208]_floating , \axi_wr_ctrl_inst_axi_wdata[207]_floating , \axi_wr_ctrl_inst_axi_wdata[206]_floating , \axi_wr_ctrl_inst_axi_wdata[205]_floating , \axi_wr_ctrl_inst_axi_wdata[204]_floating , \axi_wr_ctrl_inst_axi_wdata[203]_floating , \axi_wr_ctrl_inst_axi_wdata[202]_floating , \axi_wr_ctrl_inst_axi_wdata[201]_floating , \axi_wr_ctrl_inst_axi_wdata[200]_floating , \axi_wr_ctrl_inst_axi_wdata[199]_floating , \axi_wr_ctrl_inst_axi_wdata[198]_floating , \axi_wr_ctrl_inst_axi_wdata[197]_floating , \axi_wr_ctrl_inst_axi_wdata[196]_floating , \axi_wr_ctrl_inst_axi_wdata[195]_floating , \axi_wr_ctrl_inst_axi_wdata[194]_floating , \axi_wr_ctrl_inst_axi_wdata[193]_floating , \axi_wr_ctrl_inst_axi_wdata[192]_floating , \axi_wr_ctrl_inst_axi_wdata[191]_floating , \axi_wr_ctrl_inst_axi_wdata[190]_floating , \axi_wr_ctrl_inst_axi_wdata[189]_floating , \axi_wr_ctrl_inst_axi_wdata[188]_floating , \axi_wr_ctrl_inst_axi_wdata[187]_floating , \axi_wr_ctrl_inst_axi_wdata[186]_floating , \axi_wr_ctrl_inst_axi_wdata[185]_floating , \axi_wr_ctrl_inst_axi_wdata[184]_floating , \axi_wr_ctrl_inst_axi_wdata[183]_floating , \axi_wr_ctrl_inst_axi_wdata[182]_floating , \axi_wr_ctrl_inst_axi_wdata[181]_floating , \axi_wr_ctrl_inst_axi_wdata[180]_floating , \axi_wr_ctrl_inst_axi_wdata[179]_floating , \axi_wr_ctrl_inst_axi_wdata[178]_floating , \axi_wr_ctrl_inst_axi_wdata[177]_floating , \axi_wr_ctrl_inst_axi_wdata[176]_floating , \axi_wr_ctrl_inst_axi_wdata[175]_floating , \axi_wr_ctrl_inst_axi_wdata[174]_floating , \axi_wr_ctrl_inst_axi_wdata[173]_floating , \axi_wr_ctrl_inst_axi_wdata[172]_floating , \axi_wr_ctrl_inst_axi_wdata[171]_floating , \axi_wr_ctrl_inst_axi_wdata[170]_floating , \axi_wr_ctrl_inst_axi_wdata[169]_floating , \axi_wr_ctrl_inst_axi_wdata[168]_floating , \axi_wr_ctrl_inst_axi_wdata[167]_floating , \axi_wr_ctrl_inst_axi_wdata[166]_floating , \axi_wr_ctrl_inst_axi_wdata[165]_floating , \axi_wr_ctrl_inst_axi_wdata[164]_floating , \axi_wr_ctrl_inst_axi_wdata[163]_floating , \axi_wr_ctrl_inst_axi_wdata[162]_floating , \axi_wr_ctrl_inst_axi_wdata[161]_floating , \axi_wr_ctrl_inst_axi_wdata[160]_floating , \axi_wr_ctrl_inst_axi_wdata[159]_floating , \axi_wr_ctrl_inst_axi_wdata[158]_floating , \axi_wr_ctrl_inst_axi_wdata[157]_floating , \axi_wr_ctrl_inst_axi_wdata[156]_floating , \axi_wr_ctrl_inst_axi_wdata[155]_floating , \axi_wr_ctrl_inst_axi_wdata[154]_floating , \axi_wr_ctrl_inst_axi_wdata[153]_floating , \axi_wr_ctrl_inst_axi_wdata[152]_floating , \axi_wr_ctrl_inst_axi_wdata[151]_floating , \axi_wr_ctrl_inst_axi_wdata[150]_floating , \axi_wr_ctrl_inst_axi_wdata[149]_floating , \axi_wr_ctrl_inst_axi_wdata[148]_floating , \axi_wr_ctrl_inst_axi_wdata[147]_floating , \axi_wr_ctrl_inst_axi_wdata[146]_floating , \axi_wr_ctrl_inst_axi_wdata[145]_floating , \axi_wr_ctrl_inst_axi_wdata[144]_floating , \axi_wr_ctrl_inst_axi_wdata[143]_floating , \axi_wr_ctrl_inst_axi_wdata[142]_floating , \axi_wr_ctrl_inst_axi_wdata[141]_floating , \axi_wr_ctrl_inst_axi_wdata[140]_floating , \axi_wr_ctrl_inst_axi_wdata[139]_floating , \axi_wr_ctrl_inst_axi_wdata[138]_floating , \axi_wr_ctrl_inst_axi_wdata[137]_floating , \axi_wr_ctrl_inst_axi_wdata[136]_floating , \axi_wr_ctrl_inst_axi_wdata[135]_floating , \axi_wr_ctrl_inst_axi_wdata[134]_floating , \axi_wr_ctrl_inst_axi_wdata[133]_floating , \axi_wr_ctrl_inst_axi_wdata[132]_floating , \axi_wr_ctrl_inst_axi_wdata[131]_floating , \axi_wr_ctrl_inst_axi_wdata[130]_floating , \axi_wr_ctrl_inst_axi_wdata[129]_floating , \axi_wr_ctrl_inst_axi_wdata[128]_floating , \axi_wr_ctrl_inst_axi_wdata[127]_floating , \axi_wr_ctrl_inst_axi_wdata[126]_floating , \axi_wr_ctrl_inst_axi_wdata[125]_floating , \axi_wr_ctrl_inst_axi_wdata[124]_floating , \axi_wr_ctrl_inst_axi_wdata[123]_floating , \axi_wr_ctrl_inst_axi_wdata[122]_floating , \axi_wr_ctrl_inst_axi_wdata[121]_floating , \axi_wr_ctrl_inst_axi_wdata[120]_floating , \axi_wr_ctrl_inst_axi_wdata[119]_floating , \axi_wr_ctrl_inst_axi_wdata[118]_floating , \axi_wr_ctrl_inst_axi_wdata[117]_floating , \axi_wr_ctrl_inst_axi_wdata[116]_floating , \axi_wr_ctrl_inst_axi_wdata[115]_floating , \axi_wr_ctrl_inst_axi_wdata[114]_floating , \axi_wr_ctrl_inst_axi_wdata[113]_floating , \axi_wr_ctrl_inst_axi_wdata[112]_floating , \axi_wr_ctrl_inst_axi_wdata[111]_floating , \axi_wr_ctrl_inst_axi_wdata[110]_floating , \axi_wr_ctrl_inst_axi_wdata[109]_floating , \axi_wr_ctrl_inst_axi_wdata[108]_floating , \axi_wr_ctrl_inst_axi_wdata[107]_floating , \axi_wr_ctrl_inst_axi_wdata[106]_floating , \axi_wr_ctrl_inst_axi_wdata[105]_floating , \axi_wr_ctrl_inst_axi_wdata[104]_floating , \axi_wr_ctrl_inst_axi_wdata[103]_floating , \axi_wr_ctrl_inst_axi_wdata[102]_floating , \axi_wr_ctrl_inst_axi_wdata[101]_floating , \axi_wr_ctrl_inst_axi_wdata[100]_floating , \axi_wr_ctrl_inst_axi_wdata[99]_floating , \axi_wr_ctrl_inst_axi_wdata[98]_floating , \axi_wr_ctrl_inst_axi_wdata[97]_floating , \axi_wr_ctrl_inst_axi_wdata[96]_floating , \axi_wr_ctrl_inst_axi_wdata[95]_floating , \axi_wr_ctrl_inst_axi_wdata[94]_floating , \axi_wr_ctrl_inst_axi_wdata[93]_floating , \axi_wr_ctrl_inst_axi_wdata[92]_floating , \axi_wr_ctrl_inst_axi_wdata[91]_floating , \axi_wr_ctrl_inst_axi_wdata[90]_floating , \axi_wr_ctrl_inst_axi_wdata[89]_floating , \axi_wr_ctrl_inst_axi_wdata[88]_floating , \axi_wr_ctrl_inst_axi_wdata[87]_floating , \axi_wr_ctrl_inst_axi_wdata[86]_floating , \axi_wr_ctrl_inst_axi_wdata[85]_floating , \axi_wr_ctrl_inst_axi_wdata[84]_floating , \axi_wr_ctrl_inst_axi_wdata[83]_floating , \axi_wr_ctrl_inst_axi_wdata[82]_floating , \axi_wr_ctrl_inst_axi_wdata[81]_floating , \axi_wr_ctrl_inst_axi_wdata[80]_floating , \axi_wr_ctrl_inst_axi_wdata[79]_floating , \axi_wr_ctrl_inst_axi_wdata[78]_floating , \axi_wr_ctrl_inst_axi_wdata[77]_floating , \axi_wr_ctrl_inst_axi_wdata[76]_floating , \axi_wr_ctrl_inst_axi_wdata[75]_floating , \axi_wr_ctrl_inst_axi_wdata[74]_floating , \axi_wr_ctrl_inst_axi_wdata[73]_floating , \axi_wr_ctrl_inst_axi_wdata[72]_floating , \axi_wr_ctrl_inst_axi_wdata[71]_floating , \axi_wr_ctrl_inst_axi_wdata[70]_floating , \axi_wr_ctrl_inst_axi_wdata[69]_floating , \axi_wr_ctrl_inst_axi_wdata[68]_floating , \axi_wr_ctrl_inst_axi_wdata[67]_floating , \axi_wr_ctrl_inst_axi_wdata[66]_floating , \axi_wr_ctrl_inst_axi_wdata[65]_floating , \axi_wr_ctrl_inst_axi_wdata[64]_floating , \axi_wr_ctrl_inst_axi_wdata[63]_floating , \axi_wr_ctrl_inst_axi_wdata[62]_floating , \axi_wr_ctrl_inst_axi_wdata[61]_floating , \axi_wr_ctrl_inst_axi_wdata[60]_floating , \axi_wr_ctrl_inst_axi_wdata[59]_floating , \axi_wr_ctrl_inst_axi_wdata[58]_floating , \axi_wr_ctrl_inst_axi_wdata[57]_floating , \axi_wr_ctrl_inst_axi_wdata[56]_floating , \axi_wr_ctrl_inst_axi_wdata[55]_floating , \axi_wr_ctrl_inst_axi_wdata[54]_floating , \axi_wr_ctrl_inst_axi_wdata[53]_floating , \axi_wr_ctrl_inst_axi_wdata[52]_floating , \axi_wr_ctrl_inst_axi_wdata[51]_floating , \axi_wr_ctrl_inst_axi_wdata[50]_floating , \axi_wr_ctrl_inst_axi_wdata[49]_floating , \axi_wr_ctrl_inst_axi_wdata[48]_floating , \axi_wr_ctrl_inst_axi_wdata[47]_floating , \axi_wr_ctrl_inst_axi_wdata[46]_floating , \axi_wr_ctrl_inst_axi_wdata[45]_floating , \axi_wr_ctrl_inst_axi_wdata[44]_floating , \axi_wr_ctrl_inst_axi_wdata[43]_floating , \axi_wr_ctrl_inst_axi_wdata[42]_floating , \axi_wr_ctrl_inst_axi_wdata[41]_floating , \axi_wr_ctrl_inst_axi_wdata[40]_floating , \axi_wr_ctrl_inst_axi_wdata[39]_floating , \axi_wr_ctrl_inst_axi_wdata[38]_floating , \axi_wr_ctrl_inst_axi_wdata[37]_floating , \axi_wr_ctrl_inst_axi_wdata[36]_floating , \axi_wr_ctrl_inst_axi_wdata[35]_floating , \axi_wr_ctrl_inst_axi_wdata[34]_floating , \axi_wr_ctrl_inst_axi_wdata[33]_floating , \axi_wr_ctrl_inst_axi_wdata[32]_floating , \axi_wr_ctrl_inst_axi_wdata[31]_floating , \axi_wr_ctrl_inst_axi_wdata[30]_floating , \axi_wr_ctrl_inst_axi_wdata[29]_floating , \axi_wr_ctrl_inst_axi_wdata[28]_floating , \axi_wr_ctrl_inst_axi_wdata[27]_floating , \axi_wr_ctrl_inst_axi_wdata[26]_floating , \axi_wr_ctrl_inst_axi_wdata[25]_floating , \axi_wr_ctrl_inst_axi_wdata[24]_floating , \axi_wr_ctrl_inst_axi_wdata[23]_floating , \axi_wr_ctrl_inst_axi_wdata[22]_floating , \axi_wr_ctrl_inst_axi_wdata[21]_floating , \axi_wr_ctrl_inst_axi_wdata[20]_floating , \axi_wr_ctrl_inst_axi_wdata[19]_floating , \axi_wr_ctrl_inst_axi_wdata[18]_floating , \axi_wr_ctrl_inst_axi_wdata[17]_floating , \axi_wr_ctrl_inst_axi_wdata[16]_floating , \axi_wr_ctrl_inst_axi_wdata[15]_floating , \axi_wr_ctrl_inst_axi_wdata[14]_floating , \axi_wr_ctrl_inst_axi_wdata[13]_floating , \axi_wr_ctrl_inst_axi_wdata[12]_floating , \axi_wr_ctrl_inst_axi_wdata[11]_floating , \axi_wr_ctrl_inst_axi_wdata[10]_floating , \axi_wr_ctrl_inst_axi_wdata[9]_floating , \axi_wr_ctrl_inst_axi_wdata[8]_floating , \axi_wr_ctrl_inst_axi_wdata[7]_floating , \axi_wr_ctrl_inst_axi_wdata[6]_floating , \axi_wr_ctrl_inst_axi_wdata[5]_floating , \axi_wr_ctrl_inst_axi_wdata[4]_floating , \axi_wr_ctrl_inst_axi_wdata[3]_floating , \axi_wr_ctrl_inst_axi_wdata[2]_floating , \axi_wr_ctrl_inst_axi_wdata[1]_floating , axi_wdata[0]}),
            .wr_addr ({wr_addr[27], wr_addr[26], wr_addr[25], wr_addr[24], wr_addr[23], wr_addr[22], wr_addr[21], wr_addr[20], wr_addr[19], wr_addr[18], wr_addr[17], wr_addr[16], wr_addr[15], wr_addr[14], wr_addr[13], wr_addr[12], wr_addr[11], wr_addr[10], wr_addr[9], wr_addr[8], wr_addr[7], wr_addr[6], wr_addr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .axi_awvalid (axi_awvalid),
            .wr_busy (wr_busy),
            .wr_busy_d (\axi_wr_ctrl_inst/wr_busy_d ),
            .wr_done (wr_done),
            .N6 (N45),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_0 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_valid_1 ),
            .\axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr  (\HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr ),
            .\axi_ctrl_inst/axi_arvalid  (axi_arvalid),
            .axi_wready (axi_wready),
            .clk_100M (ddr_clk_100M),
            .init_done (ddr_init_done),
            .rstn (rstn),
            .wr_req (wr_req));
	// ../source/DDR/axi_ctrl.v:99


endmodule


module cnt_once
(
    input clk,
    input en,
    input rstn,
    input rstn_rnms,
    output [15:0] cnt
);
    wire [15:0] N28;
    wire _N4891;
    wire _N4892;
    wire _N4893;
    wire _N4894;
    wire _N4895;
    wire _N4896;
    wire _N4897;
    wire _N4898;
    wire _N4899;
    wire _N4900;
    wire _N4901;
    wire _N4902;
    wire _N4903;
    wire _N4904;
    wire _N4905;
    wire \cnt[15:0]_or ;

    GTP_LUT5CARRY /* N6_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_0 (
            .COUT (_N4891),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (cnt[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_1 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_1 (
            .COUT (_N4892),
            .Z (N28[1]),
            .CIN (_N4891),
            .I0 (),
            .I1 (cnt[1]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_2 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_2 (
            .COUT (_N4893),
            .Z (N28[2]),
            .CIN (_N4892),
            .I0 (),
            .I1 (cnt[2]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_3 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_3 (
            .COUT (_N4894),
            .Z (N28[3]),
            .CIN (_N4893),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_4 */ #(
            .INIT(32'b11111111011011111100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_4 (
            .COUT (_N4895),
            .Z (N28[4]),
            .CIN (_N4894),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3)|(~I2)|(CIN&~I1)|(~CIN&I1) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_5 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_5 (
            .COUT (_N4896),
            .Z (N28[5]),
            .CIN (_N4895),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_6 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_6 (
            .COUT (_N4897),
            .Z (N28[6]),
            .CIN (_N4896),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_7 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_7 (
            .COUT (_N4898),
            .Z (N28[7]),
            .CIN (_N4897),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_8 */ #(
            .INIT(32'b11111111011011111100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_8 (
            .COUT (_N4899),
            .Z (N28[8]),
            .CIN (_N4898),
            .I0 (),
            .I1 (cnt[8]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3)|(~I2)|(CIN&~I1)|(~CIN&I1) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_9 */ #(
            .INIT(32'b11111111011011111100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_9 (
            .COUT (_N4900),
            .Z (N28[9]),
            .CIN (_N4899),
            .I0 (),
            .I1 (cnt[9]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3)|(~I2)|(CIN&~I1)|(~CIN&I1) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_10 */ #(
            .INIT(32'b11111111011011111100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_10 (
            .COUT (_N4901),
            .Z (N28[10]),
            .CIN (_N4900),
            .I0 (),
            .I1 (cnt[10]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3)|(~I2)|(CIN&~I1)|(~CIN&I1) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_11 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_11 (
            .COUT (_N4902),
            .Z (N28[11]),
            .CIN (_N4901),
            .I0 (),
            .I1 (cnt[11]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_12 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_12 (
            .COUT (_N4903),
            .Z (N28[12]),
            .CIN (_N4902),
            .I0 (),
            .I1 (cnt[12]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_13 */ #(
            .INIT(32'b11111111011011111100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_13 (
            .COUT (_N4904),
            .Z (N28[13]),
            .CIN (_N4903),
            .I0 (),
            .I1 (cnt[13]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3)|(~I2)|(CIN&~I1)|(~CIN&I1) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_14 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_14 (
            .COUT (_N4905),
            .Z (N28[14]),
            .CIN (_N4904),
            .I0 (),
            .I1 (cnt[14]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT5CARRY /* N6_1_15 */ #(
            .INIT(32'b00000000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N6_1_15 (
            .COUT (),
            .Z (N28[15]),
            .CIN (_N4905),
            .I0 (),
            .I1 (cnt[15]),
            .I2 (en),
            .I3 (rstn_rnms),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2&~I3)|(~CIN&I1&I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/utils/cnt_once.v:28

    GTP_LUT3 /* \N28_1[0]  */ #(
            .INIT(8'b00000100))
        \N28_1[0]  (
            .Z (N28[0]),
            .I0 (cnt[0]),
            .I1 (en),
            .I2 (rstn_rnms));
	// LUT = ~I0&I1&~I2 ;
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .CLK (clk),
            .D (N28[0]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .CLK (clk),
            .D (N28[1]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .CLK (clk),
            .D (N28[2]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .CLK (clk),
            .D (N28[3]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .CLK (clk),
            .D (N28[4]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .CLK (clk),
            .D (N28[5]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .CLK (clk),
            .D (N28[6]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .CLK (clk),
            .D (N28[7]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .CLK (clk),
            .D (N28[8]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .CLK (clk),
            .D (N28[9]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[10]  (
            .Q (cnt[10]),
            .CLK (clk),
            .D (N28[10]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[11]  (
            .Q (cnt[11]),
            .CLK (clk),
            .D (N28[11]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[12]  (
            .Q (cnt[12]),
            .CLK (clk),
            .D (N28[12]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[13]  (
            .Q (cnt[13]),
            .CLK (clk),
            .D (N28[13]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[14]  (
            .Q (cnt[14]),
            .CLK (clk),
            .D (N28[14]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_LUT2 /* \cnt[15:0]_or_inv  */ #(
            .INIT(4'b0111))
        \cnt[15:0]_or_inv  (
            .Z (\cnt[15:0]_or ),
            .I0 (en),
            .I1 (rstn));
	// LUT = (~I1)|(~I0) ;

    GTP_DFF_R /* \cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[15]  (
            .Q (cnt[15]),
            .CLK (clk),
            .D (N28[15]),
            .R (\cnt[15:0]_or ));
	// ../source/utils/cnt_once.v:13


endmodule


module ipml_fifo_ctrl_v1_3
(
    input \hdmi_out_inst/N8_1 ,
    input r_en,
    input rclk,
    input rrst,
    input w_en,
    input wclk,
    input wrst,
    output [4:0] raddr,
    output [4:0] waddr,
    output wfull
);
    wire [5:0] N2;
    wire N52_1;
    wire [5:0] N54;
    wire N107;
    wire [5:0] \N107.co ;
    wire N108;
    wire N110;
    wire [6:0] \N110.co ;
    wire _N4951;
    wire _N4952;
    wire _N4953;
    wire _N4954;
    wire _N4955;
    wire _N4958;
    wire _N4959;
    wire _N4960;
    wire _N4961;
    wire _N4962;
    wire _N64185;
    wire _N64186;
    wire [5:0] rbin;
    wire rempty;
    wire [5:0] rgnext;
    wire [5:0] rptr;
    wire [5:0] rrptr;
    wire [5:0] rwptr;
    wire [5:0] rwptr1;
    wire [5:0] rwptr2;
    wire [5:0] wbin;
    wire [5:0] wgnext;
    wire [5:0] wptr;
    wire [5:0] wrptr;
    wire [5:0] wrptr1;
    wire [5:0] wrptr2;
    wire [5:0] wwptr;

    GTP_DFF_P /* \ASYN_CTRL.asyn_rempty  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \ASYN_CTRL.asyn_rempty  (
            .Q (rempty),
            .CLK (rclk),
            .D (N110),
            .P (rrst));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:211

    GTP_DFF_C /* \ASYN_CTRL.asyn_wfull  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.asyn_wfull  (
            .Q (wfull),
            .C (wrst),
            .CLK (wclk),
            .D (N108));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:201

    GTP_DFF_CE /* \ASYN_CTRL.rbin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rbin[0]  (
            .Q (raddr[0]),
            .C (rrst),
            .CE (N52_1),
            .CLK (rclk),
            .D (N54[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \ASYN_CTRL.rbin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rbin[1]  (
            .Q (raddr[1]),
            .C (rrst),
            .CE (N52_1),
            .CLK (rclk),
            .D (N54[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \ASYN_CTRL.rbin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rbin[2]  (
            .Q (raddr[2]),
            .C (rrst),
            .CE (N52_1),
            .CLK (rclk),
            .D (N54[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \ASYN_CTRL.rbin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rbin[3]  (
            .Q (raddr[3]),
            .C (rrst),
            .CE (N52_1),
            .CLK (rclk),
            .D (N54[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \ASYN_CTRL.rbin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rbin[4]  (
            .Q (raddr[4]),
            .C (rrst),
            .CE (N52_1),
            .CLK (rclk),
            .D (N54[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \ASYN_CTRL.rbin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rbin[5]  (
            .Q (rbin[5]),
            .C (rrst),
            .CE (N52_1),
            .CLK (rclk),
            .D (N54[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[0]  (
            .Q (rptr[0]),
            .C (rrst),
            .CLK (rclk),
            .D (rgnext[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[1]  (
            .Q (rptr[1]),
            .C (rrst),
            .CLK (rclk),
            .D (rgnext[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[2]  (
            .Q (rptr[2]),
            .C (rrst),
            .CLK (rclk),
            .D (rgnext[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[3]  (
            .Q (rptr[3]),
            .C (rrst),
            .CLK (rclk),
            .D (rgnext[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[4]  (
            .Q (rptr[4]),
            .C (rrst),
            .CLK (rclk),
            .D (rgnext[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[5]  (
            .Q (rptr[5]),
            .C (rrst),
            .CLK (rclk),
            .D (rrptr[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[0]  (
            .Q (rwptr1[0]),
            .C (rrst),
            .CLK (rclk),
            .D (wptr[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[1]  (
            .Q (rwptr1[1]),
            .C (rrst),
            .CLK (rclk),
            .D (wptr[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (rrst),
            .CLK (rclk),
            .D (wptr[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (rrst),
            .CLK (rclk),
            .D (wptr[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (rrst),
            .CLK (rclk),
            .D (wptr[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[5]  (
            .Q (rwptr1[5]),
            .C (rrst),
            .CLK (rclk),
            .D (wptr[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_CE /* \ASYN_CTRL.wbin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wbin[0]  (
            .Q (waddr[0]),
            .C (wrst),
            .CE (\hdmi_out_inst/N8_1 ),
            .CLK (wclk),
            .D (N2[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \ASYN_CTRL.wbin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wbin[1]  (
            .Q (waddr[1]),
            .C (wrst),
            .CE (\hdmi_out_inst/N8_1 ),
            .CLK (wclk),
            .D (N2[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \ASYN_CTRL.wbin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wbin[2]  (
            .Q (waddr[2]),
            .C (wrst),
            .CE (\hdmi_out_inst/N8_1 ),
            .CLK (wclk),
            .D (N2[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \ASYN_CTRL.wbin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wbin[3]  (
            .Q (waddr[3]),
            .C (wrst),
            .CE (\hdmi_out_inst/N8_1 ),
            .CLK (wclk),
            .D (N2[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \ASYN_CTRL.wbin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wbin[4]  (
            .Q (waddr[4]),
            .C (wrst),
            .CE (\hdmi_out_inst/N8_1 ),
            .CLK (wclk),
            .D (N2[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \ASYN_CTRL.wbin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wbin[5]  (
            .Q (wbin[5]),
            .C (wrst),
            .CE (\hdmi_out_inst/N8_1 ),
            .CLK (wclk),
            .D (N2[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[0]  (
            .Q (wptr[0]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[1]  (
            .Q (wptr[1]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[2]  (
            .Q (wptr[2]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[3]  (
            .Q (wptr[3]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[4]  (
            .Q (wptr[4]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[5]  (
            .Q (wptr[5]),
            .C (wrst),
            .CLK (wclk),
            .D (wwptr[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[0]  (
            .Q (wrptr1[0]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[1]  (
            .Q (wrptr1[1]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[5]  (
            .Q (wrptr1[5]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (_N4951),
            .Z (N2[0]),
            .CIN (),
            .I0 (w_en),
            .I1 (waddr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_2 (
            .COUT (_N4952),
            .Z (N2[1]),
            .CIN (_N4951),
            .I0 (w_en),
            .I1 (waddr[0]),
            .I2 (waddr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_3 (
            .COUT (_N4953),
            .Z (N2[2]),
            .CIN (_N4952),
            .I0 (),
            .I1 (waddr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_4 (
            .COUT (_N4954),
            .Z (N2[3]),
            .CIN (_N4953),
            .I0 (),
            .I1 (waddr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_5 (
            .COUT (_N4955),
            .Z (N2[4]),
            .CIN (_N4954),
            .I0 (),
            .I1 (waddr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_6 (
            .COUT (),
            .Z (N2[5]),
            .CIN (_N4955),
            .I0 (),
            .I1 (wbin[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT3 /* \N3[0]  */ #(
            .INIT(8'b10111000))
        \N3[0]  (
            .Z (wwptr[0]),
            .I0 (waddr[0]),
            .I1 (wfull),
            .I2 (N2[0]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[1]  */ #(
            .INIT(8'b10111000))
        \N3[1]  (
            .Z (wwptr[1]),
            .I0 (waddr[1]),
            .I1 (wfull),
            .I2 (N2[1]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[2]  */ #(
            .INIT(8'b10111000))
        \N3[2]  (
            .Z (wwptr[2]),
            .I0 (waddr[2]),
            .I1 (wfull),
            .I2 (N2[2]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT5 /* \N3[3]_1  */ #(
            .INIT(32'b01000111101110001011100001000111))
        \N3[3]_1  (
            .Z (_N64186),
            .I0 (waddr[3]),
            .I1 (wfull),
            .I2 (N2[3]),
            .I3 (wrptr2[4]),
            .I4 (wrptr2[5]));
	// LUT = (~I1&~I2&~I3&~I4)|(~I0&I1&~I3&~I4)|(~I1&I2&I3&~I4)|(I0&I1&I3&~I4)|(~I1&I2&~I3&I4)|(I0&I1&~I3&I4)|(~I1&~I2&I3&I4)|(~I0&I1&I3&I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[4]  */ #(
            .INIT(8'b10111000))
        \N3[4]  (
            .Z (wwptr[4]),
            .I0 (waddr[4]),
            .I1 (wfull),
            .I2 (N2[4]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[5]  */ #(
            .INIT(8'b11011000))
        \N3[5]  (
            .Z (wwptr[5]),
            .I0 (wfull),
            .I1 (wbin[5]),
            .I2 (N2[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT5 /* N7_0 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N7_0 (
            .Z (wgnext[0]),
            .I0 (N2[0]),
            .I1 (waddr[0]),
            .I2 (waddr[1]),
            .I3 (wfull),
            .I4 (N2[1]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_1 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N7_1 (
            .Z (wgnext[1]),
            .I0 (N2[1]),
            .I1 (waddr[1]),
            .I2 (waddr[2]),
            .I3 (wfull),
            .I4 (N2[2]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_2 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N7_2 (
            .Z (wgnext[2]),
            .I0 (N2[2]),
            .I1 (waddr[2]),
            .I2 (waddr[3]),
            .I3 (wfull),
            .I4 (N2[3]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_3 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N7_3 (
            .Z (wgnext[3]),
            .I0 (N2[3]),
            .I1 (waddr[3]),
            .I2 (waddr[4]),
            .I3 (wfull),
            .I4 (N2[4]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_4 */ #(
            .INIT(32'b00110101110001010011101011001010))
        N7_4 (
            .Z (wgnext[4]),
            .I0 (N2[4]),
            .I1 (waddr[4]),
            .I2 (wfull),
            .I3 (wbin[5]),
            .I4 (N2[5]));
	// LUT = (I0&~I2&~I4)|(I1&I2&~I3)|(~I0&~I2&I4)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT4 /* N24_3 */ #(
            .INIT(16'b0110100110010110))
        N24_3 (
            .Z (wrptr[2]),
            .I0 (wrptr2[2]),
            .I1 (wrptr2[3]),
            .I2 (wrptr2[4]),
            .I3 (wrptr2[5]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N24_4 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N24_4 (
            .Z (wrptr[1]),
            .I0 (wrptr2[1]),
            .I1 (wrptr2[2]),
            .I2 (wrptr2[3]),
            .I3 (wrptr2[4]),
            .I4 (wrptr2[5]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_INV N52_1_vname (
            .Z (N52_1),
            .I (rempty));
    // defparam N52_1_vname.orig_name = N52_1;

    GTP_LUT5CARRY /* N54_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N54_1 (
            .COUT (_N4958),
            .Z (N54[0]),
            .CIN (),
            .I0 (r_en),
            .I1 (raddr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N54_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N54_2 (
            .COUT (_N4959),
            .Z (N54[1]),
            .CIN (_N4958),
            .I0 (r_en),
            .I1 (raddr[0]),
            .I2 (raddr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N54_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N54_3 (
            .COUT (_N4960),
            .Z (N54[2]),
            .CIN (_N4959),
            .I0 (),
            .I1 (raddr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N54_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N54_4 (
            .COUT (_N4961),
            .Z (N54[3]),
            .CIN (_N4960),
            .I0 (),
            .I1 (raddr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N54_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N54_5 (
            .COUT (_N4962),
            .Z (N54[4]),
            .CIN (_N4961),
            .I0 (),
            .I1 (raddr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N54_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N54_6 (
            .COUT (),
            .Z (N54[5]),
            .CIN (_N4962),
            .I0 (),
            .I1 (rbin[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT3 /* \N55[0]  */ #(
            .INIT(8'b10111000))
        \N55[0]  (
            .Z (rrptr[0]),
            .I0 (raddr[0]),
            .I1 (rempty),
            .I2 (N54[0]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N55[1]  */ #(
            .INIT(8'b10111000))
        \N55[1]  (
            .Z (rrptr[1]),
            .I0 (raddr[1]),
            .I1 (rempty),
            .I2 (N54[1]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N55[2]  */ #(
            .INIT(8'b10111000))
        \N55[2]  (
            .Z (rrptr[2]),
            .I0 (raddr[2]),
            .I1 (rempty),
            .I2 (N54[2]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N55[4]  */ #(
            .INIT(8'b10111000))
        \N55[4]  (
            .Z (rrptr[4]),
            .I0 (raddr[4]),
            .I1 (rempty),
            .I2 (N54[4]));
	// LUT = (~I1&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N55[5]  */ #(
            .INIT(8'b11011000))
        \N55[5]  (
            .Z (rrptr[5]),
            .I0 (rempty),
            .I1 (rbin[5]),
            .I2 (N54[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT5 /* N59_0 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N59_0 (
            .Z (rgnext[0]),
            .I0 (N54[0]),
            .I1 (raddr[0]),
            .I2 (raddr[1]),
            .I3 (rempty),
            .I4 (N54[1]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N59_1 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N59_1 (
            .Z (rgnext[1]),
            .I0 (N54[1]),
            .I1 (raddr[1]),
            .I2 (raddr[2]),
            .I3 (rempty),
            .I4 (N54[2]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N59_2 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N59_2 (
            .Z (rgnext[2]),
            .I0 (N54[2]),
            .I1 (raddr[2]),
            .I2 (raddr[3]),
            .I3 (rempty),
            .I4 (N54[3]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N59_3 */ #(
            .INIT(32'b00111100010101010011110010101010))
        N59_3 (
            .Z (rgnext[3]),
            .I0 (N54[3]),
            .I1 (raddr[3]),
            .I2 (raddr[4]),
            .I3 (rempty),
            .I4 (N54[4]));
	// LUT = (I0&~I3&~I4)|(~I0&~I3&I4)|(I1&~I2&I3)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N59_4 */ #(
            .INIT(32'b00110101110001010011101011001010))
        N59_4 (
            .Z (rgnext[4]),
            .I0 (N54[4]),
            .I1 (raddr[4]),
            .I2 (rempty),
            .I3 (rbin[5]),
            .I4 (N54[5]));
	// LUT = (I0&~I2&~I4)|(I1&I2&~I3)|(~I0&~I2&I4)|(~I1&I2&I3) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT4 /* N76_3 */ #(
            .INIT(16'b0110100110010110))
        N76_3 (
            .Z (rwptr[2]),
            .I0 (rwptr2[2]),
            .I1 (rwptr2[3]),
            .I2 (rwptr2[4]),
            .I3 (rwptr2[5]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N76_4 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N76_4 (
            .Z (rwptr[1]),
            .I0 (rwptr2[5]),
            .I1 (rwptr2[2]),
            .I2 (rwptr2[3]),
            .I3 (rwptr2[4]),
            .I4 (rwptr2[1]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* N76_5 */ #(
            .INIT(32'b01101001011001100110100110011001))
        N76_5 (
            .Z (_N64185),
            .I0 (rwptr2[4]),
            .I1 (rwptr2[5]),
            .I2 (raddr[3]),
            .I3 (rempty),
            .I4 (N54[3]));
	// LUT = (~I0&~I1&~I3&~I4)|(I0&I1&~I3&~I4)|(I0&~I1&~I3&I4)|(~I0&I1&~I3&I4)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT3 /* N76_6 */ #(
            .INIT(8'b10010110))
        N76_6 (
            .Z (rwptr[0]),
            .I0 (rwptr2[1]),
            .I1 (rwptr2[0]),
            .I2 (rwptr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5CARRY /* \N107.eq_0  */ #(
            .INIT(32'b01100000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N107.eq_0  (
            .COUT (\N107.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wwptr[0]),
            .I1 (wrptr2[0]),
            .I2 (wwptr[1]),
            .I3 (wrptr[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3)) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N107.eq_1  */ #(
            .INIT(32'b00000000000000000000100110010000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N107.eq_1  (
            .COUT (\N107.co [2] ),
            .Z (),
            .CIN (\N107.co [0] ),
            .I0 (wwptr[2]),
            .I1 (wrptr[2]),
            .I2 (wrptr2[3]),
            .I3 (_N64186),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N107.eq_2  */ #(
            .INIT(32'b00101000100000100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N107.eq_2  (
            .COUT (),
            .Z (N107),
            .CIN (\N107.co [2] ),
            .I0 (),
            .I1 (wrptr2[4]),
            .I2 (wwptr[4]),
            .I3 (wrptr2[5]),
            .I4 (),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(CIN&I1&I2&~I3)|(CIN&I1&~I2&I3)|(CIN&~I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5 /* N108 */ #(
            .INIT(32'b00011110110100100000000000000000))
        N108_vname (
            .Z (N108),
            .I0 (N2[5]),
            .I1 (wfull),
            .I2 (wrptr2[5]),
            .I3 (wbin[5]),
            .I4 (N107));
    // defparam N108_vname.orig_name = N108;
	// LUT = (I1&I2&~I3&I4)|(I0&~I1&~I2&I4)|(I1&~I2&I3&I4)|(~I0&~I1&I2&I4) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:206

    GTP_LUT5CARRY /* \N110.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N110.eq_0  (
            .COUT (\N110.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rwptr[0]),
            .I1 (rrptr[0]),
            .I2 (rwptr[1]),
            .I3 (rrptr[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3) ;
	// CARRY = (1'b0) ? CIN : ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(~I0&~I1&I2&I3)|(I0&I1&I2&I3)) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N110.eq_1  */ #(
            .INIT(32'b00000000000000000000100110010000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N110.eq_1  (
            .COUT (\N110.co [2] ),
            .Z (),
            .CIN (\N110.co [0] ),
            .I0 (rwptr[2]),
            .I1 (rrptr[2]),
            .I2 (rwptr2[3]),
            .I3 (_N64185),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N110.eq_2  */ #(
            .INIT(32'b00000000000000000110000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N110.eq_2  (
            .COUT (N110),
            .Z (),
            .CIN (\N110.co [2] ),
            .I0 (rwptr2[4]),
            .I1 (rrptr[4]),
            .I2 (rwptr2[5]),
            .I3 (rrptr[5]),
            .I4 (),
            .ID ());
	// LUT = 1'b0 ;
	// CARRY = ((~I0&~I1&~I2&~I3)|(I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3)) ? CIN : (1'b0) ;
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_DFF_C /* \rwptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[0]  (
            .Q (rwptr2[0]),
            .C (rrst),
            .CLK (rclk),
            .D (rwptr1[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[1]  (
            .Q (rwptr2[1]),
            .C (rrst),
            .CLK (rclk),
            .D (rwptr1[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (rrst),
            .CLK (rclk),
            .D (rwptr1[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (rrst),
            .CLK (rclk),
            .D (rwptr1[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (rrst),
            .CLK (rclk),
            .D (rwptr1[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[5]  (
            .Q (rwptr2[5]),
            .C (rrst),
            .CLK (rclk),
            .D (rwptr1[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \wrptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[0]  (
            .Q (wrptr2[0]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[0]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[1]  (
            .Q (wrptr2[1]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[1]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[2]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[3]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[4]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[5]  (
            .Q (wrptr2[5]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[5]));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_ctrl_v1_3.v:123


endmodule


module ipml_sdpram_v1_6_PIX_BUFF
(
    input [4:0] rd_addr,
    input [4:0] wr_addr,
    input [239:0] wr_data,
    input rd_clk,
    input rd_clk_en,
    input rd_rst,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [239:0] rd_data
);
    wire [143:0] QA_bus;
    wire [143:0] QB_bus;

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  (
            .DOA ({QA_bus[17], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB ({QB_bus[17], rd_data[31], rd_data[30], rd_data[29], rd_data[28], rd_data[27], rd_data[26], rd_data[25], rd_data[24], QB_bus[8], rd_data[23], rd_data[22], rd_data[21], rd_data[20], rd_data[19], rd_data[18], rd_data[17], rd_data[16]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b1, wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[227], wr_data[227], wr_data[233], wr_data[233], 1'b0, wr_data[233], 1'b0, 1'b0}),
            .DIB ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], 1'b0, 1'b0, wr_data[233], 1'b0, 1'b0, 1'b0, 1'b0, wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(1), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K  (
            .DOA ({QA_bus[35], rd_data[47], rd_data[46], rd_data[45], rd_data[44], rd_data[43], rd_data[42], rd_data[41], rd_data[40], QA_bus[26], rd_data[39], rd_data[38], rd_data[37], rd_data[36], rd_data[35], rd_data[34], rd_data[33], rd_data[32]}),
            .DOB ({QB_bus[35], rd_data[63], rd_data[62], rd_data[61], rd_data[60], rd_data[59], rd_data[58], rd_data[57], rd_data[56], QB_bus[26], rd_data[55], rd_data[54], rd_data[53], rd_data[52], rd_data[51], rd_data[50], rd_data[49], rd_data[48]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[227], wr_data[227], wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .DIB ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[227], wr_data[227], wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(2), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K  (
            .DOA ({QA_bus[53], rd_data[79], rd_data[78], rd_data[77], rd_data[76], rd_data[75], rd_data[74], rd_data[73], rd_data[72], QA_bus[44], rd_data[71], rd_data[70], rd_data[69], rd_data[68], rd_data[67], rd_data[66], rd_data[65], rd_data[64]}),
            .DOB ({QB_bus[53], rd_data[95], rd_data[94], rd_data[93], rd_data[92], rd_data[91], rd_data[90], rd_data[89], rd_data[88], QB_bus[44], rd_data[87], rd_data[86], rd_data[85], rd_data[84], rd_data[83], rd_data[82], rd_data[81], rd_data[80]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[227], wr_data[227], wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .DIB ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[227], wr_data[227], wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(3), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K  (
            .DOA ({QA_bus[71], rd_data[111], rd_data[110], rd_data[109], rd_data[108], rd_data[107], rd_data[106], rd_data[105], rd_data[104], QA_bus[62], rd_data[103], rd_data[102], rd_data[101], rd_data[100], rd_data[99], rd_data[98], rd_data[97], rd_data[96]}),
            .DOB ({QB_bus[71], rd_data[127], rd_data[126], rd_data[125], rd_data[124], rd_data[123], rd_data[122], rd_data[121], rd_data[120], QB_bus[62], rd_data[119], rd_data[118], rd_data[117], rd_data[116], rd_data[115], rd_data[114], rd_data[113], rd_data[112]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[227], wr_data[227], wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .DIB ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, 1'b0, 1'b0, wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(4), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K  (
            .DOA ({QA_bus[89], rd_data[143], rd_data[142], rd_data[141], rd_data[140], rd_data[139], rd_data[138], rd_data[137], rd_data[136], QA_bus[80], rd_data[135], rd_data[134], rd_data[133], rd_data[132], rd_data[131], rd_data[130], rd_data[129], rd_data[128]}),
            .DOB ({QB_bus[89], rd_data[159], rd_data[158], rd_data[157], rd_data[156], rd_data[155], rd_data[154], rd_data[153], rd_data[152], QB_bus[80], rd_data[151], rd_data[150], rd_data[149], rd_data[148], rd_data[147], rd_data[146], rd_data[145], rd_data[144]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, wr_data[233], 1'b0, 1'b0, wr_data[233], 1'b0, 1'b0, wr_data[233], wr_data[233], wr_data[233], wr_data[233], 1'b0, wr_data[233], 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, wr_data[233], 1'b0, 1'b0, wr_data[233], 1'b0, 1'b0, wr_data[233], wr_data[233], wr_data[233], wr_data[233], 1'b0, wr_data[233], 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(5), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K  (
            .DOA ({QA_bus[107], rd_data[175], rd_data[174], rd_data[173], rd_data[172], rd_data[171], rd_data[170], rd_data[169], rd_data[168], QA_bus[98], rd_data[167], rd_data[166], rd_data[165], rd_data[164], rd_data[163], rd_data[162], rd_data[161], rd_data[160]}),
            .DOB ({QB_bus[107], rd_data[191], rd_data[190], rd_data[189], rd_data[188], rd_data[187], rd_data[186], rd_data[185], rd_data[184], QB_bus[98], rd_data[183], rd_data[182], rd_data[181], rd_data[180], rd_data[179], rd_data[178], rd_data[177], rd_data[176]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, wr_data[227], wr_data[227], wr_data[227], 1'b1, wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, wr_data[227], 1'b1, 1'b0, 1'b0}),
            .DIB ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, 1'b1, 1'b1, wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(6), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K  (
            .DOA ({QA_bus[125], rd_data[207], rd_data[206], rd_data[205], rd_data[204], rd_data[203], rd_data[202], rd_data[201], rd_data[200], QA_bus[116], rd_data[199], rd_data[198], rd_data[197], rd_data[196], rd_data[195], rd_data[194], rd_data[193], rd_data[192]}),
            .DOB ({QB_bus[125], rd_data[223], rd_data[222], rd_data[221], rd_data[220], rd_data[219], rd_data[218], rd_data[217], rd_data[216], QB_bus[116], rd_data[215], rd_data[214], rd_data[213], rd_data[212], rd_data[211], rd_data[210], rd_data[209], rd_data[208]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, wr_data[227], wr_data[227], 1'b0, wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, 1'b1, 1'b1, wr_data[233], wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, wr_data[227], wr_data[233], wr_data[227], wr_data[227], wr_data[233], 1'b0, 1'b0, wr_data[233], wr_data[233], 1'b1, 1'b1, wr_data[227], 1'b1, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(1), 
            .DOB_REG(1), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(7), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(256), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K  (
            .DOA ({QA_bus[143], rd_data[239], rd_data[238], rd_data[237], rd_data[236], rd_data[235], rd_data[234], rd_data[233], rd_data[232], QA_bus[134], rd_data[231], rd_data[230], rd_data[229], rd_data[228], rd_data[227], rd_data[226], rd_data[225], rd_data[224]}),
            .DOB ({QB_bus[143], QB_bus[142], QB_bus[141], QB_bus[140], QB_bus[139], QB_bus[138], QB_bus[137], QB_bus[136], QB_bus[135], QB_bus[134], QB_bus[133], QB_bus[132], QB_bus[131], QB_bus[130], QB_bus[129], QB_bus[128], QB_bus[127], QB_bus[126]}),
            .ADDRA ({1'b0, 1'b0, 1'b0, wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, wr_data[233], 1'b0, 1'b0, wr_data[233], wr_data[233], 1'b1, wr_data[233], wr_data[227], 1'b1, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b1),
            .ORCEB (1'b1),
            .RSTA (wr_rst),
            .RSTB (rd_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/PIX_BUFF/rtl/ipml_sdpram_v1_6_PIX_BUFF.v:852


endmodule


module ipml_fifo_v1_6_PIX_BUFF
(
    input [239:0] wr_data,
    input \hdmi_out_inst/N8_1 ,
    input rd_clk,
    input rd_en,
    input rd_rst,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [239:0] rd_data,
    output wr_full
);
    wire [4:0] rd_addr;
    wire [4:0] wr_addr;

    ipml_fifo_ctrl_v1_3 U_ipml_fifo_ctrl (
            .raddr (rd_addr),
            .waddr (wr_addr),
            .wfull (wr_full),
            .\hdmi_out_inst/N8_1  (\hdmi_out_inst/N8_1 ),
            .r_en (rd_en),
            .rclk (rd_clk),
            .rrst (rd_rst),
            .w_en (wr_en),
            .wclk (wr_clk),
            .wrst (wr_rst));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_v1_6_PIX_BUFF.v:121

    ipml_sdpram_v1_6_PIX_BUFF U_ipml_sdpram (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[2], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .rd_clk (rd_clk),
            .rd_clk_en (rd_en),
            .rd_rst (rd_rst),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/PIX_BUFF/rtl/ipml_fifo_v1_6_PIX_BUFF.v:93


endmodule


module PIX_BUFF
(
    input [239:0] wr_data,
    input \hdmi_out_inst/N8_1 ,
    input rd_clk,
    input rd_en,
    input rd_rst,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [239:0] rd_data,
    output wr_full
);

    ipml_fifo_v1_6_PIX_BUFF U_ipml_fifo_PIX_BUFF (
            .rd_data (rd_data),
            .wr_data ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_data[6], 1'bz, 1'bz, 1'bz, wr_data[2], 1'bz, 1'bz}),
            .wr_full (wr_full),
            .\hdmi_out_inst/N8_1  (\hdmi_out_inst/N8_1 ),
            .rd_clk (rd_clk),
            .rd_en (rd_en),
            .rd_rst (rd_rst),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/PIX_BUFF/PIX_BUFF.v:156


endmodule


module cnt_once_1
(
    input clk,
    input en,
    input rstn,
    output [2:0] cnt
);
    wire [2:0] N21;
    wire \cnt[2:0]_or ;

    GTP_LUT4 /* \N21_1[0]  */ #(
            .INIT(16'b0010001100000000))
        \N21_1[0]  (
            .Z (N21[0]),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (cnt[2]),
            .I3 (en));
	// LUT = (~I1&~I2&I3)|(I0&~I1&I3) ;
	// ../source/utils/cnt_once.v:13

    GTP_LUT3 /* \N21_1[1]  */ #(
            .INIT(8'b01100000))
        \N21_1[1]  (
            .Z (N21[1]),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (en));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N21_1[2]  */ #(
            .INIT(16'b0111100011111111))
        \N21_1[2]  (
            .Z (N21[2]),
            .I0 (cnt[1]),
            .I1 (cnt[0]),
            .I2 (cnt[2]),
            .I3 (en));
	// LUT = (~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .CLK (clk),
            .D (N21[0]),
            .R (\cnt[2:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_DFF_R /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .CLK (clk),
            .D (N21[1]),
            .R (\cnt[2:0]_or ));
	// ../source/utils/cnt_once.v:13

    GTP_LUT2 /* \cnt[2:0]_or_inv  */ #(
            .INIT(4'b0111))
        \cnt[2:0]_or_inv  (
            .Z (\cnt[2:0]_or ),
            .I0 (rstn),
            .I1 (en));
	// LUT = (~I1)|(~I0) ;

    GTP_DFF_R /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .CLK (clk),
            .D (N21[2]),
            .R (\cnt[2:0]_or ));
	// ../source/utils/cnt_once.v:13


endmodule


module hv_cnt
(
    input _72xx_init_done,
    input clk,
    input ddr_init_done,
    input rstn,
    output de_out,
    output hs_out,
    output vs_out
);
    wire N0;
    wire [11:0] N25;
    wire N29;
    wire N58;
    wire N82;
    wire N96;
    wire N107;
    wire N108;
    wire [11:0] N114;
    wire [11:0] N116;
    wire _N1491;
    wire _N1499;
    wire _N1515;
    wire _N1537;
    wire _N4939;
    wire _N4940;
    wire _N4941;
    wire _N4942;
    wire _N4943;
    wire _N4944;
    wire _N4945;
    wire _N4946;
    wire _N4947;
    wire _N4948;
    wire _N4965;
    wire _N4966;
    wire _N4967;
    wire _N4968;
    wire _N4969;
    wire _N4970;
    wire _N4971;
    wire _N4972;
    wire _N4973;
    wire _N58481;
    wire _N58759;
    wire _N58760;
    wire _N58785;
    wire _N58802;
    wire _N62463;
    wire _N62464;
    wire _N62470;
    wire _N62482;
    wire [11:0] h_count;
    wire \h_count[0]_1 ;
    wire \h_count[1]_1 ;
    wire \h_count[2]_1 ;
    wire \h_count[3]_1 ;
    wire \h_count[4]_1 ;
    wire \h_count[5]_1 ;
    wire \h_count[6]_1 ;
    wire \h_count[7]_1 ;
    wire \h_count[8]_1 ;
    wire \h_count[9]_1 ;
    wire \h_count[10]_1 ;
    wire \h_count[11:0]_or ;
    wire \h_count[11]_1 ;
    wire [11:0] v_count;

    GTP_LUT3 /* N0 */ #(
            .INIT(8'b00010101))
        N0_vname (
            .Z (N0),
            .I0 (rstn),
            .I1 (_72xx_init_done),
            .I2 (ddr_init_done));
    // defparam N0_vname.orig_name = N0;
	// LUT = (~I0&~I2)|(~I0&~I1) ;

    GTP_LUT4 /* N4_mux3 */ #(
            .INIT(16'b0001001100110011))
        N4_mux3 (
            .Z (_N1491),
            .I0 (h_count[0]),
            .I1 (h_count[3]),
            .I2 (h_count[1]),
            .I3 (h_count[2]));
	// LUT = (~I1&~I3)|(~I1&~I2)|(~I0&~I1) ;

    GTP_LUT3 /* N4_mux6_1 */ #(
            .INIT(8'b00000001))
        N4_mux6_1 (
            .Z (_N58481),
            .I0 (h_count[9]),
            .I1 (h_count[8]),
            .I2 (h_count[10]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* N4_mux7 */ #(
            .INIT(32'b01010101011101110101010101010111))
        N4_mux7 (
            .Z (_N1499),
            .I0 (h_count[7]),
            .I1 (h_count[6]),
            .I2 (h_count[4]),
            .I3 (h_count[5]),
            .I4 (_N1491));
	// LUT = (~I0)|(~I1&~I2&~I3)|(~I1&~I3&I4) ;

    GTP_LUT5CARRY /* N8_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_1 (
            .COUT (_N4939),
            .Z (N114[1]),
            .CIN (),
            .I0 (h_count[0]),
            .I1 (h_count[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_2 (
            .COUT (_N4940),
            .Z (N114[2]),
            .CIN (_N4939),
            .I0 (h_count[0]),
            .I1 (h_count[1]),
            .I2 (h_count[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_3 (
            .COUT (_N4941),
            .Z (N114[3]),
            .CIN (_N4940),
            .I0 (),
            .I1 (h_count[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_4 (
            .COUT (_N4942),
            .Z (N114[4]),
            .CIN (_N4941),
            .I0 (),
            .I1 (h_count[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_5 (
            .COUT (_N4943),
            .Z (N114[5]),
            .CIN (_N4942),
            .I0 (),
            .I1 (h_count[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_6 (
            .COUT (_N4944),
            .Z (N114[6]),
            .CIN (_N4943),
            .I0 (),
            .I1 (h_count[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_7 (
            .COUT (_N4945),
            .Z (N114[7]),
            .CIN (_N4944),
            .I0 (),
            .I1 (h_count[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_8 (
            .COUT (_N4946),
            .Z (N114[8]),
            .CIN (_N4945),
            .I0 (),
            .I1 (h_count[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_9 (
            .COUT (_N4947),
            .Z (N114[9]),
            .CIN (_N4946),
            .I0 (),
            .I1 (h_count[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_10 (
            .COUT (_N4948),
            .Z (N114[10]),
            .CIN (_N4947),
            .I0 (),
            .I1 (h_count[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N8_1_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1_11 (
            .COUT (),
            .Z (N114[11]),
            .CIN (_N4948),
            .I0 (),
            .I1 (h_count[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:26

    GTP_LUT5CARRY /* N24_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_1 (
            .COUT (_N4965),
            .Z (N116[1]),
            .CIN (),
            .I0 (v_count[0]),
            .I1 (v_count[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_2 (
            .COUT (_N4966),
            .Z (N116[2]),
            .CIN (_N4965),
            .I0 (v_count[0]),
            .I1 (v_count[1]),
            .I2 (v_count[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_3 (
            .COUT (_N4967),
            .Z (N116[3]),
            .CIN (_N4966),
            .I0 (),
            .I1 (v_count[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_4 (
            .COUT (_N4968),
            .Z (N116[4]),
            .CIN (_N4967),
            .I0 (),
            .I1 (v_count[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_5 (
            .COUT (_N4969),
            .Z (N116[5]),
            .CIN (_N4968),
            .I0 (),
            .I1 (v_count[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_6 (
            .COUT (_N4970),
            .Z (N116[6]),
            .CIN (_N4969),
            .I0 (),
            .I1 (v_count[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_7 (
            .COUT (_N4971),
            .Z (N116[7]),
            .CIN (_N4970),
            .I0 (),
            .I1 (v_count[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_8 (
            .COUT (_N4972),
            .Z (N116[8]),
            .CIN (_N4971),
            .I0 (),
            .I1 (v_count[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_9 (
            .COUT (_N4973),
            .Z (N116[9]),
            .CIN (_N4972),
            .I0 (),
            .I1 (v_count[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT5CARRY /* N24_1_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1_10 (
            .COUT (),
            .Z (N116[10]),
            .CIN (_N4973),
            .I0 (),
            .I1 (v_count[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT4 /* \N25[0]  */ #(
            .INIT(16'b0000110100001111))
        \N25[0]  (
            .Z (N25[0]),
            .I0 (_N58759),
            .I1 (_N58802),
            .I2 (v_count[0]),
            .I3 (_N62470));
	// LUT = (~I2&~I3)|(~I0&~I2)|(I1&~I2) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT4 /* \N25[1]  */ #(
            .INIT(16'b1100010011001100))
        \N25[1]  (
            .Z (N25[2]),
            .I0 (_N58759),
            .I1 (N116[2]),
            .I2 (_N58802),
            .I3 (_N62470));
	// LUT = (I1&~I3)|(~I0&I1)|(I1&I2) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT4 /* \N25[2]  */ #(
            .INIT(16'b1111011100000000))
        \N25[2]  (
            .Z (N25[5]),
            .I0 (_N62470),
            .I1 (_N58759),
            .I2 (_N58802),
            .I3 (N116[5]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT4 /* \N25[3]  */ #(
            .INIT(16'b1111011100000000))
        \N25[3]  (
            .Z (N25[6]),
            .I0 (_N62470),
            .I1 (_N58759),
            .I2 (_N58802),
            .I3 (N116[6]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT4 /* \N25[4]  */ #(
            .INIT(16'b1111011100000000))
        \N25[4]  (
            .Z (N25[10]),
            .I0 (_N62470),
            .I1 (_N58759),
            .I2 (_N58802),
            .I3 (N116[10]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3) ;
	// ../source/HDMI/hv_cnt.v:43

    GTP_LUT4 /* N29_mux3 */ #(
            .INIT(16'b0011001101111111))
        N29_mux3 (
            .Z (_N1515),
            .I0 (h_count[2]),
            .I1 (h_count[5]),
            .I2 (h_count[3]),
            .I3 (h_count[4]));
	// LUT = (~I1)|(~I2&~I3)|(~I0&~I3) ;

    GTP_LUT5 /* N29_mux9_4 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N29_mux9_4 (
            .Z (N29),
            .I0 (_N58481),
            .I1 (h_count[11]),
            .I2 (h_count[7]),
            .I3 (h_count[6]),
            .I4 (_N1515));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N41_mux4 */ #(
            .INIT(32'b00000011000000110000001100010011))
        N41_mux4 (
            .Z (_N1537),
            .I0 (v_count[0]),
            .I1 (v_count[4]),
            .I2 (v_count[3]),
            .I3 (v_count[1]),
            .I4 (v_count[2]));
	// LUT = (~I1&~I2)|(~I0&~I1&~I3&~I4) ;

    GTP_LUT5 /* N45_mux4_4 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N45_mux4_4 (
            .Z (_N58760),
            .I0 (v_count[0]),
            .I1 (v_count[4]),
            .I2 (v_count[3]),
            .I3 (v_count[1]),
            .I4 (v_count[2]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N45_mux6_2 */ #(
            .INIT(16'b0000000100000000))
        N45_mux6_2 (
            .Z (_N58759),
            .I0 (v_count[4]),
            .I1 (v_count[3]),
            .I2 (v_count[1]),
            .I3 (v_count[2]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT3 /* N45_mux9_6 */ #(
            .INIT(8'b11111110))
        N45_mux9_6 (
            .Z (_N58802),
            .I0 (v_count[8]),
            .I1 (v_count[7]),
            .I2 (v_count[9]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5M /* N58_3 */ #(
            .INIT(32'b00011111001111110011110100111100))
        N58_3 (
            .Z (_N62482),
            .I0 (_N58760),
            .I1 (_N58802),
            .I2 (v_count[10]),
            .I3 (v_count[5]),
            .I4 (v_count[6]),
            .ID (_N1537));
	// LUT = (~I1&I2&~I4)|(~I2&I4)|(~I1&I2&~I3)|(~ID&~I2&I3)|(I1&~I2)|(~I0&~I1&I2) ;

    GTP_LUT5 /* N58_4 */ #(
            .INIT(32'b00110001000110010000000000000000))
        N58_4 (
            .Z (N58),
            .I0 (_N58481),
            .I1 (h_count[11]),
            .I2 (h_count[7]),
            .I3 (h_count[6]),
            .I4 (_N62482));
	// LUT = (~I0&~I1&I4)|(~I1&I2&I3&I4)|(I0&I1&~I2&~I3&I4) ;

    GTP_LUT4 /* N82_14 */ #(
            .INIT(16'b0000000000000010))
        N82_14 (
            .Z (_N62463),
            .I0 (h_count[0]),
            .I1 (h_count[5]),
            .I2 (h_count[3]),
            .I3 (h_count[6]));
	// LUT = I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N82_15 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N82_15 (
            .Z (_N62464),
            .I0 (h_count[4]),
            .I1 (h_count[10]),
            .I2 (h_count[9]),
            .I3 (h_count[8]),
            .I4 (h_count[11]));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N82_17 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N82_17 (
            .Z (N82),
            .I0 (_N62463),
            .I1 (h_count[7]),
            .I2 (h_count[2]),
            .I3 (h_count[1]),
            .I4 (_N62464));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N91_8 */ #(
            .INIT(16'b0000100000000000))
        N91_8 (
            .Z (_N62470),
            .I0 (v_count[6]),
            .I1 (v_count[5]),
            .I2 (v_count[0]),
            .I3 (v_count[10]));
	// LUT = I0&I1&~I2&I3 ;

    GTP_LUT5 /* N96_inv */ #(
            .INIT(32'b00000000000000000000000000000001))
        N96_inv (
            .Z (N96),
            .I0 (_N58760),
            .I1 (v_count[10]),
            .I2 (v_count[6]),
            .I3 (v_count[5]),
            .I4 (_N58802));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N107_4 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N107_4 (
            .Z (_N58785),
            .I0 (v_count[6]),
            .I1 (v_count[9]),
            .I2 (v_count[8]),
            .I3 (v_count[7]),
            .I4 (v_count[10]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N107_8 */ #(
            .INIT(16'b0010000000000000))
        N107_8 (
            .Z (N107),
            .I0 (_N58785),
            .I1 (v_count[5]),
            .I2 (v_count[0]),
            .I3 (_N58759));
	// LUT = I0&~I1&I2&I3 ;

    GTP_LUT4 /* N108 */ #(
            .INIT(16'b1100110111011101))
        N108_vname (
            .Z (N108),
            .I0 (rstn),
            .I1 (N107),
            .I2 (_72xx_init_done),
            .I3 (ddr_init_done));
    // defparam N108_vname.orig_name = N108;
	// LUT = (I1)|(~I0&~I3)|(~I0&~I2) ;
	// ../source/HDMI/hv_cnt.v:8

    GTP_DFF_R /* de_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        de_out_vname (
            .Q (de_out),
            .CLK (clk),
            .D (N58),
            .R (N0));
    // defparam de_out_vname.orig_name = de_out;
	// ../source/HDMI/hv_cnt.v:70

    GTP_DFF_R /* \h_count[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[0]  (
            .Q (h_count[0]),
            .CLK (clk),
            .D (\h_count[0]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[0]_1  */ #(
            .INIT(16'b0000000011111000))
        \h_count[0]_1_vname  (
            .Z (\h_count[0]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (h_count[0]));
    // defparam \h_count[0]_1_vname .orig_name = \h_count[0]_1 ;
	// LUT = (I2&~I3)|(I0&I1&~I3) ;

    GTP_DFF_R /* \h_count[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[1]  (
            .Q (h_count[1]),
            .CLK (clk),
            .D (\h_count[1]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[1]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[1]_1_vname  (
            .Z (\h_count[1]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[1]));
    // defparam \h_count[1]_1_vname .orig_name = \h_count[1]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[2]  (
            .Q (h_count[2]),
            .CLK (clk),
            .D (\h_count[2]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[2]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[2]_1_vname  (
            .Z (\h_count[2]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[2]));
    // defparam \h_count[2]_1_vname .orig_name = \h_count[2]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[3]  (
            .Q (h_count[3]),
            .CLK (clk),
            .D (\h_count[3]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[3]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[3]_1_vname  (
            .Z (\h_count[3]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[3]));
    // defparam \h_count[3]_1_vname .orig_name = \h_count[3]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[4]  (
            .Q (h_count[4]),
            .CLK (clk),
            .D (\h_count[4]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[4]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[4]_1_vname  (
            .Z (\h_count[4]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[4]));
    // defparam \h_count[4]_1_vname .orig_name = \h_count[4]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[5]  (
            .Q (h_count[5]),
            .CLK (clk),
            .D (\h_count[5]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[5]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[5]_1_vname  (
            .Z (\h_count[5]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[5]));
    // defparam \h_count[5]_1_vname .orig_name = \h_count[5]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[6]  (
            .Q (h_count[6]),
            .CLK (clk),
            .D (\h_count[6]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[6]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[6]_1_vname  (
            .Z (\h_count[6]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[6]));
    // defparam \h_count[6]_1_vname .orig_name = \h_count[6]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[7]  (
            .Q (h_count[7]),
            .CLK (clk),
            .D (\h_count[7]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[7]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[7]_1_vname  (
            .Z (\h_count[7]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[7]));
    // defparam \h_count[7]_1_vname .orig_name = \h_count[7]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[8]  (
            .Q (h_count[8]),
            .CLK (clk),
            .D (\h_count[8]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[8]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[8]_1_vname  (
            .Z (\h_count[8]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[8]));
    // defparam \h_count[8]_1_vname .orig_name = \h_count[8]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[9]  (
            .Q (h_count[9]),
            .CLK (clk),
            .D (\h_count[9]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[9]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[9]_1_vname  (
            .Z (\h_count[9]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[9]));
    // defparam \h_count[9]_1_vname .orig_name = \h_count[9]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* \h_count[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[10]  (
            .Q (h_count[10]),
            .CLK (clk),
            .D (\h_count[10]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[10]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[10]_1_vname  (
            .Z (\h_count[10]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[10]));
    // defparam \h_count[10]_1_vname .orig_name = \h_count[10]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_LUT5 /* \h_count[11:0]_or_inv  */ #(
            .INIT(32'b10101010101010001010101010101010))
        \h_count[11:0]_or_inv  (
            .Z (\h_count[11:0]_or ),
            .I0 (h_count[11]),
            .I1 (h_count[10]),
            .I2 (h_count[9]),
            .I3 (h_count[8]),
            .I4 (_N1499));
	// LUT = (I0&~I4)|(I0&I1)|(I0&I2)|(I0&I3) ;

    GTP_DFF_R /* \h_count[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_count[11]  (
            .Q (h_count[11]),
            .CLK (clk),
            .D (\h_count[11]_1 ),
            .R (\h_count[11:0]_or ));
	// ../source/HDMI/hv_cnt.v:19

    GTP_LUT4 /* \h_count[11]_1  */ #(
            .INIT(16'b1111100000000000))
        \h_count[11]_1_vname  (
            .Z (\h_count[11]_1 ),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done),
            .I2 (rstn),
            .I3 (N114[11]));
    // defparam \h_count[11]_1_vname .orig_name = \h_count[11]_1 ;
	// LUT = (I2&I3)|(I0&I1&I3) ;

    GTP_DFF_R /* hs_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        hs_out_vname (
            .Q (hs_out),
            .CLK (clk),
            .D (N29),
            .R (N0));
    // defparam hs_out_vname.orig_name = hs_out;
	// ../source/HDMI/hv_cnt.v:47

    GTP_DFF_RE /* \v_count[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[0]  (
            .Q (v_count[0]),
            .CE (N82),
            .CLK (clk),
            .D (N25[0]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[1]  (
            .Q (v_count[1]),
            .CE (N82),
            .CLK (clk),
            .D (N116[1]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[2]  (
            .Q (v_count[2]),
            .CE (N82),
            .CLK (clk),
            .D (N25[2]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[3]  (
            .Q (v_count[3]),
            .CE (N82),
            .CLK (clk),
            .D (N116[3]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[4]  (
            .Q (v_count[4]),
            .CE (N82),
            .CLK (clk),
            .D (N116[4]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[5]  (
            .Q (v_count[5]),
            .CE (N82),
            .CLK (clk),
            .D (N25[5]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[6]  (
            .Q (v_count[6]),
            .CE (N82),
            .CLK (clk),
            .D (N25[6]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[7]  (
            .Q (v_count[7]),
            .CE (N82),
            .CLK (clk),
            .D (N116[7]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[8]  (
            .Q (v_count[8]),
            .CE (N82),
            .CLK (clk),
            .D (N116[8]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[9]  (
            .Q (v_count[9]),
            .CE (N82),
            .CLK (clk),
            .D (N116[9]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* \v_count[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_count[10]  (
            .Q (v_count[10]),
            .CE (N82),
            .CLK (clk),
            .D (N25[10]),
            .R (N0));
	// ../source/HDMI/hv_cnt.v:33

    GTP_DFF_RE /* vs_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        vs_out_vname (
            .Q (vs_out),
            .CE (N96),
            .CLK (clk),
            .D (1'b1),
            .R (N108));
    // defparam vs_out_vname.orig_name = vs_out;
	// ../source/HDMI/hv_cnt.v:55


endmodule


module hdmi_out
(
    input N35,
    input N85,
    input _72xx_init_done,
    input ddr_clk,
    input ddr_init_done,
    input ddr_rbusy,
    input pix_clk,
    input rdata_valid,
    input rstn,
    output [7:0] b_out,
    output [27:0] ddr_rd_adr,
    output [7:0] g_out,
    output [3:0] led,
    output [7:0] r_out,
    output de_out,
    output hs_out,
    output vs_out
);
    wire N8_1;
    wire [3:0] N99;
    wire [3:0] N100;
    wire N107;
    wire N224;
    wire N226;
    wire N229;
    wire N249;
    wire N253;
    wire N284;
    wire [7:0] N354;
    wire N358;
    wire [7:0] N492;
    wire [27:0] N508;
    wire [2:0] N512;
    wire _N238;
    wire _N241;
    wire _N244;
    wire _N4908;
    wire _N4909;
    wire _N4910;
    wire _N4911;
    wire _N4912;
    wire _N4913;
    wire _N4914;
    wire _N4915;
    wire _N4916;
    wire _N4917;
    wire _N4918;
    wire _N4919;
    wire _N4920;
    wire _N4921;
    wire _N4922;
    wire _N4923;
    wire _N4924;
    wire _N4925;
    wire _N4926;
    wire _N4927;
    wire _N4928;
    wire _N7006;
    wire _N7007;
    wire _N7008;
    wire _N7009;
    wire _N7010;
    wire _N7011;
    wire _N7012;
    wire _N7013;
    wire _N7038;
    wire _N7039;
    wire _N7040;
    wire _N7041;
    wire _N7042;
    wire _N7043;
    wire _N7044;
    wire _N7045;
    wire _N7046;
    wire _N7047;
    wire _N7048;
    wire _N7049;
    wire _N7050;
    wire _N7051;
    wire _N7052;
    wire _N7053;
    wire _N7825;
    wire _N7826;
    wire _N7827;
    wire _N7828;
    wire _N7829;
    wire _N7830;
    wire _N7831;
    wire _N7832;
    wire _N7833;
    wire _N7834;
    wire _N7835;
    wire _N7836;
    wire _N7837;
    wire _N7838;
    wire _N7839;
    wire _N7840;
    wire _N7873;
    wire _N7874;
    wire _N7875;
    wire _N7876;
    wire _N7877;
    wire _N7878;
    wire _N7879;
    wire _N7880;
    wire _N7881;
    wire _N7882;
    wire _N7883;
    wire _N7884;
    wire _N7885;
    wire _N7886;
    wire _N7887;
    wire _N7888;
    wire _N7921;
    wire _N7922;
    wire _N7923;
    wire _N7924;
    wire _N7925;
    wire _N7926;
    wire _N7927;
    wire _N7928;
    wire _N7929;
    wire _N7930;
    wire _N7931;
    wire _N7932;
    wire _N7933;
    wire _N7934;
    wire _N7935;
    wire _N7936;
    wire _N61972;
    wire _N64170;
    wire cur_state_0;
    wire cur_state_1;
    wire cur_state_2;
    wire [239:0] disp_buff;
    wire [2:0] f_wr_cnt;
    wire [239:0] fifo_rdata;
    wire [239:0] fifo_wdata;
    wire [3:0] pix_cnt;
    wire \r_out[0]_1 ;
    wire \r_out[1]_1 ;
    wire \r_out[2]_1 ;
    wire \r_out[3]_1 ;
    wire \r_out[4]_1 ;
    wire \r_out[5]_1 ;
    wire \r_out[6]_1 ;
    wire \r_out[7]_1 ;
    wire rd_en;
    wire sel_r;
    wire wr_en;
    wire wr_full;

    GTP_INV N8_1_vname (
            .Z (N8_1),
            .I (wr_full));
    // defparam N8_1_vname.orig_name = N8_1;

    GTP_LUT5CARRY /* N69_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_1 (
            .COUT (_N4908),
            .Z (N508[6]),
            .CIN (),
            .I0 (ddr_rd_adr[5]),
            .I1 (ddr_rd_adr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_2 (
            .COUT (_N4909),
            .Z (N508[7]),
            .CIN (_N4908),
            .I0 (ddr_rd_adr[5]),
            .I1 (ddr_rd_adr[6]),
            .I2 (ddr_rd_adr[7]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_3 (
            .COUT (_N4910),
            .Z (N508[8]),
            .CIN (_N4909),
            .I0 (),
            .I1 (ddr_rd_adr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_4 (
            .COUT (_N4911),
            .Z (N508[9]),
            .CIN (_N4910),
            .I0 (),
            .I1 (ddr_rd_adr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_5 (
            .COUT (_N4912),
            .Z (N508[10]),
            .CIN (_N4911),
            .I0 (),
            .I1 (ddr_rd_adr[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_6 (
            .COUT (_N4913),
            .Z (N508[11]),
            .CIN (_N4912),
            .I0 (),
            .I1 (ddr_rd_adr[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_7 (
            .COUT (_N4914),
            .Z (N508[12]),
            .CIN (_N4913),
            .I0 (),
            .I1 (ddr_rd_adr[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_8 (
            .COUT (_N4915),
            .Z (N508[13]),
            .CIN (_N4914),
            .I0 (),
            .I1 (ddr_rd_adr[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_9 (
            .COUT (_N4916),
            .Z (N508[14]),
            .CIN (_N4915),
            .I0 (),
            .I1 (ddr_rd_adr[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_10 (
            .COUT (_N4917),
            .Z (N508[15]),
            .CIN (_N4916),
            .I0 (),
            .I1 (ddr_rd_adr[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_11 (
            .COUT (_N4918),
            .Z (N508[16]),
            .CIN (_N4917),
            .I0 (),
            .I1 (ddr_rd_adr[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_12 (
            .COUT (_N4919),
            .Z (N508[17]),
            .CIN (_N4918),
            .I0 (),
            .I1 (ddr_rd_adr[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_13 (
            .COUT (_N4920),
            .Z (N508[18]),
            .CIN (_N4919),
            .I0 (),
            .I1 (ddr_rd_adr[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_14 (
            .COUT (_N4921),
            .Z (N508[19]),
            .CIN (_N4920),
            .I0 (),
            .I1 (ddr_rd_adr[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_15 (
            .COUT (_N4922),
            .Z (N508[20]),
            .CIN (_N4921),
            .I0 (),
            .I1 (ddr_rd_adr[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_16 (
            .COUT (_N4923),
            .Z (N508[21]),
            .CIN (_N4922),
            .I0 (),
            .I1 (ddr_rd_adr[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_17 (
            .COUT (_N4924),
            .Z (N508[22]),
            .CIN (_N4923),
            .I0 (),
            .I1 (ddr_rd_adr[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_18 (
            .COUT (_N4925),
            .Z (N508[23]),
            .CIN (_N4924),
            .I0 (),
            .I1 (ddr_rd_adr[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_19 (
            .COUT (_N4926),
            .Z (N508[24]),
            .CIN (_N4925),
            .I0 (),
            .I1 (ddr_rd_adr[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_20 (
            .COUT (_N4927),
            .Z (N508[25]),
            .CIN (_N4926),
            .I0 (),
            .I1 (ddr_rd_adr[25]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_21 (
            .COUT (_N4928),
            .Z (N508[26]),
            .CIN (_N4927),
            .I0 (),
            .I1 (ddr_rd_adr[26]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT5CARRY /* N69_1_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1_22 (
            .COUT (),
            .Z (N508[27]),
            .CIN (_N4928),
            .I0 (),
            .I1 (ddr_rd_adr[27]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/hdmi_out.v:171

    GTP_LUT3 /* N99_sum2 */ #(
            .INIT(8'b01101100))
        N99_sum2 (
            .Z (N99[2]),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[0]));
	// LUT = (I1&~I2)|(~I0&I1)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N100[0]  */ #(
            .INIT(16'b0100010110101010))
        \N100[0]  (
            .Z (N100[1]),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[3]),
            .I3 (pix_cnt[0]));
	// LUT = (I0&~I3)|(~I0&~I2&I3)|(~I0&I1&I3) ;
	// ../source/HDMI/hdmi_out.v:243

    GTP_LUT4 /* \N100[1]  */ #(
            .INIT(16'b0110100011110000))
        \N100[1]  (
            .Z (N100[3]),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[3]),
            .I3 (pix_cnt[0]));
	// LUT = (I2&~I3)|(I0&~I1&I2)|(~I0&I1&I2)|(I0&I1&~I2&I3) ;
	// ../source/HDMI/hdmi_out.v:243

    GTP_LUT5 /* N107 */ #(
            .INIT(32'b00000000000000000000001000000000))
        N107_vname (
            .Z (N107),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[0]));
    // defparam N107_vname.orig_name = N107;
	// LUT = I0&~I1&~I2&I3&~I4 ;
	// ../source/HDMI/hdmi_out.v:259

    GTP_LUT5M /* \N203_3[0]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[0]  (
            .Z (_N7006),
            .I0 (disp_buff[64]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[136]),
            .I3 (disp_buff[112]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[88]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[1]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[1]  (
            .Z (_N7007),
            .I0 (disp_buff[65]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[137]),
            .I3 (disp_buff[113]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[89]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[2]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[2]  (
            .Z (_N7008),
            .I0 (disp_buff[66]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[138]),
            .I3 (disp_buff[114]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[90]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[3]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[3]  (
            .Z (_N7009),
            .I0 (disp_buff[67]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[139]),
            .I3 (disp_buff[115]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[91]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[4]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[4]  (
            .Z (_N7010),
            .I0 (disp_buff[68]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[140]),
            .I3 (disp_buff[116]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[92]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[5]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[5]  (
            .Z (_N7011),
            .I0 (disp_buff[69]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[141]),
            .I3 (disp_buff[117]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[93]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[6]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[6]  (
            .Z (_N7012),
            .I0 (disp_buff[70]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[142]),
            .I3 (disp_buff[118]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[94]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_3[7]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_3[7]  (
            .Z (_N7013),
            .I0 (disp_buff[71]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[143]),
            .I3 (disp_buff[119]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[95]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[0]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[0]  (
            .Z (_N7038),
            .I0 (disp_buff[160]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[232]),
            .I3 (disp_buff[208]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[184]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[1]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[1]  (
            .Z (_N7039),
            .I0 (disp_buff[161]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[233]),
            .I3 (disp_buff[209]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[185]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[2]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[2]  (
            .Z (_N7040),
            .I0 (disp_buff[162]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[234]),
            .I3 (disp_buff[210]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[186]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[3]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[3]  (
            .Z (_N7041),
            .I0 (disp_buff[163]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[235]),
            .I3 (disp_buff[211]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[187]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[4]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[4]  (
            .Z (_N7042),
            .I0 (disp_buff[164]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[236]),
            .I3 (disp_buff[212]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[188]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[5]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[5]  (
            .Z (_N7043),
            .I0 (disp_buff[165]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[237]),
            .I3 (disp_buff[213]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[189]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[6]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[6]  (
            .Z (_N7044),
            .I0 (disp_buff[166]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[238]),
            .I3 (disp_buff[214]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[190]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N203_7[7]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N203_7[7]  (
            .Z (_N7045),
            .I0 (disp_buff[167]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[239]),
            .I3 (disp_buff[215]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[191]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5 /* \N203_8[0]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[0]  (
            .Z (_N7046),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[40]),
            .I3 (disp_buff[16]),
            .I4 (_N7038));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[1]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[1]  (
            .Z (_N7047),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[41]),
            .I3 (disp_buff[17]),
            .I4 (_N7039));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[2]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[2]  (
            .Z (_N7048),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[42]),
            .I3 (disp_buff[18]),
            .I4 (_N7040));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[3]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[3]  (
            .Z (_N7049),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[43]),
            .I3 (disp_buff[19]),
            .I4 (_N7041));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[4]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[4]  (
            .Z (_N7050),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[44]),
            .I3 (disp_buff[20]),
            .I4 (_N7042));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[5]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[5]  (
            .Z (_N7051),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[45]),
            .I3 (disp_buff[21]),
            .I4 (_N7043));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[6]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[6]  (
            .Z (_N7052),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[46]),
            .I3 (disp_buff[22]),
            .I4 (_N7044));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N203_8[7]  */ #(
            .INIT(32'b11111011011100111100100001000000))
        \N203_8[7]  (
            .Z (_N7053),
            .I0 (pix_cnt[0]),
            .I1 (pix_cnt[3]),
            .I2 (disp_buff[47]),
            .I3 (disp_buff[23]),
            .I4 (_N7045));
	// LUT = (~I1&I4)|(~I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT3 /* N224_5 */ #(
            .INIT(8'b00000010))
        N224_5 (
            .Z (N224),
            .I0 (f_wr_cnt[0]),
            .I1 (f_wr_cnt[2]),
            .I2 (f_wr_cnt[1]));
	// LUT = I0&~I1&~I2 ;

    GTP_LUT3 /* N226_3 */ #(
            .INIT(8'b00010000))
        N226_3 (
            .Z (N226),
            .I0 (f_wr_cnt[0]),
            .I1 (f_wr_cnt[2]),
            .I2 (f_wr_cnt[1]));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT1 /* N229 */ #(
            .INIT(2'b01))
        N229_vname (
            .Z (N229),
            .I0 (ddr_rd_adr[5]));
    // defparam N229_vname.orig_name = N229;
	// LUT = ~I0 ;

    GTP_LUT4 /* N249 */ #(
            .INIT(16'b0001000000000000))
        N249_vname (
            .Z (N249),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[3]),
            .I3 (pix_cnt[0]));
    // defparam N249_vname.orig_name = N249;
	// LUT = ~I0&~I1&I2&I3 ;
	// ../source/HDMI/hdmi_out.v:238

    GTP_LUT1 /* N250 */ #(
            .INIT(2'b01))
        N250 (
            .Z (N99[0]),
            .I0 (pix_cnt[0]));
	// LUT = ~I0 ;

    GTP_LUT4 /* N253_5 */ #(
            .INIT(16'b0000000000000100))
        N253_5 (
            .Z (N253),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[3]),
            .I3 (pix_cnt[0]));
	// LUT = ~I0&I1&~I2&~I3 ;

    GTP_LUT4 /* N284 */ #(
            .INIT(16'b0000111100101111))
        N284_vname (
            .Z (N284),
            .I0 (f_wr_cnt[0]),
            .I1 (f_wr_cnt[2]),
            .I2 (rstn),
            .I3 (f_wr_cnt[1]));
    // defparam N284_vname.orig_name = N284;
	// LUT = (~I2)|(I0&~I1&~I3) ;
	// ../source/HDMI/hdmi_out.v:105

    GTP_LUT3 /* N358_3 */ #(
            .INIT(8'b00100000))
        N358_3 (
            .Z (N358),
            .I0 (de_out),
            .I1 (sel_r),
            .I2 (N253));
	// LUT = I0&~I1&I2 ;

    GTP_LUT5M /* \N492_16[0]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[0]  (
            .Z (_N7825),
            .I0 (disp_buff[56]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[128]),
            .I3 (disp_buff[104]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[80]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[1]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[1]  (
            .Z (_N7826),
            .I0 (disp_buff[57]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[129]),
            .I3 (disp_buff[105]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[81]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[2]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[2]  (
            .Z (_N7827),
            .I0 (disp_buff[58]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[130]),
            .I3 (disp_buff[106]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[82]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[3]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[3]  (
            .Z (_N7828),
            .I0 (disp_buff[59]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[131]),
            .I3 (disp_buff[107]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[83]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[4]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[4]  (
            .Z (_N7829),
            .I0 (disp_buff[60]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[132]),
            .I3 (disp_buff[108]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[84]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[5]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[5]  (
            .Z (_N7830),
            .I0 (disp_buff[61]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[133]),
            .I3 (disp_buff[109]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[85]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[6]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[6]  (
            .Z (_N7831),
            .I0 (disp_buff[62]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[134]),
            .I3 (disp_buff[110]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[86]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[7]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[7]  (
            .Z (_N7832),
            .I0 (disp_buff[63]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[135]),
            .I3 (disp_buff[111]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[87]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[8]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[8]  (
            .Z (_N7833),
            .I0 (disp_buff[48]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[120]),
            .I3 (disp_buff[96]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[72]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[9]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[9]  (
            .Z (_N7834),
            .I0 (disp_buff[49]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[121]),
            .I3 (disp_buff[97]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[73]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[10]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[10]  (
            .Z (_N7835),
            .I0 (disp_buff[50]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[122]),
            .I3 (disp_buff[98]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[74]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[11]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[11]  (
            .Z (_N7836),
            .I0 (disp_buff[51]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[123]),
            .I3 (disp_buff[99]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[75]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[12]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[12]  (
            .Z (_N7837),
            .I0 (disp_buff[52]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[124]),
            .I3 (disp_buff[100]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[76]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[13]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[13]  (
            .Z (_N7838),
            .I0 (disp_buff[53]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[125]),
            .I3 (disp_buff[101]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[77]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[14]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[14]  (
            .Z (_N7839),
            .I0 (disp_buff[54]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[126]),
            .I3 (disp_buff[102]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[78]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_16[15]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_16[15]  (
            .Z (_N7840),
            .I0 (disp_buff[55]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[127]),
            .I3 (disp_buff[103]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[79]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT4 /* \N492_19[0]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[0]  (
            .Z (_N7873),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[32]),
            .I2 (disp_buff[8]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[1]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[1]  (
            .Z (_N7874),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[33]),
            .I2 (disp_buff[9]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[2]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[2]  (
            .Z (_N7875),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[34]),
            .I2 (disp_buff[10]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[3]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[3]  (
            .Z (_N7876),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[35]),
            .I2 (disp_buff[11]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[4]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[4]  (
            .Z (_N7877),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[36]),
            .I2 (disp_buff[12]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[5]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[5]  (
            .Z (_N7878),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[37]),
            .I2 (disp_buff[13]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[6]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[6]  (
            .Z (_N7879),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[38]),
            .I2 (disp_buff[14]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[7]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[7]  (
            .Z (_N7880),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[39]),
            .I2 (disp_buff[15]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[8]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[8]  (
            .Z (_N7881),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[24]),
            .I2 (disp_buff[0]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[9]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[9]  (
            .Z (_N7882),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[25]),
            .I2 (disp_buff[1]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[10]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[10]  (
            .Z (_N7883),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[26]),
            .I2 (disp_buff[2]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[11]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[11]  (
            .Z (_N7884),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[27]),
            .I2 (disp_buff[3]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[12]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[12]  (
            .Z (_N7885),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[28]),
            .I2 (disp_buff[4]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[13]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[13]  (
            .Z (_N7886),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[29]),
            .I2 (disp_buff[5]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[14]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[14]  (
            .Z (_N7887),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[30]),
            .I2 (disp_buff[6]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* \N492_19[15]  */ #(
            .INIT(16'b0101000001000100))
        \N492_19[15]  (
            .Z (_N7888),
            .I0 (pix_cnt[1]),
            .I1 (disp_buff[31]),
            .I2 (disp_buff[7]),
            .I3 (pix_cnt[0]));
	// LUT = (~I0&I1&~I3)|(~I0&I2&I3) ;

    GTP_LUT5M /* \N492_22[0]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[0]  (
            .Z (_N7921),
            .I0 (disp_buff[152]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[224]),
            .I3 (disp_buff[200]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[176]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[1]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[1]  (
            .Z (_N7922),
            .I0 (disp_buff[153]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[225]),
            .I3 (disp_buff[201]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[177]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[2]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[2]  (
            .Z (_N7923),
            .I0 (disp_buff[154]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[226]),
            .I3 (disp_buff[202]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[178]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[3]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[3]  (
            .Z (_N7924),
            .I0 (disp_buff[155]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[227]),
            .I3 (disp_buff[203]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[179]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[4]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[4]  (
            .Z (_N7925),
            .I0 (disp_buff[156]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[228]),
            .I3 (disp_buff[204]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[180]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[5]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[5]  (
            .Z (_N7926),
            .I0 (disp_buff[157]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[229]),
            .I3 (disp_buff[205]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[181]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[6]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[6]  (
            .Z (_N7927),
            .I0 (disp_buff[158]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[230]),
            .I3 (disp_buff[206]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[182]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[7]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[7]  (
            .Z (_N7928),
            .I0 (disp_buff[159]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[231]),
            .I3 (disp_buff[207]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[183]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[8]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[8]  (
            .Z (_N7929),
            .I0 (disp_buff[144]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[216]),
            .I3 (disp_buff[192]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[168]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[9]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[9]  (
            .Z (_N7930),
            .I0 (disp_buff[145]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[217]),
            .I3 (disp_buff[193]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[169]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[10]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[10]  (
            .Z (_N7931),
            .I0 (disp_buff[146]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[218]),
            .I3 (disp_buff[194]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[170]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[11]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[11]  (
            .Z (_N7932),
            .I0 (disp_buff[147]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[219]),
            .I3 (disp_buff[195]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[171]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[12]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[12]  (
            .Z (_N7933),
            .I0 (disp_buff[148]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[220]),
            .I3 (disp_buff[196]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[172]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[13]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[13]  (
            .Z (_N7934),
            .I0 (disp_buff[149]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[221]),
            .I3 (disp_buff[197]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[173]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[14]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[14]  (
            .Z (_N7935),
            .I0 (disp_buff[150]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[222]),
            .I3 (disp_buff[198]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[174]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_22[15]  */ #(
            .INIT(32'b10111011100010001011100010111000))
        \N492_22[15]  (
            .Z (_N7936),
            .I0 (disp_buff[151]),
            .I1 (pix_cnt[1]),
            .I2 (disp_buff[223]),
            .I3 (disp_buff[199]),
            .I4 (pix_cnt[0]),
            .ID (disp_buff[175]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* \N492_25[0]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[0]  (
            .Z (N492[0]),
            .I0 (_N7825),
            .I1 (_N7921),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7873));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N492_25[1]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[1]  (
            .Z (N492[1]),
            .I0 (_N7826),
            .I1 (_N7922),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7874));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N492_25[2]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[2]  (
            .Z (N492[2]),
            .I0 (_N7827),
            .I1 (_N7923),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7875));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[3]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[3]  (
            .Z (N492[3]),
            .I0 (_N7828),
            .I1 (_N7924),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7876));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[4]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[4]  (
            .Z (N492[4]),
            .I0 (_N7829),
            .I1 (_N7925),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7877));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[5]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[5]  (
            .Z (N492[5]),
            .I0 (_N7830),
            .I1 (_N7926),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7878));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[6]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[6]  (
            .Z (N492[6]),
            .I0 (_N7831),
            .I1 (_N7927),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7879));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[7]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[7]  (
            .Z (N492[7]),
            .I0 (_N7832),
            .I1 (_N7928),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7880));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[8]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[8]  (
            .Z (N354[0]),
            .I0 (_N7833),
            .I1 (_N7929),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7881));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[9]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[9]  (
            .Z (N354[1]),
            .I0 (_N7834),
            .I1 (_N7930),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7882));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N492_25[10]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[10]  (
            .Z (N354[2]),
            .I0 (_N7835),
            .I1 (_N7931),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7883));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[11]  */ #(
            .INIT(32'b00001010111111111010110011111111))
        \N492_25[11]  (
            .Z (N354[3]),
            .I0 (_N7836),
            .I1 (_N7932),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7884));
	// LUT = (I1&~I2&~I4)|(ID&I2&~I4)|(I0&~I2&I4)|(~I3) ;

    GTP_LUT5M /* \N492_25[12]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[12]  (
            .Z (N354[4]),
            .I0 (_N7837),
            .I1 (_N7933),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7885));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N492_25[13]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[13]  (
            .Z (N354[5]),
            .I0 (_N7838),
            .I1 (_N7934),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7886));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N492_25[14]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[14]  (
            .Z (N354[6]),
            .I0 (_N7839),
            .I1 (_N7935),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7887));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N492_25[15]  */ #(
            .INIT(32'b00001010000000001010110000000000))
        \N492_25[15]  (
            .Z (N354[7]),
            .I0 (_N7840),
            .I1 (_N7936),
            .I2 (pix_cnt[3]),
            .I3 (de_out),
            .I4 (pix_cnt[2]),
            .ID (_N7888));
	// LUT = (I1&~I2&I3&~I4)|(ID&I2&I3&~I4)|(I0&~I2&I3&I4) ;

    GTP_LUT4 /* N505_3 */ #(
            .INIT(16'b0000000000100000))
        N505_3 (
            .Z (N512[0]),
            .I0 (ddr_init_done),
            .I1 (ddr_rbusy),
            .I2 (_72xx_init_done),
            .I3 (wr_full));
	// LUT = I0&~I1&I2&~I3 ;

    GTP_DFF_R /* \b_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[0]  (
            .Q (b_out[0]),
            .CLK (pix_clk),
            .D (N354[0]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[1]  (
            .Q (b_out[1]),
            .CLK (pix_clk),
            .D (N354[1]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[2]  (
            .Q (b_out[2]),
            .CLK (pix_clk),
            .D (N354[2]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[3]  (
            .Q (b_out[3]),
            .CLK (pix_clk),
            .D (N354[3]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[4]  (
            .Q (b_out[4]),
            .CLK (pix_clk),
            .D (N354[4]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[5]  (
            .Q (b_out[5]),
            .CLK (pix_clk),
            .D (N354[5]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[6]  (
            .Q (b_out[6]),
            .CLK (pix_clk),
            .D (N354[6]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \b_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \b_out[7]  (
            .Q (b_out[7]),
            .CLK (pix_clk),
            .D (N354[7]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_RE /* \buff1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[0]  (
            .Q (disp_buff[0]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[0]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[1]  (
            .Q (disp_buff[1]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[1]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[2]  (
            .Q (disp_buff[2]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[2]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[3]  (
            .Q (disp_buff[3]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[3]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[4]  (
            .Q (disp_buff[4]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[4]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[5]  (
            .Q (disp_buff[5]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[5]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[6]  (
            .Q (disp_buff[6]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[6]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[7]  (
            .Q (disp_buff[7]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[7]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[8]  (
            .Q (disp_buff[8]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[8]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[9]  (
            .Q (disp_buff[9]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[9]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[10]  (
            .Q (disp_buff[10]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[10]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[11]  (
            .Q (disp_buff[11]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[11]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[12]  (
            .Q (disp_buff[12]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[12]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[13]  (
            .Q (disp_buff[13]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[13]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[14]  (
            .Q (disp_buff[14]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[14]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[15]  (
            .Q (disp_buff[15]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[15]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[16]  (
            .Q (disp_buff[16]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[16]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[17]  (
            .Q (disp_buff[17]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[17]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[18]  (
            .Q (disp_buff[18]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[18]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[19]  (
            .Q (disp_buff[19]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[19]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[20]  (
            .Q (disp_buff[20]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[20]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[21]  (
            .Q (disp_buff[21]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[21]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[22]  (
            .Q (disp_buff[22]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[22]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[23]  (
            .Q (disp_buff[23]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[23]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[24]  (
            .Q (disp_buff[24]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[24]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[25]  (
            .Q (disp_buff[25]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[25]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[26]  (
            .Q (disp_buff[26]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[26]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[27]  (
            .Q (disp_buff[27]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[27]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[28]  (
            .Q (disp_buff[28]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[28]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[29]  (
            .Q (disp_buff[29]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[29]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[30]  (
            .Q (disp_buff[30]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[30]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[31]  (
            .Q (disp_buff[31]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[31]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[32]  (
            .Q (disp_buff[32]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[32]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[33]  (
            .Q (disp_buff[33]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[33]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[34]  (
            .Q (disp_buff[34]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[34]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[35]  (
            .Q (disp_buff[35]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[35]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[36]  (
            .Q (disp_buff[36]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[36]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[37]  (
            .Q (disp_buff[37]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[37]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[38]  (
            .Q (disp_buff[38]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[38]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[39]  (
            .Q (disp_buff[39]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[39]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[40]  (
            .Q (disp_buff[40]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[40]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[41]  (
            .Q (disp_buff[41]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[41]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[42]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[42]  (
            .Q (disp_buff[42]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[42]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[43]  (
            .Q (disp_buff[43]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[43]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[44]  (
            .Q (disp_buff[44]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[44]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[45]  (
            .Q (disp_buff[45]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[45]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[46]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[46]  (
            .Q (disp_buff[46]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[46]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[47]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[47]  (
            .Q (disp_buff[47]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[47]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[48]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[48]  (
            .Q (disp_buff[48]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[48]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[49]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[49]  (
            .Q (disp_buff[49]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[49]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[50]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[50]  (
            .Q (disp_buff[50]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[50]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[51]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[51]  (
            .Q (disp_buff[51]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[51]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[52]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[52]  (
            .Q (disp_buff[52]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[52]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[53]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[53]  (
            .Q (disp_buff[53]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[53]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[54]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[54]  (
            .Q (disp_buff[54]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[54]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[55]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[55]  (
            .Q (disp_buff[55]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[55]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[56]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[56]  (
            .Q (disp_buff[56]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[56]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[57]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[57]  (
            .Q (disp_buff[57]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[57]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[58]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[58]  (
            .Q (disp_buff[58]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[58]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[59]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[59]  (
            .Q (disp_buff[59]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[59]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[60]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[60]  (
            .Q (disp_buff[60]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[60]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[61]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[61]  (
            .Q (disp_buff[61]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[61]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[62]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[62]  (
            .Q (disp_buff[62]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[62]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[63]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[63]  (
            .Q (disp_buff[63]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[63]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[64]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[64]  (
            .Q (disp_buff[64]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[64]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[65]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[65]  (
            .Q (disp_buff[65]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[65]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[66]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[66]  (
            .Q (disp_buff[66]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[66]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[67]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[67]  (
            .Q (disp_buff[67]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[67]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[68]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[68]  (
            .Q (disp_buff[68]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[68]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[69]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[69]  (
            .Q (disp_buff[69]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[69]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[70]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[70]  (
            .Q (disp_buff[70]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[70]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[71]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[71]  (
            .Q (disp_buff[71]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[71]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[72]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[72]  (
            .Q (disp_buff[72]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[72]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[73]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[73]  (
            .Q (disp_buff[73]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[73]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[74]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[74]  (
            .Q (disp_buff[74]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[74]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[75]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[75]  (
            .Q (disp_buff[75]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[75]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[76]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[76]  (
            .Q (disp_buff[76]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[76]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[77]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[77]  (
            .Q (disp_buff[77]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[77]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[78]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[78]  (
            .Q (disp_buff[78]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[78]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[79]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[79]  (
            .Q (disp_buff[79]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[79]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[80]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[80]  (
            .Q (disp_buff[80]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[80]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[81]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[81]  (
            .Q (disp_buff[81]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[81]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[82]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[82]  (
            .Q (disp_buff[82]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[82]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[83]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[83]  (
            .Q (disp_buff[83]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[83]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[84]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[84]  (
            .Q (disp_buff[84]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[84]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[85]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[85]  (
            .Q (disp_buff[85]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[85]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[86]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[86]  (
            .Q (disp_buff[86]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[86]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[87]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[87]  (
            .Q (disp_buff[87]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[87]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[88]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[88]  (
            .Q (disp_buff[88]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[88]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[89]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[89]  (
            .Q (disp_buff[89]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[89]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[90]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[90]  (
            .Q (disp_buff[90]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[90]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[91]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[91]  (
            .Q (disp_buff[91]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[91]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[92]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[92]  (
            .Q (disp_buff[92]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[92]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[93]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[93]  (
            .Q (disp_buff[93]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[93]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[94]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[94]  (
            .Q (disp_buff[94]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[94]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[95]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[95]  (
            .Q (disp_buff[95]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[95]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[96]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[96]  (
            .Q (disp_buff[96]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[96]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[97]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[97]  (
            .Q (disp_buff[97]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[97]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[98]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[98]  (
            .Q (disp_buff[98]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[98]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[99]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[99]  (
            .Q (disp_buff[99]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[99]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[100]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[100]  (
            .Q (disp_buff[100]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[100]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[101]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[101]  (
            .Q (disp_buff[101]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[101]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[102]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[102]  (
            .Q (disp_buff[102]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[102]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[103]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[103]  (
            .Q (disp_buff[103]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[103]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[104]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[104]  (
            .Q (disp_buff[104]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[104]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[105]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[105]  (
            .Q (disp_buff[105]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[105]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[106]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[106]  (
            .Q (disp_buff[106]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[106]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[107]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[107]  (
            .Q (disp_buff[107]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[107]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[108]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[108]  (
            .Q (disp_buff[108]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[108]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[109]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[109]  (
            .Q (disp_buff[109]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[109]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[110]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[110]  (
            .Q (disp_buff[110]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[110]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[111]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[111]  (
            .Q (disp_buff[111]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[111]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[112]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[112]  (
            .Q (disp_buff[112]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[112]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[113]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[113]  (
            .Q (disp_buff[113]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[113]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[114]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[114]  (
            .Q (disp_buff[114]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[114]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[115]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[115]  (
            .Q (disp_buff[115]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[115]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[116]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[116]  (
            .Q (disp_buff[116]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[116]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[117]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[117]  (
            .Q (disp_buff[117]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[117]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[118]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[118]  (
            .Q (disp_buff[118]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[118]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[119]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[119]  (
            .Q (disp_buff[119]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[119]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[120]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[120]  (
            .Q (disp_buff[120]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[120]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[121]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[121]  (
            .Q (disp_buff[121]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[121]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[122]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[122]  (
            .Q (disp_buff[122]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[122]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[123]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[123]  (
            .Q (disp_buff[123]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[123]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[124]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[124]  (
            .Q (disp_buff[124]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[124]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[125]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[125]  (
            .Q (disp_buff[125]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[125]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[126]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[126]  (
            .Q (disp_buff[126]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[126]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[127]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[127]  (
            .Q (disp_buff[127]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[127]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[128]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[128]  (
            .Q (disp_buff[128]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[128]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[129]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[129]  (
            .Q (disp_buff[129]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[129]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[130]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[130]  (
            .Q (disp_buff[130]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[130]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[131]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[131]  (
            .Q (disp_buff[131]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[131]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[132]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[132]  (
            .Q (disp_buff[132]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[132]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[133]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[133]  (
            .Q (disp_buff[133]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[133]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[134]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[134]  (
            .Q (disp_buff[134]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[134]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[135]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[135]  (
            .Q (disp_buff[135]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[135]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[136]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[136]  (
            .Q (disp_buff[136]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[136]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[137]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[137]  (
            .Q (disp_buff[137]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[137]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[138]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[138]  (
            .Q (disp_buff[138]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[138]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[139]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[139]  (
            .Q (disp_buff[139]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[139]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[140]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[140]  (
            .Q (disp_buff[140]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[140]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[141]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[141]  (
            .Q (disp_buff[141]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[141]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[142]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[142]  (
            .Q (disp_buff[142]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[142]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[143]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[143]  (
            .Q (disp_buff[143]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[143]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[144]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[144]  (
            .Q (disp_buff[144]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[144]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[145]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[145]  (
            .Q (disp_buff[145]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[145]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[146]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[146]  (
            .Q (disp_buff[146]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[146]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[147]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[147]  (
            .Q (disp_buff[147]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[147]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[148]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[148]  (
            .Q (disp_buff[148]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[148]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[149]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[149]  (
            .Q (disp_buff[149]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[149]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[150]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[150]  (
            .Q (disp_buff[150]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[150]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[151]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[151]  (
            .Q (disp_buff[151]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[151]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[152]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[152]  (
            .Q (disp_buff[152]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[152]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[153]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[153]  (
            .Q (disp_buff[153]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[153]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[154]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[154]  (
            .Q (disp_buff[154]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[154]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[155]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[155]  (
            .Q (disp_buff[155]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[155]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[156]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[156]  (
            .Q (disp_buff[156]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[156]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[157]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[157]  (
            .Q (disp_buff[157]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[157]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[158]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[158]  (
            .Q (disp_buff[158]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[158]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[159]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[159]  (
            .Q (disp_buff[159]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[159]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[160]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[160]  (
            .Q (disp_buff[160]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[160]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[161]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[161]  (
            .Q (disp_buff[161]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[161]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[162]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[162]  (
            .Q (disp_buff[162]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[162]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[163]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[163]  (
            .Q (disp_buff[163]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[163]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[164]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[164]  (
            .Q (disp_buff[164]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[164]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[165]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[165]  (
            .Q (disp_buff[165]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[165]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[166]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[166]  (
            .Q (disp_buff[166]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[166]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[167]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[167]  (
            .Q (disp_buff[167]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[167]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[168]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[168]  (
            .Q (disp_buff[168]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[168]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[169]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[169]  (
            .Q (disp_buff[169]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[169]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[170]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[170]  (
            .Q (disp_buff[170]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[170]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[171]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[171]  (
            .Q (disp_buff[171]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[171]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[172]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[172]  (
            .Q (disp_buff[172]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[172]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[173]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[173]  (
            .Q (disp_buff[173]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[173]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[174]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[174]  (
            .Q (disp_buff[174]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[174]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[175]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[175]  (
            .Q (disp_buff[175]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[175]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[176]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[176]  (
            .Q (disp_buff[176]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[176]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[177]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[177]  (
            .Q (disp_buff[177]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[177]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[178]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[178]  (
            .Q (disp_buff[178]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[178]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[179]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[179]  (
            .Q (disp_buff[179]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[179]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[180]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[180]  (
            .Q (disp_buff[180]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[180]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[181]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[181]  (
            .Q (disp_buff[181]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[181]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[182]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[182]  (
            .Q (disp_buff[182]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[182]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[183]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[183]  (
            .Q (disp_buff[183]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[183]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[184]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[184]  (
            .Q (disp_buff[184]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[184]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[185]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[185]  (
            .Q (disp_buff[185]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[185]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[186]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[186]  (
            .Q (disp_buff[186]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[186]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[187]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[187]  (
            .Q (disp_buff[187]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[187]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[188]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[188]  (
            .Q (disp_buff[188]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[188]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[189]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[189]  (
            .Q (disp_buff[189]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[189]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[190]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[190]  (
            .Q (disp_buff[190]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[190]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[191]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[191]  (
            .Q (disp_buff[191]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[191]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[192]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[192]  (
            .Q (disp_buff[192]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[192]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[193]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[193]  (
            .Q (disp_buff[193]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[193]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[194]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[194]  (
            .Q (disp_buff[194]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[194]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[195]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[195]  (
            .Q (disp_buff[195]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[195]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[196]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[196]  (
            .Q (disp_buff[196]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[196]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[197]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[197]  (
            .Q (disp_buff[197]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[197]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[198]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[198]  (
            .Q (disp_buff[198]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[198]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[199]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[199]  (
            .Q (disp_buff[199]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[199]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[200]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[200]  (
            .Q (disp_buff[200]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[200]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[201]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[201]  (
            .Q (disp_buff[201]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[201]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[202]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[202]  (
            .Q (disp_buff[202]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[202]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[203]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[203]  (
            .Q (disp_buff[203]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[203]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[204]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[204]  (
            .Q (disp_buff[204]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[204]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[205]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[205]  (
            .Q (disp_buff[205]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[205]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[206]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[206]  (
            .Q (disp_buff[206]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[206]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[207]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[207]  (
            .Q (disp_buff[207]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[207]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[208]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[208]  (
            .Q (disp_buff[208]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[208]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[209]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[209]  (
            .Q (disp_buff[209]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[209]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[210]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[210]  (
            .Q (disp_buff[210]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[210]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[211]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[211]  (
            .Q (disp_buff[211]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[211]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[212]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[212]  (
            .Q (disp_buff[212]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[212]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[213]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[213]  (
            .Q (disp_buff[213]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[213]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[214]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[214]  (
            .Q (disp_buff[214]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[214]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[215]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[215]  (
            .Q (disp_buff[215]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[215]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[216]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[216]  (
            .Q (disp_buff[216]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[216]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[217]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[217]  (
            .Q (disp_buff[217]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[217]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[218]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[218]  (
            .Q (disp_buff[218]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[218]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[219]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[219]  (
            .Q (disp_buff[219]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[219]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[220]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[220]  (
            .Q (disp_buff[220]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[220]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[221]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[221]  (
            .Q (disp_buff[221]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[221]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[222]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[222]  (
            .Q (disp_buff[222]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[222]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[223]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[223]  (
            .Q (disp_buff[223]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[223]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[224]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[224]  (
            .Q (disp_buff[224]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[224]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[225]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[225]  (
            .Q (disp_buff[225]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[225]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[226]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[226]  (
            .Q (disp_buff[226]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[226]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[227]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[227]  (
            .Q (disp_buff[227]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[227]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[228]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[228]  (
            .Q (disp_buff[228]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[228]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[229]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[229]  (
            .Q (disp_buff[229]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[229]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[230]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[230]  (
            .Q (disp_buff[230]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[230]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[231]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[231]  (
            .Q (disp_buff[231]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[231]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[232]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[232]  (
            .Q (disp_buff[232]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[232]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[233]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[233]  (
            .Q (disp_buff[233]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[233]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[234]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[234]  (
            .Q (disp_buff[234]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[234]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[235]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[235]  (
            .Q (disp_buff[235]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[235]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[236]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[236]  (
            .Q (disp_buff[236]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[236]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[237]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[237]  (
            .Q (disp_buff[237]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[237]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[238]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[238]  (
            .Q (disp_buff[238]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[238]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    GTP_DFF_RE /* \buff1[239]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \buff1[239]  (
            .Q (disp_buff[239]),
            .CE (N358),
            .CLK (pix_clk),
            .D (fifo_rdata[239]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:269

    PIX_BUFF buff_fifo (
            .rd_data (fifo_rdata),
            .wr_data ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, fifo_wdata[6], 1'bz, 1'bz, 1'bz, fifo_wdata[2], 1'bz, 1'bz}),
            .wr_full (wr_full),
            .\hdmi_out_inst/N8_1  (N8_1),
            .rd_clk (pix_clk),
            .rd_en (rd_en),
            .rd_rst (N85),
            .wr_clk (ddr_clk),
            .wr_en (wr_en),
            .wr_rst (N35));
	// ../source/HDMI/hdmi_out.v:202

    cnt_once_1 cnt_fifo_wr (
            .cnt (f_wr_cnt),
            .clk (ddr_clk),
            .en (cur_state_2),
            .rstn (rstn));
	// ../source/HDMI/hdmi_out.v:185

    GTP_DFF_S /* cur_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        cur_state_0_vname (
            .Q (cur_state_0),
            .CLK (ddr_clk),
            .D (_N238),
            .S (N35));
    // defparam cur_state_0_vname.orig_name = cur_state_0;
	// ../source/HDMI/hdmi_out.v:218

    GTP_DFF_R /* cur_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cur_state_1_vname (
            .Q (cur_state_1),
            .CLK (ddr_clk),
            .D (_N241),
            .R (N35));
    // defparam cur_state_1_vname.orig_name = cur_state_1;
	// ../source/HDMI/hdmi_out.v:218

    GTP_DFF_R /* cur_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cur_state_2_vname (
            .Q (cur_state_2),
            .CLK (ddr_clk),
            .D (_N244),
            .R (N35));
    // defparam cur_state_2_vname.orig_name = cur_state_2;
	// ../source/HDMI/hdmi_out.v:218

    GTP_LUT4 /* \cur_state_fsm[2:0]_3  */ #(
            .INIT(16'b1000100011111000))
        \cur_state_fsm[2:0]_3  (
            .Z (_N238),
            .I0 (cur_state_2),
            .I1 (f_wr_cnt[2]),
            .I2 (cur_state_0),
            .I3 (N512[0]));
	// LUT = (I2&~I3)|(I0&I1) ;
	// ../source/HDMI/hdmi_out.v:218

    GTP_LUT5 /* \cur_state_fsm[2:0]_6  */ #(
            .INIT(32'b11110100111111000100010011001100))
        \cur_state_fsm[2:0]_6  (
            .Z (_N241),
            .I0 (led[0]),
            .I1 (cur_state_1),
            .I2 (cur_state_0),
            .I3 (rdata_valid),
            .I4 (N512[0]));
	// LUT = (I1&~I3)|(~I0&I1)|(I2&I4) ;
	// ../source/HDMI/hdmi_out.v:218

    GTP_LUT5 /* \cur_state_fsm[2:0]_9  */ #(
            .INIT(32'b10001111000011111000100000000000))
        \cur_state_fsm[2:0]_9  (
            .Z (_N244),
            .I0 (led[0]),
            .I1 (cur_state_1),
            .I2 (f_wr_cnt[2]),
            .I3 (rdata_valid),
            .I4 (cur_state_2));
	// LUT = (~I2&I4)|(I0&I1&I3) ;
	// ../source/HDMI/hdmi_out.v:218

    GTP_DFF_RE /* \ddr_rd_adr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[5]  (
            .Q (ddr_rd_adr[5]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N229),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[6]  (
            .Q (ddr_rd_adr[6]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[6]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[7]  (
            .Q (ddr_rd_adr[7]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[7]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[8]  (
            .Q (ddr_rd_adr[8]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[8]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[9]  (
            .Q (ddr_rd_adr[9]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[9]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[10]  (
            .Q (ddr_rd_adr[10]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[10]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[11]  (
            .Q (ddr_rd_adr[11]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[11]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[12]  (
            .Q (ddr_rd_adr[12]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[12]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[13]  (
            .Q (ddr_rd_adr[13]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[13]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[14]  (
            .Q (ddr_rd_adr[14]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[14]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[15]  (
            .Q (ddr_rd_adr[15]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[15]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[16]  (
            .Q (ddr_rd_adr[16]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[16]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[17]  (
            .Q (ddr_rd_adr[17]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[17]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[18]  (
            .Q (ddr_rd_adr[18]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[18]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[19]  (
            .Q (ddr_rd_adr[19]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[19]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[20]  (
            .Q (ddr_rd_adr[20]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[20]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[21]  (
            .Q (ddr_rd_adr[21]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[21]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[22]  (
            .Q (ddr_rd_adr[22]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[22]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[23]  (
            .Q (ddr_rd_adr[23]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[23]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[24]  (
            .Q (ddr_rd_adr[24]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[24]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[25]  (
            .Q (ddr_rd_adr[25]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[25]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[26]  (
            .Q (ddr_rd_adr[26]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[26]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_RE /* \ddr_rd_adr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddr_rd_adr[27]  (
            .Q (ddr_rd_adr[27]),
            .CE (N224),
            .CLK (ddr_clk),
            .D (N508[27]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:157

    GTP_DFF_E /* \fifo_wdata[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_wdata[2]  (
            .Q (fifo_wdata[2]),
            .CE (N284),
            .CLK (ddr_clk),
            .D (N35));
	// ../source/HDMI/hdmi_out.v:105

    GTP_DFF_E /* \fifo_wdata[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_wdata[6]  (
            .Q (fifo_wdata[6]),
            .CE (N284),
            .CLK (ddr_clk),
            .D (rstn));
	// ../source/HDMI/hdmi_out.v:105

    GTP_DFF_R /* \g_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[0]  (
            .Q (g_out[0]),
            .CLK (pix_clk),
            .D (N492[0]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[1]  (
            .Q (g_out[1]),
            .CLK (pix_clk),
            .D (N492[1]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[2]  (
            .Q (g_out[2]),
            .CLK (pix_clk),
            .D (N492[2]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[3]  (
            .Q (g_out[3]),
            .CLK (pix_clk),
            .D (N492[3]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[4]  (
            .Q (g_out[4]),
            .CLK (pix_clk),
            .D (N492[4]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[5]  (
            .Q (g_out[5]),
            .CLK (pix_clk),
            .D (N492[5]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[6]  (
            .Q (g_out[6]),
            .CLK (pix_clk),
            .D (N492[6]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    GTP_DFF_R /* \g_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \g_out[7]  (
            .Q (g_out[7]),
            .CLK (pix_clk),
            .D (N492[7]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:319

    hv_cnt hv_cnt_inst (
            .de_out (de_out),
            .hs_out (hs_out),
            .vs_out (vs_out),
            ._72xx_init_done (_72xx_init_done),
            .clk (pix_clk),
            .ddr_init_done (ddr_init_done),
            .rstn (rstn));
	// ../source/HDMI/hdmi_out.v:192

    GTP_DFF_RE /* \pix_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pix_cnt[0]  (
            .Q (pix_cnt[0]),
            .CE (de_out),
            .CLK (pix_clk),
            .D (N99[0]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:230

    GTP_DFF_RE /* \pix_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pix_cnt[1]  (
            .Q (pix_cnt[1]),
            .CE (de_out),
            .CLK (pix_clk),
            .D (N100[1]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:230

    GTP_DFF_RE /* \pix_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pix_cnt[2]  (
            .Q (pix_cnt[2]),
            .CE (de_out),
            .CLK (pix_clk),
            .D (N99[2]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:230

    GTP_DFF_RE /* \pix_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pix_cnt[3]  (
            .Q (pix_cnt[3]),
            .CE (de_out),
            .CLK (pix_clk),
            .D (N100[3]),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:230

    GTP_DFF /* \r_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[0]  (
            .Q (r_out[0]),
            .CLK (pix_clk),
            .D (\r_out[0]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[0]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[0]_1_vname  (
            .Z (\r_out[0]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7006),
            .I4 (_N7046));
    // defparam \r_out[0]_1_vname .orig_name = \r_out[0]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF /* \r_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[1]  (
            .Q (r_out[1]),
            .CLK (pix_clk),
            .D (\r_out[1]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[1]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[1]_1_vname  (
            .Z (\r_out[1]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7007),
            .I4 (_N7047));
    // defparam \r_out[1]_1_vname .orig_name = \r_out[1]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF /* \r_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[2]  (
            .Q (r_out[2]),
            .CLK (pix_clk),
            .D (\r_out[2]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[2]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[2]_1_vname  (
            .Z (\r_out[2]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7008),
            .I4 (_N7048));
    // defparam \r_out[2]_1_vname .orig_name = \r_out[2]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF /* \r_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[3]  (
            .Q (r_out[3]),
            .CLK (pix_clk),
            .D (\r_out[3]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[3]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[3]_1_vname  (
            .Z (\r_out[3]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7009),
            .I4 (_N7049));
    // defparam \r_out[3]_1_vname .orig_name = \r_out[3]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF /* \r_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[4]  (
            .Q (r_out[4]),
            .CLK (pix_clk),
            .D (\r_out[4]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[4]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[4]_1_vname  (
            .Z (\r_out[4]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7010),
            .I4 (_N7050));
    // defparam \r_out[4]_1_vname .orig_name = \r_out[4]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF /* \r_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[5]  (
            .Q (r_out[5]),
            .CLK (pix_clk),
            .D (\r_out[5]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[5]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[5]_1_vname  (
            .Z (\r_out[5]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7011),
            .I4 (_N7051));
    // defparam \r_out[5]_1_vname .orig_name = \r_out[5]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF /* \r_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[6]  (
            .Q (r_out[6]),
            .CLK (pix_clk),
            .D (\r_out[6]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[6]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[6]_1_vname  (
            .Z (\r_out[6]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7012),
            .I4 (_N7052));
    // defparam \r_out[6]_1_vname .orig_name = \r_out[6]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_LUT4 /* \r_out[7:0]_or_2  */ #(
            .INIT(16'b0001111100000000))
        \r_out[7:0]_or_2  (
            .Z (_N64170),
            .I0 (pix_cnt[1]),
            .I1 (pix_cnt[2]),
            .I2 (pix_cnt[3]),
            .I3 (de_out));
	// LUT = (~I2&I3)|(~I0&~I1&I3) ;

    GTP_DFF /* \r_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \r_out[7]  (
            .Q (r_out[7]),
            .CLK (pix_clk),
            .D (\r_out[7]_1 ));
	// ../source/HDMI/hdmi_out.v:319

    GTP_LUT5 /* \r_out[7]_1  */ #(
            .INIT(32'b10100000001000001000000000000000))
        \r_out[7]_1_vname  (
            .Z (\r_out[7]_1 ),
            .I0 (rstn),
            .I1 (pix_cnt[2]),
            .I2 (_N64170),
            .I3 (_N7013),
            .I4 (_N7053));
    // defparam \r_out[7]_1_vname .orig_name = \r_out[7]_1 ;
	// LUT = (I0&~I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_DFF_R /* rd_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_en_vname (
            .Q (rd_en),
            .CLK (pix_clk),
            .D (N107),
            .R (N35));
    // defparam rd_en_vname.orig_name = rd_en;
	// ../source/HDMI/hdmi_out.v:253

    GTP_DFF_R /* rd_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_req (
            .Q (led[0]),
            .CLK (ddr_clk),
            .D (cur_state_1),
            .R (N35));
	// ../source/HDMI/hdmi_out.v:140

    GTP_DFF_R /* sel_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        sel_r_vname (
            .Q (sel_r),
            .CLK (pix_clk),
            .D (_N61972),
            .R (N35));
    // defparam sel_r_vname.orig_name = sel_r;
	// ../source/HDMI/hdmi_out.v:298

    GTP_LUT3 /* sel_r_ce_mux */ #(
            .INIT(8'b01101100))
        sel_r_ce_mux (
            .Z (_N61972),
            .I0 (de_out),
            .I1 (sel_r),
            .I2 (N249));
	// LUT = (I1&~I2)|(~I0&I1)|(I0&~I1&I2) ;

    GTP_DFF_R /* wr_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_en_vname (
            .Q (wr_en),
            .CLK (ddr_clk),
            .D (N226),
            .R (N35));
    // defparam wr_en_vname.orig_name = wr_en;
	// ../source/HDMI/hdmi_out.v:124


endmodule


module iic_dri
(
    input [15:0] addr,
    input [7:0] data_in,
    input _N0,
    input clk,
    input pluse,
    input rstn,
    input w_r,
    output [7:0] data_out,
    output N0,
    output N0_1,
    output N80,
    output busy,
    output byte_over,
    output scl,
    output sda_out,
    output sda_out_en
);
    wire [20:0] N8;
    wire [26:0] N63;
    wire [26:0] N64;
    wire N72;
    wire N73;
    wire N132;
    wire [4:0] \N136.co ;
    wire N151;
    wire N165;
    wire [2:0] N194;
    wire [3:0] N212;
    wire N434;
    wire N445;
    wire N460;
    wire [7:0] N461;
    wire N493;
    wire N498;
    wire N499;
    wire N504;
    wire [6:0] N519;
    wire _N2;
    wire _N4;
    wire _N7;
    wire _N9;
    wire _N15;
    wire _N18;
    wire _N24;
    wire _N27;
    wire _N33;
    wire _N6947;
    wire _N6948;
    wire _N6949;
    wire _N7064;
    wire _N7067;
    wire _N11479;
    wire _N11481;
    wire _N12146;
    wire _N12152;
    wire _N12157;
    wire _N12163;
    wire _N12168;
    wire _N45396;
    wire _N45400;
    wire _N45417;
    wire _N58065;
    wire _N58066;
    wire _N58573;
    wire _N61809;
    wire _N61811;
    wire _N61812;
    wire _N61813;
    wire _N61820;
    wire _N61975;
    wire _N62063;
    wire _N62093;
    wire _N62123;
    wire dsu;
    wire [20:0] fre_cnt;
    wire full_cycle;
    wire half_cycle;
    wire pluse_1d;
    wire pluse_2d;
    wire pluse_3d;
    wire [7:0] receiv_data;
    wire [7:0] send_data;
    wire start;
    wire start_en;
    wire start_h;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire [2:0] trans_bit;
    wire [3:0] trans_byte;
    wire [3:0] trans_byte_max;
    wire trans_en;
    wire [26:0] twr_cnt;
    wire twr_en;
    wire w_r_1d;
    wire w_r_2d;

    GTP_LUT1 /* N0 */ #(
            .INIT(2'b01))
        N0_vname (
            .Z (N0),
            .I0 (rstn));
    // defparam N0_vname.orig_name = N0;
	// LUT = ~I0 ;

    GTP_INV N0_1_vname (
            .Z (N0_1),
            .I (rstn));
    // defparam N0_1_vname.orig_name = N0_1;

    GTP_LUT2 /* N8_sum1 */ #(
            .INIT(4'b0110))
        N8_sum1 (
            .Z (N8[1]),
            .I0 (fre_cnt[1]),
            .I1 (fre_cnt[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N8_sum2 */ #(
            .INIT(8'b01101010))
        N8_sum2 (
            .Z (N8[2]),
            .I0 (fre_cnt[2]),
            .I1 (fre_cnt[1]),
            .I2 (fre_cnt[0]));
	// LUT = (I0&~I2)|(I0&~I1)|(~I0&I1&I2) ;

    GTP_LUT4 /* N8_sum3 */ #(
            .INIT(16'b0110101010101010))
        N8_sum3 (
            .Z (N8[3]),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[0]));
	// LUT = (I0&~I3)|(I0&~I2)|(I0&~I1)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N8_sum4 */ #(
            .INIT(32'b01111111100000001111111100000000))
        N8_sum4 (
            .Z (N8[4]),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT2 /* N39 */ #(
            .INIT(4'b1000))
        N39 (
            .Z (start),
            .I0 (start_en),
            .I1 (full_cycle));
	// LUT = I0&I1 ;
	// ../source/HDMI/iic_dri.v:115

    GTP_LUT3 /* N63_sum2 */ #(
            .INIT(8'b01111000))
        N63_sum2 (
            .Z (N63[2]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[0]),
            .I2 (twr_cnt[2]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;

    GTP_LUT4 /* \N64[0]  */ #(
            .INIT(16'b0011001100010011))
        \N64[0]  (
            .Z (N64[0]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[0]),
            .I2 (twr_cnt[3]),
            .I3 (twr_cnt[2]));
	// LUT = (~I1&~I2)|(~I0&~I1)|(~I1&I3) ;
	// ../source/HDMI/iic_dri.v:202

    GTP_LUT4 /* \N64[1]  */ #(
            .INIT(16'b0110011001000110))
        \N64[1]  (
            .Z (N64[1]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[0]),
            .I2 (twr_cnt[3]),
            .I3 (twr_cnt[2]));
	// LUT = (~I0&I1)|(I0&~I1&~I2)|(I0&~I1&I3) ;
	// ../source/HDMI/iic_dri.v:202

    GTP_LUT4 /* \N64[2]  */ #(
            .INIT(16'b0111100011010000))
        \N64[2]  (
            .Z (N64[3]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[0]),
            .I2 (twr_cnt[3]),
            .I3 (twr_cnt[2]));
	// LUT = (~I0&I2)|(I1&I2&~I3)|(~I1&I2&I3)|(I0&I1&~I2&I3) ;
	// ../source/HDMI/iic_dri.v:202

    GTP_LUT5 /* N72 */ #(
            .INIT(32'b00000001001000000000000000000000))
        N72_vname (
            .Z (N72),
            .I0 (fre_cnt[0]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[3]));
    // defparam N72_vname.orig_name = N72;
	// LUT = (I0&~I1&I2&~I3&I4)|(~I0&~I1&~I2&I3&I4) ;
	// ../source/HDMI/iic_dri.v:224

    GTP_LUT1 /* N73 */ #(
            .INIT(2'b01))
        N73_vname (
            .Z (N73),
            .I0 (scl));
    // defparam N73_vname.orig_name = N73;
	// LUT = ~I0 ;

    GTP_LUT2 /* N80_0 */ #(
            .INIT(4'b1110))
        N80_0 (
            .Z (N80),
            .I0 (state_4),
            .I1 (state_3));
	// LUT = (I0)|(I1) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT2 /* N83_1 */ #(
            .INIT(4'b0001))
        N83_1 (
            .Z (sda_out_en),
            .I0 (state_4),
            .I1 (state_3));
	// LUT = ~I0&~I1 ;

    GTP_LUT5M /* N120_4 */ #(
            .INIT(32'b10111011100010001011100010111000))
        N120_4 (
            .Z (_N7064),
            .I0 (send_data[0]),
            .I1 (trans_bit[1]),
            .I2 (send_data[6]),
            .I3 (send_data[2]),
            .I4 (trans_bit[2]),
            .ID (send_data[4]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT5M /* N120_7 */ #(
            .INIT(32'b10111011100010001011100010111000))
        N120_7 (
            .Z (_N7067),
            .I0 (send_data[1]),
            .I1 (trans_bit[1]),
            .I2 (send_data[7]),
            .I3 (send_data[3]),
            .I4 (trans_bit[2]),
            .ID (send_data[5]));
	// LUT = (~I1&I2&~I4)|(ID&I1&~I4)|(~I1&I3&I4)|(I0&I1&I4) ;

    GTP_LUT1 /* N132 */ #(
            .INIT(2'b01))
        N132_vname (
            .Z (N132),
            .I0 (w_r_2d));
    // defparam N132_vname.orig_name = N132;
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N136.lt_0  */ #(
            .INIT(32'b00000010000000100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N136.lt_0  (
            .COUT (\N136.co [0] ),
            .Z (),
            .CIN (),
            .I0 (trans_byte_max[0]),
            .I1 (trans_byte[0]),
            .I2 (trans_byte[1]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I0&~I1&~I2 ;
	// CARRY = (1'b0) ? CIN : (I0&~I1&~I2) ;
	// ../source/HDMI/iic_dri.v:310

    GTP_LUT5CARRY /* \N136.lt_1  */ #(
            .INIT(32'b00000010000000100000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N136.lt_1  (
            .COUT (N519[6]),
            .Z (),
            .CIN (\N136.co [0] ),
            .I0 (trans_byte_max[2]),
            .I1 (trans_byte[2]),
            .I2 (trans_byte[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I0&~I1&~I2 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (I0&~I1&~I2) ;
	// ../source/HDMI/iic_dri.v:310

    GTP_LUT4 /* N165_1 */ #(
            .INIT(16'b1000000000000000))
        N165_1 (
            .Z (N519[5]),
            .I0 (trans_bit[2]),
            .I1 (trans_bit[1]),
            .I2 (trans_bit[0]),
            .I3 (dsu));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N165_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N165_5 (
            .Z (N165),
            .I0 (state_4),
            .I1 (trans_bit[2]),
            .I2 (trans_bit[1]),
            .I3 (trans_bit[0]),
            .I4 (half_cycle));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT1 /* N168_eq0_inv */ #(
            .INIT(2'b01))
        N168_eq0_inv (
            .Z (N212[0]),
            .I0 (trans_byte[0]));
	// LUT = ~I0 ;

    GTP_LUT2 /* N194_sum1 */ #(
            .INIT(4'b0110))
        N194_sum1 (
            .Z (N194[1]),
            .I0 (trans_bit[0]),
            .I1 (trans_bit[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N194_sum2 */ #(
            .INIT(8'b01111000))
        N194_sum2 (
            .Z (N194[2]),
            .I0 (trans_bit[1]),
            .I1 (trans_bit[0]),
            .I2 (trans_bit[2]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;

    GTP_LUT2 /* N212_sum1 */ #(
            .INIT(4'b0110))
        N212_sum1 (
            .Z (N212[1]),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N212_sum2 */ #(
            .INIT(8'b01111000))
        N212_sum2 (
            .Z (N212[2]),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[0]),
            .I2 (trans_byte[2]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;

    GTP_LUT4 /* N212_sum3 */ #(
            .INIT(16'b0111100011110000))
        N212_sum3 (
            .Z (N212[3]),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[0]),
            .I2 (trans_byte[3]),
            .I3 (trans_byte[2]));
	// LUT = (I2&~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2&I3) ;

    GTP_LUT1 /* N291 */ #(
            .INIT(2'b01))
        N291 (
            .Z (N8[0]),
            .I0 (fre_cnt[0]));
	// LUT = ~I0 ;

    GTP_LUT5 /* N310_7 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N310_7 (
            .Z (full_cycle),
            .I0 (fre_cnt[0]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[3]));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N313_7 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N313_7 (
            .Z (half_cycle),
            .I0 (fre_cnt[0]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[3]));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT5 /* N315_5 */ #(
            .INIT(32'b00000000000000000000000000001000))
        N315_5 (
            .Z (start_h),
            .I0 (fre_cnt[0]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[3]));
	// LUT = I0&I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N316_3 */ #(
            .INIT(32'b00000000000000000000001000000000))
        N316_3 (
            .Z (dsu),
            .I0 (fre_cnt[0]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[1]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[3]));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    GTP_LUT2 /* N345_3 */ #(
            .INIT(4'b0100))
        N345_3 (
            .Z (_N62063),
            .I0 (twr_cnt[0]),
            .I1 (twr_cnt[1]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* N357_2 */ #(
            .INIT(4'b1000))
        N357_2 (
            .Z (_N58573),
            .I0 (trans_byte[0]),
            .I1 (trans_byte[1]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N434 */ #(
            .INIT(4'b1101))
        N434_vname (
            .Z (N434),
            .I0 (rstn),
            .I1 (full_cycle));
    // defparam N434_vname.orig_name = N434;
	// LUT = (~I0)|(I1) ;
	// ../source/HDMI/iic_dri.v:63

    GTP_INV N445_vname (
            .Z (N445),
            .I (trans_en));
    // defparam N445_vname.orig_name = N445;

    GTP_LUT3 /* N460 */ #(
            .INIT(8'b11100000))
        N460_vname (
            .Z (N460),
            .I0 (state_3),
            .I1 (start_en),
            .I2 (full_cycle));
    // defparam N460_vname.orig_name = N460;
	// LUT = (I0&I2)|(I1&I2) ;
	// ../source/HDMI/iic_dri.v:236

    GTP_LUT5 /* N461_5 */ #(
            .INIT(32'b00000000000000001111111111101100))
        N461_5 (
            .Z (_N6949),
            .I0 (_N58573),
            .I1 (trans_byte[2]),
            .I2 (w_r_2d),
            .I3 (trans_byte[3]),
            .I4 (start));
	// LUT = (I1&~I4)|(I3&~I4)|(I0&I2&~I4) ;
	// ../source/HDMI/iic_dri.v:236

    GTP_LUT2 /* \N461_8_and[3][1]  */ #(
            .INIT(4'b1000))
        \N461_8_and[3][1]  (
            .Z (_N12157),
            .I0 (addr[3]),
            .I1 (_N6947));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N461_8_and[5][1]  */ #(
            .INIT(4'b1000))
        \N461_8_and[5][1]  (
            .Z (_N12168),
            .I0 (addr[5]),
            .I1 (_N6947));
	// LUT = I0&I1 ;

    GTP_LUT5 /* \N461_8_inv[1]  */ #(
            .INIT(32'b00000000000000001111001101010001))
        \N461_8_inv[1]  (
            .Z (N461[1]),
            .I0 (_N6949),
            .I1 (_N6948),
            .I2 (addr[9]),
            .I3 (data_in[1]),
            .I4 (_N12146));
	// LUT = (~I0&~I1&~I4)|(~I1&I3&~I4)|(~I0&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT5 /* \N461_8_inv[2]  */ #(
            .INIT(32'b00000000000000001111001101010001))
        \N461_8_inv[2]  (
            .Z (N461[2]),
            .I0 (_N6949),
            .I1 (_N6948),
            .I2 (addr[8]),
            .I3 (data_in[2]),
            .I4 (_N12152));
	// LUT = (~I0&~I1&~I4)|(~I1&I3&~I4)|(~I0&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT5 /* \N461_8_inv[4]  */ #(
            .INIT(32'b00000000000000001111001101010001))
        \N461_8_inv[4]  (
            .Z (N461[4]),
            .I0 (_N6949),
            .I1 (_N6948),
            .I2 (addr[12]),
            .I3 (data_in[4]),
            .I4 (_N12163));
	// LUT = (~I0&~I1&~I4)|(~I1&I3&~I4)|(~I0&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT5 /* \N461_8_inv[6]  */ #(
            .INIT(32'b00110001000000000011000100110001))
        \N461_8_inv[6]  (
            .Z (N461[6]),
            .I0 (_N6947),
            .I1 (_N6948),
            .I2 (addr[6]),
            .I3 (data_in[6]),
            .I4 (_N6949));
	// LUT = (~I0&~I1&~I4)|(~I1&I2&~I4)|(~I0&~I1&I3)|(~I1&I2&I3) ;

    GTP_LUT4 /* \N461_8_or[0]_3  */ #(
            .INIT(16'b1111100010001000))
        \N461_8_or[0]_3  (
            .Z (_N62093),
            .I0 (_N6948),
            .I1 (addr[8]),
            .I2 (data_in[0]),
            .I3 (_N6949));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT5 /* \N461_8_or[0]_4  */ #(
            .INIT(32'b11111111111111111011101000110000))
        \N461_8_or[0]_4  (
            .Z (N461[0]),
            .I0 (_N6947),
            .I1 (start),
            .I2 (_N58065),
            .I3 (addr[0]),
            .I4 (_N62093));
	// LUT = (I4)|(~I1&I2)|(I0&I3) ;

    GTP_LUT2 /* \N461_8_or[1][1]  */ #(
            .INIT(4'b0100))
        \N461_8_or[1][1]  (
            .Z (_N12146),
            .I0 (addr[1]),
            .I1 (_N6947));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N461_8_or[2][1]  */ #(
            .INIT(4'b0100))
        \N461_8_or[2][1]  (
            .Z (_N12152),
            .I0 (addr[2]),
            .I1 (_N6947));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* \N461_8_or[3]_3  */ #(
            .INIT(32'b11111111111111111110101011000000))
        \N461_8_or[3]_3  (
            .Z (N461[3]),
            .I0 (_N6949),
            .I1 (_N6948),
            .I2 (addr[8]),
            .I3 (data_in[3]),
            .I4 (_N12157));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;

    GTP_LUT2 /* \N461_8_or[4][1]  */ #(
            .INIT(4'b0100))
        \N461_8_or[4][1]  (
            .Z (_N12163),
            .I0 (addr[4]),
            .I1 (_N6947));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* \N461_8_or[5]_3  */ #(
            .INIT(32'b11111111111111111110101011000000))
        \N461_8_or[5]_3  (
            .Z (N461[5]),
            .I0 (_N6949),
            .I1 (_N6948),
            .I2 (addr[13]),
            .I3 (data_in[5]),
            .I4 (_N12168));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;

    GTP_LUT4 /* \N461_8_or[7]  */ #(
            .INIT(16'b1111100010001000))
        \N461_8_or[7]  (
            .Z (N461[7]),
            .I0 (_N6947),
            .I1 (addr[7]),
            .I2 (data_in[7]),
            .I3 (_N6949));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT5 /* N461_9 */ #(
            .INIT(32'b00000000000000000000000000000100))
        N461_9 (
            .Z (_N6948),
            .I0 (trans_byte[2]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[0]),
            .I3 (trans_byte[3]),
            .I4 (start));
	// LUT = ~I0&I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N461_11 */ #(
            .INIT(32'b00000000000000000000000000010000))
        N461_11 (
            .Z (_N6947),
            .I0 (trans_byte[2]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[0]),
            .I3 (trans_byte[3]),
            .I4 (start));
	// LUT = ~I0&~I1&I2&~I3&~I4 ;

    GTP_LUT5M /* \N493_and[0][2]  */ #(
            .INIT(32'b10101000101000001010100010100000))
        \N493_and[0][2]  (
            .Z (_N11479),
            .I0 (_N7064),
            .I1 (dsu),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (trans_bit[0]),
            .ID (_N7067));
	// LUT = (ID&I1&I3&~I4)|(ID&I2&~I4)|(I0&I1&I3&I4)|(I0&I2&I4) ;

    GTP_LUT3 /* \N493_and[0][4]  */ #(
            .INIT(8'b00000100))
        \N493_and[0][4]  (
            .Z (_N11481),
            .I0 (N519[6]),
            .I1 (state_5),
            .I2 (dsu));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT5 /* \N493_or[0]_4  */ #(
            .INIT(32'b11111111111111111111111111101100))
        \N493_or[0]_4  (
            .Z (_N62123),
            .I0 (start_h),
            .I1 (state_4),
            .I2 (state_6),
            .I3 (state_0),
            .I4 (_N11481));
	// LUT = (I1)|(I3)|(I4)|(I0&I2) ;

    GTP_LUT5 /* \N493_or[0]_6  */ #(
            .INIT(32'b11111111111111111110101010101010))
        \N493_or[0]_6  (
            .Z (N493),
            .I0 (_N11479),
            .I1 (dsu),
            .I2 (_N58065),
            .I3 (state_3),
            .I4 (_N62123));
	// LUT = (I0)|(I4)|(I1&I2&I3) ;

    GTP_INV N495 (
            .Z (N151),
            .I (state_4));

    GTP_LUT5 /* N498_1 */ #(
            .INIT(32'b11111111111011000000000000000000))
        N498_1 (
            .Z (N498),
            .I0 (_N58573),
            .I1 (trans_byte[2]),
            .I2 (w_r_2d),
            .I3 (trans_byte[3]),
            .I4 (N519[5]));
	// LUT = (I1&I4)|(I3&I4)|(I0&I2&I4) ;

    GTP_LUT2 /* N499_inv */ #(
            .INIT(4'b0001))
        N499_inv (
            .Z (N499),
            .I0 (state_2),
            .I1 (state_4));
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* N504 */ #(
            .INIT(8'b11100000))
        N504_vname (
            .Z (N504),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (N519[5]));
    // defparam N504_vname.orig_name = N504;
	// LUT = (I0&I2)|(I1&I2) ;
	// ../source/HDMI/iic_dri.v:392

    GTP_DFF /* busy */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        busy_vname (
            .Q (busy),
            .CLK (clk),
            .D (_N61809));
    // defparam busy_vname.orig_name = busy;
	// ../source/HDMI/iic_dri.v:208

    GTP_LUT5 /* busy_rs_mux */ #(
            .INIT(32'b11101100111111001111110011111100))
        busy_rs_mux (
            .Z (_N61809),
            .I0 (twr_cnt[2]),
            .I1 (start_en),
            .I2 (busy),
            .I3 (twr_cnt[3]),
            .I4 (_N62063));
	// LUT = (I1)|(I2&~I4)|(I2&~I3)|(I0&I2) ;

    GTP_DFF /* byte_over */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        byte_over_vname (
            .Q (byte_over),
            .CLK (clk),
            .D (N498));
    // defparam byte_over_vname.orig_name = byte_over;
	// ../source/HDMI/iic_dri.v:354

    GTP_DFF_E /* \data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[0]  (
            .Q (data_out[0]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[0]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[1]  (
            .Q (data_out[1]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[1]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[2]  (
            .Q (data_out[2]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[2]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[3]  (
            .Q (data_out[3]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[3]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[4]  (
            .Q (data_out[4]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[4]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[5]  (
            .Q (data_out[5]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[5]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[6]  (
            .Q (data_out[6]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[6]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[7]  (
            .Q (data_out[7]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[7]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_R /* \fre_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[0]  (
            .Q (fre_cnt[0]),
            .CLK (clk),
            .D (N8[0]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[1]  (
            .Q (fre_cnt[1]),
            .CLK (clk),
            .D (N8[1]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[2]  (
            .Q (fre_cnt[2]),
            .CLK (clk),
            .D (N8[2]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[3]  (
            .Q (fre_cnt[3]),
            .CLK (clk),
            .D (N8[3]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[4]  (
            .Q (fre_cnt[4]),
            .CLK (clk),
            .D (N8[4]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* pluse_1d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pluse_1d_vname (
            .Q (pluse_1d),
            .CLK (clk),
            .D (pluse),
            .R (N0_1));
    // defparam pluse_1d_vname.orig_name = pluse_1d;
	// ../source/HDMI/iic_dri.v:89

    GTP_DFF_R /* pluse_2d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pluse_2d_vname (
            .Q (pluse_2d),
            .CLK (clk),
            .D (pluse_1d),
            .R (N0_1));
    // defparam pluse_2d_vname.orig_name = pluse_2d;
	// ../source/HDMI/iic_dri.v:89

    GTP_DFF_R /* pluse_3d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pluse_3d_vname (
            .Q (pluse_3d),
            .CLK (clk),
            .D (pluse_2d),
            .R (N0_1));
    // defparam pluse_3d_vname.orig_name = pluse_3d;
	// ../source/HDMI/iic_dri.v:89

    GTP_DFF_RE /* \receiv_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[0]  (
            .Q (receiv_data[0]),
            .CE (full_cycle),
            .CLK (clk),
            .D (_N0),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[1]  (
            .Q (receiv_data[1]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[0]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[2]  (
            .Q (receiv_data[2]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[1]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[3]  (
            .Q (receiv_data[3]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[2]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[4]  (
            .Q (receiv_data[4]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[3]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[5]  (
            .Q (receiv_data[5]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[4]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[6]  (
            .Q (receiv_data[6]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[5]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[7]  (
            .Q (receiv_data[7]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[6]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_SE /* scl_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        scl_out (
            .Q (scl),
            .CE (N72),
            .CLK (clk),
            .D (N73),
            .S (N445));
	// ../source/HDMI/iic_dri.v:220

    GTP_DFF_S /* sda_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        sda_out_vname (
            .Q (sda_out),
            .CLK (clk),
            .D (_N61820),
            .S (1'b0));
    // defparam sda_out_vname.orig_name = sda_out;
	// ../source/HDMI/iic_dri.v:281

    GTP_LUT5 /* sda_out_ce_mux */ #(
            .INIT(32'b11111111110011010011001000000000))
        sda_out_ce_mux (
            .Z (_N61820),
            .I0 (_N4),
            .I1 (start_h),
            .I2 (state_6),
            .I3 (sda_out),
            .I4 (N493));
	// LUT = (I1&I4)|(~I0&~I2&I4)|(I0&~I1&I3)|(~I1&I2&I3) ;

    GTP_DFF_E /* \send_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[0]  (
            .Q (send_data[0]),
            .CE (N460),
            .CLK (clk),
            .D (N461[0]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[1]  (
            .Q (send_data[1]),
            .CE (N460),
            .CLK (clk),
            .D (N461[1]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[2]  (
            .Q (send_data[2]),
            .CE (N460),
            .CLK (clk),
            .D (N461[2]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[3]  (
            .Q (send_data[3]),
            .CE (N460),
            .CLK (clk),
            .D (N461[3]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[4]  (
            .Q (send_data[4]),
            .CE (N460),
            .CLK (clk),
            .D (N461[4]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[5]  (
            .Q (send_data[5]),
            .CE (N460),
            .CLK (clk),
            .D (N461[5]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[6]  (
            .Q (send_data[6]),
            .CE (N460),
            .CLK (clk),
            .D (N461[6]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[7]  (
            .Q (send_data[7]),
            .CE (N460),
            .CLK (clk),
            .D (N461[7]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF /* start_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        start_en_vname (
            .Q (start_en),
            .CLK (clk),
            .D (_N61975));
    // defparam start_en_vname.orig_name = start_en;
	// ../source/HDMI/iic_dri.v:105

    GTP_LUT5 /* start_en_rs_mux */ #(
            .INIT(32'b00000000000000001010000011100000))
        start_en_rs_mux (
            .Z (_N61975),
            .I0 (start_en),
            .I1 (pluse_2d),
            .I2 (rstn),
            .I3 (pluse_3d),
            .I4 (start));
	// LUT = (I0&I2&~I4)|(I1&I2&~I3&~I4) ;

    GTP_DFF_S /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CLK (clk),
            .D (_N2),
            .S (N0_1));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .CLK (clk),
            .D (_N7),
            .R (N0_1));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .CLK (clk),
            .D (_N15),
            .R (N0_1));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .CLK (clk),
            .D (_N18),
            .R (N0_1));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .CLK (clk),
            .D (_N24),
            .R (N0_1));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .CLK (clk),
            .D (_N27),
            .R (N0_1));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .CLK (clk),
            .D (_N33),
            .R (N0_1));
    // defparam state_6_vname.orig_name = state_6;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT4 /* \state_fsm[2:0]_3  */ #(
            .INIT(16'b1000100011111000))
        \state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (dsu),
            .I1 (state_6),
            .I2 (state_0),
            .I3 (start));
	// LUT = (I2&~I3)|(I0&I1) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT2 /* \state_fsm[2:0]_5  */ #(
            .INIT(4'b0010))
        \state_fsm[2:0]_5  (
            .Z (_N4),
            .I0 (state_1),
            .I1 (dsu));
	// LUT = I0&~I1 ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5M /* \state_fsm[2:0]_8_3  */ #(
            .INIT(32'b11101100101000001110111010101010))
        \state_fsm[2:0]_8_3  (
            .Z (_N7),
            .I0 (state_3),
            .I1 (start),
            .I2 (_N58065),
            .I3 (state_0),
            .I4 (dsu),
            .ID (state_1));
	// LUT = (ID&~I4)|(I0&I2&I4)|(I1&I3) ;

    GTP_LUT5 /* \state_fsm[2:0]_10  */ #(
            .INIT(32'b01111111000000001111111100000000))
        \state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (trans_bit[2]),
            .I1 (trans_bit[1]),
            .I2 (trans_bit[0]),
            .I3 (state_2),
            .I4 (dsu));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5 /* \state_fsm[2:0]_16_3  */ #(
            .INIT(32'b11111111111111111100110010000000))
        \state_fsm[2:0]_16_3  (
            .Z (_N15),
            .I0 (_N45417),
            .I1 (dsu),
            .I2 (state_3),
            .I3 (state_1),
            .I4 (_N9));
	// LUT = (I4)|(I1&I3)|(I0&I1&I2) ;

    GTP_LUT5M /* \state_fsm[2:0]_19  */ #(
            .INIT(32'b10000000000000001010101010101010))
        \state_fsm[2:0]_19  (
            .Z (_N18),
            .I0 (state_2),
            .I1 (trans_bit[2]),
            .I2 (trans_bit[1]),
            .I3 (trans_bit[0]),
            .I4 (dsu),
            .ID (state_3));
	// LUT = (ID&~I4)|(I0&I1&I2&I3&I4) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5M /* \state_fsm[2:0]_28  */ #(
            .INIT(32'b10000000000000001010101010101010))
        \state_fsm[2:0]_28  (
            .Z (_N27),
            .I0 (state_4),
            .I1 (trans_bit[2]),
            .I2 (trans_bit[1]),
            .I3 (trans_bit[0]),
            .I4 (dsu),
            .ID (state_5));
	// LUT = (ID&~I4)|(I0&I1&I2&I3&I4) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5 /* \state_fsm[2:0]_29  */ #(
            .INIT(32'b11111111111111111100100010001000))
        \state_fsm[2:0]_29  (
            .Z (_N24),
            .I0 (_N45400),
            .I1 (dsu),
            .I2 (N519[6]),
            .I3 (state_5),
            .I4 (_N45396));
	// LUT = (I4)|(I0&I1)|(I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[2:0]_31  */ #(
            .INIT(32'b00101010101010101010101010101010))
        \state_fsm[2:0]_31  (
            .Z (_N45396),
            .I0 (state_4),
            .I1 (trans_bit[2]),
            .I2 (trans_bit[1]),
            .I3 (trans_bit[0]),
            .I4 (dsu));
	// LUT = (I0&~I4)|(I0&~I3)|(I0&~I2)|(I0&~I1) ;

    GTP_LUT4 /* \state_fsm[2:0]_39_3  */ #(
            .INIT(16'b0000101000001000))
        \state_fsm[2:0]_39_3  (
            .Z (_N45400),
            .I0 (state_3),
            .I1 (trans_byte[2]),
            .I2 (w_r_2d),
            .I3 (trans_byte[3]));
	// LUT = (I0&I1&~I2)|(I0&~I2&I3) ;

    GTP_LUT5M /* \state_fsm[2:0]_43  */ #(
            .INIT(32'b00110010001000101010101010101010))
        \state_fsm[2:0]_43  (
            .Z (_N33),
            .I0 (state_5),
            .I1 (N519[6]),
            .I2 (_N58066),
            .I3 (w_r_2d),
            .I4 (dsu),
            .ID (state_6));
	// LUT = (ID&~I4)|(~I1&I2&I3&I4)|(I0&~I1&I4) ;

    GTP_LUT5 /* \state_fsm[2:0]_53  */ #(
            .INIT(32'b11110000111100010000000000010001))
        \state_fsm[2:0]_53  (
            .Z (_N45417),
            .I0 (_N58573),
            .I1 (trans_byte[2]),
            .I2 (w_r_2d),
            .I3 (trans_byte[3]),
            .I4 (N519[6]));
	// LUT = (I2&I4)|(~I0&~I1&~I3) ;

    GTP_LUT5 /* \state_fsm[2:0]_70  */ #(
            .INIT(32'b00000000000000000000000000001000))
        \state_fsm[2:0]_70  (
            .Z (_N58065),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[0]),
            .I2 (w_r_2d),
            .I3 (trans_byte[3]),
            .I4 (trans_byte[2]));
	// LUT = I0&I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* \state_fsm[2:0]_71  */ #(
            .INIT(32'b11111111111010100000000000000000))
        \state_fsm[2:0]_71  (
            .Z (_N58066),
            .I0 (trans_byte[2]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[0]),
            .I3 (trans_byte[3]),
            .I4 (state_3));
	// LUT = (I0&I4)|(I3&I4)|(I1&I2&I4) ;

    GTP_DFF_RE /* \trans_bit[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_bit[0]  (
            .Q (trans_bit[0]),
            .CE (dsu),
            .CLK (clk),
            .D (N194[0]),
            .R (N499));
	// ../source/HDMI/iic_dri.v:372

    GTP_DFF_RE /* \trans_bit[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_bit[1]  (
            .Q (trans_bit[1]),
            .CE (dsu),
            .CLK (clk),
            .D (N194[1]),
            .R (N499));
	// ../source/HDMI/iic_dri.v:372

    GTP_LUT1 /* \trans_bit[2:0]_inv  */ #(
            .INIT(2'b01))
        \trans_bit[2:0]_inv  (
            .Z (N194[0]),
            .I0 (trans_bit[0]));
	// LUT = ~I0 ;

    GTP_DFF_RE /* \trans_bit[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_bit[2]  (
            .Q (trans_bit[2]),
            .CE (dsu),
            .CLK (clk),
            .D (N194[2]),
            .R (N499));
	// ../source/HDMI/iic_dri.v:372

    GTP_DFF_RE /* \trans_byte[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[0]  (
            .Q (trans_byte[0]),
            .CE (N504),
            .CLK (clk),
            .D (N212[0]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_RE /* \trans_byte[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[1]  (
            .Q (trans_byte[1]),
            .CE (N504),
            .CLK (clk),
            .D (N212[1]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_RE /* \trans_byte[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[2]  (
            .Q (trans_byte[2]),
            .CE (N504),
            .CLK (clk),
            .D (N212[2]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_RE /* \trans_byte[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[3]  (
            .Q (trans_byte[3]),
            .CE (N504),
            .CLK (clk),
            .D (N212[3]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_E /* \trans_byte_max[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte_max[0]  (
            .Q (trans_byte_max[0]),
            .CE (start),
            .CLK (clk),
            .D (N132));
	// ../source/HDMI/iic_dri.v:267

    GTP_DFF_E /* \trans_byte_max[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte_max[2]  (
            .Q (trans_byte_max[2]),
            .CE (start),
            .CLK (clk),
            .D (1'b1));
	// ../source/HDMI/iic_dri.v:267

    GTP_DFF /* trans_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        trans_en_vname (
            .Q (trans_en),
            .CLK (clk),
            .D (_N61811));
    // defparam trans_en_vname.orig_name = trans_en;
	// ../source/HDMI/iic_dri.v:161

    GTP_LUT4 /* trans_en_rs_mux */ #(
            .INIT(16'b1111111101110000))
        trans_en_rs_mux (
            .Z (_N61811),
            .I0 (start_h),
            .I1 (state_6),
            .I2 (trans_en),
            .I3 (start));
	// LUT = (I3)|(~I1&I2)|(~I0&I2) ;

    GTP_DFF_E /* \twr_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[0]  (
            .Q (twr_cnt[0]),
            .CE (twr_en),
            .CLK (clk),
            .D (N64[0]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF_E /* \twr_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[1]  (
            .Q (twr_cnt[1]),
            .CE (twr_en),
            .CLK (clk),
            .D (N64[1]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF_E /* \twr_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[2]  (
            .Q (twr_cnt[2]),
            .CE (twr_en),
            .CLK (clk),
            .D (N63[2]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF_E /* \twr_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[3]  (
            .Q (twr_cnt[3]),
            .CE (twr_en),
            .CLK (clk),
            .D (N64[3]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF /* twr_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        twr_en_vname (
            .Q (twr_en),
            .CLK (clk),
            .D (_N61813));
    // defparam twr_en_vname.orig_name = twr_en;
	// ../source/HDMI/iic_dri.v:185

    GTP_LUT5 /* twr_en_ce_mux */ #(
            .INIT(32'b11111011111111110000000000000000))
        twr_en_ce_mux (
            .Z (_N61812),
            .I0 (twr_cnt[2]),
            .I1 (twr_cnt[1]),
            .I2 (twr_cnt[0]),
            .I3 (twr_cnt[3]),
            .I4 (twr_en));
	// LUT = (~I3&I4)|(~I1&I4)|(I0&I4)|(I2&I4) ;

    GTP_LUT3 /* twr_en_rs_mux */ #(
            .INIT(8'b11101010))
        twr_en_rs_mux (
            .Z (_N61813),
            .I0 (_N61812),
            .I1 (state_6),
            .I2 (dsu));
	// LUT = (I0)|(I1&I2) ;

    GTP_DFF_R /* w_r_1d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        w_r_1d_vname (
            .Q (w_r_1d),
            .CLK (clk),
            .D (w_r),
            .R (N0_1));
    // defparam w_r_1d_vname.orig_name = w_r_1d;
	// ../source/HDMI/iic_dri.v:118

    GTP_DFF_R /* w_r_2d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        w_r_2d_vname (
            .Q (w_r_2d),
            .CLK (clk),
            .D (w_r_1d),
            .R (N0_1));
    // defparam w_r_2d_vname.orig_name = w_r_2d;
	// ../source/HDMI/iic_dri.v:118


endmodule


module iic_dri_unq4
(
    input [15:0] addr,
    input [7:0] data_in,
    input _N1,
    input clk,
    input \ms72xx_ctl/iic_dri_rx/N0_1 ,
    input pluse,
    input rstn,
    input w_r,
    output [7:0] data_out,
    output N80,
    output busy,
    output byte_over,
    output scl,
    output sda_out,
    output sda_out_en
);
    wire [20:0] N8;
    wire [26:0] N63;
    wire [26:0] N64;
    wire N72;
    wire N73;
    wire N132;
    wire [4:0] \N136.co ;
    wire N151;
    wire N165;
    wire [2:0] N194;
    wire [3:0] N212;
    wire N434;
    wire N445;
    wire N460;
    wire [7:0] N461;
    wire N493;
    wire N498;
    wire N499;
    wire N504;
    wire [6:0] N519;
    wire _N2;
    wire _N4;
    wire _N7;
    wire _N9;
    wire _N15;
    wire _N18;
    wire _N24;
    wire _N27;
    wire _N33;
    wire _N6956;
    wire _N6957;
    wire _N6958;
    wire _N7075;
    wire _N7078;
    wire _N11441;
    wire _N11445;
    wire _N11450;
    wire _N11484;
    wire _N11486;
    wire _N45426;
    wire _N45430;
    wire _N45447;
    wire _N58084;
    wire _N58086;
    wire _N58577;
    wire _N61814;
    wire _N61815;
    wire _N61817;
    wire _N61818;
    wire _N61819;
    wire _N61821;
    wire _N61977;
    wire _N62213;
    wire _N62229;
    wire dsu;
    wire [20:0] fre_cnt;
    wire full_cycle;
    wire half_cycle;
    wire pluse_1d;
    wire pluse_2d;
    wire pluse_3d;
    wire [7:0] receiv_data;
    wire [7:0] send_data;
    wire start;
    wire start_en;
    wire start_h;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire [2:0] trans_bit;
    wire [3:0] trans_byte;
    wire [3:0] trans_byte_max;
    wire trans_en;
    wire [26:0] twr_cnt;
    wire twr_en;
    wire w_r_1d;
    wire w_r_2d;

    GTP_LUT2 /* N8_sum1 */ #(
            .INIT(4'b0110))
        N8_sum1 (
            .Z (N8[1]),
            .I0 (fre_cnt[1]),
            .I1 (fre_cnt[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N8_sum2 */ #(
            .INIT(8'b01101100))
        N8_sum2 (
            .Z (N8[2]),
            .I0 (fre_cnt[1]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[0]));
	// LUT = (I1&~I2)|(~I0&I1)|(I0&~I1&I2) ;

    GTP_LUT4 /* N8_sum3 */ #(
            .INIT(16'b0111100011110000))
        N8_sum3 (
            .Z (N8[3]),
            .I0 (fre_cnt[1]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[3]),
            .I3 (fre_cnt[0]));
	// LUT = (I2&~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2&I3) ;

    GTP_LUT5 /* N8_sum4 */ #(
            .INIT(32'b01111111100000001111111100000000))
        N8_sum4 (
            .Z (N8[4]),
            .I0 (fre_cnt[1]),
            .I1 (fre_cnt[2]),
            .I2 (fre_cnt[3]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT2 /* N39 */ #(
            .INIT(4'b1000))
        N39 (
            .Z (start),
            .I0 (start_en),
            .I1 (full_cycle));
	// LUT = I0&I1 ;
	// ../source/HDMI/iic_dri.v:115

    GTP_LUT3 /* N63_sum2 */ #(
            .INIT(8'b01101100))
        N63_sum2 (
            .Z (N63[2]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[2]),
            .I2 (twr_cnt[0]));
	// LUT = (I1&~I2)|(~I0&I1)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N64[0]  */ #(
            .INIT(16'b0000000011011111))
        \N64[0]  (
            .Z (N64[0]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[2]),
            .I2 (twr_cnt[3]),
            .I3 (twr_cnt[0]));
	// LUT = (~I2&~I3)|(~I0&~I3)|(I1&~I3) ;
	// ../source/HDMI/iic_dri.v:202

    GTP_LUT4 /* \N64[1]  */ #(
            .INIT(16'b0101010110001010))
        \N64[1]  (
            .Z (N64[1]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[2]),
            .I2 (twr_cnt[3]),
            .I3 (twr_cnt[0]));
	// LUT = (~I0&I3)|(I0&~I2&~I3)|(I0&I1&~I3) ;
	// ../source/HDMI/iic_dri.v:202

    GTP_LUT4 /* \N64[2]  */ #(
            .INIT(16'b0111100011010000))
        \N64[2]  (
            .Z (N64[3]),
            .I0 (twr_cnt[1]),
            .I1 (twr_cnt[2]),
            .I2 (twr_cnt[3]),
            .I3 (twr_cnt[0]));
	// LUT = (~I0&I2)|(I1&I2&~I3)|(~I1&I2&I3)|(I0&I1&~I2&I3) ;
	// ../source/HDMI/iic_dri.v:202

    GTP_LUT5 /* N72 */ #(
            .INIT(32'b00000000000010000000001000000000))
        N72_vname (
            .Z (N72),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[1]),
            .I2 (fre_cnt[2]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
    // defparam N72_vname.orig_name = N72;
	// LUT = (I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&~I3&I4) ;
	// ../source/HDMI/iic_dri.v:224

    GTP_LUT1 /* N73 */ #(
            .INIT(2'b01))
        N73_vname (
            .Z (N73),
            .I0 (scl));
    // defparam N73_vname.orig_name = N73;
	// LUT = ~I0 ;

    GTP_LUT2 /* N80_0 */ #(
            .INIT(4'b1110))
        N80_0 (
            .Z (N80),
            .I0 (state_4),
            .I1 (state_3));
	// LUT = (I0)|(I1) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT2 /* N83_1 */ #(
            .INIT(4'b0001))
        N83_1 (
            .Z (sda_out_en),
            .I0 (state_4),
            .I1 (state_3));
	// LUT = ~I0&~I1 ;

    GTP_LUT5M /* N120_4 */ #(
            .INIT(32'b11100010111000101110111000100010))
        N120_4 (
            .Z (_N7075),
            .I0 (send_data[2]),
            .I1 (trans_bit[1]),
            .I2 (send_data[0]),
            .I3 (send_data[4]),
            .I4 (trans_bit[2]),
            .ID (send_data[6]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT5M /* N120_7 */ #(
            .INIT(32'b11100010111000101110111000100010))
        N120_7 (
            .Z (_N7078),
            .I0 (send_data[3]),
            .I1 (trans_bit[1]),
            .I2 (send_data[1]),
            .I3 (send_data[5]),
            .I4 (trans_bit[2]),
            .ID (send_data[7]));
	// LUT = (I1&I3&~I4)|(ID&~I1&~I4)|(I1&I2&I4)|(I0&~I1&I4) ;

    GTP_LUT1 /* N132 */ #(
            .INIT(2'b01))
        N132_vname (
            .Z (N132),
            .I0 (w_r_2d));
    // defparam N132_vname.orig_name = N132;
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N136.lt_0  */ #(
            .INIT(32'b00000010000000100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N136.lt_0  (
            .COUT (\N136.co [0] ),
            .Z (),
            .CIN (),
            .I0 (trans_byte_max[0]),
            .I1 (trans_byte[0]),
            .I2 (trans_byte[1]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I0&~I1&~I2 ;
	// CARRY = (1'b0) ? CIN : (I0&~I1&~I2) ;
	// ../source/HDMI/iic_dri.v:310

    GTP_LUT5CARRY /* \N136.lt_1  */ #(
            .INIT(32'b00000010000000100000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N136.lt_1  (
            .COUT (N519[6]),
            .Z (),
            .CIN (\N136.co [0] ),
            .I0 (trans_byte_max[2]),
            .I1 (trans_byte[2]),
            .I2 (trans_byte[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I0&~I1&~I2 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (I0&~I1&~I2) ;
	// ../source/HDMI/iic_dri.v:310

    GTP_LUT4 /* N165_1 */ #(
            .INIT(16'b1000000000000000))
        N165_1 (
            .Z (N519[5]),
            .I0 (trans_bit[2]),
            .I1 (trans_bit[0]),
            .I2 (trans_bit[1]),
            .I3 (dsu));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N165_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N165_5 (
            .Z (N165),
            .I0 (state_4),
            .I1 (trans_bit[2]),
            .I2 (trans_bit[0]),
            .I3 (trans_bit[1]),
            .I4 (half_cycle));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT1 /* N168_eq0_inv */ #(
            .INIT(2'b01))
        N168_eq0_inv (
            .Z (N212[0]),
            .I0 (trans_byte[0]));
	// LUT = ~I0 ;

    GTP_LUT2 /* N194_sum1 */ #(
            .INIT(4'b0110))
        N194_sum1 (
            .Z (N194[1]),
            .I0 (trans_bit[1]),
            .I1 (trans_bit[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N194_sum2 */ #(
            .INIT(8'b01111000))
        N194_sum2 (
            .Z (N194[2]),
            .I0 (trans_bit[0]),
            .I1 (trans_bit[1]),
            .I2 (trans_bit[2]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;

    GTP_LUT2 /* N212_sum1 */ #(
            .INIT(4'b0110))
        N212_sum1 (
            .Z (N212[1]),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N212_sum2 */ #(
            .INIT(8'b01101100))
        N212_sum2 (
            .Z (N212[2]),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[2]),
            .I2 (trans_byte[0]));
	// LUT = (I1&~I2)|(~I0&I1)|(I0&~I1&I2) ;

    GTP_LUT4 /* N212_sum3 */ #(
            .INIT(16'b0111100011110000))
        N212_sum3 (
            .Z (N212[3]),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[2]),
            .I2 (trans_byte[3]),
            .I3 (trans_byte[0]));
	// LUT = (I2&~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2&I3) ;

    GTP_LUT1 /* N291 */ #(
            .INIT(2'b01))
        N291 (
            .Z (N8[0]),
            .I0 (fre_cnt[0]));
	// LUT = ~I0 ;

    GTP_LUT5 /* N310_7 */ #(
            .INIT(32'b00000000000000000000001000000000))
        N310_7 (
            .Z (full_cycle),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[1]),
            .I2 (fre_cnt[2]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    GTP_LUT5 /* N313_7 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N313_7 (
            .Z (half_cycle),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[1]),
            .I2 (fre_cnt[2]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N315_5 */ #(
            .INIT(32'b00000000000100000000000000000000))
        N315_5 (
            .Z (start_h),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[1]),
            .I2 (fre_cnt[2]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT5 /* N316_3 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N316_3 (
            .Z (dsu),
            .I0 (fre_cnt[3]),
            .I1 (fre_cnt[1]),
            .I2 (fre_cnt[2]),
            .I3 (fre_cnt[4]),
            .I4 (fre_cnt[0]));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT2 /* N357_2 */ #(
            .INIT(4'b1000))
        N357_2 (
            .Z (_N58577),
            .I0 (trans_byte[1]),
            .I1 (trans_byte[0]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N434 */ #(
            .INIT(4'b1101))
        N434_vname (
            .Z (N434),
            .I0 (rstn),
            .I1 (full_cycle));
    // defparam N434_vname.orig_name = N434;
	// LUT = (~I0)|(I1) ;
	// ../source/HDMI/iic_dri.v:63

    GTP_INV N445_vname (
            .Z (N445),
            .I (trans_en));
    // defparam N445_vname.orig_name = N445;

    GTP_LUT3 /* N460 */ #(
            .INIT(8'b11100000))
        N460_vname (
            .Z (N460),
            .I0 (state_3),
            .I1 (start_en),
            .I2 (full_cycle));
    // defparam N460_vname.orig_name = N460;
	// LUT = (I0&I2)|(I1&I2) ;
	// ../source/HDMI/iic_dri.v:236

    GTP_LUT5 /* N461_5 */ #(
            .INIT(32'b00000000000000001111111111111000))
        N461_5 (
            .Z (_N6958),
            .I0 (_N58577),
            .I1 (w_r_2d),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (start));
	// LUT = (I2&~I4)|(I3&~I4)|(I0&I1&~I4) ;
	// ../source/HDMI/iic_dri.v:236

    GTP_LUT2 /* \N461_8_and[2][1]  */ #(
            .INIT(4'b1000))
        \N461_8_and[2][1]  (
            .Z (_N11445),
            .I0 (addr[2]),
            .I1 (_N6956));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N461_8_and[3][1]  */ #(
            .INIT(4'b1000))
        \N461_8_and[3][1]  (
            .Z (_N11450),
            .I0 (addr[3]),
            .I1 (_N6956));
	// LUT = I0&I1 ;

    GTP_LUT5 /* \N461_8_inv[1]  */ #(
            .INIT(32'b00000000000000001111001101010001))
        \N461_8_inv[1]  (
            .Z (N461[1]),
            .I0 (_N6958),
            .I1 (_N6956),
            .I2 (addr[1]),
            .I3 (data_in[1]),
            .I4 (_N11441));
	// LUT = (~I0&~I1&~I4)|(~I1&I3&~I4)|(~I0&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT5 /* \N461_8_inv[4]  */ #(
            .INIT(32'b00000000000000001111001101010001))
        \N461_8_inv[4]  (
            .Z (N461[4]),
            .I0 (_N6958),
            .I1 (_N6956),
            .I2 (addr[4]),
            .I3 (data_in[4]),
            .I4 (_N11441));
	// LUT = (~I0&~I1&~I4)|(~I1&I3&~I4)|(~I0&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT5 /* \N461_8_inv[5]  */ #(
            .INIT(32'b00110001000000000011000100110001))
        \N461_8_inv[5]  (
            .Z (N461[5]),
            .I0 (_N6956),
            .I1 (_N6957),
            .I2 (addr[5]),
            .I3 (data_in[5]),
            .I4 (_N6958));
	// LUT = (~I0&~I1&~I4)|(~I1&I2&~I4)|(~I0&~I1&I3)|(~I1&I2&I3) ;

    GTP_LUT5 /* \N461_8_inv[7]  */ #(
            .INIT(32'b00110001000000000011000100110001))
        \N461_8_inv[7]  (
            .Z (N461[7]),
            .I0 (_N6956),
            .I1 (_N6957),
            .I2 (addr[7]),
            .I3 (data_in[7]),
            .I4 (_N6958));
	// LUT = (~I0&~I1&~I4)|(~I1&I2&~I4)|(~I0&~I1&I3)|(~I1&I2&I3) ;

    GTP_LUT4 /* \N461_8_or[0]_3  */ #(
            .INIT(16'b1111100010001000))
        \N461_8_or[0]_3  (
            .Z (_N62213),
            .I0 (_N6956),
            .I1 (addr[0]),
            .I2 (data_in[0]),
            .I3 (_N6958));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT5 /* \N461_8_or[0]_4  */ #(
            .INIT(32'b11111111111111111011101000110000))
        \N461_8_or[0]_4  (
            .Z (N461[0]),
            .I0 (_N6957),
            .I1 (start),
            .I2 (_N58084),
            .I3 (addr[8]),
            .I4 (_N62213));
	// LUT = (I4)|(~I1&I2)|(I0&I3) ;

    GTP_LUT2 /* \N461_8_or[1][2]  */ #(
            .INIT(4'b0100))
        \N461_8_or[1][2]  (
            .Z (_N11441),
            .I0 (addr[9]),
            .I1 (_N6957));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* \N461_8_or[2]_3  */ #(
            .INIT(32'b11111111111111111110101011000000))
        \N461_8_or[2]_3  (
            .Z (N461[2]),
            .I0 (_N6958),
            .I1 (_N6957),
            .I2 (addr[10]),
            .I3 (data_in[2]),
            .I4 (_N11445));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;

    GTP_LUT5 /* \N461_8_or[3]_3  */ #(
            .INIT(32'b11111111111111111110101011000000))
        \N461_8_or[3]_3  (
            .Z (N461[3]),
            .I0 (_N6958),
            .I1 (_N6957),
            .I2 (addr[11]),
            .I3 (data_in[3]),
            .I4 (_N11450));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;

    GTP_LUT4 /* \N461_8_or[6]  */ #(
            .INIT(16'b1111100010001000))
        \N461_8_or[6]  (
            .Z (N461[6]),
            .I0 (_N6956),
            .I1 (addr[6]),
            .I2 (data_in[6]),
            .I3 (_N6958));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT5 /* N461_9 */ #(
            .INIT(32'b00000000000000000000000000000100))
        N461_9 (
            .Z (_N6957),
            .I0 (trans_byte[0]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (start));
	// LUT = ~I0&I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N461_11 */ #(
            .INIT(32'b00000000000000000000000000000010))
        N461_11 (
            .Z (_N6956),
            .I0 (trans_byte[0]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (start));
	// LUT = I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5M /* \N493_and[0][2]  */ #(
            .INIT(32'b10101000101000001010100010100000))
        \N493_and[0][2]  (
            .Z (_N11484),
            .I0 (_N7075),
            .I1 (dsu),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (trans_bit[0]),
            .ID (_N7078));
	// LUT = (ID&I1&I3&~I4)|(ID&I2&~I4)|(I0&I1&I3&I4)|(I0&I2&I4) ;

    GTP_LUT3 /* \N493_and[0][4]  */ #(
            .INIT(8'b00000100))
        \N493_and[0][4]  (
            .Z (_N11486),
            .I0 (N519[6]),
            .I1 (state_5),
            .I2 (dsu));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT5 /* \N493_or[0]_4  */ #(
            .INIT(32'b11111111111111111111111111101100))
        \N493_or[0]_4  (
            .Z (_N62229),
            .I0 (start_h),
            .I1 (state_4),
            .I2 (state_6),
            .I3 (state_0),
            .I4 (_N11486));
	// LUT = (I1)|(I3)|(I4)|(I0&I2) ;

    GTP_LUT5 /* \N493_or[0]_6  */ #(
            .INIT(32'b11111111111111111110101010101010))
        \N493_or[0]_6  (
            .Z (N493),
            .I0 (_N11484),
            .I1 (dsu),
            .I2 (_N58084),
            .I3 (state_3),
            .I4 (_N62229));
	// LUT = (I0)|(I4)|(I1&I2&I3) ;

    GTP_INV N495 (
            .Z (N151),
            .I (state_4));

    GTP_LUT5 /* N498_1 */ #(
            .INIT(32'b11111111111110000000000000000000))
        N498_1 (
            .Z (N498),
            .I0 (_N58577),
            .I1 (w_r_2d),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (N519[5]));
	// LUT = (I2&I4)|(I3&I4)|(I0&I1&I4) ;

    GTP_LUT2 /* N499_inv */ #(
            .INIT(4'b0001))
        N499_inv (
            .Z (N499),
            .I0 (state_2),
            .I1 (state_4));
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* N504 */ #(
            .INIT(8'b11100000))
        N504_vname (
            .Z (N504),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (N519[5]));
    // defparam N504_vname.orig_name = N504;
	// LUT = (I0&I2)|(I1&I2) ;
	// ../source/HDMI/iic_dri.v:392

    GTP_DFF /* busy */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        busy_vname (
            .Q (busy),
            .CLK (clk),
            .D (_N61815));
    // defparam busy_vname.orig_name = busy;
	// ../source/HDMI/iic_dri.v:208

    GTP_LUT5 /* busy_ce_mux */ #(
            .INIT(32'b11111011111111110000000000000000))
        busy_ce_mux (
            .Z (_N61814),
            .I0 (twr_cnt[0]),
            .I1 (twr_cnt[1]),
            .I2 (twr_cnt[2]),
            .I3 (twr_cnt[3]),
            .I4 (busy));
	// LUT = (~I3&I4)|(~I1&I4)|(I0&I4)|(I2&I4) ;

    GTP_LUT2 /* busy_rs_mux */ #(
            .INIT(4'b1110))
        busy_rs_mux (
            .Z (_N61815),
            .I0 (start_en),
            .I1 (_N61814));
	// LUT = (I0)|(I1) ;

    GTP_DFF /* byte_over */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        byte_over_vname (
            .Q (byte_over),
            .CLK (clk),
            .D (N498));
    // defparam byte_over_vname.orig_name = byte_over;
	// ../source/HDMI/iic_dri.v:354

    GTP_DFF_E /* \data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[0]  (
            .Q (data_out[0]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[0]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[1]  (
            .Q (data_out[1]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[1]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[2]  (
            .Q (data_out[2]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[2]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[3]  (
            .Q (data_out[3]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[3]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[4]  (
            .Q (data_out[4]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[4]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[5]  (
            .Q (data_out[5]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[5]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[6]  (
            .Q (data_out[6]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[6]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_E /* \data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_out[7]  (
            .Q (data_out[7]),
            .CE (N165),
            .CLK (clk),
            .D (receiv_data[7]));
	// ../source/HDMI/iic_dri.v:345

    GTP_DFF_R /* \fre_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[0]  (
            .Q (fre_cnt[0]),
            .CLK (clk),
            .D (N8[0]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[1]  (
            .Q (fre_cnt[1]),
            .CLK (clk),
            .D (N8[1]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[2]  (
            .Q (fre_cnt[2]),
            .CLK (clk),
            .D (N8[2]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[3]  (
            .Q (fre_cnt[3]),
            .CLK (clk),
            .D (N8[3]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* \fre_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fre_cnt[4]  (
            .Q (fre_cnt[4]),
            .CLK (clk),
            .D (N8[4]),
            .R (N434));
	// ../source/HDMI/iic_dri.v:64

    GTP_DFF_R /* pluse_1d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pluse_1d_vname (
            .Q (pluse_1d),
            .CLK (clk),
            .D (pluse),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam pluse_1d_vname.orig_name = pluse_1d;
	// ../source/HDMI/iic_dri.v:89

    GTP_DFF_R /* pluse_2d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pluse_2d_vname (
            .Q (pluse_2d),
            .CLK (clk),
            .D (pluse_1d),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam pluse_2d_vname.orig_name = pluse_2d;
	// ../source/HDMI/iic_dri.v:89

    GTP_DFF_R /* pluse_3d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        pluse_3d_vname (
            .Q (pluse_3d),
            .CLK (clk),
            .D (pluse_2d),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam pluse_3d_vname.orig_name = pluse_3d;
	// ../source/HDMI/iic_dri.v:89

    GTP_DFF_RE /* \receiv_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[0]  (
            .Q (receiv_data[0]),
            .CE (full_cycle),
            .CLK (clk),
            .D (_N1),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[1]  (
            .Q (receiv_data[1]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[0]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[2]  (
            .Q (receiv_data[2]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[1]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[3]  (
            .Q (receiv_data[3]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[2]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[4]  (
            .Q (receiv_data[4]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[3]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[5]  (
            .Q (receiv_data[5]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[4]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[6]  (
            .Q (receiv_data[6]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[5]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_RE /* \receiv_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \receiv_data[7]  (
            .Q (receiv_data[7]),
            .CE (full_cycle),
            .CLK (clk),
            .D (receiv_data[6]),
            .R (N151));
	// ../source/HDMI/iic_dri.v:332

    GTP_DFF_SE /* scl_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        scl_out (
            .Q (scl),
            .CE (N72),
            .CLK (clk),
            .D (N73),
            .S (N445));
	// ../source/HDMI/iic_dri.v:220

    GTP_DFF_S /* sda_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        sda_out_vname (
            .Q (sda_out),
            .CLK (clk),
            .D (_N61821),
            .S (1'b0));
    // defparam sda_out_vname.orig_name = sda_out;
	// ../source/HDMI/iic_dri.v:281

    GTP_LUT5 /* sda_out_ce_mux */ #(
            .INIT(32'b11111111110011010011001000000000))
        sda_out_ce_mux (
            .Z (_N61821),
            .I0 (_N4),
            .I1 (start_h),
            .I2 (state_6),
            .I3 (sda_out),
            .I4 (N493));
	// LUT = (I1&I4)|(~I0&~I2&I4)|(I0&~I1&I3)|(~I1&I2&I3) ;

    GTP_DFF_E /* \send_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[0]  (
            .Q (send_data[0]),
            .CE (N460),
            .CLK (clk),
            .D (N461[0]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[1]  (
            .Q (send_data[1]),
            .CE (N460),
            .CLK (clk),
            .D (N461[1]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[2]  (
            .Q (send_data[2]),
            .CE (N460),
            .CLK (clk),
            .D (N461[2]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[3]  (
            .Q (send_data[3]),
            .CE (N460),
            .CLK (clk),
            .D (N461[3]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[4]  (
            .Q (send_data[4]),
            .CE (N460),
            .CLK (clk),
            .D (N461[4]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[5]  (
            .Q (send_data[5]),
            .CE (N460),
            .CLK (clk),
            .D (N461[5]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[6]  (
            .Q (send_data[6]),
            .CE (N460),
            .CLK (clk),
            .D (N461[6]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF_E /* \send_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \send_data[7]  (
            .Q (send_data[7]),
            .CE (N460),
            .CLK (clk),
            .D (N461[7]));
	// ../source/HDMI/iic_dri.v:236

    GTP_DFF /* start_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        start_en_vname (
            .Q (start_en),
            .CLK (clk),
            .D (_N61977));
    // defparam start_en_vname.orig_name = start_en;
	// ../source/HDMI/iic_dri.v:105

    GTP_LUT5 /* start_en_rs_mux */ #(
            .INIT(32'b00000000000000001010000011100000))
        start_en_rs_mux (
            .Z (_N61977),
            .I0 (start_en),
            .I1 (pluse_2d),
            .I2 (rstn),
            .I3 (pluse_3d),
            .I4 (start));
	// LUT = (I0&I2&~I4)|(I1&I2&~I3&~I4) ;

    GTP_DFF_S /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CLK (clk),
            .D (_N2),
            .S (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .CLK (clk),
            .D (_N7),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .CLK (clk),
            .D (_N15),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .CLK (clk),
            .D (_N18),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .CLK (clk),
            .D (_N24),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .CLK (clk),
            .D (_N27),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/HDMI/iic_dri.v:403

    GTP_DFF_R /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .CLK (clk),
            .D (_N33),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_6_vname.orig_name = state_6;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT4 /* \state_fsm[2:0]_3  */ #(
            .INIT(16'b1000100011111000))
        \state_fsm[2:0]_3  (
            .Z (_N2),
            .I0 (dsu),
            .I1 (state_6),
            .I2 (state_0),
            .I3 (start));
	// LUT = (I2&~I3)|(I0&I1) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT2 /* \state_fsm[2:0]_5  */ #(
            .INIT(4'b0010))
        \state_fsm[2:0]_5  (
            .Z (_N4),
            .I0 (state_1),
            .I1 (dsu));
	// LUT = I0&~I1 ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5M /* \state_fsm[2:0]_8_3  */ #(
            .INIT(32'b11101100101000001110111010101010))
        \state_fsm[2:0]_8_3  (
            .Z (_N7),
            .I0 (state_3),
            .I1 (start),
            .I2 (_N58084),
            .I3 (state_0),
            .I4 (dsu),
            .ID (state_1));
	// LUT = (ID&~I4)|(I0&I2&I4)|(I1&I3) ;

    GTP_LUT5 /* \state_fsm[2:0]_10  */ #(
            .INIT(32'b01001100110011001100110011001100))
        \state_fsm[2:0]_10  (
            .Z (_N9),
            .I0 (trans_bit[2]),
            .I1 (state_2),
            .I2 (trans_bit[0]),
            .I3 (trans_bit[1]),
            .I4 (dsu));
	// LUT = (I1&~I4)|(I1&~I3)|(I1&~I2)|(~I0&I1) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5 /* \state_fsm[2:0]_16_3  */ #(
            .INIT(32'b11111111111111111100110010000000))
        \state_fsm[2:0]_16_3  (
            .Z (_N15),
            .I0 (_N45447),
            .I1 (dsu),
            .I2 (state_3),
            .I3 (state_1),
            .I4 (_N9));
	// LUT = (I4)|(I1&I3)|(I0&I1&I2) ;

    GTP_LUT5M /* \state_fsm[2:0]_19  */ #(
            .INIT(32'b10000000000000001010101010101010))
        \state_fsm[2:0]_19  (
            .Z (_N18),
            .I0 (trans_bit[2]),
            .I1 (state_2),
            .I2 (trans_bit[0]),
            .I3 (trans_bit[1]),
            .I4 (dsu),
            .ID (state_3));
	// LUT = (ID&~I4)|(I0&I1&I2&I3&I4) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5M /* \state_fsm[2:0]_28  */ #(
            .INIT(32'b10000000000000001010101010101010))
        \state_fsm[2:0]_28  (
            .Z (_N27),
            .I0 (trans_bit[2]),
            .I1 (state_4),
            .I2 (trans_bit[0]),
            .I3 (trans_bit[1]),
            .I4 (dsu),
            .ID (state_5));
	// LUT = (ID&~I4)|(I0&I1&I2&I3&I4) ;
	// ../source/HDMI/iic_dri.v:403

    GTP_LUT5 /* \state_fsm[2:0]_29  */ #(
            .INIT(32'b11111111111111111100100010001000))
        \state_fsm[2:0]_29  (
            .Z (_N24),
            .I0 (_N45430),
            .I1 (dsu),
            .I2 (N519[6]),
            .I3 (state_5),
            .I4 (_N45426));
	// LUT = (I4)|(I0&I1)|(I1&I2&I3) ;

    GTP_LUT5 /* \state_fsm[2:0]_31  */ #(
            .INIT(32'b00101010101010101010101010101010))
        \state_fsm[2:0]_31  (
            .Z (_N45426),
            .I0 (state_4),
            .I1 (trans_bit[2]),
            .I2 (trans_bit[0]),
            .I3 (trans_bit[1]),
            .I4 (dsu));
	// LUT = (I0&~I4)|(I0&~I3)|(I0&~I2)|(I0&~I1) ;

    GTP_LUT4 /* \state_fsm[2:0]_39_3  */ #(
            .INIT(16'b0010001000100000))
        \state_fsm[2:0]_39_3  (
            .Z (_N45430),
            .I0 (state_3),
            .I1 (w_r_2d),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]));
	// LUT = (I0&~I1&I2)|(I0&~I1&I3) ;

    GTP_LUT5M /* \state_fsm[2:0]_43  */ #(
            .INIT(32'b01010101010000001010101010101010))
        \state_fsm[2:0]_43  (
            .Z (_N33),
            .I0 (N519[6]),
            .I1 (_N58086),
            .I2 (w_r_2d),
            .I3 (state_5),
            .I4 (dsu),
            .ID (state_6));
	// LUT = (ID&~I4)|(~I0&I3&I4)|(~I0&I1&I2&I4) ;

    GTP_LUT5 /* \state_fsm[2:0]_53  */ #(
            .INIT(32'b11001100110011010000000000000101))
        \state_fsm[2:0]_53  (
            .Z (_N45447),
            .I0 (_N58577),
            .I1 (w_r_2d),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (N519[6]));
	// LUT = (I1&I4)|(~I0&~I2&~I3) ;

    GTP_LUT5 /* \state_fsm[2:0]_70  */ #(
            .INIT(32'b00000000000000000000000000001000))
        \state_fsm[2:0]_70  (
            .Z (_N58084),
            .I0 (trans_byte[0]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (w_r_2d));
	// LUT = I0&I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* \state_fsm[2:0]_71  */ #(
            .INIT(32'b11111111111110000000000000000000))
        \state_fsm[2:0]_71  (
            .Z (_N58086),
            .I0 (trans_byte[0]),
            .I1 (trans_byte[1]),
            .I2 (trans_byte[2]),
            .I3 (trans_byte[3]),
            .I4 (state_3));
	// LUT = (I2&I4)|(I3&I4)|(I0&I1&I4) ;

    GTP_DFF_RE /* \trans_bit[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_bit[0]  (
            .Q (trans_bit[0]),
            .CE (dsu),
            .CLK (clk),
            .D (N194[0]),
            .R (N499));
	// ../source/HDMI/iic_dri.v:372

    GTP_DFF_RE /* \trans_bit[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_bit[1]  (
            .Q (trans_bit[1]),
            .CE (dsu),
            .CLK (clk),
            .D (N194[1]),
            .R (N499));
	// ../source/HDMI/iic_dri.v:372

    GTP_LUT1 /* \trans_bit[2:0]_inv  */ #(
            .INIT(2'b01))
        \trans_bit[2:0]_inv  (
            .Z (N194[0]),
            .I0 (trans_bit[0]));
	// LUT = ~I0 ;

    GTP_DFF_RE /* \trans_bit[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_bit[2]  (
            .Q (trans_bit[2]),
            .CE (dsu),
            .CLK (clk),
            .D (N194[2]),
            .R (N499));
	// ../source/HDMI/iic_dri.v:372

    GTP_DFF_RE /* \trans_byte[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[0]  (
            .Q (trans_byte[0]),
            .CE (N504),
            .CLK (clk),
            .D (N212[0]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_RE /* \trans_byte[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[1]  (
            .Q (trans_byte[1]),
            .CE (N504),
            .CLK (clk),
            .D (N212[1]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_RE /* \trans_byte[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[2]  (
            .Q (trans_byte[2]),
            .CE (N504),
            .CLK (clk),
            .D (N212[2]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_RE /* \trans_byte[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte[3]  (
            .Q (trans_byte[3]),
            .CE (N504),
            .CLK (clk),
            .D (N212[3]),
            .R (start));
	// ../source/HDMI/iic_dri.v:385

    GTP_DFF_E /* \trans_byte_max[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte_max[0]  (
            .Q (trans_byte_max[0]),
            .CE (start),
            .CLK (clk),
            .D (N132));
	// ../source/HDMI/iic_dri.v:267

    GTP_DFF_E /* \trans_byte_max[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \trans_byte_max[2]  (
            .Q (trans_byte_max[2]),
            .CE (start),
            .CLK (clk),
            .D (1'b1));
	// ../source/HDMI/iic_dri.v:267

    GTP_DFF /* trans_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        trans_en_vname (
            .Q (trans_en),
            .CLK (clk),
            .D (_N61817));
    // defparam trans_en_vname.orig_name = trans_en;
	// ../source/HDMI/iic_dri.v:161

    GTP_LUT4 /* trans_en_rs_mux */ #(
            .INIT(16'b1111111101110000))
        trans_en_rs_mux (
            .Z (_N61817),
            .I0 (start_h),
            .I1 (state_6),
            .I2 (trans_en),
            .I3 (start));
	// LUT = (I3)|(~I1&I2)|(~I0&I2) ;

    GTP_DFF_E /* \twr_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[0]  (
            .Q (twr_cnt[0]),
            .CE (twr_en),
            .CLK (clk),
            .D (N64[0]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF_E /* \twr_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[1]  (
            .Q (twr_cnt[1]),
            .CE (twr_en),
            .CLK (clk),
            .D (N64[1]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF_E /* \twr_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[2]  (
            .Q (twr_cnt[2]),
            .CE (twr_en),
            .CLK (clk),
            .D (N63[2]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF_E /* \twr_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \twr_cnt[3]  (
            .Q (twr_cnt[3]),
            .CE (twr_en),
            .CLK (clk),
            .D (N64[3]));
	// ../source/HDMI/iic_dri.v:195

    GTP_DFF /* twr_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        twr_en_vname (
            .Q (twr_en),
            .CLK (clk),
            .D (_N61819));
    // defparam twr_en_vname.orig_name = twr_en;
	// ../source/HDMI/iic_dri.v:185

    GTP_LUT5 /* twr_en_ce_mux */ #(
            .INIT(32'b11111011111111110000000000000000))
        twr_en_ce_mux (
            .Z (_N61818),
            .I0 (twr_cnt[0]),
            .I1 (twr_cnt[1]),
            .I2 (twr_cnt[2]),
            .I3 (twr_cnt[3]),
            .I4 (twr_en));
	// LUT = (~I3&I4)|(~I1&I4)|(I0&I4)|(I2&I4) ;

    GTP_LUT3 /* twr_en_rs_mux */ #(
            .INIT(8'b11101010))
        twr_en_rs_mux (
            .Z (_N61819),
            .I0 (_N61818),
            .I1 (state_6),
            .I2 (dsu));
	// LUT = (I0)|(I1&I2) ;

    GTP_DFF_R /* w_r_1d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        w_r_1d_vname (
            .Q (w_r_1d),
            .CLK (clk),
            .D (w_r),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam w_r_1d_vname.orig_name = w_r_1d;
	// ../source/HDMI/iic_dri.v:118

    GTP_DFF_R /* w_r_2d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        w_r_2d_vname (
            .Q (w_r_2d),
            .CLK (clk),
            .D (w_r_1d),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam w_r_2d_vname.orig_name = w_r_2d;
	// ../source/HDMI/iic_dri.v:118


endmodule


module ms7200_ctl
(
    input [7:0] data_out,
    input N10,
    input _N58102,
    input _N58242,
    input busy,
    input byte_over,
    input clk,
    input \ms72xx_ctl/iic_dri_rx/N0_1 ,
    input rstn,
    output [15:0] addr,
    output [7:0] data_in,
    output [15:0] \ms72xx_ctl/addr_rx ,
    output N1366,
    output N1388,
    output N1918,
    output busy_1d,
    output busy_falling,
    output iic_trig,
    output state_0,
    output state_1,
    output state_2,
    output state_3,
    output state_4,
    output w_r
);
    wire N8;
    wire [8:0] N101;
    wire N176;
    wire N261;
    wire N1359;
    wire N1386;
    wire N1415;
    wire N1797;
    wire [8:0] N1844;
    wire N1845;
    wire N1870;
    wire N1872;
    wire N1873;
    wire N1879;
    wire [8:0] N1894;
    wire N1895;
    wire N1914_inv;
    wire N1953;
    wire [15:0] N1954;
    wire N1955;
    wire [7:0] N1989;
    wire N2009_inv;
    wire N2031_inv;
    wire N2053_inv;
    wire N2070;
    wire N2076;
    wire N2083;
    wire N2085;
    wire [4:0] N2093;
    wire _N4976;
    wire _N4977;
    wire _N4978;
    wire _N4979;
    wire _N4980;
    wire _N4981;
    wire _N4982;
    wire _N6229;
    wire _N6230;
    wire _N6231;
    wire _N6232;
    wire _N6233;
    wire _N6234;
    wire _N6235;
    wire _N6236;
    wire _N12250;
    wire _N12277;
    wire _N12301;
    wire _N12338;
    wire _N12410;
    wire _N12461;
    wire _N12467;
    wire _N12517;
    wire _N12519;
    wire _N58087;
    wire _N58092;
    wire _N58322;
    wire _N61150_3;
    wire _N61822;
    wire _N61979;
    wire _N62011;
    wire _N62013;
    wire _N62018;
    wire _N62033;
    wire _N62035;
    wire _N62046;
    wire _N62051;
    wire _N62057;
    wire _N62079;
    wire _N62090;
    wire _N62113;
    wire [23:0] cmd_iic;
    wire [8:0] cmd_index;
    wire [8:0] dri_cnt;
(* PAP_MARK_DEBUG="true" *)    wire freq_ensure;
    wire [31:0] freq_rec;
    wire [31:0] freq_rec_1d;
    wire [31:0] freq_rec_2d;
    wire [6:0] state_n;
    wire \N1219_1_concat_3_DOA[8]_floating ;
    wire \N1219_1_concat_3_DOA[17]_floating ;
    wire \N1219_1_concat_3_DOB[4]_floating ;
    wire \N1219_1_concat_3_DOB[5]_floating ;
    wire \N1219_1_concat_3_DOB[6]_floating ;
    wire \N1219_1_concat_3_DOB[7]_floating ;
    wire \N1219_1_concat_3_DOB[8]_floating ;
    wire \N1219_1_concat_3_DOB[9]_floating ;
    wire \N1219_1_concat_3_DOB[10]_floating ;
    wire \N1219_1_concat_3_DOB[11]_floating ;
    wire \N1219_1_concat_3_DOB[12]_floating ;
    wire \N1219_1_concat_3_DOB[13]_floating ;
    wire \N1219_1_concat_3_DOB[14]_floating ;
    wire \N1219_1_concat_3_DOB[15]_floating ;
    wire \N1219_1_concat_3_DOB[16]_floating ;
    wire \N1219_1_concat_3_DOB[17]_floating ;

    GTP_LUT2 /* N2 */ #(
            .INIT(4'b0010))
        N2 (
            .Z (busy_falling),
            .I0 (busy_1d),
            .I1 (busy));
	// LUT = I0&~I1 ;
	// ../source/HDMI/ms7200_ctl.v:379

    GTP_LUT3 /* N8_3 */ #(
            .INIT(8'b00000001))
        N8_3 (
            .Z (_N58087),
            .I0 (dri_cnt[6]),
            .I1 (dri_cnt[4]),
            .I2 (dri_cnt[7]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* N8_5 */ #(
            .INIT(32'b00000000000000000000010000000000))
        N8_5 (
            .Z (_N62046),
            .I0 (state_2),
            .I1 (state_3),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (state_4));
	// LUT = ~I0&I1&~I2&I3&~I4 ;

    GTP_LUT5 /* N8_7 */ #(
            .INIT(32'b00000000000000000000100000000000))
        N8_7 (
            .Z (N8),
            .I0 (N261),
            .I1 (_N62046),
            .I2 (dri_cnt[0]),
            .I3 (dri_cnt[1]),
            .I4 (state_n[1]));
	// LUT = I0&I1&~I2&I3&~I4 ;

    GTP_LUT4 /* N24_4 */ #(
            .INIT(16'b0000000100000000))
        N24_4 (
            .Z (_N62051),
            .I0 (freq_rec_1d[16]),
            .I1 (freq_rec_2d[17]),
            .I2 (freq_rec_2d[16]),
            .I3 (freq_rec_1d[17]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT4 /* N40_6 */ #(
            .INIT(16'b1000000000000000))
        N40_6 (
            .Z (_N62033),
            .I0 (data_out[4]),
            .I1 (data_out[3]),
            .I2 (data_out[1]),
            .I3 (data_out[6]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N40_8 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N40_8 (
            .Z (_N62035),
            .I0 (data_out[7]),
            .I1 (data_out[5]),
            .I2 (data_out[2]),
            .I3 (data_out[0]),
            .I4 (_N62033));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N40_9 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N40_9 (
            .Z (N2093[4]),
            .I0 (_N62035),
            .I1 (busy_falling),
            .I2 (dri_cnt[0]),
            .I3 (dri_cnt[1]),
            .I4 (N261));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N63_5 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N63_5 (
            .Z (N2093[2]),
            .I0 (busy_falling),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (freq_ensure),
            .I4 (N261));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N70 */ #(
            .INIT(32'b00100000000000000000000000000000))
        N70 (
            .Z (N2093[1]),
            .I0 (busy_falling),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (dri_cnt[2]),
            .I4 (_N58092));
	// LUT = I0&~I1&I2&I3&I4 ;
	// ../source/HDMI/ms7200_ctl.v:453

    GTP_LUT5CARRY /* N101_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_1 (
            .COUT (_N4976),
            .Z (N101[1]),
            .CIN (),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_2 (
            .COUT (_N4977),
            .Z (N101[2]),
            .CIN (_N4976),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (dri_cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_3 (
            .COUT (_N4978),
            .Z (N101[3]),
            .CIN (_N4977),
            .I0 (),
            .I1 (dri_cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_4 (
            .COUT (_N4979),
            .Z (N101[4]),
            .CIN (_N4978),
            .I0 (),
            .I1 (dri_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_5 (
            .COUT (_N4980),
            .Z (N101[5]),
            .CIN (_N4979),
            .I0 (),
            .I1 (dri_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_6 (
            .COUT (_N4981),
            .Z (N101[6]),
            .CIN (_N4980),
            .I0 (),
            .I1 (dri_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_7 (
            .COUT (_N4982),
            .Z (N101[7]),
            .CIN (_N4981),
            .I0 (),
            .I1 (dri_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT5CARRY /* N101_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N101_1_8 (
            .COUT (),
            .Z (N101[8]),
            .CIN (_N4982),
            .I0 (),
            .I1 (dri_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:487

    GTP_LUT3 /* N176_2 */ #(
            .INIT(8'b11110100))
        N176_2 (
            .Z (N176),
            .I0 (busy),
            .I1 (busy_1d),
            .I2 (state_0));
	// LUT = (I2)|(~I0&I1) ;
	// ../source/HDMI/ms7200_ctl.v:560

    GTP_LUT5CARRY /* N224_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_0 (
            .COUT (_N6229),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (cmd_index[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_1 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_1 (
            .COUT (_N6230),
            .Z (N1894[1]),
            .CIN (_N6229),
            .I0 (),
            .I1 (cmd_index[1]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_2 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_2 (
            .COUT (_N6231),
            .Z (N1894[2]),
            .CIN (_N6230),
            .I0 (),
            .I1 (cmd_index[2]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_3 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_3 (
            .COUT (_N6232),
            .Z (N1894[3]),
            .CIN (_N6231),
            .I0 (),
            .I1 (cmd_index[3]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_4 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_4 (
            .COUT (_N6233),
            .Z (N1894[4]),
            .CIN (_N6232),
            .I0 (),
            .I1 (cmd_index[4]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_5 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_5 (
            .COUT (_N6234),
            .Z (N1894[5]),
            .CIN (_N6233),
            .I0 (),
            .I1 (cmd_index[5]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_6 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_6 (
            .COUT (_N6235),
            .Z (N1894[6]),
            .CIN (_N6234),
            .I0 (),
            .I1 (cmd_index[6]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_7 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_7 (
            .COUT (_N6236),
            .Z (N1894[7]),
            .CIN (_N6235),
            .I0 (),
            .I1 (cmd_index[7]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_LUT5CARRY /* N224_1_8 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N224_1_8 (
            .COUT (),
            .Z (N1894[8]),
            .CIN (_N6236),
            .I0 (),
            .I1 (cmd_index[8]),
            .I2 (state_1),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7200_ctl.v:629

    GTP_DRM18K /* N1219_1_concat_3 */ #(
            .GRS_EN("TRUE"), 
            .CSA_MASK(3'b111), 
            .CSB_MASK(3'b111), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SINGLE_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000010000000010000000000000000010011011000000110010000000000000000010001011011000000010000000000000000010011100000000010010000000000000000000010010010001100000000000000000000000001000000000010000000000000000000000001010100000001000000000000000000000001000000000101000), 
            .INIT_01(288'b000000000000001110000100000000010000000000000000000001001100000000100000000000000000000000010100000000000000000000000000001010010000000010000000000000000000001110000010000000000000000000000000000011010110000000100010000000000000000000000111100000110000000000000000000000011110000001000010), 
            .INIT_02(288'b000000000000000010000010000001000010000000000000000010000000001000110010000000000000000000000000110000000010000000000000000000001000000000010010000000000000000000000110001001000010000000000000000000001010000001000010000000000000000010011011100001110010000000000000001100000100001001000000), 
            .INIT_03(288'b000000000000000000000011111011110001000000000000000000000000000000000001000000000000000000011001000000000000000000000000001111000000001000000000000000000000000010011000011000110010000000000000000010010110011000110010000000000000000010000110000011000010000000000000000010000100000001000010), 
            .INIT_04(288'b000000000000000000000011111011110001000000000000000000000000000000000001000000000000000000001110000000000001000000000000000000001101111011110001000000000000000000001011111011110001000000000000000000001001111011110001000000000000000000000111111011110001000000000000000000000101111011110001), 
            .INIT_05(288'b000000000000000000010010010011010001000000000000000000010000100011000001000000000000000000001110000000000001000000000000000000001101111011110001000000000000000000001011111011110001000000000000000000001001111011110001000000000000000000000111111011110001000000000000000000000101111011110001), 
            .INIT_06(288'b000000000000000001000010001011000001000000000000000001000000001011000001000000000000000000011110011000000001000000000000000000011100101000010001000000000000000000011010100011010001000000000000000000011000101010000001000000000000000000010110000011010001000000000000000000010101111011110001), 
            .INIT_07(288'b000000000000000001010010101011110001000000000000000001010000010010100001000000000000000001001110111010000001000000000000000001001100010000110001000000000000000001001010011011010001000000000000000001001001000000000001000000000000000001000110000000110001000000000000000001000100000000010001), 
            .INIT_08(288'b000000000000000010000010101000000001000000000000000010000000000011110001000000000000000001011110010010000001000000000000000001011101010000100001000000000000000001011010100011110001000000000000000001011000101001110001000000000000000001010111010000100001000000000000000001010101011000010001), 
            .INIT_09(288'b000000000000000010010010000000000001000000000000000010010001000000010001000000000000000010001110100011110001000000000000000010001100111000010001000000000000000010001011000000000001000000000000000010001001110011110001000000000000000010000111011011110001000000000000000010000100101001000001), 
            .INIT_0A(288'b000000000000000011000011100000000001000000000000000011000001010010010001000000000000000010011110000000000001000000000000000010011101001001010001000000000000000010011011000000000001000000000000000010011001000000010001000000000000000010010111100000000001000000000000000010010101000000010001), 
            .INIT_0B(288'b000000000000000011010010011000000001000000000000000011010000000000000001000000000000000011001110111001000001000000000000000011001100000001000001000000000000000011001010000000010001000000000000000011001000000000010001000000000000000011000110000000000001000000000000000011000101011000110001), 
            .INIT_0C(288'b000000000000000100000010000000000001000000000000000100000001000010100001000000000000000011011110101010000001000000000000000011011101011000000001000000000000000011011011000000000001000000000000000011011000101010100001000000000000000011010110111000000001000000000000000011010101111000100001), 
            .INIT_0D(288'b000000000000000100010010000000000001000000000000000100010000000000000001000000000000000100001110001011100001000000000000000100001100000000000001000000000000000100001010000000000001000000000000000100001000010000010001000000000000000100000110101010010001000000000000000100000100110000000001), 
            .INIT_0E(288'b000000000000000101000010001011100001000000000000000101000000101010100001000000000000000100011110001011100001000000000000000100011100100010110001000000000000000100011010001010000001000000000000000100011000000000000001000000000000000100010111111011010001000000000000000100010100000000000001), 
            .INIT_0F(288'b000000000000000101010010010000000001000000000000000101010000010000000001000000000000000101001110010000000001000000000000000101001100010000000001000000000000000101001010010000000001000000000000000101001000010000000001000000000000000101000110000010100001000000000000000101000100000000000001), 
            .INIT_10(288'b000000000000000110000010011010000001000000000000000110000000011000100001000000000000000101011110101001010001000000000000000101011100000000000001000000000000000101011011111011000001000000000000000101011000000000000001000000000000000101010110000000000001000000000000000101010100000000000001), 
            .INIT_11(288'b000000000000000110010010010000000001000000000000000110010000010000000001000000000000000110001110010000000001000000000000000110001100000010100001000000000000000110001010111010000001000000000000000110001000011001010001000000000000000110000110011001110001000000000000000110000100100010000001), 
            .INIT_12(288'b000000000000000111000010100010000001000000000000000111000000000000000001000000000000000110011111111011110001000000000000000110011100000000000001000000000000000110011010000000000001000000000000000110011000000000000001000000000000000110010110010000000001000000000000000110010100010000000001), 
            .INIT_13(288'b000000000000000111010010011001010001000000000000000111010000011000000001000000000000000111001110011000000001000000000000000111001100011000000001000000000000000111001010011001110001000000000000000111001000100010110001000000000000000111000110101000000001000000000000000111000100101001000001), 
            .INIT_14(288'b000000000000001000000010000000110001000000000000001000000000000000100001000000000000000111011111111001110001000000000000000111011100000000010001000000000000000111011010010000000001000000000000000111011000010000000001000000000000000111010110000010100001000000000000000111010100011000010001), 
            .INIT_15(288'b000000000000001000010010001000110001000000000000001000010000001011110001000000000000001000001110000001000001000000000000001000001100001000000001000000000000001000001010101011110001000000000000001000001000100010110001000000000000001000000111111000000001000000000000001000000100010001100001), 
            .INIT_16(288'b000000000000001001000010000010010001000000000000001001000000010000110001000000000000001000011110101011010001000000000000001000011100101011100001000000000000001000011010010000100001000000000000001000011000010000000001000000000000001000010110001000100001000000000000001000010100000000110001), 
            .INIT_17(288'b000000000000001001010010000000110001000000000000001001010000110011010001000000000000001001001110000000000001000000000000001001001100000000000001000000000000001001001010000000010001000000000000001001001001000000110001000000000000001001000110000001110001000000000000001001000100000001110001), 
            .INIT_18(288'b000000000000001010000010001000000001000000000000001010000000010000000001000000000000001001011110011011000001000000000000001001011101000000000001000000000000001001011010000000000001000000000000001001011000001000000001000000000000001001010110000000000001000000000000001001010100000011000001), 
            .INIT_19(288'b000000000000001010010010001010000001000000000000001010010001000000000001000000000000001010001110011010100001000000000000001010001100000000100001000000000000001010001010000000110001000000000000001010001000000000100001000000000000001010000110000000010001000000000000001010000100110000000001), 
            .INIT_1A(288'b000000000000001011000010000000000001000000000000001011000000100001010001000000000000001010011110010011000001000000000000001010011100101010000001000000000000001010011010100000000001000000000000001010011000010011010001000000000000001010010110011010000001000000000000001010010100111000010001), 
            .INIT_1B(288'b000000000000001011010010011010100001000000000000001011010000000000100001000000000000001011001110001011100001000000000000001011001100000000000001000000000000001011001010000000000001000000000000001011001000010000010001000000000000001011000110101010010001000000000000001011000100110000000001), 
            .INIT_1C(288'b000000000000001100000010010011000001000000000000001100000000001000000001000000000000001011011110100000000001000000000000001011011100010011010001000000000000001011011010011010000001000000000000001011011000111000100001000000000000001011010111101000000001000000000000001011010101000000000001), 
            .INIT_1D(288'b000000000000001100010010001011100001000000000000001100010000000000000001000000000000001100001110000000000001000000000000001100001100010000010001000000000000001100001010101010010001000000000000001100001000110000000001000000000000001100000111000000000001000000000000001100000100100001010001), 
            .INIT_1E(288'b000000000000001101000010010000000001000000000000001101000000001011100001000000000000001100011111101000000001000000000000001100011100101000010001000000000000001100011010111000100001000000000000001100011000000000000001000000000000001100010110001011010001000000000000001100010100000000010001), 
            .INIT_1F(288'b000000000000001101010010000000000001000000000000001101010000010000010001000000000000001101001110101010010001000000000000001101001100110000000001000000000000001101001010000000000001000000000000001101001000101001010001000000000000001101000110010010000001000000000000001101000100110011100001), 
            .INIT_20(288'b000000000000001110000011010000000001000000000000001110000001010000000001000000000000001101011111010000000001000000000000001101011100000000000001000000000000001101011010101011100001000000000000001101011000101001100001000000000000001101010110001011100001000000000000001101010100000000000001), 
            .INIT_21(288'b000000000000001110010010101010010001000000000000001110010000110000000001000000000000001110001110000000000001000000000000001110001100011001010001000000000000001110001010010000000001000000000000001110001000011000000001000000000000001110000110101000000001000000000000001110000100010010010001), 
            .INIT_22(288'b000000000000001111000010000000000001000000000000001111000000000000000001000000000000001110011110000000000001000000000000001110011100000000000001000000000000001110011010001010100001000000000000001110011000000000000001000000000000001110010110000000000001000000000000001110010100010000010001), 
            .INIT_23(288'b000000000000001111010010000000000001000000000000001111010000000000000001000000000000001111001110000000000001000000000000001111001100000000000001000000000000001111001010000000000001000000000000001111001000000000000001000000000000001111000110000000000001000000000000001111000100000000000001), 
            .INIT_24(288'b000000000000000000010100000001000000000000000000000000011000000000000000000000000000001111011111010010000001000000000000001111011100000000000001000000000000001111011010000000000001000000000000001111011000000000000001000000000000001111010110000000000001000000000000001111010100000000000001), 
            .INIT_25(288'b000000000000001001011110000000000100000000000000001001011100000000000100000000000000001001011010000000000100000000000000001001011000000000000100000000000000000000000110000000010100000000000000000000000100000000000100000000000000000000000010000000000100000000000000000000000000000011110100), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000001001010000000001000000000000000000001001010000000011000000000000000000000000000000001111000000000000000000010001000111000000010000000000000000000000000000000001000000000000000000010001000000000000010000000000000000001000000000000010010), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        N1219_1_concat_3 (
            .DOA ({\N1219_1_concat_3_DOA[17]_floating , cmd_iic[11], cmd_iic[10], cmd_iic[9], cmd_iic[8], cmd_iic[7], cmd_iic[6], cmd_iic[5], cmd_iic[4], \N1219_1_concat_3_DOA[8]_floating , cmd_iic[3], cmd_iic[2], cmd_iic[1], cmd_iic[0], cmd_iic[17], cmd_iic[21], cmd_iic[20], cmd_iic[16]}),
            .DOB ({\N1219_1_concat_3_DOB[17]_floating , \N1219_1_concat_3_DOB[16]_floating , \N1219_1_concat_3_DOB[15]_floating , \N1219_1_concat_3_DOB[14]_floating , \N1219_1_concat_3_DOB[13]_floating , \N1219_1_concat_3_DOB[12]_floating , \N1219_1_concat_3_DOB[11]_floating , \N1219_1_concat_3_DOB[10]_floating , \N1219_1_concat_3_DOB[9]_floating , \N1219_1_concat_3_DOB[8]_floating , \N1219_1_concat_3_DOB[7]_floating , \N1219_1_concat_3_DOB[6]_floating , \N1219_1_concat_3_DOB[5]_floating , \N1219_1_concat_3_DOB[4]_floating , cmd_iic[15], cmd_iic[14], cmd_iic[13], cmd_iic[12]}),
            .ADDRA ({cmd_index[8], cmd_index[7], cmd_index[6], cmd_index[5], cmd_index[4], cmd_index[3], cmd_index[2], cmd_index[1], cmd_index[0], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRB ({cmd_index[8], cmd_index[7], cmd_index[6], cmd_index[5], cmd_index[4], cmd_index[3], cmd_index[2], cmd_index[1], cmd_index[0], 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .CSA ({1'b1, 1'b1, 1'b1}),
            .CSB ({1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b1),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (),
            .ORCEB (),
            .RSTA (N1918),
            .RSTB (N1918),
            .WEA (1'b0),
            .WEB (1'b0));

    GTP_LUT3 /* N1359 */ #(
            .INIT(8'b00100000))
        N1359_vname (
            .Z (N1359),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (N261));
    // defparam N1359_vname.orig_name = N1359;
	// LUT = I0&~I1&I2 ;
	// ../source/HDMI/ms7200_ctl.v:429

    GTP_LUT3 /* N1359_1 */ #(
            .INIT(8'b10000000))
        N1359_1 (
            .Z (N1386),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (N261));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N1366_5 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N1366_5 (
            .Z (_N62018),
            .I0 (dri_cnt[1]),
            .I1 (dri_cnt[7]),
            .I2 (dri_cnt[6]),
            .I3 (dri_cnt[4]),
            .I4 (dri_cnt[0]));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N1366_6 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N1366_6 (
            .Z (N1366),
            .I0 (dri_cnt[8]),
            .I1 (dri_cnt[5]),
            .I2 (dri_cnt[3]),
            .I3 (dri_cnt[2]),
            .I4 (_N62018));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT4 /* N1388 */ #(
            .INIT(16'b0100000000000000))
        N1388_vname (
            .Z (N1388),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (dri_cnt[2]),
            .I3 (_N58092));
    // defparam N1388_vname.orig_name = N1388;
	// LUT = ~I0&I1&I2&I3 ;
	// ../source/HDMI/ms7200_ctl.v:453

    GTP_LUT5 /* N1797 */ #(
            .INIT(32'b00000000111111110000010011111111))
        N1797_vname (
            .Z (N1797),
            .I0 (state_n[2]),
            .I1 (state_n[5]),
            .I2 (state_n[4]),
            .I3 (rstn),
            .I4 (state_n[1]));
    // defparam N1797_vname.orig_name = N1797;
	// LUT = (~I3)|(~I0&I1&~I2&~I4) ;
	// ../source/HDMI/ms7200_ctl.v:395

    GTP_LUT5 /* \N1844_or[0]_1  */ #(
            .INIT(32'b00110011001100110000001000000000))
        \N1844_or[0]_1  (
            .Z (N1844[0]),
            .I0 (state_1),
            .I1 (dri_cnt[0]),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N58242));
	// LUT = (~I1&I4)|(I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N1844_or[1]_1  */ #(
            .INIT(32'b10001000100010001100100010001000))
        \N1844_or[1]_1  (
            .Z (N1844[1]),
            .I0 (_N58242),
            .I1 (N101[1]),
            .I2 (busy_falling),
            .I3 (state_1),
            .I4 (N1359));
	// LUT = (I0&I1)|(I1&I2&I3&~I4) ;

    GTP_LUT5 /* \N1844_or[2]_1  */ #(
            .INIT(32'b10001000100010001100100010001000))
        \N1844_or[2]_1  (
            .Z (N1844[2]),
            .I0 (_N62013),
            .I1 (N101[2]),
            .I2 (busy_falling),
            .I3 (state_3),
            .I4 (N1386));
	// LUT = (I0&I1)|(I1&I2&I3&~I4) ;

    GTP_LUT5 /* \N1844_or[2]_2_2  */ #(
            .INIT(32'b11111111111111110000010000000000))
        \N1844_or[2]_2_2  (
            .Z (_N62013),
            .I0 (N1388),
            .I1 (state_4),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N58102));
	// LUT = (I4)|(~I0&I1&~I2&I3) ;

    GTP_LUT5 /* \N1844_or[3]_1  */ #(
            .INIT(32'b10101010101010101000100010000000))
        \N1844_or[3]_1  (
            .Z (N1844[3]),
            .I0 (N101[3]),
            .I1 (busy_falling),
            .I2 (state_4),
            .I3 (state_3),
            .I4 (_N58102));
	// LUT = (I0&I4)|(I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* \N1844_or[5]_1  */ #(
            .INIT(32'b10101010101010101000100010000000))
        \N1844_or[5]_1  (
            .Z (N1844[5]),
            .I0 (N101[5]),
            .I1 (busy_falling),
            .I2 (state_4),
            .I3 (state_3),
            .I4 (_N58102));
	// LUT = (I0&I4)|(I0&I1&I2)|(I0&I1&I3) ;

    GTP_LUT5 /* N1845_1 */ #(
            .INIT(32'b11111111111111110000000000000001))
        N1845_1 (
            .Z (N1845),
            .I0 (state_4),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (state_3),
            .I4 (busy_falling));
	// LUT = (I4)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT5 /* N1870 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N1870_vname (
            .Z (N1870),
            .I0 (busy_falling),
            .I1 (state_1),
            .I2 (dri_cnt[0]),
            .I3 (dri_cnt[1]),
            .I4 (N261));
    // defparam N1870_vname.orig_name = N1870;
	// LUT = I0&I1&~I2&~I3&I4 ;
	// ../source/HDMI/ms7200_ctl.v:579

    GTP_LUT4 /* N1872_5 */ #(
            .INIT(16'b0000000100000000))
        N1872_5 (
            .Z (_N58092),
            .I0 (dri_cnt[8]),
            .I1 (dri_cnt[5]),
            .I2 (dri_cnt[3]),
            .I3 (_N58087));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT4 /* N1872_7 */ #(
            .INIT(16'b1100010011001100))
        N1872_7 (
            .Z (N1872),
            .I0 (busy_falling),
            .I1 (state_1),
            .I2 (dri_cnt[1]),
            .I3 (N261));
	// LUT = (I1&~I3)|(~I0&I1)|(I1&I2) ;

    GTP_LUT4 /* N1873 */ #(
            .INIT(16'b0010000000000000))
        N1873_vname (
            .Z (N1873),
            .I0 (state_2),
            .I1 (busy),
            .I2 (busy_1d),
            .I3 (N1366));
    // defparam N1873_vname.orig_name = N1873;
	// LUT = I0&~I1&I2&I3 ;
	// ../source/HDMI/ms7200_ctl.v:579

    GTP_LUT5 /* N1879_5 */ #(
            .INIT(32'b01110111000000001111011111110000))
        N1879_5 (
            .Z (_N62057),
            .I0 (N1366),
            .I1 (busy_falling),
            .I2 (state_4),
            .I3 (state_2),
            .I4 (N2093[1]));
	// LUT = (I2&~I4)|(~I1&I3)|(~I0&I3) ;

    GTP_LUT4 /* N1879_7 */ #(
            .INIT(16'b1110111011111110))
        N1879_7 (
            .Z (N1879),
            .I0 (N1872),
            .I1 (_N62057),
            .I2 (state_3),
            .I3 (N2093[2]));
	// LUT = (I0)|(I1)|(I2&~I3) ;

    GTP_LUT3 /* \N1894_1[0]_1  */ #(
            .INIT(8'b00000001))
        \N1894_1[0]_1  (
            .Z (N1894[0]),
            .I0 (state_1),
            .I1 (cmd_index[0]),
            .I2 (state_0));
	// LUT = ~I0&~I1&~I2 ;
	// ../source/HDMI/ms7200_ctl.v:620

    GTP_LUT4 /* N1895 */ #(
            .INIT(16'b0000000001010001))
        N1895_vname (
            .Z (N1895),
            .I0 (state_3),
            .I1 (state_2),
            .I2 (byte_over),
            .I3 (state_4));
    // defparam N1895_vname.orig_name = N1895;
	// LUT = (~I0&~I1&~I3)|(~I0&I2&~I3) ;

    GTP_LUT5 /* N1914 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N1914 (
            .Z (N1914_inv),
            .I0 (state_3),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (byte_over),
            .I4 (N261));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT2 /* N1918 */ #(
            .INIT(4'b1101))
        N1918_vname (
            .Z (N1918),
            .I0 (rstn),
            .I1 (state_0));
    // defparam N1918_vname.orig_name = N1918;
	// LUT = (~I0)|(I1) ;
	// ../source/HDMI/ms7200_ctl.v:690

    GTP_LUT3 /* N1953 */ #(
            .INIT(8'b11101100))
        N1953_vname (
            .Z (N1953),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (N2093[4]));
    // defparam N1953_vname.orig_name = N1953;
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT5 /* \N1954_1_inv[2]  */ #(
            .INIT(32'b00010000001100000001000100110011))
        \N1954_1_inv[2]  (
            .Z (N1954[2]),
            .I0 (N1415),
            .I1 (_N58322),
            .I2 (cmd_iic[10]),
            .I3 (state_4),
            .I4 (N1953));
	// LUT = (~I1&~I3&~I4)|(~I0&~I1&~I4)|(~I1&I2&~I3)|(~I0&~I1&I2) ;

    GTP_LUT4 /* \N1954_1_inv[4]  */ #(
            .INIT(16'b0001000000010001))
        \N1954_1_inv[4]  (
            .Z (N1954[4]),
            .I0 (_N58322),
            .I1 (N2083),
            .I2 (cmd_iic[12]),
            .I3 (N1953));
	// LUT = (~I0&~I1&~I3)|(~I0&~I1&I2) ;

    GTP_LUT5 /* \N1954_1_or[0]_3  */ #(
            .INIT(32'b11111110111011101110111011101110))
        \N1954_1_or[0]_3  (
            .Z (_N62090),
            .I0 (N2085),
            .I1 (state_0),
            .I2 (state_3),
            .I3 (dri_cnt[0]),
            .I4 (N261));
	// LUT = (I0)|(I1)|(I2&I3&I4) ;

    GTP_LUT3 /* \N1954_1_or[0]_4  */ #(
            .INIT(8'b11101010))
        \N1954_1_or[0]_4  (
            .Z (N1954[0]),
            .I0 (_N62090),
            .I1 (cmd_iic[8]),
            .I2 (N1953));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT4 /* \N1954_1_or[1]_6  */ #(
            .INIT(16'b1110101010101010))
        \N1954_1_or[1]_6  (
            .Z (_N62113),
            .I0 (state_0),
            .I1 (state_3),
            .I2 (dri_cnt[1]),
            .I3 (N261));
	// LUT = (I0)|(I1&I2&I3) ;

    GTP_LUT3 /* \N1954_1_or[1]_9  */ #(
            .INIT(8'b11101010))
        \N1954_1_or[1]_9  (
            .Z (N1954[1]),
            .I0 (_N62113),
            .I1 (cmd_iic[9]),
            .I2 (N1953));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT4 /* \N1954_1_or[3]  */ #(
            .INIT(16'b1110110010100000))
        \N1954_1_or[3]  (
            .Z (N1954[3]),
            .I0 (N261),
            .I1 (cmd_iic[11]),
            .I2 (state_3),
            .I3 (N1953));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT5 /* \N1954_1_or[5]  */ #(
            .INIT(32'b11111110111100001110111000000000))
        \N1954_1_or[5]  (
            .Z (N1954[5]),
            .I0 (N1386),
            .I1 (N1359),
            .I2 (cmd_iic[13]),
            .I3 (state_4),
            .I4 (N1953));
	// LUT = (I0&I3)|(I1&I3)|(I2&I4) ;

    GTP_LUT4 /* \N1954_1_or[7]  */ #(
            .INIT(16'b1110110010100000))
        \N1954_1_or[7]  (
            .Z (N1954[7]),
            .I0 (N261),
            .I1 (cmd_iic[15]),
            .I2 (state_3),
            .I3 (N1953));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT5 /* \N1954_1_or[9]_5  */ #(
            .INIT(32'b11111110111111001110111011001100))
        \N1954_1_or[9]_5  (
            .Z (N1954[9]),
            .I0 (N2070),
            .I1 (N2085),
            .I2 (cmd_iic[17]),
            .I3 (state_4),
            .I4 (N1953));
	// LUT = (I1)|(I0&I3)|(I2&I4) ;

    GTP_LUT5 /* \N1954_1_or[10]_3  */ #(
            .INIT(32'b11101100111011001111111111101100))
        \N1954_1_or[10]_3  (
            .Z (_N58322),
            .I0 (N2070),
            .I1 (state_0),
            .I2 (state_4),
            .I3 (state_3),
            .I4 (N261));
	// LUT = (I1)|(I3&~I4)|(I0&I2) ;

    GTP_LUT5 /* \N1954_1_or[10]_5  */ #(
            .INIT(32'b11111110111111001110111011001100))
        \N1954_1_or[10]_5  (
            .Z (N1954[12]),
            .I0 (N1415),
            .I1 (N2083),
            .I2 (cmd_iic[20]),
            .I3 (state_4),
            .I4 (N1953));
	// LUT = (I1)|(I0&I3)|(I2&I4) ;

    GTP_LUT4 /* \N1954_1_or[11]  */ #(
            .INIT(16'b1110110010100000))
        \N1954_1_or[11]  (
            .Z (N1954[13]),
            .I0 (N261),
            .I1 (cmd_iic[21]),
            .I2 (state_3),
            .I3 (N1953));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT2 /* N1955 */ #(
            .INIT(4'b1101))
        N1955_vname (
            .Z (N1955),
            .I0 (state_1),
            .I1 (N2093[4]));
    // defparam N1955_vname.orig_name = N1955;
	// LUT = (~I0)|(I1) ;

    GTP_LUT5 /* \N1989_1_or[0]_4  */ #(
            .INIT(32'b00001010000000100000000000000000))
        \N1989_1_or[0]_4  (
            .Z (_N62079),
            .I0 (state_4),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (dri_cnt[2]),
            .I4 (_N58092));
	// LUT = (I0&~I1&~I2&I4)|(I0&~I2&I3&I4) ;

    GTP_LUT3 /* \N1989_1_or[0]_5  */ #(
            .INIT(8'b11101010))
        \N1989_1_or[0]_5  (
            .Z (N1989[0]),
            .I0 (_N62079),
            .I1 (cmd_iic[0]),
            .I2 (N1953));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT4 /* \N1989_1_or[1]_5  */ #(
            .INIT(16'b1111111011111010))
        \N1989_1_or[1]_5  (
            .Z (N1989[1]),
            .I0 (N2076),
            .I1 (cmd_iic[1]),
            .I2 (state_0),
            .I3 (N1953));
	// LUT = (I0)|(I2)|(I1&I3) ;

    GTP_LUT3 /* \N1989_1_or[2]  */ #(
            .INIT(8'b11101010))
        \N1989_1_or[2]  (
            .Z (N1989[2]),
            .I0 (N2076),
            .I1 (cmd_iic[2]),
            .I2 (N1953));
	// LUT = (I0)|(I1&I2) ;

    GTP_LUT5 /* \N1989_1_or[4]  */ #(
            .INIT(32'b11111110111111001111101011110000))
        \N1989_1_or[4]  (
            .Z (N1989[4]),
            .I0 (N1386),
            .I1 (cmd_iic[4]),
            .I2 (state_0),
            .I3 (state_4),
            .I4 (N1953));
	// LUT = (I2)|(I0&I3)|(I1&I4) ;

    GTP_LUT4 /* \N1989_1_or[5]  */ #(
            .INIT(16'b1110110010100000))
        \N1989_1_or[5]  (
            .Z (N1989[5]),
            .I0 (N1386),
            .I1 (cmd_iic[5]),
            .I2 (state_4),
            .I3 (N1953));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT5 /* \N1989_1_or[6]  */ #(
            .INIT(32'b11111110111111001111101011110000))
        \N1989_1_or[6]  (
            .Z (N1989[6]),
            .I0 (N1386),
            .I1 (cmd_iic[6]),
            .I2 (state_0),
            .I3 (state_4),
            .I4 (N1953));
	// LUT = (I2)|(I0&I3)|(I1&I4) ;

    GTP_LUT5 /* N2009 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N2009 (
            .Z (N2009_inv),
            .I0 (state_3),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (byte_over),
            .I4 (N261));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N2031 */ #(
            .INIT(32'b00100000000000000000000000000000))
        N2031 (
            .Z (N2031_inv),
            .I0 (state_3),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (byte_over),
            .I4 (N261));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* N2053 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N2053 (
            .Z (N2053_inv),
            .I0 (state_3),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (byte_over),
            .I4 (N261));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT2 /* N2053_1 */ #(
            .INIT(4'b0100))
        N2053_1 (
            .Z (N261),
            .I0 (dri_cnt[2]),
            .I1 (_N58092));
	// LUT = ~I0&I1 ;

    GTP_LUT4 /* N2071_1 */ #(
            .INIT(16'b0001010000000000))
        N2071_1 (
            .Z (N2070),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (dri_cnt[2]),
            .I3 (_N58092));
	// LUT = (~I0&I1&~I2&I3)|(~I0&~I1&I2&I3) ;

    GTP_LUT5 /* N2076 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N2076_vname (
            .Z (N2076),
            .I0 (state_4),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (dri_cnt[2]),
            .I4 (_N58092));
    // defparam N2076_vname.orig_name = N2076;
	// LUT = I0&~I1&~I2&I3&I4 ;
	// ../source/HDMI/ms7200_ctl.v:710

    GTP_LUT3 /* N2082_1 */ #(
            .INIT(8'b00010000))
        N2082_1 (
            .Z (N1415),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[1]),
            .I2 (N261));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT3 /* N2083 */ #(
            .INIT(8'b10000000))
        N2083_vname (
            .Z (N2083),
            .I0 (state_4),
            .I1 (dri_cnt[0]),
            .I2 (N261));
    // defparam N2083_vname.orig_name = N2083;
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N2085 */ #(
            .INIT(32'b10101000000000001010101010101010))
        N2085_vname (
            .Z (N2085),
            .I0 (state_4),
            .I1 (dri_cnt[0]),
            .I2 (dri_cnt[1]),
            .I3 (dri_cnt[2]),
            .I4 (_N58092));
    // defparam N2085_vname.orig_name = N2085;
	// LUT = (I0&~I4)|(I0&I1&I3)|(I0&I2&I3) ;
	// ../source/HDMI/ms7200_ctl.v:710

    GTP_DFF_RE /* \addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[0]  (
            .Q (addr[0]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[1]  (
            .Q (addr[1]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[2]  (
            .Q (addr[2]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[3]  (
            .Q (addr[3]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[4]  (
            .Q (addr[4]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[5]  (
            .Q (addr[5]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[6]  (
            .Q (addr[6]),
            .CE (N1955),
            .CLK (clk),
            .D (_N12250),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[7]  (
            .Q (addr[7]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[7]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[8]  (
            .Q (\ms72xx_ctl/addr_rx [8] ),
            .CE (N1955),
            .CLK (clk),
            .D (_N12277),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[9]  (
            .Q (addr[9]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[9]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[12]  (
            .Q (addr[12]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[12]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[13]  (
            .Q (addr[13]),
            .CE (N1955),
            .CLK (clk),
            .D (N1954[13]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_LUT3 /* \addr[15:0]_0  */ #(
            .INIT(8'b11100000))
        \addr[15:0]_0  (
            .Z (_N12250),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (cmd_iic[14]));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_LUT3 /* \addr[15:0]_2  */ #(
            .INIT(8'b11100000))
        \addr[15:0]_2  (
            .Z (_N12277),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (cmd_iic[16]));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_DFF /* busy_1d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        busy_1d_vname (
            .Q (busy_1d),
            .CLK (clk),
            .D (busy));
    // defparam busy_1d_vname.orig_name = busy_1d;
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_RE /* \cmd_index[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[0]  (
            .Q (cmd_index[0]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[1]  (
            .Q (cmd_index[1]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[2]  (
            .Q (cmd_index[2]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[3]  (
            .Q (cmd_index[3]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[4]  (
            .Q (cmd_index[4]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[5]  (
            .Q (cmd_index[5]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[6]  (
            .Q (cmd_index[6]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[7]  (
            .Q (cmd_index[7]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[7]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \cmd_index[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[8]  (
            .Q (cmd_index[8]),
            .CE (N1895),
            .CLK (clk),
            .D (N1894[8]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:614

    GTP_DFF_RE /* \data_in[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[0]  (
            .Q (data_in[0]),
            .CE (N1955),
            .CLK (clk),
            .D (N1989[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \data_in[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[1]  (
            .Q (data_in[1]),
            .CE (N1955),
            .CLK (clk),
            .D (N1989[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \data_in[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[2]  (
            .Q (data_in[2]),
            .CE (N1955),
            .CLK (clk),
            .D (N1989[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \data_in[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[3]  (
            .Q (data_in[3]),
            .CE (N1955),
            .CLK (clk),
            .D (_N12301),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \data_in[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[4]  (
            .Q (data_in[4]),
            .CE (N1955),
            .CLK (clk),
            .D (N1989[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \data_in[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[5]  (
            .Q (data_in[5]),
            .CE (N1955),
            .CLK (clk),
            .D (N1989[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \data_in[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[6]  (
            .Q (data_in[6]),
            .CE (N1955),
            .CLK (clk),
            .D (N1989[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_LUT4 /* \data_in[7:0]_0  */ #(
            .INIT(16'b1111111010101010))
        \data_in[7:0]_0  (
            .Z (_N12301),
            .I0 (state_0),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (cmd_iic[3]));
	// LUT = (I0)|(I1&I3)|(I2&I3) ;

    GTP_LUT3 /* \data_in[7:0]_3  */ #(
            .INIT(8'b11100000))
        \data_in[7:0]_3  (
            .Z (_N12338),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (cmd_iic[7]));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_DFF_RE /* \data_in[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[7]  (
            .Q (data_in[7]),
            .CE (N1955),
            .CLK (clk),
            .D (_N12338),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:701

    GTP_DFF_RE /* \dri_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[0]  (
            .Q (dri_cnt[0]),
            .CE (N1845),
            .CLK (clk),
            .D (N1844[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[1]  (
            .Q (dri_cnt[1]),
            .CE (N1845),
            .CLK (clk),
            .D (N1844[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[2]  (
            .Q (dri_cnt[2]),
            .CE (N1845),
            .CLK (clk),
            .D (N1844[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[3]  (
            .Q (dri_cnt[3]),
            .CE (N1845),
            .CLK (clk),
            .D (N1844[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[4]  (
            .Q (dri_cnt[4]),
            .CE (N1845),
            .CLK (clk),
            .D (_N12410),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[5]  (
            .Q (dri_cnt[5]),
            .CE (N1845),
            .CLK (clk),
            .D (N1844[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[6]  (
            .Q (dri_cnt[6]),
            .CE (N1845),
            .CLK (clk),
            .D (_N12461),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF_RE /* \dri_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[7]  (
            .Q (dri_cnt[7]),
            .CE (N1845),
            .CLK (clk),
            .D (_N12467),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_LUT5 /* \dri_cnt[8:0]_1  */ #(
            .INIT(32'b10101110101010100000000000000000))
        \dri_cnt[8:0]_1  (
            .Z (_N12467),
            .I0 (_N62011),
            .I1 (state_4),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (N101[7]));
	// LUT = (I0&I4)|(I1&~I2&I3&I4) ;

    GTP_LUT3 /* \dri_cnt[8:0]_5  */ #(
            .INIT(8'b11100000))
        \dri_cnt[8:0]_5  (
            .Z (_N12410),
            .I0 (_N61150_3),
            .I1 (state_2),
            .I2 (N101[4]));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_LUT5 /* \dri_cnt[8:0]_6  */ #(
            .INIT(32'b10101010101010100000100000000000))
        \dri_cnt[8:0]_6  (
            .Z (_N12517),
            .I0 (N101[8]),
            .I1 (state_4),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N12519));
	// LUT = (I0&I4)|(I0&I1&~I2&I3) ;

    GTP_LUT5 /* \dri_cnt[8:0]_8  */ #(
            .INIT(32'b11111111111111110000111000000000))
        \dri_cnt[8:0]_8  (
            .Z (_N62011),
            .I0 (state_2),
            .I1 (state_3),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (state_1));
	// LUT = (I4)|(I0&~I2&I3)|(I1&~I2&I3) ;

    GTP_LUT5 /* \dri_cnt[8:0]_41  */ #(
            .INIT(32'b10101110101010100000000000000000))
        \dri_cnt[8:0]_41  (
            .Z (_N12461),
            .I0 (_N62011),
            .I1 (state_4),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (N101[6]));
	// LUT = (I0&I4)|(I1&~I2&I3&I4) ;

    GTP_LUT5 /* \dri_cnt[8:0]_89  */ #(
            .INIT(32'b11101010110010001111101011111000))
        \dri_cnt[8:0]_89  (
            .Z (_N12519),
            .I0 (busy_falling),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (state_3),
            .I4 (N1366));
	// LUT = (I2&~I4)|(I0&I1)|(I0&I3)|(I1&I2) ;

    GTP_LUT5 /* \dri_cnt[8:0]_99  */ #(
            .INIT(32'b00001111000000000000111000000000))
        \dri_cnt[8:0]_99  (
            .Z (_N61150_3),
            .I0 (state_1),
            .I1 (state_3),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (state_4));
	// LUT = (I0&~I2&I3)|(I1&~I2&I3)|(~I2&I3&I4) ;

    GTP_DFF_RE /* \dri_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[8]  (
            .Q (dri_cnt[8]),
            .CE (N1845),
            .CLK (clk),
            .D (_N12517),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:472

    GTP_DFF /* freq_ensure */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        freq_ensure_vname (
            .Q (freq_ensure),
            .CLK (clk),
            .D (_N61979));
    // defparam freq_ensure_vname.orig_name = freq_ensure;
	// ../source/HDMI/ms7200_ctl.v:398

    GTP_LUT4 /* freq_ensure_rs_mux */ #(
            .INIT(16'b0000000011111000))
        freq_ensure_rs_mux (
            .Z (_N61979),
            .I0 (N8),
            .I1 (_N62051),
            .I2 (freq_ensure),
            .I3 (N1797));
	// LUT = (I2&~I3)|(I0&I1&~I3) ;

    GTP_DFF_RE /* \freq_rec[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[0]  (
            .Q (freq_rec[0]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[1]  (
            .Q (freq_rec[1]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF /* \freq_rec_1d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[0]  (
            .Q (freq_rec_1d[0]),
            .CLK (clk),
            .D (freq_rec[0]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[1]  (
            .Q (freq_rec_1d[1]),
            .CLK (clk),
            .D (freq_rec[1]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[2]  (
            .Q (freq_rec_1d[2]),
            .CLK (clk),
            .D (freq_rec[2]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[3]  (
            .Q (freq_rec_1d[3]),
            .CLK (clk),
            .D (freq_rec[3]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[4]  (
            .Q (freq_rec_1d[4]),
            .CLK (clk),
            .D (freq_rec[4]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[5]  (
            .Q (freq_rec_1d[5]),
            .CLK (clk),
            .D (freq_rec[5]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[6]  (
            .Q (freq_rec_1d[6]),
            .CLK (clk),
            .D (freq_rec[6]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[7]  (
            .Q (freq_rec_1d[7]),
            .CLK (clk),
            .D (freq_rec[7]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[8]  (
            .Q (freq_rec_1d[8]),
            .CLK (clk),
            .D (freq_rec[8]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[9]  (
            .Q (freq_rec_1d[9]),
            .CLK (clk),
            .D (freq_rec[9]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[10]  (
            .Q (freq_rec_1d[10]),
            .CLK (clk),
            .D (freq_rec[10]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[11]  (
            .Q (freq_rec_1d[11]),
            .CLK (clk),
            .D (freq_rec[11]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[12]  (
            .Q (freq_rec_1d[12]),
            .CLK (clk),
            .D (freq_rec[12]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[13]  (
            .Q (freq_rec_1d[13]),
            .CLK (clk),
            .D (freq_rec[13]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[14]  (
            .Q (freq_rec_1d[14]),
            .CLK (clk),
            .D (freq_rec[14]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[15]  (
            .Q (freq_rec_1d[15]),
            .CLK (clk),
            .D (freq_rec[15]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[16]  (
            .Q (freq_rec_1d[16]),
            .CLK (clk),
            .D (freq_rec[16]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[17]  (
            .Q (freq_rec_1d[17]),
            .CLK (clk),
            .D (freq_rec[17]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[18]  (
            .Q (freq_rec_1d[18]),
            .CLK (clk),
            .D (freq_rec[18]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[19]  (
            .Q (freq_rec_1d[19]),
            .CLK (clk),
            .D (freq_rec[19]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[20]  (
            .Q (freq_rec_1d[20]),
            .CLK (clk),
            .D (freq_rec[20]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[21]  (
            .Q (freq_rec_1d[21]),
            .CLK (clk),
            .D (freq_rec[21]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[22]  (
            .Q (freq_rec_1d[22]),
            .CLK (clk),
            .D (freq_rec[22]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[23]  (
            .Q (freq_rec_1d[23]),
            .CLK (clk),
            .D (freq_rec[23]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[24]  (
            .Q (freq_rec_1d[24]),
            .CLK (clk),
            .D (freq_rec[24]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[25]  (
            .Q (freq_rec_1d[25]),
            .CLK (clk),
            .D (freq_rec[25]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[26]  (
            .Q (freq_rec_1d[26]),
            .CLK (clk),
            .D (freq_rec[26]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[27]  (
            .Q (freq_rec_1d[27]),
            .CLK (clk),
            .D (freq_rec[27]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[28]  (
            .Q (freq_rec_1d[28]),
            .CLK (clk),
            .D (freq_rec[28]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[29]  (
            .Q (freq_rec_1d[29]),
            .CLK (clk),
            .D (freq_rec[29]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[30]  (
            .Q (freq_rec_1d[30]),
            .CLK (clk),
            .D (freq_rec[30]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF /* \freq_rec_1d[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_1d[31]  (
            .Q (freq_rec_1d[31]),
            .CLK (clk),
            .D (freq_rec[31]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_RE /* \freq_rec[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[2]  (
            .Q (freq_rec[2]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_E /* \freq_rec_2d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[0]  (
            .Q (freq_rec_2d[0]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[0]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[1]  (
            .Q (freq_rec_2d[1]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[1]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[2]  (
            .Q (freq_rec_2d[2]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[2]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[3]  (
            .Q (freq_rec_2d[3]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[3]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[4]  (
            .Q (freq_rec_2d[4]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[4]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[5]  (
            .Q (freq_rec_2d[5]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[5]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[6]  (
            .Q (freq_rec_2d[6]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[6]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[7]  (
            .Q (freq_rec_2d[7]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[7]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[8]  (
            .Q (freq_rec_2d[8]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[8]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[9]  (
            .Q (freq_rec_2d[9]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[9]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[10]  (
            .Q (freq_rec_2d[10]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[10]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[11]  (
            .Q (freq_rec_2d[11]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[11]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[12]  (
            .Q (freq_rec_2d[12]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[12]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[13]  (
            .Q (freq_rec_2d[13]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[13]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[14]  (
            .Q (freq_rec_2d[14]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[14]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[15]  (
            .Q (freq_rec_2d[15]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[15]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[16]  (
            .Q (freq_rec_2d[16]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[16]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[17]  (
            .Q (freq_rec_2d[17]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[17]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[18]  (
            .Q (freq_rec_2d[18]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[18]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[19]  (
            .Q (freq_rec_2d[19]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[19]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[20]  (
            .Q (freq_rec_2d[20]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[20]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[21]  (
            .Q (freq_rec_2d[21]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[21]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[22]  (
            .Q (freq_rec_2d[22]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[22]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[23]  (
            .Q (freq_rec_2d[23]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[23]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[24]  (
            .Q (freq_rec_2d[24]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[24]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[25]  (
            .Q (freq_rec_2d[25]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[25]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[26]  (
            .Q (freq_rec_2d[26]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[26]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[27]  (
            .Q (freq_rec_2d[27]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[27]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[28]  (
            .Q (freq_rec_2d[28]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[28]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[29]  (
            .Q (freq_rec_2d[29]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[29]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[30]  (
            .Q (freq_rec_2d[30]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[30]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_E /* \freq_rec_2d[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec_2d[31]  (
            .Q (freq_rec_2d[31]),
            .CE (N8),
            .CLK (clk),
            .D (freq_rec_1d[31]));
	// ../source/HDMI/ms7200_ctl.v:380

    GTP_DFF_RE /* \freq_rec[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[3]  (
            .Q (freq_rec[3]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[4]  (
            .Q (freq_rec[4]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[5]  (
            .Q (freq_rec[5]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[6]  (
            .Q (freq_rec[6]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[7]  (
            .Q (freq_rec[7]),
            .CE (N1914_inv),
            .CLK (clk),
            .D (data_out[7]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[8]  (
            .Q (freq_rec[8]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[9]  (
            .Q (freq_rec[9]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[10]  (
            .Q (freq_rec[10]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[11]  (
            .Q (freq_rec[11]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[12]  (
            .Q (freq_rec[12]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[13]  (
            .Q (freq_rec[13]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[14]  (
            .Q (freq_rec[14]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[15]  (
            .Q (freq_rec[15]),
            .CE (N2053_inv),
            .CLK (clk),
            .D (data_out[7]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[16]  (
            .Q (freq_rec[16]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[17]  (
            .Q (freq_rec[17]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[18]  (
            .Q (freq_rec[18]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[19]  (
            .Q (freq_rec[19]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[20]  (
            .Q (freq_rec[20]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[21]  (
            .Q (freq_rec[21]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[22]  (
            .Q (freq_rec[22]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[23]  (
            .Q (freq_rec[23]),
            .CE (N2031_inv),
            .CLK (clk),
            .D (data_out[7]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[24]  (
            .Q (freq_rec[24]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[25]  (
            .Q (freq_rec[25]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[26]  (
            .Q (freq_rec[26]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[27]  (
            .Q (freq_rec[27]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[28]  (
            .Q (freq_rec[28]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[29]  (
            .Q (freq_rec[29]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[30]  (
            .Q (freq_rec[30]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_RE /* \freq_rec[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \freq_rec[31]  (
            .Q (freq_rec[31]),
            .CE (N2009_inv),
            .CLK (clk),
            .D (data_out[7]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7200_ctl.v:658

    GTP_DFF_R /* iic_trig */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        iic_trig_vname (
            .Q (iic_trig),
            .CLK (clk),
            .D (N176),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam iic_trig_vname.orig_name = iic_trig;
	// ../source/HDMI/ms7200_ctl.v:554

    GTP_DFF_S /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CLK (clk),
            .D (N10),
            .S (1'b0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_DFF_R /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .CLK (clk),
            .D (state_n[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_DFF_R /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .CLK (clk),
            .D (state_n[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_DFF_R /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .CLK (clk),
            .D (state_n[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_DFF_R /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .CLK (clk),
            .D (state_n[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_LUT3 /* \state_fsm[6:0]_2  */ #(
            .INIT(8'b10101110))
        \state_fsm[6:0]_2  (
            .Z (state_n[1]),
            .I0 (state_0),
            .I1 (state_1),
            .I2 (N2093[4]));
	// LUT = (I0)|(I1&~I2) ;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_LUT5 /* \state_fsm[6:0]_5  */ #(
            .INIT(32'b11110111111100000111011100000000))
        \state_fsm[6:0]_5  (
            .Z (state_n[2]),
            .I0 (N1366),
            .I1 (busy_falling),
            .I2 (state_1),
            .I3 (state_2),
            .I4 (N2093[4]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I4) ;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_LUT5 /* \state_fsm[6:0]_9  */ #(
            .INIT(32'b11101100111011001111111111101100))
        \state_fsm[6:0]_9  (
            .Z (state_n[4]),
            .I0 (N2093[1]),
            .I1 (N1873),
            .I2 (state_4),
            .I3 (state_3),
            .I4 (N2093[2]));
	// LUT = (I1)|(I3&~I4)|(I0&I2) ;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_LUT4 /* \state_fsm[6:0]_12  */ #(
            .INIT(16'b1111010001000100))
        \state_fsm[6:0]_12  (
            .Z (state_n[5]),
            .I0 (N2093[1]),
            .I1 (state_4),
            .I2 (state_3),
            .I3 (N2093[2]));
	// LUT = (~I0&I1)|(I2&I3) ;
	// ../source/HDMI/ms7200_ctl.v:411

    GTP_DFF_S /* w_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        w_r_vname (
            .Q (w_r),
            .CLK (clk),
            .D (_N61822),
            .S (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam w_r_vname.orig_name = w_r;
	// ../source/HDMI/ms7200_ctl.v:573

    GTP_LUT5M /* w_r_ce_mux */ #(
            .INIT(32'b10101010101010100000000100000101))
        w_r_ce_mux (
            .Z (_N61822),
            .I0 (w_r),
            .I1 (N2093[1]),
            .I2 (N1873),
            .I3 (state_4),
            .I4 (N1879),
            .ID (N1870));
	// LUT = (~ID&~I2&~I3&~I4)|(~ID&~I1&~I2&~I4)|(I0&I4) ;


endmodule


module ms7210_ctl
(
    input [7:0] data_out,
    input N581,
    input busy,
    input byte_over,
    input clk,
    input \ms72xx_ctl/busy_rx ,
    input \ms72xx_ctl/iic_dri_rx/N0_1 ,
    input \ms72xx_ctl/ms7200_ctl/N1366 ,
    input \ms72xx_ctl/ms7200_ctl/N1388 ,
    input \ms72xx_ctl/ms7200_ctl/busy_1d ,
    input \ms72xx_ctl/ms7200_ctl/busy_falling ,
    input \ms72xx_ctl/ms7200_ctl/state_1 ,
    input \ms72xx_ctl/ms7200_ctl/state_2 ,
    input \ms72xx_ctl/ms7200_ctl/state_3 ,
    input \ms72xx_ctl/ms7200_ctl/state_4 ,
    input state_0,
    output [15:0] addr,
    output [7:0] data_in,
    output [15:0] \ms72xx_ctl/addr_tx ,
    output _N58102,
    output _N58242,
    output iic_trig,
    output init_over,
    output w_r
);
    wire [4:0] N62;
    wire [21:0] N98;
    wire N118;
    wire N382;
    wire N390;
    wire N405;
    wire N527;
    wire [4:0] N536;
    wire N537;
    wire N539;
    wire N556;
    wire [5:0] N579;
    wire N580;
    wire N586;
    wire N589;
    wire [15:0] N590;
    wire N591;
    wire [7:0] N599;
    wire [3:0] N612;
    wire _N8;
    wire _N11;
    wire _N14;
    wire _N17;
    wire _N6239;
    wire _N6240;
    wire _N6241;
    wire _N6242;
    wire _N6243;
    wire _N6244;
    wire _N6245;
    wire _N6246;
    wire _N6247;
    wire _N6248;
    wire _N6249;
    wire _N6250;
    wire _N6251;
    wire _N6252;
    wire _N6253;
    wire _N6254;
    wire _N6255;
    wire _N6256;
    wire _N6257;
    wire _N6258;
    wire _N6260;
    wire _N6261;
    wire _N6262;
    wire _N6263;
    wire _N6264;
    wire _N12526;
    wire _N12572;
    wire _N12615;
    wire _N12658;
    wire _N12704;
    wire _N12748;
    wire _N12790;
    wire _N12830;
    wire _N12872;
    wire _N12913;
    wire _N12958;
    wire _N12999;
    wire _N13046;
    wire _N45625;
    wire _N58101;
    wire _N58248;
    wire _N61823;
    wire _N61824;
    wire _N61825;
    wire _N62142;
    wire _N62144;
    wire _N62150;
    wire _N62159;
    wire _N62164;
    wire _N62168;
    wire _N62172;
    wire _N62173;
    wire _N62181;
    wire busy_1d;
    wire busy_falling;
    wire [23:0] cmd_iic;
    wire [5:0] cmd_index;
    wire [21:0] delay_cnt;
    wire \delay_cnt[0]_inv ;
    wire [4:0] dri_cnt;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire \N325_1_concat_2_DOA[8]_floating ;
    wire \N325_1_concat_2_DOA[17]_floating ;
    wire \N325_1_concat_2_DOB[4]_floating ;
    wire \N325_1_concat_2_DOB[5]_floating ;
    wire \N325_1_concat_2_DOB[6]_floating ;
    wire \N325_1_concat_2_DOB[7]_floating ;
    wire \N325_1_concat_2_DOB[8]_floating ;
    wire \N325_1_concat_2_DOB[9]_floating ;
    wire \N325_1_concat_2_DOB[10]_floating ;
    wire \N325_1_concat_2_DOB[11]_floating ;
    wire \N325_1_concat_2_DOB[12]_floating ;
    wire \N325_1_concat_2_DOB[13]_floating ;
    wire \N325_1_concat_2_DOB[14]_floating ;
    wire \N325_1_concat_2_DOB[15]_floating ;
    wire \N325_1_concat_2_DOB[16]_floating ;
    wire \N325_1_concat_2_DOB[17]_floating ;

    GTP_LUT2 /* N2 */ #(
            .INIT(4'b0010))
        N2 (
            .Z (busy_falling),
            .I0 (busy_1d),
            .I1 (busy));
	// LUT = I0&~I1 ;
	// ../source/HDMI/ms7210_ctl.v:111

    GTP_LUT4 /* N14_6 */ #(
            .INIT(16'b1000000000000000))
        N14_6 (
            .Z (_N62142),
            .I0 (data_out[4]),
            .I1 (data_out[3]),
            .I2 (data_out[1]),
            .I3 (data_out[6]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N14_8 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N14_8 (
            .Z (_N62144),
            .I0 (data_out[7]),
            .I1 (data_out[5]),
            .I2 (data_out[2]),
            .I3 (data_out[0]),
            .I4 (_N62142));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* N36 */ #(
            .INIT(8'b01000000))
        N36 (
            .Z (N612[1]),
            .I0 (busy),
            .I1 (busy_1d),
            .I2 (N405));
	// LUT = ~I0&I1&I2 ;
	// ../source/HDMI/ms7210_ctl.v:154

    GTP_LUT5 /* N62_sum4 */ #(
            .INIT(32'b01101010101010101010101010101010))
        N62_sum4 (
            .Z (N62[4]),
            .I0 (dri_cnt[4]),
            .I1 (dri_cnt[3]),
            .I2 (dri_cnt[2]),
            .I3 (dri_cnt[1]),
            .I4 (dri_cnt[0]));
	// LUT = (I0&~I4)|(I0&~I3)|(I0&~I2)|(I0&~I1)|(~I0&I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* N98_1_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_1 (
            .COUT (_N6239),
            .Z (N98[1]),
            .CIN (),
            .I0 (delay_cnt[0]),
            .I1 (delay_cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_2 (
            .COUT (_N6240),
            .Z (N98[2]),
            .CIN (_N6239),
            .I0 (delay_cnt[0]),
            .I1 (delay_cnt[1]),
            .I2 (delay_cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_3 (
            .COUT (_N6241),
            .Z (N98[3]),
            .CIN (_N6240),
            .I0 (),
            .I1 (delay_cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_4 (
            .COUT (_N6242),
            .Z (N98[4]),
            .CIN (_N6241),
            .I0 (),
            .I1 (delay_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_5 (
            .COUT (_N6243),
            .Z (N98[5]),
            .CIN (_N6242),
            .I0 (),
            .I1 (delay_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_6 (
            .COUT (_N6244),
            .Z (N98[6]),
            .CIN (_N6243),
            .I0 (),
            .I1 (delay_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_7 (
            .COUT (_N6245),
            .Z (N98[7]),
            .CIN (_N6244),
            .I0 (),
            .I1 (delay_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_8 (
            .COUT (_N6246),
            .Z (N98[8]),
            .CIN (_N6245),
            .I0 (),
            .I1 (delay_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_9 (
            .COUT (_N6247),
            .Z (N98[9]),
            .CIN (_N6246),
            .I0 (),
            .I1 (delay_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_10 (
            .COUT (_N6248),
            .Z (N98[10]),
            .CIN (_N6247),
            .I0 (),
            .I1 (delay_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_11 (
            .COUT (_N6249),
            .Z (N98[11]),
            .CIN (_N6248),
            .I0 (),
            .I1 (delay_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_12 (
            .COUT (_N6250),
            .Z (N98[12]),
            .CIN (_N6249),
            .I0 (),
            .I1 (delay_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_13 (
            .COUT (_N6251),
            .Z (N98[13]),
            .CIN (_N6250),
            .I0 (),
            .I1 (delay_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_14 (
            .COUT (_N6252),
            .Z (N98[14]),
            .CIN (_N6251),
            .I0 (),
            .I1 (delay_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_15 (
            .COUT (_N6253),
            .Z (N98[15]),
            .CIN (_N6252),
            .I0 (),
            .I1 (delay_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_16 (
            .COUT (_N6254),
            .Z (N98[16]),
            .CIN (_N6253),
            .I0 (),
            .I1 (delay_cnt[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_17 (
            .COUT (_N6255),
            .Z (N98[17]),
            .CIN (_N6254),
            .I0 (),
            .I1 (delay_cnt[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_18 (
            .COUT (_N6256),
            .Z (N98[18]),
            .CIN (_N6255),
            .I0 (),
            .I1 (delay_cnt[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_19 (
            .COUT (_N6257),
            .Z (N98[19]),
            .CIN (_N6256),
            .I0 (),
            .I1 (delay_cnt[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_20 (
            .COUT (_N6258),
            .Z (N98[20]),
            .CIN (_N6257),
            .I0 (),
            .I1 (delay_cnt[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5CARRY /* N98_1_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N98_1_21 (
            .COUT (),
            .Z (N98[21]),
            .CIN (_N6258),
            .I0 (),
            .I1 (delay_cnt[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:225

    GTP_LUT5 /* \N118_1_inv[0]  */ #(
            .INIT(32'b11101111111011100010001100100010))
        \N118_1_inv[0]  (
            .Z (N118),
            .I0 (state_0),
            .I1 (state_3),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (N612[0]));
	// LUT = (I0&~I1)|(I1&I4)|(~I1&~I2&I3) ;

    GTP_LUT5CARRY /* N156_1_0 */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N156_1_0 (
            .COUT (_N6260),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (cmd_index[0]),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/HDMI/ms7210_ctl.v:291

    GTP_LUT5CARRY /* N156_1_1 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N156_1_1 (
            .COUT (_N6261),
            .Z (N579[1]),
            .CIN (_N6260),
            .I0 (),
            .I1 (cmd_index[1]),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:291

    GTP_LUT5CARRY /* N156_1_2 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N156_1_2 (
            .COUT (_N6262),
            .Z (N579[2]),
            .CIN (_N6261),
            .I0 (),
            .I1 (cmd_index[2]),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:291

    GTP_LUT5CARRY /* N156_1_3 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N156_1_3 (
            .COUT (_N6263),
            .Z (N579[3]),
            .CIN (_N6262),
            .I0 (),
            .I1 (cmd_index[3]),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:291

    GTP_LUT5CARRY /* N156_1_4 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N156_1_4 (
            .COUT (_N6264),
            .Z (N579[4]),
            .CIN (_N6263),
            .I0 (),
            .I1 (cmd_index[4]),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:291

    GTP_LUT5CARRY /* N156_1_5 */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N156_1_5 (
            .COUT (),
            .Z (N579[5]),
            .CIN (_N6264),
            .I0 (),
            .I1 (cmd_index[5]),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/HDMI/ms7210_ctl.v:291

    GTP_DRM9K /* N325_1_concat_2 */ #(
            .GRS_EN("TRUE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SINGLE_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000001001010001100000100001000000000000000000000110000010001000000000000000000000001010111010000000000000000000000000001000111010000000000000000000000000000111000001001000000000000000000000001001000000001000000000000000000000010110000000100000000000000000000100000001000000100100), 
            .INIT_01(288'b000000000000001000011111000000111010000000000000001000001111100000000010000000000000001001000101010000100010000000000000001001000100010000100010000000000000001001000011000000111010000000000000001000000100000001001010000000000000001000000001010000111010000000000000001000000000001000000010), 
            .INIT_02(288'b000000000000001001000110110011101010000000000000001001000000010011110010000000000000001000000110000000100010000000000000001000000111000000110001000000000000000000001011000000000000000000000000001110000000111011110001000000000000000000011000001000000000000000000000001001000000000011110010), 
            .INIT_03(288'b000000000000001000001001000000010001000000000000001000001010100000010001000000000000001000001110000000000001000000000000000000001011000010001000000000000000001000010000000000001010000000000000001001001001000001000010000000000000001001001000100001000010000000000000001001000111000001101010), 
            .INIT_04(288'b000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101010011000001000000000000001000001101000010001001000000000000001000001101000000110001000000000000001000001011000001101001), 
            .INIT_05(288'b000000000000001000001110010000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000000000001), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(10), 
            .INIT_FORMAT("BIN"))
        N325_1_concat_2 (
            .DOA ({\N325_1_concat_2_DOA[17]_floating , cmd_iic[12], cmd_iic[11], cmd_iic[10], cmd_iic[9], cmd_iic[8], cmd_iic[7], cmd_iic[6], cmd_iic[5], \N325_1_concat_2_DOA[8]_floating , cmd_iic[4], cmd_iic[3], cmd_iic[2], cmd_iic[1], cmd_iic[0], cmd_iic[17], cmd_iic[19], cmd_iic[18]}),
            .DOB ({\N325_1_concat_2_DOB[17]_floating , \N325_1_concat_2_DOB[16]_floating , \N325_1_concat_2_DOB[15]_floating , \N325_1_concat_2_DOB[14]_floating , \N325_1_concat_2_DOB[13]_floating , \N325_1_concat_2_DOB[12]_floating , \N325_1_concat_2_DOB[11]_floating , \N325_1_concat_2_DOB[10]_floating , \N325_1_concat_2_DOB[9]_floating , \N325_1_concat_2_DOB[8]_floating , \N325_1_concat_2_DOB[7]_floating , \N325_1_concat_2_DOB[6]_floating , \N325_1_concat_2_DOB[5]_floating , \N325_1_concat_2_DOB[4]_floating , cmd_iic[16], cmd_iic[15], cmd_iic[14], cmd_iic[13]}),
            .ADDRA ({1'b0, 1'b0, cmd_index[5], cmd_index[4], cmd_index[3], cmd_index[2], cmd_index[1], cmd_index[0], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRB ({1'b0, 1'b0, cmd_index[5], cmd_index[4], cmd_index[3], cmd_index[2], cmd_index[1], cmd_index[0], 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b1),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (),
            .ORCEB (),
            .RSTA (N581),
            .RSTB (N581),
            .WEA (1'b0),
            .WEB (1'b0));

    GTP_LUT5 /* N382 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N382_vname (
            .Z (N382),
            .I0 (dri_cnt[4]),
            .I1 (dri_cnt[3]),
            .I2 (dri_cnt[2]),
            .I3 (dri_cnt[1]),
            .I4 (dri_cnt[0]));
    // defparam N382_vname.orig_name = N382;
	// LUT = ~I0&~I1&~I2&~I3&I4 ;
	// ../source/HDMI/ms7210_ctl.v:136

    GTP_LUT5 /* N390_4 */ #(
            .INIT(32'b00000000000000000000001000000000))
        N390_4 (
            .Z (N390),
            .I0 (dri_cnt[4]),
            .I1 (dri_cnt[3]),
            .I2 (dri_cnt[2]),
            .I3 (dri_cnt[1]),
            .I4 (dri_cnt[0]));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    GTP_LUT3 /* N403_5 */ #(
            .INIT(8'b00000001))
        N403_5 (
            .Z (_N62159),
            .I0 (delay_cnt[6]),
            .I1 (delay_cnt[5]),
            .I2 (delay_cnt[13]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* N403_10 */ #(
            .INIT(32'b00000000000000000000000100000000))
        N403_10 (
            .Z (_N62164),
            .I0 (delay_cnt[18]),
            .I1 (delay_cnt[17]),
            .I2 (delay_cnt[16]),
            .I3 (delay_cnt[3]),
            .I4 (delay_cnt[19]));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_LUT5 /* N403_14 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N403_14 (
            .Z (_N62168),
            .I0 (delay_cnt[9]),
            .I1 (delay_cnt[8]),
            .I2 (delay_cnt[7]),
            .I3 (delay_cnt[4]),
            .I4 (delay_cnt[12]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N403_18 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N403_18 (
            .Z (_N62172),
            .I0 (delay_cnt[21]),
            .I1 (delay_cnt[20]),
            .I2 (delay_cnt[15]),
            .I3 (delay_cnt[14]),
            .I4 (delay_cnt[0]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N403_19 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N403_19 (
            .Z (_N62173),
            .I0 (delay_cnt[11]),
            .I1 (delay_cnt[10]),
            .I2 (delay_cnt[2]),
            .I3 (delay_cnt[1]),
            .I4 (_N62159));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N403_22 */ #(
            .INIT(16'b1000000000000000))
        N403_22 (
            .Z (N612[0]),
            .I0 (_N62172),
            .I1 (_N62168),
            .I2 (_N62164),
            .I3 (_N62173));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N405_9 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N405_9 (
            .Z (N405),
            .I0 (dri_cnt[4]),
            .I1 (dri_cnt[3]),
            .I2 (dri_cnt[2]),
            .I3 (dri_cnt[1]),
            .I4 (dri_cnt[0]));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT3 /* N527 */ #(
            .INIT(8'b01000000))
        N527_vname (
            .Z (N527),
            .I0 (busy),
            .I1 (busy_1d),
            .I2 (state_1));
    // defparam N527_vname.orig_name = N527;
	// LUT = ~I0&I1&I2 ;
	// ../source/HDMI/ms7210_ctl.v:176

    GTP_LUT5 /* \N536_or[0]_1  */ #(
            .INIT(32'b00000000110011000000000011101100))
        \N536_or[0]_1  (
            .Z (N536[0]),
            .I0 (busy_falling),
            .I1 (_N62150),
            .I2 (state_2),
            .I3 (dri_cnt[0]),
            .I4 (N390));
	// LUT = (I1&~I3)|(I0&I2&~I3&~I4) ;

    GTP_LUT4 /* \N536_or[0]_2_2  */ #(
            .INIT(16'b0011000000100000))
        \N536_or[0]_2_2  (
            .Z (_N62150),
            .I0 (state_4),
            .I1 (busy),
            .I2 (busy_1d),
            .I3 (state_1));
	// LUT = (I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_LUT5 /* \N536_or[1]_1  */ #(
            .INIT(32'b00001111111100000000010001000000))
        \N536_or[1]_1  (
            .Z (N536[1]),
            .I0 (N382),
            .I1 (N527),
            .I2 (dri_cnt[0]),
            .I3 (dri_cnt[1]),
            .I4 (_N58248));
	// LUT = (I2&~I3&I4)|(~I2&I3&I4)|(~I0&I1&I2&~I3)|(~I0&I1&~I2&I3) ;

    GTP_LUT5 /* \N536_or[1]_4  */ #(
            .INIT(32'b01000000010000001100110001000000))
        \N536_or[1]_4  (
            .Z (_N58248),
            .I0 (N390),
            .I1 (busy_falling),
            .I2 (state_2),
            .I3 (state_4),
            .I4 (N405));
	// LUT = (I1&I3&~I4)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N536_or[2]_1  */ #(
            .INIT(16'b0110110000000000))
        \N536_or[2]_1  (
            .Z (N536[2]),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[2]),
            .I2 (dri_cnt[1]),
            .I3 (_N45625));
	// LUT = (I1&~I2&I3)|(~I0&I1&I3)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N536_or[2]_2_3  */ #(
            .INIT(32'b10101000101010001010101010101000))
        \N536_or[2]_2_3  (
            .Z (_N45625),
            .I0 (busy_falling),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (state_4),
            .I4 (N405));
	// LUT = (I0&I1)|(I0&I2)|(I0&I3&~I4) ;

    GTP_LUT5 /* \N536_or[3]_1  */ #(
            .INIT(32'b01101100110011000000000000000000))
        \N536_or[3]_1  (
            .Z (N536[3]),
            .I0 (dri_cnt[0]),
            .I1 (dri_cnt[3]),
            .I2 (dri_cnt[2]),
            .I3 (dri_cnt[1]),
            .I4 (_N45625));
	// LUT = (I1&~I3&I4)|(I1&~I2&I4)|(~I0&I1&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* \N536_or[4]_1  */ #(
            .INIT(32'b10101010101010100000100000000000))
        \N536_or[4]_1  (
            .Z (N536[4]),
            .I0 (N62[4]),
            .I1 (state_1),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N58248));
	// LUT = (I0&I4)|(I0&I1&~I2&I3) ;

    GTP_LUT5 /* N537_1 */ #(
            .INIT(32'b00001111000000000001111100010001))
        N537_1 (
            .Z (N537),
            .I0 (state_2),
            .I1 (state_4),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (state_1));
	// LUT = (~I2&I3)|(~I0&~I1&~I4) ;

    GTP_LUT2 /* N539 */ #(
            .INIT(4'b1101))
        N539_vname (
            .Z (N539),
            .I0 (state_3),
            .I1 (N612[0]));
    // defparam N539_vname.orig_name = N539;
	// LUT = (~I0)|(I1) ;
	// ../source/HDMI/ms7210_ctl.v:105

    GTP_LUT4 /* N556_4 */ #(
            .INIT(16'b0000000000000001))
        N556_4 (
            .Z (_N58101),
            .I0 (dri_cnt[3]),
            .I1 (dri_cnt[2]),
            .I2 (dri_cnt[1]),
            .I3 (dri_cnt[4]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N556_6 */ #(
            .INIT(16'b1000101010101010))
        N556_6 (
            .Z (N556),
            .I0 (state_1),
            .I1 (busy),
            .I2 (busy_1d),
            .I3 (_N58101));
	// LUT = (I0&~I3)|(I0&~I2)|(I0&I1) ;

    GTP_LUT5 /* N559_1 */ #(
            .INIT(32'b00001010000000000000111000000000))
        N559_1 (
            .Z (_N58102),
            .I0 (\ms72xx_ctl/ms7200_ctl/state_1 ),
            .I1 (\ms72xx_ctl/ms7200_ctl/state_2 ),
            .I2 (\ms72xx_ctl/busy_rx ),
            .I3 (\ms72xx_ctl/ms7200_ctl/busy_1d ),
            .I4 (\ms72xx_ctl/ms7200_ctl/N1366 ));
	// LUT = (I0&~I2&I3)|(I1&~I2&I3&~I4) ;

    GTP_LUT3 /* N559_5 */ #(
            .INIT(8'b11111110))
        N559_5 (
            .Z (_N62181),
            .I0 (state_3),
            .I1 (state_5),
            .I2 (state_2));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* N575_6 */ #(
            .INIT(32'b10101010101000001010101010101000))
        N575_6 (
            .Z (_N58242),
            .I0 (\ms72xx_ctl/ms7200_ctl/busy_falling ),
            .I1 (\ms72xx_ctl/ms7200_ctl/state_4 ),
            .I2 (\ms72xx_ctl/ms7200_ctl/state_2 ),
            .I3 (\ms72xx_ctl/ms7200_ctl/state_3 ),
            .I4 (\ms72xx_ctl/ms7200_ctl/N1388 ));
	// LUT = (I0&I2)|(I0&I3)|(I0&I1&~I4) ;

    GTP_LUT3 /* \N579_1[0]_1  */ #(
            .INIT(8'b00000001))
        \N579_1[0]_1  (
            .Z (N579[0]),
            .I0 (state_0),
            .I1 (cmd_index[0]),
            .I2 (state_1));
	// LUT = ~I0&~I1&~I2 ;
	// ../source/HDMI/ms7210_ctl.v:285

    GTP_LUT5 /* N580 */ #(
            .INIT(32'b00000101000000000000010100000001))
        N580_vname (
            .Z (N580),
            .I0 (state_3),
            .I1 (state_4),
            .I2 (state_5),
            .I3 (byte_over),
            .I4 (state_2));
    // defparam N580_vname.orig_name = N580;
	// LUT = (~I0&~I2&I3)|(~I0&~I1&~I2&~I4) ;

    GTP_LUT5 /* N586 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N586_vname (
            .Z (N586),
            .I0 (N382),
            .I1 (state_1),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N62144));
    // defparam N586_vname.orig_name = N586;
	// LUT = I0&I1&~I2&I3&I4 ;
	// ../source/HDMI/ms7210_ctl.v:322

    GTP_LUT4 /* N589 */ #(
            .INIT(16'b1111111111111110))
        N589_vname (
            .Z (N589),
            .I0 (state_2),
            .I1 (state_3),
            .I2 (state_4),
            .I3 (N586));
    // defparam N589_vname.orig_name = N589;
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* \N590_inv[1]  */ #(
            .INIT(4'b1011))
        \N590_inv[1]  (
            .Z (N590[1]),
            .I0 (cmd_iic[9]),
            .I1 (N589));
	// LUT = (~I1)|(I0) ;

    GTP_LUT3 /* \N590_or[0]  */ #(
            .INIT(8'b11101100))
        \N590_or[0]  (
            .Z (N590[0]),
            .I0 (cmd_iic[8]),
            .I1 (state_0),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT3 /* \N590_or[8]  */ #(
            .INIT(8'b11101100))
        \N590_or[8]  (
            .Z (N590[8]),
            .I0 (cmd_iic[16]),
            .I1 (state_5),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT3 /* \N590_or[10]  */ #(
            .INIT(8'b11101100))
        \N590_or[10]  (
            .Z (N590[10]),
            .I0 (cmd_iic[18]),
            .I1 (state_5),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT3 /* \N590_or[13]  */ #(
            .INIT(8'b11101100))
        \N590_or[13]  (
            .Z (N599[1]),
            .I0 (cmd_iic[1]),
            .I1 (state_0),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT3 /* \N590_or[15]  */ #(
            .INIT(8'b11101100))
        \N590_or[15]  (
            .Z (N599[3]),
            .I0 (cmd_iic[3]),
            .I1 (state_0),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT3 /* \N590_or[16]  */ #(
            .INIT(8'b11101100))
        \N590_or[16]  (
            .Z (N599[4]),
            .I0 (cmd_iic[4]),
            .I1 (state_0),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT3 /* \N590_or[18]  */ #(
            .INIT(8'b11101100))
        \N590_or[18]  (
            .Z (N599[6]),
            .I0 (cmd_iic[6]),
            .I1 (state_0),
            .I2 (N589));
	// LUT = (I1)|(I0&I2) ;

    GTP_LUT5 /* N591 */ #(
            .INIT(32'b00111011001100110011001100110011))
        N591_vname (
            .Z (N591),
            .I0 (N382),
            .I1 (state_1),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N62144));
    // defparam N591_vname.orig_name = N591;
	// LUT = (~I1)|(I0&~I2&I3&I4) ;

    GTP_DFF_RE /* \addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[0]  (
            .Q (addr[0]),
            .CE (N591),
            .CLK (clk),
            .D (N590[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[1]  (
            .Q (addr[1]),
            .CE (N591),
            .CLK (clk),
            .D (N590[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[2]  (
            .Q (addr[2]),
            .CE (N591),
            .CLK (clk),
            .D (_N12526),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[3]  (
            .Q (addr[3]),
            .CE (N591),
            .CLK (clk),
            .D (_N12572),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[4]  (
            .Q (addr[4]),
            .CE (N591),
            .CLK (clk),
            .D (_N12615),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[5]  (
            .Q (addr[5]),
            .CE (N591),
            .CLK (clk),
            .D (_N12658),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[6]  (
            .Q (addr[6]),
            .CE (N591),
            .CLK (clk),
            .D (_N12704),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[7]  (
            .Q (addr[7]),
            .CE (N591),
            .CLK (clk),
            .D (_N12748),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[8]  (
            .Q (addr[8]),
            .CE (N591),
            .CLK (clk),
            .D (N590[8]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[9]  (
            .Q (\ms72xx_ctl/addr_tx [9] ),
            .CE (N591),
            .CLK (clk),
            .D (_N12790),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[10]  (
            .Q (addr[10]),
            .CE (N591),
            .CLK (clk),
            .D (N590[10]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \addr[11]  (
            .Q (addr[11]),
            .CE (N591),
            .CLK (clk),
            .D (_N12830),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_LUT5 /* \addr[15:0]_0  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_0  (
            .Z (_N12526),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[10]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_4  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_4  (
            .Z (_N12572),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[11]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_8  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_8  (
            .Z (_N12615),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[12]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_75  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_75  (
            .Z (_N12658),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[13]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_121  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_121  (
            .Z (_N12704),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[14]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_165  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_165  (
            .Z (_N12748),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[15]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_207  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_207  (
            .Z (_N12790),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[17]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \addr[15:0]_247  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \addr[15:0]_247  (
            .Z (_N12830),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[19]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_DFF /* busy_1d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        busy_1d_vname (
            .Q (busy_1d),
            .CLK (clk),
            .D (busy));
    // defparam busy_1d_vname.orig_name = busy_1d;
	// ../source/HDMI/ms7210_ctl.v:112

    GTP_DFF_RE /* \cmd_index[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[0]  (
            .Q (cmd_index[0]),
            .CE (N580),
            .CLK (clk),
            .D (N579[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:279

    GTP_DFF_RE /* \cmd_index[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[1]  (
            .Q (cmd_index[1]),
            .CE (N580),
            .CLK (clk),
            .D (N579[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:279

    GTP_DFF_RE /* \cmd_index[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[2]  (
            .Q (cmd_index[2]),
            .CE (N580),
            .CLK (clk),
            .D (N579[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:279

    GTP_DFF_RE /* \cmd_index[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[3]  (
            .Q (cmd_index[3]),
            .CE (N580),
            .CLK (clk),
            .D (N579[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:279

    GTP_DFF_RE /* \cmd_index[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[4]  (
            .Q (cmd_index[4]),
            .CE (N580),
            .CLK (clk),
            .D (N579[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:279

    GTP_DFF_RE /* \cmd_index[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_index[5]  (
            .Q (cmd_index[5]),
            .CE (N580),
            .CLK (clk),
            .D (N579[5]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:279

    GTP_DFF_RE /* \data_in[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[0]  (
            .Q (data_in[0]),
            .CE (N591),
            .CLK (clk),
            .D (_N12872),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \data_in[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[1]  (
            .Q (data_in[1]),
            .CE (N591),
            .CLK (clk),
            .D (N599[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \data_in[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[2]  (
            .Q (data_in[2]),
            .CE (N591),
            .CLK (clk),
            .D (_N12913),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \data_in[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[3]  (
            .Q (data_in[3]),
            .CE (N591),
            .CLK (clk),
            .D (N599[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \data_in[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[4]  (
            .Q (data_in[4]),
            .CE (N591),
            .CLK (clk),
            .D (N599[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \data_in[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[5]  (
            .Q (data_in[5]),
            .CE (N591),
            .CLK (clk),
            .D (_N12958),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_RE /* \data_in[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[6]  (
            .Q (data_in[6]),
            .CE (N591),
            .CLK (clk),
            .D (N599[6]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_LUT5 /* \data_in[7:0]_0  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \data_in[7:0]_0  (
            .Z (_N12872),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[0]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \data_in[7:0]_4  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \data_in[7:0]_4  (
            .Z (_N12913),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[2]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \data_in[7:0]_8  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \data_in[7:0]_8  (
            .Z (_N12958),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[5]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* \data_in[7:0]_75  */ #(
            .INIT(32'b11111111111111100000000000000000))
        \data_in[7:0]_75  (
            .Z (_N12999),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (cmd_iic[7]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_DFF_RE /* \data_in[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \data_in[7]  (
            .Q (data_in[7]),
            .CE (N591),
            .CLK (clk),
            .D (_N12999),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:313

    GTP_DFF_R /* \delay_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[0]  (
            .Q (delay_cnt[0]),
            .CLK (clk),
            .D (\delay_cnt[0]_inv ),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[1]  (
            .Q (delay_cnt[1]),
            .CLK (clk),
            .D (N98[1]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[2]  (
            .Q (delay_cnt[2]),
            .CLK (clk),
            .D (N98[2]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[3]  (
            .Q (delay_cnt[3]),
            .CLK (clk),
            .D (N98[3]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[4]  (
            .Q (delay_cnt[4]),
            .CLK (clk),
            .D (N98[4]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[5]  (
            .Q (delay_cnt[5]),
            .CLK (clk),
            .D (N98[5]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[6]  (
            .Q (delay_cnt[6]),
            .CLK (clk),
            .D (N98[6]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[7]  (
            .Q (delay_cnt[7]),
            .CLK (clk),
            .D (N98[7]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[8]  (
            .Q (delay_cnt[8]),
            .CLK (clk),
            .D (N98[8]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[9]  (
            .Q (delay_cnt[9]),
            .CLK (clk),
            .D (N98[9]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[10]  (
            .Q (delay_cnt[10]),
            .CLK (clk),
            .D (N98[10]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[11]  (
            .Q (delay_cnt[11]),
            .CLK (clk),
            .D (N98[11]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[12]  (
            .Q (delay_cnt[12]),
            .CLK (clk),
            .D (N98[12]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[13]  (
            .Q (delay_cnt[13]),
            .CLK (clk),
            .D (N98[13]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[14]  (
            .Q (delay_cnt[14]),
            .CLK (clk),
            .D (N98[14]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[15]  (
            .Q (delay_cnt[15]),
            .CLK (clk),
            .D (N98[15]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[16]  (
            .Q (delay_cnt[16]),
            .CLK (clk),
            .D (N98[16]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[17]  (
            .Q (delay_cnt[17]),
            .CLK (clk),
            .D (N98[17]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[18]  (
            .Q (delay_cnt[18]),
            .CLK (clk),
            .D (N98[18]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[19]  (
            .Q (delay_cnt[19]),
            .CLK (clk),
            .D (N98[19]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_R /* \delay_cnt[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[20]  (
            .Q (delay_cnt[20]),
            .CLK (clk),
            .D (N98[20]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_LUT1 /* \delay_cnt[21:0]_inv  */ #(
            .INIT(2'b01))
        \delay_cnt[21:0]_inv  (
            .Z (\delay_cnt[0]_inv ),
            .I0 (delay_cnt[0]));
	// LUT = ~I0 ;

    GTP_DFF_R /* \delay_cnt[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \delay_cnt[21]  (
            .Q (delay_cnt[21]),
            .CLK (clk),
            .D (N98[21]),
            .R (N539));
	// ../source/HDMI/ms7210_ctl.v:218

    GTP_DFF_RE /* \dri_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[0]  (
            .Q (dri_cnt[0]),
            .CE (N537),
            .CLK (clk),
            .D (N536[0]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:170

    GTP_DFF_RE /* \dri_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[1]  (
            .Q (dri_cnt[1]),
            .CE (N537),
            .CLK (clk),
            .D (N536[1]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:170

    GTP_DFF_RE /* \dri_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[2]  (
            .Q (dri_cnt[2]),
            .CE (N537),
            .CLK (clk),
            .D (N536[2]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:170

    GTP_DFF_RE /* \dri_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[3]  (
            .Q (dri_cnt[3]),
            .CE (N537),
            .CLK (clk),
            .D (N536[3]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:170

    GTP_DFF_RE /* \dri_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dri_cnt[4]  (
            .Q (dri_cnt[4]),
            .CE (N537),
            .CLK (clk),
            .D (N536[4]),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
	// ../source/HDMI/ms7210_ctl.v:170

    GTP_DFF_R /* iic_trig */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        iic_trig_vname (
            .Q (iic_trig),
            .CLK (clk),
            .D (N118),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam iic_trig_vname.orig_name = iic_trig;
	// ../source/HDMI/ms7210_ctl.v:231

    GTP_DFF_R /* init_over */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_over_vname (
            .Q (init_over),
            .CLK (clk),
            .D (_N61823),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam init_over_vname.orig_name = init_over;
	// ../source/HDMI/ms7210_ctl.v:357

    GTP_LUT2 /* init_over_ce_mux */ #(
            .INIT(4'b1110))
        init_over_ce_mux (
            .Z (_N61823),
            .I0 (state_5),
            .I1 (init_over));
	// LUT = (I0)|(I1) ;

    GTP_DFF_R /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .CLK (clk),
            .D (_N8),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_DFF_R /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .CLK (clk),
            .D (_N11),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_DFF_R /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .CLK (clk),
            .D (_N14),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_DFF_R /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .CLK (clk),
            .D (_N17),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_DFF_R /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .CLK (clk),
            .D (_N61824),
            .R (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_LUT5 /* state_5_ce_mux */ #(
            .INIT(32'b11001110110011001100110011001100))
        state_5_ce_mux (
            .Z (_N61824),
            .I0 (state_4),
            .I1 (state_5),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (N405));
	// LUT = (I1)|(I0&~I2&I3&I4) ;

    GTP_LUT5 /* \state_fsm[5:0]_2  */ #(
            .INIT(32'b11110111111100001111111111110000))
        \state_fsm[5:0]_2  (
            .Z (_N8),
            .I0 (N382),
            .I1 (busy_falling),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (_N62144));
	// LUT = (I2)|(I3&~I4)|(~I1&I3)|(~I0&I3) ;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_LUT5 /* \state_fsm[5:0]_5  */ #(
            .INIT(32'b11111111111111111100010011001100))
        \state_fsm[5:0]_5  (
            .Z (_N11),
            .I0 (N390),
            .I1 (state_2),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (N586));
	// LUT = (I4)|(I1&~I3)|(~I0&I1)|(I1&I2) ;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_LUT5 /* \state_fsm[5:0]_8  */ #(
            .INIT(32'b10000000100000001111111110000000))
        \state_fsm[5:0]_8  (
            .Z (_N14),
            .I0 (N390),
            .I1 (busy_falling),
            .I2 (state_2),
            .I3 (state_3),
            .I4 (N612[0]));
	// LUT = (I3&~I4)|(I0&I1&I2) ;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_LUT5 /* \state_fsm[5:0]_11  */ #(
            .INIT(32'b11110111111100000111011100000000))
        \state_fsm[5:0]_11  (
            .Z (_N17),
            .I0 (N405),
            .I1 (busy_falling),
            .I2 (state_3),
            .I3 (state_4),
            .I4 (N612[0]));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I4) ;
	// ../source/HDMI/ms7210_ctl.v:118

    GTP_DFF_S /* w_r */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        w_r_vname (
            .Q (w_r),
            .CLK (clk),
            .D (_N61825),
            .S (\ms72xx_ctl/iic_dri_rx/N0_1 ));
    // defparam w_r_vname.orig_name = w_r;
	// ../source/HDMI/ms7210_ctl.v:249

    GTP_LUT5 /* w_r_5 */ #(
            .INIT(32'b00000010000000000000000000000000))
        w_r_5 (
            .Z (_N13046),
            .I0 (state_1),
            .I1 (dri_cnt[0]),
            .I2 (busy),
            .I3 (busy_1d),
            .I4 (_N58101));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5M /* w_r_ce_mux */ #(
            .INIT(32'b11111101000000001111110100000001))
        w_r_ce_mux (
            .Z (_N61825),
            .I0 (N612[1]),
            .I1 (N556),
            .I2 (_N62181),
            .I3 (w_r),
            .I4 (state_4),
            .ID (_N13046));
	// LUT = (~ID&~I1&~I2&~I4)|(~I0&I3&I4)|(I2&I3)|(I1&I3) ;


endmodule


module ms72xx_ctl
(
    input N0,
    input _N0,
    input _N1,
    input clk,
    output \iic_dri_rx/N80 ,
    output \iic_dri_tx/N80 ,
    output iic_scl,
    output iic_tx_scl,
    output init_over,
    output sda_out,
    output sda_tx_out
);
    wire _N58102;
    wire _N58242;
    wire [15:0] addr_rx;
    wire [15:0] addr_tx;
    wire busy_rx;
    wire busy_tx;
    wire byte_over_rx;
    wire byte_over_tx;
    wire [7:0] data_in_rx;
    wire [7:0] data_in_tx;
    wire [7:0] data_out_rx;
    wire [7:0] data_out_tx;
    wire \iic_dri_rx/N0 ;
    wire \iic_dri_rx/N0_1 ;
    wire iic_trig_rx;
    wire iic_trig_tx;
    wire \ms7200_ctl/N1366 ;
    wire \ms7200_ctl/N1388 ;
    wire \ms7200_ctl/N1918 ;
    wire \ms7200_ctl/busy_1d ;
    wire \ms7200_ctl/busy_falling ;
(* PAP_MARK_DEBUG="true" *)    wire \ms7200_ctl/state_0 ;
(* PAP_MARK_DEBUG="true" *)    wire \ms7200_ctl/state_1 ;
(* PAP_MARK_DEBUG="true" *)    wire \ms7200_ctl/state_2 ;
(* PAP_MARK_DEBUG="true" *)    wire \ms7200_ctl/state_3 ;
(* PAP_MARK_DEBUG="true" *)    wire \ms7200_ctl/state_4 ;
    wire rstn;
    wire rstn_temp1;
    wire rstn_temp2;
(* PAP_MARK_DEBUG="true" *)    wire sda_out_en;
(* PAP_MARK_DEBUG="true" *)    wire sda_tx_out_en;
    wire w_r_rx;
    wire w_r_tx;
    wire \ms7200_ctl_addr[8]_floating ;
    wire \ms7200_ctl_addr[10]_floating ;
    wire \ms7200_ctl_addr[11]_floating ;
    wire \ms7200_ctl_addr[14]_floating ;
    wire \ms7200_ctl_addr[15]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[0]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[1]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[2]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[3]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[4]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[5]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[6]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[7]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[9]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[10]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[11]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[12]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[13]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[14]_floating ;
    wire \ms7200_ctl_ms72xx_ctl/addr_rx[15]_floating ;
    wire \ms7210_ctl_addr[9]_floating ;
    wire \ms7210_ctl_addr[12]_floating ;
    wire \ms7210_ctl_addr[13]_floating ;
    wire \ms7210_ctl_addr[14]_floating ;
    wire \ms7210_ctl_addr[15]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[0]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[1]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[2]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[3]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[4]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[5]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[6]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[7]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[8]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[10]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[11]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[12]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[13]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[14]_floating ;
    wire \ms7210_ctl_ms72xx_ctl/addr_tx[15]_floating ;

    iic_dri iic_dri_rx (
            .data_out (data_out_rx),
            .addr ({1'bz, 1'bz, addr_rx[13], addr_rx[12], 1'bz, 1'bz, addr_rx[9], addr_rx[8], addr_rx[7], addr_rx[6], addr_rx[5], addr_rx[4], addr_rx[3], addr_rx[2], addr_rx[1], addr_rx[0]}),
            .data_in (data_in_rx),
            .N0 (\iic_dri_rx/N0 ),
            .N0_1 (\iic_dri_rx/N0_1 ),
            .N80 (\iic_dri_rx/N80 ),
            .busy (busy_rx),
            .byte_over (byte_over_rx),
            .scl (iic_scl),
            .sda_out (sda_out),
            .sda_out_en (sda_out_en),
            ._N0 (_N0),
            .clk (clk),
            .pluse (iic_trig_rx),
            .rstn (rstn),
            .w_r (w_r_rx));
	// ../source/HDMI/ms72xx_ctl.v:129

    iic_dri_unq4 iic_dri_tx (
            .data_out (data_out_tx),
            .addr ({1'bz, 1'bz, 1'bz, 1'bz, addr_tx[11], addr_tx[10], addr_tx[9], addr_tx[8], addr_tx[7], addr_tx[6], addr_tx[5], addr_tx[4], addr_tx[3], addr_tx[2], addr_tx[1], addr_tx[0]}),
            .data_in (data_in_tx),
            .N80 (\iic_dri_tx/N80 ),
            .busy (busy_tx),
            .byte_over (byte_over_tx),
            .scl (iic_tx_scl),
            .sda_out (sda_tx_out),
            .sda_out_en (sda_tx_out_en),
            ._N1 (_N1),
            .clk (clk),
            .\ms72xx_ctl/iic_dri_rx/N0_1  (\iic_dri_rx/N0_1 ),
            .pluse (iic_trig_tx),
            .rstn (rstn),
            .w_r (w_r_tx));
	// ../source/HDMI/ms72xx_ctl.v:164

    ms7200_ctl ms7200_ctl (
            .addr ({\ms7200_ctl_addr[15]_floating , \ms7200_ctl_addr[14]_floating , addr_rx[13], addr_rx[12], \ms7200_ctl_addr[11]_floating , \ms7200_ctl_addr[10]_floating , addr_rx[9], \ms7200_ctl_addr[8]_floating , addr_rx[7], addr_rx[6], addr_rx[5], addr_rx[4], addr_rx[3], addr_rx[2], addr_rx[1], addr_rx[0]}),
            .data_in (data_in_rx),
            .\ms72xx_ctl/addr_rx  ({\ms7200_ctl_ms72xx_ctl/addr_rx[15]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[14]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[13]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[12]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[11]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[10]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[9]_floating , addr_rx[8], \ms7200_ctl_ms72xx_ctl/addr_rx[7]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[6]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[5]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[4]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[3]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[2]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[1]_floating , \ms7200_ctl_ms72xx_ctl/addr_rx[0]_floating }),
            .data_out (data_out_rx),
            .N1366 (\ms7200_ctl/N1366 ),
            .N1388 (\ms7200_ctl/N1388 ),
            .N1918 (\ms7200_ctl/N1918 ),
            .busy_1d (\ms7200_ctl/busy_1d ),
            .busy_falling (\ms7200_ctl/busy_falling ),
            .iic_trig (iic_trig_rx),
            .state_0 (\ms7200_ctl/state_0 ),
            .state_1 (\ms7200_ctl/state_1 ),
            .state_2 (\ms7200_ctl/state_2 ),
            .state_3 (\ms7200_ctl/state_3 ),
            .state_4 (\ms7200_ctl/state_4 ),
            .w_r (w_r_rx),
            .N10 (\iic_dri_rx/N0 ),
            ._N58102 (_N58102),
            ._N58242 (_N58242),
            .busy (busy_rx),
            .byte_over (byte_over_rx),
            .clk (clk),
            .\ms72xx_ctl/iic_dri_rx/N0_1  (\iic_dri_rx/N0_1 ),
            .rstn (rstn));
	// ../source/HDMI/ms72xx_ctl.v:76

    ms7210_ctl ms7210_ctl (
            .addr ({\ms7210_ctl_addr[15]_floating , \ms7210_ctl_addr[14]_floating , \ms7210_ctl_addr[13]_floating , \ms7210_ctl_addr[12]_floating , addr_tx[11], addr_tx[10], \ms7210_ctl_addr[9]_floating , addr_tx[8], addr_tx[7], addr_tx[6], addr_tx[5], addr_tx[4], addr_tx[3], addr_tx[2], addr_tx[1], addr_tx[0]}),
            .data_in (data_in_tx),
            .\ms72xx_ctl/addr_tx  ({\ms7210_ctl_ms72xx_ctl/addr_tx[15]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[14]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[13]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[12]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[11]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[10]_floating , addr_tx[9], \ms7210_ctl_ms72xx_ctl/addr_tx[8]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[7]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[6]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[5]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[4]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[3]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[2]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[1]_floating , \ms7210_ctl_ms72xx_ctl/addr_tx[0]_floating }),
            .data_out (data_out_tx),
            ._N58102 (_N58102),
            ._N58242 (_N58242),
            .iic_trig (iic_trig_tx),
            .init_over (init_over),
            .w_r (w_r_tx),
            .N581 (\ms7200_ctl/N1918 ),
            .busy (busy_tx),
            .byte_over (byte_over_tx),
            .clk (clk),
            .\ms72xx_ctl/busy_rx  (busy_rx),
            .\ms72xx_ctl/iic_dri_rx/N0_1  (\iic_dri_rx/N0_1 ),
            .\ms72xx_ctl/ms7200_ctl/N1366  (\ms7200_ctl/N1366 ),
            .\ms72xx_ctl/ms7200_ctl/N1388  (\ms7200_ctl/N1388 ),
            .\ms72xx_ctl/ms7200_ctl/busy_1d  (\ms7200_ctl/busy_1d ),
            .\ms72xx_ctl/ms7200_ctl/busy_falling  (\ms7200_ctl/busy_falling ),
            .\ms72xx_ctl/ms7200_ctl/state_1  (\ms7200_ctl/state_1 ),
            .\ms72xx_ctl/ms7200_ctl/state_2  (\ms7200_ctl/state_2 ),
            .\ms72xx_ctl/ms7200_ctl/state_3  (\ms7200_ctl/state_3 ),
            .\ms72xx_ctl/ms7200_ctl/state_4  (\ms7200_ctl/state_4 ),
            .state_0 (\ms7200_ctl/state_0 ));
	// ../source/HDMI/ms72xx_ctl.v:91

    GTP_DFF /* rstn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rstn_vname (
            .Q (rstn),
            .CLK (clk),
            .D (rstn_temp2));
    // defparam rstn_vname.orig_name = rstn;
	// ../source/HDMI/ms72xx_ctl.v:42

    GTP_DFF_C /* rstn_temp1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rstn_temp1_vname (
            .Q (rstn_temp1),
            .C (N0),
            .CLK (clk),
            .D (1'b1));
    // defparam rstn_temp1_vname.orig_name = rstn_temp1;
	// ../source/HDMI/ms72xx_ctl.v:34

    GTP_DFF /* rstn_temp2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rstn_temp2_vname (
            .Q (rstn_temp2),
            .CLK (clk),
            .D (rstn_temp1));
    // defparam rstn_temp2_vname.orig_name = rstn_temp2;
	// ../source/HDMI/ms72xx_ctl.v:42


endmodule


module PLL_top
(
    input clkin1,
    output clkout0,
    output clkout1,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(5), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(104), 
            .STATIC_RATIO1(7), 
            .STATIC_RATIO2(4), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(104), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(104), 
            .STATIC_DUTY1(7), 
            .STATIC_DUTY2(4), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("LOW"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/PLL_top/PLL_top.v:232
	// SDC constraint : (object CLKOUT0) (id 1013) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred) (inferred)
	// SDC constraint : (object CLKOUT1) (id 1010) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred) (inferred)


endmodule


module top
(
    input [7:0] b_in,
    input [7:0] g_in,
    input [7:0] r_in,
    input de_in,
    input hs_in,
    input pixclk_in,
    input sys_clk,
    input sys_rst_n,
    input vs_in,
    output [7:0] b_out,
    output [7:0] g_out,
    output [3:0] led,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output [7:0] r_out,
    output de_out,
    output hs_out,
    output iic_scl,
    output iic_tx_scl,
    output init_done,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_rst_n,
    output mem_we_n,
    output pixclk_out,
    output vs_out,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n,
    inout iic_sda,
    inout iic_tx_sda
);
	// SDC constraint : (object pixclk_in) (id 1011) (clock top|pixclk_in) (inferred)
	// SDC constraint : (object sys_clk) (id 1000) (clock sys_clk) (7 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1001) (clock ddrphy_clk_in) (8 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1002) (clock ioclk0) (9 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1003) (clock ioclk1) (10 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1004) (clock clkout2) (11 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1010) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred) (inferred)
	// SDC constraint : (object sys_clk) (id 1013) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred) (inferred)
    wire N45;
    wire N47;
    wire N49;
    wire N79;
    wire [27:0] N106;
    wire _72xx_init_done;
    wire _N0;
    wire _N1;
    wire _N6177;
    wire _N6178;
    wire _N6179;
    wire _N6180;
    wire _N6181;
    wire _N6182;
    wire _N6183;
    wire _N6184;
    wire _N6185;
    wire _N6186;
    wire _N6187;
    wire _N6188;
    wire _N6189;
    wire _N6190;
    wire _N6191;
    wire _N6192;
    wire _N6193;
    wire _N6194;
    wire _N6195;
    wire _N6196;
    wire _N6197;
    wire _N6665;
    wire _N45177_3;
    wire _N45177_5;
    wire _N45178_3;
    wire _N45178_5;
    wire _N45179_3;
    wire _N45179_5;
    wire _N45180_3;
    wire _N45180_5;
    wire _N58742;
    wire _N61988;
    wire _N61992;
    wire _N61996;
    wire _N62954;
    wire _N63113;
    wire _N63423;
    wire _N63775;
    wire _N63883;
    wire \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N137 ;
    wire [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt ;
    wire \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_7 ;
    wire \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ;
    wire [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ;
    wire [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ;
    wire \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ;
    wire [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ;
    wire [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ;
    wire \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ;
    wire [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ;
    wire [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ;
    wire \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ;
    wire [9:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt ;
    wire [7:0] \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 ;
    wire \axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy_d ;
    wire clk_10M;
    wire ddr_clk_100M;
    wire ddr_init_done;
    wire \ms72xx_ctl/iic_dri_rx/N80 ;
    wire \ms72xx_ctl/iic_dri_tx/N80 ;
(* PAP_MARK_DEBUG="true" *)    wire \ms72xx_ctl/sda_out ;
(* PAP_MARK_DEBUG="true" *)    wire \ms72xx_ctl/sda_tx_out ;
    wire [7:0] nt_b_out;
    wire nt_de_out;
    wire [7:0] nt_g_out;
    wire nt_hs_out;
    wire nt_iic_scl;
    wire nt_iic_tx_scl;
    wire nt_init_done;
    wire [3:0] nt_led;
    wire nt_mem_rst_n;
    wire nt_pixclk_out;
    wire [7:0] nt_r_out;
    wire nt_sys_clk;
    wire nt_sys_rst_n;
    wire nt_vs_out;
    wire pll_lock;
    wire [27:0] rd_addr;
    wire rdata_valid;
    wire [15:0] rst_value;
    wire rstn;
    wire [27:0] wr_addr;
    wire wr_done;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating ;
    wire \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating ;
    wire \hdmi_out_inst_ddr_rd_adr[0]_floating ;
    wire \hdmi_out_inst_ddr_rd_adr[1]_floating ;
    wire \hdmi_out_inst_ddr_rd_adr[2]_floating ;
    wire \hdmi_out_inst_ddr_rd_adr[3]_floating ;
    wire \hdmi_out_inst_ddr_rd_adr[4]_floating ;
    wire \hdmi_out_inst_led[1]_floating ;
    wire \hdmi_out_inst_led[2]_floating ;
    wire \hdmi_out_inst_led[3]_floating ;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    GTP_LUT2 /* N1 */ #(
            .INIT(4'b1000))
        N1 (
            .Z (nt_init_done),
            .I0 (_72xx_init_done),
            .I1 (ddr_init_done));
	// LUT = I0&I1 ;
	// ../source/top.v:72

    GTP_LUT5 /* N45 */ #(
            .INIT(32'b11111111011111111111111111111111))
        N45_vname (
            .Z (N45),
            .I0 (_N61992),
            .I1 (_N61988),
            .I2 (rst_value[13]),
            .I3 (rst_value[0]),
            .I4 (_N61996));
    // defparam N45_vname.orig_name = N45;
	// LUT = (~I4)|(~I2)|(~I1)|(~I0)|(I3) ;

    GTP_LUT3 /* N47_inv */ #(
            .INIT(8'b01111111))
        N47_inv (
            .Z (N47),
            .I0 (rstn),
            .I1 (_72xx_init_done),
            .I2 (ddr_init_done));
	// LUT = (~I2)|(~I1)|(~I0) ;

    GTP_LUT1 /* N49 */ #(
            .INIT(2'b01))
        N49_vname (
            .Z (N49),
            .I0 (\axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy_d ));
    // defparam N49_vname.orig_name = N49;
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* N63_0_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_1 (
            .COUT (_N6177),
            .Z (N106[6]),
            .CIN (),
            .I0 (wr_addr[5]),
            .I1 (wr_addr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_2 (
            .COUT (_N6178),
            .Z (N106[7]),
            .CIN (_N6177),
            .I0 (wr_addr[5]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[7]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_3 (
            .COUT (_N6179),
            .Z (N106[8]),
            .CIN (_N6178),
            .I0 (),
            .I1 (wr_addr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_4 (
            .COUT (_N6180),
            .Z (N106[9]),
            .CIN (_N6179),
            .I0 (),
            .I1 (wr_addr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_5 (
            .COUT (_N6181),
            .Z (N106[10]),
            .CIN (_N6180),
            .I0 (),
            .I1 (wr_addr[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_6 (
            .COUT (_N6182),
            .Z (N106[11]),
            .CIN (_N6181),
            .I0 (),
            .I1 (wr_addr[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_7 (
            .COUT (_N6183),
            .Z (N106[12]),
            .CIN (_N6182),
            .I0 (),
            .I1 (wr_addr[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_8 (
            .COUT (_N6184),
            .Z (N106[13]),
            .CIN (_N6183),
            .I0 (),
            .I1 (wr_addr[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_9 (
            .COUT (_N6185),
            .Z (N106[14]),
            .CIN (_N6184),
            .I0 (),
            .I1 (wr_addr[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_10 (
            .COUT (_N6186),
            .Z (N106[15]),
            .CIN (_N6185),
            .I0 (),
            .I1 (wr_addr[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_11 (
            .COUT (_N6187),
            .Z (N106[16]),
            .CIN (_N6186),
            .I0 (),
            .I1 (wr_addr[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_12 (
            .COUT (_N6188),
            .Z (N106[17]),
            .CIN (_N6187),
            .I0 (),
            .I1 (wr_addr[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_13 (
            .COUT (_N6189),
            .Z (N106[18]),
            .CIN (_N6188),
            .I0 (),
            .I1 (wr_addr[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_14 (
            .COUT (_N6190),
            .Z (N106[19]),
            .CIN (_N6189),
            .I0 (),
            .I1 (wr_addr[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_15 (
            .COUT (_N6191),
            .Z (N106[20]),
            .CIN (_N6190),
            .I0 (),
            .I1 (wr_addr[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_16 (
            .COUT (_N6192),
            .Z (N106[21]),
            .CIN (_N6191),
            .I0 (),
            .I1 (wr_addr[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_17 (
            .COUT (_N6193),
            .Z (N106[22]),
            .CIN (_N6192),
            .I0 (),
            .I1 (wr_addr[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_18 (
            .COUT (_N6194),
            .Z (N106[23]),
            .CIN (_N6193),
            .I0 (),
            .I1 (wr_addr[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_19 (
            .COUT (_N6195),
            .Z (N106[24]),
            .CIN (_N6194),
            .I0 (),
            .I1 (wr_addr[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_20 (
            .COUT (_N6196),
            .Z (N106[25]),
            .CIN (_N6195),
            .I0 (),
            .I1 (wr_addr[25]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_21 (
            .COUT (_N6197),
            .Z (N106[26]),
            .CIN (_N6196),
            .I0 (),
            .I1 (wr_addr[26]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT5CARRY /* N63_0_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N63_0_22 (
            .COUT (),
            .Z (N106[27]),
            .CIN (_N6197),
            .I0 (),
            .I1 (wr_addr[27]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/top.v:234

    GTP_LUT4 /* N78_17 */ #(
            .INIT(16'b0000000000000001))
        N78_17 (
            .Z (_N61988),
            .I0 (rst_value[3]),
            .I1 (rst_value[2]),
            .I2 (rst_value[1]),
            .I3 (rst_value[5]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N78_21 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N78_21 (
            .Z (_N61992),
            .I0 (rst_value[12]),
            .I1 (rst_value[11]),
            .I2 (rst_value[7]),
            .I3 (rst_value[6]),
            .I4 (rst_value[14]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N78_25 */ #(
            .INIT(32'b00000000000000001000000000000000))
        N78_25 (
            .Z (_N61996),
            .I0 (rst_value[10]),
            .I1 (rst_value[9]),
            .I2 (rst_value[8]),
            .I3 (rst_value[4]),
            .I4 (rst_value[15]));
	// LUT = I0&I1&I2&I3&~I4 ;

    GTP_LUT5 /* N78_29 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N78_29 (
            .Z (rstn),
            .I0 (_N61992),
            .I1 (_N61988),
            .I2 (rst_value[13]),
            .I3 (rst_value[0]),
            .I4 (_N61996));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT1 /* N79 */ #(
            .INIT(2'b01))
        N79_vname (
            .Z (N79),
            .I0 (wr_addr[5]));
    // defparam N79_vname.orig_name = N79;
	// LUT = ~I0 ;

    GTP_LUT5 /* _N6665_inv */ #(
            .INIT(32'b00000101000001010000010100010101))
        _N6665_inv (
            .Z (_N6665),
            .I0 (_N63775),
            .I1 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N137 ),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [3] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_7 ),
            .I4 (_N58742));
	// LUT = (~I0&~I2)|(~I0&~I1&~I3&~I4) ;

    GTP_LUT5 /* _N45177_1_inv */ #(
            .INIT(32'b00100000000000100000000000000000))
        _N45177_1_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .I0 (_N45177_5),
            .I1 (_N63113),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I4 (_N45177_3));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* _N45178_1_inv */ #(
            .INIT(32'b00100000000000100000000000000000))
        _N45178_1_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .I0 (_N45178_5),
            .I1 (_N63423),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I4 (_N45178_3));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* _N45179_1_inv */ #(
            .INIT(32'b00100000000000100000000000000000))
        _N45179_1_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .I0 (_N45179_5),
            .I1 (_N62954),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I4 (_N45179_3));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* _N45180_1_inv */ #(
            .INIT(32'b00100000000000100000000000000000))
        _N45180_1_inv (
            .Z (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .I0 (_N45180_5),
            .I1 (_N63883),
            .I2 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] ),
            .I3 (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] ),
            .I4 (_N45180_3));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&~I1&I2&I3&I4) ;

    axi_ctrl axi_ctrl_inst (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt  ({\axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]_floating , \axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [3] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [9] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[7]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]_floating }),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2  ({\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2 [7] , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[6]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[5]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[4]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[3]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[2]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[1]_floating , \axi_ctrl_inst_HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin_div2[0]_floating }),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .rd_addr ({rd_addr[27], rd_addr[26], rd_addr[25], rd_addr[24], rd_addr[23], rd_addr[22], rd_addr[21], rd_addr[20], rd_addr[19], rd_addr[18], rd_addr[17], rd_addr[16], rd_addr[15], rd_addr[14], rd_addr[13], rd_addr[12], rd_addr[11], rd_addr[10], rd_addr[9], rd_addr[8], rd_addr[7], rd_addr[6], rd_addr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .wr_addr ({wr_addr[27], wr_addr[26], wr_addr[25], wr_addr[24], wr_addr[23], wr_addr[22], wr_addr[21], wr_addr[20], wr_addr[19], wr_addr[18], wr_addr[17], wr_addr[16], wr_addr[15], wr_addr[14], wr_addr[13], wr_addr[12], wr_addr[11], wr_addr[10], wr_addr[9], wr_addr[8], wr_addr[7], wr_addr[6], wr_addr[5], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N137  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/N137 ),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_7  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_7 ),
            ._N45177_3 (_N45177_3),
            ._N45177_5 (_N45177_5),
            ._N45178_3 (_N45178_3),
            ._N45178_5 (_N45178_5),
            ._N45179_3 (_N45179_3),
            ._N45179_5 (_N45179_5),
            ._N45180_3 (_N45180_3),
            ._N45180_5 (_N45180_5),
            ._N58742 (_N58742),
            ._N62954 (_N62954),
            ._N63113 (_N63113),
            ._N63423 (_N63423),
            ._N63775 (_N63775),
            ._N63883 (_N63883),
            .\axi_wr_ctrl_inst/wr_busy_d  (\axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy_d ),
            .ddr_clk_100M (ddr_clk_100M),
            .ddr_init_done (ddr_init_done),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_rst_n (nt_mem_rst_n),
            .mem_we_n (mem_we_n),
            .rd_busy (nt_led[2]),
            .rdata_valid (rdata_valid),
            .wr_busy (nt_led[3]),
            .wr_done (wr_done),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .\HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538  (\axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/_N538 ),
            .N45 (N45),
            ._N6665 (_N6665),
            .rd_req (nt_led[1]),
            .rstn (rstn),
            .sys_clk (nt_sys_clk),
            .wr_req (nt_led[0]));
	// ../source/top.v:145

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[0]  (
            .O (b_out[0]),
            .I (nt_b_out[0]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[1]  (
            .O (b_out[1]),
            .I (nt_b_out[1]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="T21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[2]  (
            .O (b_out[2]),
            .I (nt_b_out[2]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="T22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[3]  (
            .O (b_out[3]),
            .I (nt_b_out[3]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[4]  (
            .O (b_out[4]),
            .I (nt_b_out[4]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[5]  (
            .O (b_out[5]),
            .I (nt_b_out[5]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[6]  (
            .O (b_out[6]),
            .I (nt_b_out[6]));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="P19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[7]  (
            .O (b_out[7]),
            .I (nt_b_out[7]));
	// ../source/top.v:33

    cnt_once cnt_rst (
            .cnt (rst_value),
            .clk (clk_10M),
            .en (pll_lock),
            .rstn (nt_sys_rst_n),
            .rstn_rnms (rstn));
	// ../source/top.v:80

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* de_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        de_out_obuf (
            .O (de_out),
            .I (nt_de_out));
	// ../source/top.v:30

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[0]  (
            .O (g_out[0]),
            .I (nt_g_out[0]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[1]  (
            .O (g_out[1]),
            .I (nt_g_out[1]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[2]  (
            .O (g_out[2]),
            .I (nt_g_out[2]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[3]  (
            .O (g_out[3]),
            .I (nt_g_out[3]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N15", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[4]  (
            .O (g_out[4]),
            .I (nt_g_out[4]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="L19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[5]  (
            .O (g_out[5]),
            .I (nt_g_out[5]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="K20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[6]  (
            .O (g_out[6]),
            .I (nt_g_out[6]));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="L17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[7]  (
            .O (g_out[7]),
            .I (nt_g_out[7]));
	// ../source/top.v:32

    hdmi_out hdmi_out_inst (
            .b_out (nt_b_out),
            .ddr_rd_adr ({rd_addr[27], rd_addr[26], rd_addr[25], rd_addr[24], rd_addr[23], rd_addr[22], rd_addr[21], rd_addr[20], rd_addr[19], rd_addr[18], rd_addr[17], rd_addr[16], rd_addr[15], rd_addr[14], rd_addr[13], rd_addr[12], rd_addr[11], rd_addr[10], rd_addr[9], rd_addr[8], rd_addr[7], rd_addr[6], rd_addr[5], \hdmi_out_inst_ddr_rd_adr[4]_floating , \hdmi_out_inst_ddr_rd_adr[3]_floating , \hdmi_out_inst_ddr_rd_adr[2]_floating , \hdmi_out_inst_ddr_rd_adr[1]_floating , \hdmi_out_inst_ddr_rd_adr[0]_floating }),
            .g_out (nt_g_out),
            .led ({\hdmi_out_inst_led[3]_floating , \hdmi_out_inst_led[2]_floating , \hdmi_out_inst_led[1]_floating , nt_led[1]}),
            .r_out (nt_r_out),
            .de_out (nt_de_out),
            .hs_out (nt_hs_out),
            .vs_out (nt_vs_out),
            .N35 (N45),
            .N85 (N47),
            ._72xx_init_done (_72xx_init_done),
            .ddr_clk (ddr_clk_100M),
            .ddr_init_done (ddr_init_done),
            .ddr_rbusy (nt_led[2]),
            .pix_clk (nt_pixclk_out),
            .rdata_valid (rdata_valid),
            .rstn (rstn));
	// ../source/top.v:101

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* hs_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        hs_out_obuf (
            .O (hs_out),
            .I (nt_hs_out));
	// ../source/top.v:29

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* iic_scl_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iic_scl_obuf (
            .O (iic_scl),
            .I (nt_iic_scl));
	// ../source/top.v:36

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="P17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* iic_tx_scl_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iic_tx_scl_obuf (
            .O (iic_tx_scl),
            .I (nt_iic_tx_scl));
	// ../source/top.v:25

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="B2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* init_done_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        init_done_obuf (
            .O (init_done),
            .I (nt_init_done));
	// ../source/top.v:6

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[0]  (
            .O (led[0]),
            .I (nt_led[0]));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F7", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[1]  (
            .O (led[1]),
            .I (nt_led[1]));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="A5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[2]  (
            .O (led[2]),
            .I (nt_led[2]));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="C5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[3]  (
            .O (led[3]),
            .I (nt_led[3]));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="C1", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="HSTL15_I", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* mem_rst_n_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        mem_rst_n_obuf (
            .O (mem_rst_n),
            .I (nt_mem_rst_n));
	// ../source/top.v:8

    ms72xx_ctl ms72xx_ctl (
            .\iic_dri_rx/N80  (\ms72xx_ctl/iic_dri_rx/N80 ),
            .\iic_dri_tx/N80  (\ms72xx_ctl/iic_dri_tx/N80 ),
            .iic_scl (nt_iic_scl),
            .iic_tx_scl (nt_iic_tx_scl),
            .init_over (_72xx_init_done),
            .sda_out (\ms72xx_ctl/sda_out ),
            .sda_tx_out (\ms72xx_ctl/sda_tx_out ),
            .N0 (N45),
            ._N0 (_N0),
            ._N1 (_N1),
            .clk (clk_10M));
	// ../source/top.v:90

(* PAP_IO_DIRECTION="INOUT", PAP_IO_LOC="V20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_IOBUF /* \ms72xx_ctl.iic_sda_tri  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \ms72xx_ctl.iic_sda_tri  (
            .IO (iic_sda),
            .O (_N0),
            .I (\ms72xx_ctl/sda_out ),
            .T (\ms72xx_ctl/iic_dri_rx/N80 ));
	// ../source/top.v:37

(* PAP_IO_DIRECTION="INOUT", PAP_IO_LOC="P18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_IOBUF /* \ms72xx_ctl.iic_tx_sda_tri  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \ms72xx_ctl.iic_tx_sda_tri  (
            .IO (iic_tx_sda),
            .O (_N1),
            .I (\ms72xx_ctl/sda_tx_out ),
            .T (\ms72xx_ctl/iic_dri_tx/N80 ));
	// ../source/top.v:26

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* pixclk_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        pixclk_out_obuf (
            .O (pixclk_out),
            .I (nt_pixclk_out));
	// ../source/top.v:27

    PLL_top pll_top_inst (
            .clkout0 (clk_10M),
            .clkout1 (nt_pixclk_out),
            .pll_lock (pll_lock),
            .clkin1 (nt_sys_clk));
	// ../source/top.v:185

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="K17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[0]  (
            .O (r_out[0]),
            .I (nt_r_out[0]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[1]  (
            .O (r_out[1]),
            .I (nt_r_out[1]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="J22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[2]  (
            .O (r_out[2]),
            .I (nt_r_out[2]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="J20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[3]  (
            .O (r_out[3]),
            .I (nt_r_out[3]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="K22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[4]  (
            .O (r_out[4]),
            .I (nt_r_out[4]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[5]  (
            .O (r_out[5]),
            .I (nt_r_out[5]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[6]  (
            .O (r_out[6]),
            .I (nt_r_out[6]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[7]  (
            .O (r_out[7]),
            .I (nt_r_out[7]));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* sys_clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_clk_ibuf (
            .O (nt_sys_clk),
            .I (sys_clk));
	// ../source/top.v:4

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="H17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* sys_rst_n_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_rst_n_ibuf (
            .O (nt_sys_rst_n),
            .I (sys_rst_n));
	// ../source/top.v:5

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="W20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* vs_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        vs_out_obuf (
            .O (vs_out),
            .I (nt_vs_out));
	// ../source/top.v:28

    GTP_DFF_RE /* \wr_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[5]  (
            .Q (wr_addr[5]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N79),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[6]  (
            .Q (wr_addr[6]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[6]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[7]  (
            .Q (wr_addr[7]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[7]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[8]  (
            .Q (wr_addr[8]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[8]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[9]  (
            .Q (wr_addr[9]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[9]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[10]  (
            .Q (wr_addr[10]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[10]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[11]  (
            .Q (wr_addr[11]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[11]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[12]  (
            .Q (wr_addr[12]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[12]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[13]  (
            .Q (wr_addr[13]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[13]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[14]  (
            .Q (wr_addr[14]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[14]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[15]  (
            .Q (wr_addr[15]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[15]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[16]  (
            .Q (wr_addr[16]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[16]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[17]  (
            .Q (wr_addr[17]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[17]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[18]  (
            .Q (wr_addr[18]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[18]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[19]  (
            .Q (wr_addr[19]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[19]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[20]  (
            .Q (wr_addr[20]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[20]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[21]  (
            .Q (wr_addr[21]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[21]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[22]  (
            .Q (wr_addr[22]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[22]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[23]  (
            .Q (wr_addr[23]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[23]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[24]  (
            .Q (wr_addr[24]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[24]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[25]  (
            .Q (wr_addr[25]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[25]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[26]  (
            .Q (wr_addr[26]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[26]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_RE /* \wr_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_addr[27]  (
            .Q (wr_addr[27]),
            .CE (wr_done),
            .CLK (ddr_clk_100M),
            .D (N106[27]),
            .R (N45));
	// ../source/top.v:220

    GTP_DFF_R /* wr_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_req (
            .Q (nt_led[0]),
            .CLK (ddr_clk_100M),
            .D (N49),
            .R (N47));
	// ../source/top.v:200


endmodule

