Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 18:03:19 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mlp_control_sets_placed.rpt
| Design       : mlp
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   285 |
| Unused register locations in slices containing registers |   528 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            8 |
|     10 |            6 |
|    16+ |          271 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             426 |           77 |
| Yes          | No                    | No                     |           54812 |         7525 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             352 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                          Enable Signal                                                          |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  ap_clk      | digit_U/Block_arrayctor_loop_U0_ap_ready                                                                                        | ap_rst                                                      |                1 |              8 |
|  ap_clk      | sigmoid_activation_L_U0/ap_NS_fsm[2]                                                                                            |                                                             |                1 |              8 |
|  ap_clk      | classify_U0/ap_CS_fsm_state3                                                                                                    |                                                             |                1 |              8 |
|  ap_clk      | classify_U0/result_write_assign_reg_52                                                                                          | classify_U0/k_reg_64                                        |                1 |              8 |
|  ap_clk      | classify_U0/ap_CS_fsm_state4                                                                                                    | classify_U0/k_reg_64                                        |                1 |              8 |
|  ap_clk      | digit_load_loc_chann_U/ap_done                                                                                                  | ap_rst                                                      |                2 |              8 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state9                                                                                        | sigmoid_activation_L_U0/i_reg_90                            |                1 |              8 |
|  ap_clk      | mvprod_layer_2_U0/m1_reg_6600                                                                                                   | mvprod_layer_2_U0/m1_reg_660                                |                1 |              8 |
|  ap_clk      | add_bias_pre_L1_U0/Q[1]                                                                                                         | ap_rst                                                      |                2 |             10 |
|  ap_clk      | add_bias_pre_L2_U0/Q[2]                                                                                                         | add_bias_pre_L2_U0/i_reg_59                                 |                1 |             10 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state9                                                                                      | sigmoid_activation_L_1_U0/i_reg_92                          |                2 |             10 |
|  ap_clk      | mvprod_layer_1_U0/m1_reg_72880                                                                                                  | mvprod_layer_1_U0/m1_reg_7288                               |                2 |             10 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_NS_fsm[2]                                                                                          |                                                             |                2 |             10 |
|  ap_clk      | mvprod_layer_1_U0/m_reg_370780                                                                                                  |                                                             |                2 |             10 |
|  ap_clk      |                                                                                                                                 | add_bias_pre_L1_U0/ap_sync_reg_channel_write_bias_added_7_V |                5 |             16 |
|  ap_clk      | digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/shiftReg_ce                                                                          |                                                             |                1 |             16 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/next_mul_reg_2739_reg[0]                              |                                                             |                5 |             16 |
|  ap_clk      | mvprod_layer_2_U0/phi_mul_reg_6290                                                                                              | mvprod_layer_2_U0/phi_mul_reg_629                           |                2 |             16 |
|  ap_clk      | classify_U0/SRL_SIG_reg[1][0][0]                                                                                                |                                                             |                1 |             16 |
|  ap_clk      | add_bias_pre_L1_U0/ap_ready_INST_0_i_3_n_3                                                                                      | add_bias_pre_L1_U0/idx_urem_reg_607                         |                2 |             18 |
|  ap_clk      | add_bias_pre_L1_U0/input_7_V_ce0                                                                                                |                                                             |                3 |             18 |
|  ap_clk      | add_bias_pre_L1_U0/Q[1]                                                                                                         |                                                             |                6 |             24 |
|  ap_clk      | sigmoid_activation_L_1_U0/tmp_4_reg_2740                                                                                        |                                                             |                4 |             28 |
|  ap_clk      | add_bias_pre_L1_U0/do_init_reg_3440                                                                                             | add_bias_pre_L1_U0/phi_mul_reg_361                          |                3 |             30 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state4                                                                                      |                                                             |                5 |             30 |
|  ap_clk      | add_bias_pre_L1_U0/ap_ready_INST_0_i_3_n_3                                                                                      |                                                             |                4 |             30 |
|  ap_clk      | sigmoid_activation_L_U0/tmp_8_reg_2720                                                                                          |                                                             |                5 |             30 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm[6]_i_1_n_3                                                                                          |                                                             |                9 |             32 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state4                                                                                        |                                                             |                8 |             32 |
|  ap_clk      | mvprod_layer_1_U0/p_Val2_16_399_reg_368380                                                                                      |                                                             |                4 |             34 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state8                                                                                      | sigmoid_activation_L_1_U0/p_Val2_3_reg_284[17]_i_1_n_3      |                6 |             34 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state8                                                                                        | sigmoid_activation_L_U0/p_Val2_4_reg_282[17]_i_1_n_3        |                5 |             34 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage21                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | add_bias_pre_L2_U0/E[0]                                                                                                         |                                                             |               10 |             36 |
|  ap_clk      | bias_added_5_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__11_n_3                 |                                                             |                9 |             36 |
|  ap_clk      | add_bias_pre_L2_U0/q0_reg[17][0]                                                                                                |                                                             |                8 |             36 |
|  ap_clk      | classify_U0/p_0_reg_42[17]_i_1_n_3                                                                                              |                                                             |                4 |             36 |
|  ap_clk      | classify_U0/E[0]                                                                                                                |                                                             |                3 |             36 |
|  ap_clk      | add_bias_pre_L1_U0/i4_reg_3160                                                                                                  | add_bias_pre_L1_U0/i4_reg_316                               |                7 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage22                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].remd_tmp_reg[6][5]_0 | ap_rst                                                      |                9 |             36 |
|  ap_clk      | L2_bias_added_V_U/gen_buffer[0].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/buf_ce1[0]_0                    |                                                             |                9 |             36 |
|  ap_clk      | L2_bias_added_V_U/gen_buffer[1].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/q1[17]_i_1__2_n_3               |                                                             |                9 |             36 |
|  ap_clk      | bias_added_0_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_1                       |                                                             |                9 |             36 |
|  ap_clk      | bias_added_0_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__5_n_3                  |                                                             |                7 |             36 |
|  ap_clk      | bias_added_1_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_2                       |                                                             |                7 |             36 |
|  ap_clk      | bias_added_1_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__17_n_3                 |                                                             |                9 |             36 |
|  ap_clk      | bias_added_2_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_2                       |                                                             |                8 |             36 |
|  ap_clk      | bias_added_2_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__15_n_3                 |                                                             |                7 |             36 |
|  ap_clk      | bias_added_3_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_2                       |                                                             |               10 |             36 |
|  ap_clk      | bias_added_3_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__13_n_3                 |                                                             |               11 |             36 |
|  ap_clk      | bias_added_4_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_2                       |                                                             |               11 |             36 |
|  ap_clk      | bias_added_4_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__9_n_3                  |                                                             |                9 |             36 |
|  ap_clk      | bias_added_5_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_2                       |                                                             |               11 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_14                                                                                                 |                                                             |               14 |             36 |
|  ap_clk      | bias_added_6_V_U/gen_buffer[0].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/buf_ce1[0]_2                       |                                                             |                7 |             36 |
|  ap_clk      | bias_added_6_V_U/gen_buffer[1].mlp_bias_added_0_V_memcore_U/mlp_bias_added_0_V_memcore_ram_U/q1[17]_i_1__7_n_3                  |                                                             |                7 |             36 |
|  ap_clk      | bias_added_7_V_U/gen_buffer[0].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/buf_ce0[0]_3                       |                                                             |                8 |             36 |
|  ap_clk      | bias_added_7_V_U/gen_buffer[0].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/buf_ce1[0]_4                       |                                                             |                9 |             36 |
|  ap_clk      | bias_added_7_V_U/gen_buffer[1].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/buf_ce0[1]_2                       |                                                             |                9 |             36 |
|  ap_clk      | bias_added_7_V_U/gen_buffer[1].mlp_bias_added_7_V_memcore_U/mlp_bias_added_7_V_memcore_ram_U/q1[17]_i_1__3_n_3                  |                                                             |                9 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_4                                                                                                  |                                                             |               12 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_20                                                                                                 |                                                             |               11 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_19                                                                                                 |                                                             |               11 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_2                                                                                                  |                                                             |               11 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_6                                                                                                  |                                                             |               13 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_7                                                                                                  |                                                             |                9 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_0                                                                                                  |                                                             |               10 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_9                                                                                                  |                                                             |               12 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_13                                                                                                 |                                                             |               11 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_10                                                                                                 |                                                             |               13 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_3                                                                                                  |                                                             |                9 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[1]_16                                                                                                 |                                                             |               11 |             36 |
|  ap_clk      | mvprod_layer_1_U0/buf_ce0[0]_17                                                                                                 |                                                             |               12 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state3                                                                                        |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/tmp_39_reg_2549_reg[17]_0[4]                                                                                  |                                                             |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state3                                                                                      |                                                             |                6 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage12                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage16                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage14                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage24                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage20                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage15                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage19                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage18                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage17                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage23                                                                                         |                                                             |                5 |             36 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage25                                                                                         |                                                             |                6 |             38 |
|  ap_clk      | mvprod_layer_2_U0/reg_7990                                                                                                      |                                                             |                5 |             38 |
|  ap_clk      |                                                                                                                                 |                                                             |               17 |             42 |
|  ap_clk      | sigmoid_activation_L_U0/input_V_ce0                                                                                             |                                                             |                4 |             44 |
|  ap_clk      | add_bias_pre_L2_U0/Q[1]                                                                                                         |                                                             |                7 |             46 |
|  ap_clk      | sigmoid_activation_L_1_U0/input_V_ce0                                                                                           |                                                             |                8 |             46 |
|  ap_clk      | sigmoid_activation_L_1_U0/q1_reg[0]                                                                                             |                                                             |                6 |             48 |
|  ap_clk      | mvprod_layer_1_U0/mvprod_layer_1_U0_result_V_we0                                                                                |                                                             |                6 |             48 |
|  ap_clk      | sigmoid_activation_L_U0/q1_reg[1]                                                                                               |                                                             |                3 |             48 |
|  ap_clk      | mvprod_layer_2_U0/ce0                                                                                                           |                                                             |                3 |             48 |
|  ap_clk      | mvprod_layer_1_U0/phi_mul2_reg_73180                                                                                            | mvprod_layer_1_U0/phi_mul2_reg_7318                         |                7 |             60 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage5                                                                                          |                                                             |               11 |             68 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage6                                                                                          |                                                             |               14 |             68 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage8                                                                                          |                                                             |               11 |             68 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage3                                                                                          |                                                             |               14 |             68 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage2                                                                                          |                                                             |               16 |             68 |
|  ap_clk      | mvprod_layer_2_U0/tmp_39_reg_2549_reg[17]_0[1]                                                                                  |                                                             |               10 |             68 |
|  ap_clk      | mvprod_layer_1_U0/reg_88810                                                                                                     |                                                             |                5 |             68 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage1                                                                                          |                                                             |               13 |             68 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage0                                                                                          |                                                             |               13 |             68 |
|  ap_clk      | mvprod_layer_2_U0/tmp_39_reg_2549_reg[17]_0[2]                                                                                  |                                                             |               14 |             68 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_5                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/q1_reg[17]                                                                                                   |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[17]_0                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[17]                                                                                                   |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[0]                                                                                                    |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[0]_0                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_8                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_5                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_0                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]                                                |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_1                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_2                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_6                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_5                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_7                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[17]_0                                              |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_3                                              |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_774                                                                                                       |                                                             |               16 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_7610                                                                                                      |                                                             |               15 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_784                                                                                                       |                                                             |               13 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_13_reg_2263_reg[0]                      |                                                             |               13 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_15_reg_2318_reg[0]                      |                                                             |               14 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_19_reg_2434_reg[0]                      |                                                             |               14 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_21_reg_2489_reg[0]                      |                                                             |               17 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_23_reg_2534_reg[0]                      |                                                             |               17 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_17_reg_2373_reg[0]                      |                                                             |               14 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3fYi_U55/mlp_mul_18s_18s_3fYi_MulnS_1_U/matrix_V_load_25_reg_2569_reg[0]                      |                                                             |               19 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_789                                                                                                       |                                                             |               16 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_803                                                                                                       |                                                             |               16 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_813                                                                                                       |                                                             |               15 |             72 |
|  ap_clk      | mvprod_layer_2_U0/reg_823                                                                                                       |                                                             |               13 |             72 |
|  ap_clk      | mvprod_layer_2_U0/tmp_39_reg_2549_reg[17]_0[3]                                                                                  |                                                             |               11 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_2                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_0                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/q1_reg[16]_4                                              |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]                                                                                                    |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_1                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_10                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_11                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_12                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_13                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_14                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_15                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_16                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_17                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_18                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_19                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_13                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_6                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_9                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_10                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_14                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_7                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_3                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_12                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_3                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_7                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_11                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_15                                                                                                 |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_8                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_4                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_6                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_9                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[16]_2                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_1_U0/q1_reg[17]_4                                                                                                  |                                                             |                5 |             72 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage10                                                                                         |                                                             |               14 |             86 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/ap_NS_fsm[0]                 |                                                             |               15 |             98 |
|  ap_clk      | add_bias_pre_L1_U0/mlp_urem_9ns_7ns_bkb_U2/mlp_urem_9ns_7ns_bkb_div_U/mlp_urem_9ns_7ns_bkb_div_u_0/loop[5].remd_tmp_reg[6][5]_0 |                                                             |               19 |            102 |
|  ap_clk      | mvprod_layer_1_U0/reg_8872                                                                                                      |                                                             |               21 |            144 |
|  ap_clk      | mvprod_layer_1_U0/reg_88500                                                                                                     |                                                             |               19 |            144 |
|  ap_clk      | mvprod_layer_1_U0/reg_87700                                                                                                     |                                                             |               16 |            144 |
|  ap_clk      | mvprod_layer_1_U0/reg_87651                                                                                                     |                                                             |               32 |            180 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_97_reg_33684_reg[19]                        |                                                             |               23 |            204 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_99_reg_33779_reg[19]                        |                                                             |               19 |            204 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/tmp_110_reg_24899_reg[0][0]                           |                                                             |               51 |            264 |
|  ap_clk      | mvprod_layer_1_U0/grp_fu_7338_p0113_out                                                                                         |                                                             |               30 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_359_reg_36269_reg[19]                       |                                                             |               31 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_269_reg_34894_reg[19]                       |                                                             |               34 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_391_reg_36783_reg[19]                       |                                                             |               41 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_293_reg_35269_reg[19]                       |                                                             |               28 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_367_reg_36394_reg[19]                       |                                                             |               30 |            272 |
|  ap_clk      | mvprod_layer_1_U0/grp_fu_7338_p014_out                                                                                          |                                                             |               39 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/grp_fu_7338_p017_out                                  |                                                             |               32 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_334_reg_35894_reg[19]                       |                                                             |               34 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_310_reg_35519_reg[19]                       |                                                             |               26 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_342_reg_36019_reg[19]                       |                                                             |               27 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U24/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_261_reg_34769_reg[19]                       |                                                             |               32 |            272 |
|  ap_clk      | mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret_n_3                                                                          |                                                             |               28 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_204_reg_33894_reg[19]                       |                                                             |               43 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_220_reg_34144_reg[19]                       |                                                             |               36 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_228_reg_34269_reg[19]                       |                                                             |               36 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_304_reg_35409_reg[19]                       |                                                             |               28 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_326_reg_35769_reg[19]                       |                                                             |               34 |            272 |
|  ap_clk      | mvprod_layer_1_U0/grp_fu_7338_p0121_out                                                                                         |                                                             |               30 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_318_reg_35644_reg[19]                       |                                                             |               31 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_252_reg_34644_reg[19]                       |                                                             |               25 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_277_reg_35019_reg[19]                       |                                                             |               32 |            272 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U30/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_244_reg_34519_reg[19]                       |                                                             |               26 |            272 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage28                                                                                         |                                                             |               33 |            280 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage25                                                                                         |                                                             |               33 |            280 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage26                                                                                         |                                                             |               34 |            280 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage27                                                                                         |                                                             |               37 |            280 |
|  ap_clk      | mvprod_layer_1_U0/reg_87650                                                                                                     |                                                             |               34 |            288 |
|  ap_clk      | mvprod_layer_1_U0/reg_8804                                                                                                      |                                                             |               39 |            288 |
|  ap_clk      | mvprod_layer_1_U0/reg_8765127_out                                                                                               |                                                             |               47 |            288 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U26/mlp_mul_18s_18s_3dEe_MulnS_0_U/next_mul_reg_36514_reg[0]                             |                                                             |               43 |            316 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage21                                                                                         |                                                             |               44 |            324 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage24                                                                                         |                                                             |               51 |            324 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage23                                                                                         |                                                             |               48 |            324 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage22                                                                                         |                                                             |               46 |            324 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage4                                                                                          |                                                             |               53 |            332 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage13                                                                                         |                                                             |               61 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage5                                                                                          |                                                             |               61 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage18                                                                                         |                                                             |               59 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage8                                                                                          |                                                             |               55 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage10                                                                                         |                                                             |               54 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage19                                                                                         |                                                             |               62 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage16                                                                                         |                                                             |               63 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage11                                                                                         |                                                             |               63 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage12                                                                                         |                                                             |               61 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage6                                                                                          |                                                             |               60 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage7                                                                                          |                                                             |               58 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage17                                                                                         |                                                             |               63 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage15                                                                                         |                                                             |               64 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage20                                                                                         |                                                             |               62 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage9                                                                                          |                                                             |               58 |            368 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage14                                                                                         |                                                             |               54 |            368 |
|  ap_clk      |                                                                                                                                 | ap_rst                                                      |               72 |            410 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage32                                                                                         |                                                             |               59 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage35                                                                                         |                                                             |               48 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage30                                                                                         |                                                             |               59 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage33                                                                                         |                                                             |               51 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage34                                                                                         |                                                             |               47 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage29                                                                                         |                                                             |               65 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage31                                                                                         |                                                             |               58 |            416 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage36                                                                                         |                                                             |               61 |            450 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/matrix_5_V_load_50_reg_33639_reg[0][0]                |                                                             |               71 |            528 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage3                                                                                          |                                                             |               79 |            568 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/matrix_4_V_load_44_reg_32814_reg[0][0]                |                                                             |               85 |            636 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/matrix_5_V_load_46_reg_33169_reg[0]                   |                                                             |               73 |            636 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/matrix_4_V_load_48_reg_33434_reg[0][0]                |                                                             |               79 |            636 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage37                                                                                         |                                                             |               76 |            654 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage41                                                                                         |                                                             |               87 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage39                                                                                         |                                                             |               82 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage38                                                                                         |                                                             |               75 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage40                                                                                         |                                                             |               70 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage49                                                                                         |                                                             |               78 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage48                                                                                         |                                                             |               75 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage44                                                                                         |                                                             |               87 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage42                                                                                         |                                                             |               80 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage47                                                                                         |                                                             |               70 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage46                                                                                         |                                                             |               66 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage43                                                                                         |                                                             |               75 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage45                                                                                         |                                                             |               77 |            688 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage50                                                                                         |                                                             |               84 |            714 |
|  ap_clk      | mvprod_layer_1_U0/Q[1]                                                                                                          |                                                             |               93 |            732 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage1                                                                                          |                                                             |              112 |            740 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_67_reg_28619_reg[19]                        |                                                             |              107 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_51_reg_25619_reg[19]                        |                                                             |              109 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_75_reg_30119_reg[19]                        |                                                             |              113 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_71_reg_29369_reg[19]                        |                                                             |              100 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_39_reg_31839_reg[0][0]                 |                                                             |              105 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U29/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_42_reg_32549_reg[0][0]                 |                                                             |               98 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_62_reg_27499_reg[35]                        |                                                             |              106 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_74_reg_29749_reg[35]                        |                                                             |              108 |            780 |
|  ap_clk      | mvprod_layer_1_U0/reg_87656                                                                                                     |                                                             |               98 |            780 |
|  ap_clk      | mvprod_layer_1_U0/reg_87655                                                                                                     |                                                             |              103 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_63_reg_27869_reg[19][0]                     |                                                             |              103 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_77_reg_30494_reg[19][0]                     |                                                             |              106 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_59_reg_27119_reg[19][0]                     |                                                             |              112 |            780 |
|  ap_clk      | mvprod_layer_1_U0/reg_87654                                                                                                     |                                                             |              112 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_65_reg_28244_reg[19][0]                     |                                                             |              102 |            780 |
|  ap_clk      | mvprod_layer_1_U0/reg_876517                                                                                                    |                                                             |              107 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_41_reg_32204_reg[0][0]                 |                                                             |               91 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/input_7_V_load_37_reg_31464_reg[0][0]                 |                                                             |               90 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_69_reg_28994_reg[19][0]                     |                                                             |              109 |            780 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3dEe_U28/mlp_mul_18s_18s_3dEe_MulnS_0_U/p_Val2_16_50_reg_25244_reg[35]                        |                                                             |              111 |            814 |
+--------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


