Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 17 19:59:05 2019
| Host         : DESKTOP-K06EEMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPSMulticiclo_timing_summary_routed.rpt -pb MIPSMulticiclo_timing_summary_routed.pb -rpx MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.567        0.000                      0                 2521        0.130        0.000                      0                 2521        3.000        0.000                       0                  1253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       88.873        0.000                      0                 2501        0.130        0.000                      0                 2501       49.500        0.000                       0                  1229  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.567        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       88.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.873ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 3.715ns (33.814%)  route 7.272ns (66.186%))
  Logic Levels:           14  (CARRY4=7 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 97.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_A/R_signed0_carry
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_A/R_signed0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/S[1]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_carry_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  RD/ALU_i/R_signed0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    RD/ALU_i/R_signed0_carry__0_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  RD/ALU_i/R_signed0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.776    RD/ALU_i/R_signed0_carry__1_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  RD/ALU_i/R_signed0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.890    RD/ALU_i/R_signed0_carry__2_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.004    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  RD/ALU_i/R_signed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.118    RD/ALU_i/R_signed0_carry__4_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 f  RD/ALU_i/R_signed0_carry__5/O[0]
                         net (fo=3, routed)           0.968     4.308    RD/reg_IR/dout_reg[27]_i_2_1[12]
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.299     4.607 f  RD/reg_IR/dout[24]_i_4/O
                         net (fo=1, routed)           0.000     4.607    RD/reg_IR/dout[24]_i_4_n_0
    SLICE_X43Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     4.824 f  RD/reg_IR/dout_reg[24]_i_2/O
                         net (fo=2, routed)           0.956     5.780    RD/ALU_i/dout_reg[24]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.328     6.108 f  RD/ALU_i/dout[24]_i_1/O
                         net (fo=3, routed)           0.828     6.936    RD/ALU_i/FSM_onehot_currentState_reg[3][24]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.327     7.263 f  RD/ALU_i/FSM_onehot_currentState[11]_i_10/O
                         net (fo=1, routed)           1.198     8.461    RD/ALU_i/FSM_onehot_currentState[11]_i_10_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.585 r  RD/ALU_i/FSM_onehot_currentState[11]_i_2/O
                         net (fo=1, routed)           0.000     8.585    UC/D[5]
    SLICE_X48Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.449    97.066    UC/clk_out1
    SLICE_X48Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
                         clock pessimism              0.510    97.576    
                         clock uncertainty           -0.149    97.427    
    SLICE_X48Y39         FDCE (Setup_fdce_C_D)        0.031    97.458    UC/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         97.458    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 88.873    

Slack (MET) :             88.911ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.947ns  (logic 3.254ns (29.726%)  route 7.693ns (70.274%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 97.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_A/R_signed0_carry
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_A/R_signed0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/S[1]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_carry_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.882 r  RD/ALU_i/R_signed0_carry__0/O[1]
                         net (fo=2, routed)           1.199     4.081    RD/ALU_i/data1[5]
    SLICE_X46Y41         LUT3 (Prop_lut3_I2_O)        0.329     4.410 r  RD/ALU_i/dout[5]_i_4/O
                         net (fo=1, routed)           0.634     5.044    RD/reg_IR/dout_reg[5]_1
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.328     5.372 r  RD/reg_IR/dout[5]_i_3/O
                         net (fo=1, routed)           0.000     5.372    RD/ALU_i/dout_reg[5]
    SLICE_X46Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     5.586 r  RD/ALU_i/dout_reg[5]_i_1/O
                         net (fo=3, routed)           1.379     6.965    RD/ALU_i/FSM_onehot_currentState_reg[3][5]
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.297     7.262 r  RD/ALU_i/FSM_onehot_currentState[11]_i_9/O
                         net (fo=2, routed)           1.158     8.421    RD/ALU_i/FSM_onehot_currentState[11]_i_9_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.545 r  RD/ALU_i/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.545    UC/D[0]
    SLICE_X48Y39         FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.449    97.066    UC/clk_out1
    SLICE_X48Y39         FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.510    97.576    
                         clock uncertainty           -0.149    97.427    
    SLICE_X48Y39         FDPE (Setup_fdpe_C_D)        0.029    97.456    UC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.456    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 88.911    

Slack (MET) :             90.347ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_ALUout/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 3.298ns (35.684%)  route 5.944ns (64.316%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 97.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_A/R_signed0_carry
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_A/R_signed0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/S[1]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_carry_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  RD/ALU_i/R_signed0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    RD/ALU_i/R_signed0_carry__0_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  RD/ALU_i/R_signed0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.776    RD/ALU_i/R_signed0_carry__1_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  RD/ALU_i/R_signed0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.890    RD/ALU_i/R_signed0_carry__2_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.004    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.338 r  RD/ALU_i/R_signed0_carry__4/O[1]
                         net (fo=2, routed)           1.282     4.620    RD/ALU_i/data1[21]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.332     4.952 r  RD/ALU_i/dout[21]_i_4/O
                         net (fo=1, routed)           0.449     5.401    RD/reg_IR/dout_reg[21]_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.331     5.732 r  RD/reg_IR/dout[21]_i_3/O
                         net (fo=1, routed)           0.000     5.732    RD/ALU_i/dout_reg[21]
    SLICE_X41Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     5.949 r  RD/ALU_i/dout_reg[21]_i_1/O
                         net (fo=3, routed)           0.891     6.840    RD/reg_ALUout/D[21]
    SLICE_X48Y36         FDCE                                         r  RD/reg_ALUout/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.446    97.063    RD/reg_ALUout/clk_out1
    SLICE_X48Y36         FDCE                                         r  RD/reg_ALUout/dout_reg[21]/C
                         clock pessimism              0.507    97.570    
                         clock uncertainty           -0.149    97.421    
    SLICE_X48Y36         FDCE (Setup_fdce_C_D)       -0.233    97.188    RD/reg_ALUout/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                 90.347    

Slack (MET) :             90.386ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_ALUout/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 3.264ns (35.582%)  route 5.909ns (64.418%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_A/R_signed0_carry
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_A/R_signed0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/S[1]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_carry_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  RD/ALU_i/R_signed0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    RD/ALU_i/R_signed0_carry__0_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  RD/ALU_i/R_signed0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.776    RD/ALU_i/R_signed0_carry__1_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  RD/ALU_i/R_signed0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.890    RD/ALU_i/R_signed0_carry__2_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.004    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  RD/ALU_i/R_signed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.118    RD/ALU_i/R_signed0_carry__4_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.340 r  RD/ALU_i/R_signed0_carry__5/O[0]
                         net (fo=3, routed)           0.968     4.308    RD/reg_IR/dout_reg[27]_i_2_1[12]
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.299     4.607 r  RD/reg_IR/dout[24]_i_4/O
                         net (fo=1, routed)           0.000     4.607    RD/reg_IR/dout[24]_i_4_n_0
    SLICE_X43Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     4.824 r  RD/reg_IR/dout_reg[24]_i_2/O
                         net (fo=2, routed)           0.956     5.780    RD/ALU_i/dout_reg[24]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.328     6.108 r  RD/ALU_i/dout[24]_i_1/O
                         net (fo=3, routed)           0.663     6.771    RD/reg_ALUout/D[24]
    SLICE_X42Y40         FDCE                                         r  RD/reg_ALUout/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.445    97.062    RD/reg_ALUout/clk_out1
    SLICE_X42Y40         FDCE                                         r  RD/reg_ALUout/dout_reg[24]/C
                         clock pessimism              0.493    97.555    
                         clock uncertainty           -0.149    97.406    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)       -0.248    97.158    RD/reg_ALUout/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         97.158    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 90.386    

Slack (MET) :             90.393ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_ALUout/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 3.423ns (37.376%)  route 5.735ns (62.624%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 97.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_A/R_signed0_carry
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_A/R_signed0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/S[1]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_carry_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  RD/ALU_i/R_signed0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    RD/ALU_i/R_signed0_carry__0_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  RD/ALU_i/R_signed0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.776    RD/ALU_i/R_signed0_carry__1_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  RD/ALU_i/R_signed0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.890    RD/ALU_i/R_signed0_carry__2_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.004    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  RD/ALU_i/R_signed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.118    RD/ALU_i/R_signed0_carry__4_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.232 r  RD/ALU_i/R_signed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.232    RD/ALU_i/R_signed0_carry__5_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.471 r  RD/ALU_i/R_signed0_carry__6/O[2]
                         net (fo=2, routed)           0.812     4.283    RD/ALU_i/data1[30]
    SLICE_X41Y39         LUT3 (Prop_lut3_I2_O)        0.331     4.614 r  RD/ALU_i/dout[30]_i_4/O
                         net (fo=1, routed)           0.565     5.179    RD/reg_IR/dout_reg[30]_1
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.327     5.506 r  RD/reg_IR/dout[30]_i_3/O
                         net (fo=1, routed)           0.000     5.506    RD/ALU_i/dout_reg[30]
    SLICE_X42Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     5.720 r  RD/ALU_i/dout_reg[30]_i_1/O
                         net (fo=4, routed)           1.037     6.756    RD/reg_ALUout/D[30]
    SLICE_X48Y40         FDCE                                         r  RD/reg_ALUout/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.449    97.066    RD/reg_ALUout/clk_out1
    SLICE_X48Y40         FDCE                                         r  RD/reg_ALUout/dout_reg[30]/C
                         clock pessimism              0.507    97.573    
                         clock uncertainty           -0.149    97.424    
    SLICE_X48Y40         FDCE (Setup_fdce_C_D)       -0.274    97.150    RD/reg_ALUout/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         97.150    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                 90.393    

Slack (MET) :             90.399ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.269ns (35.497%)  route 5.940ns (64.503%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 97.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_A/R_signed0_carry
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_A/R_signed0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/S[1]
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_carry_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  RD/ALU_i/R_signed0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    RD/ALU_i/R_signed0_carry__0_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  RD/ALU_i/R_signed0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.776    RD/ALU_i/R_signed0_carry__1_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  RD/ALU_i/R_signed0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.890    RD/ALU_i/R_signed0_carry__2_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.004    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.118 r  RD/ALU_i/R_signed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.118    RD/ALU_i/R_signed0_carry__4_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.232 r  RD/ALU_i/R_signed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.232    RD/ALU_i/R_signed0_carry__5_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.545 r  RD/ALU_i/R_signed0_carry__6/O[3]
                         net (fo=2, routed)           1.202     4.747    RD/ALU_i/data1[31]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.306     5.053 r  RD/ALU_i/dout[31]_i_5/O
                         net (fo=1, routed)           0.306     5.359    RD/reg_IR/dout_reg[31]_1
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.483 r  RD/reg_IR/dout[31]_i_4/O
                         net (fo=1, routed)           0.000     5.483    RD/ALU_i/dout_reg[31]
    SLICE_X46Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     5.697 r  RD/ALU_i/dout_reg[31]_i_2/O
                         net (fo=4, routed)           1.110     6.807    RD/reg_PC/D[31]
    SLICE_X46Y41         FDCE                                         r  RD/reg_PC/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.447    97.064    RD/reg_PC/clk_out1
    SLICE_X46Y41         FDCE                                         r  RD/reg_PC/dout_reg[31]/C
                         clock pessimism              0.493    97.557    
                         clock uncertainty           -0.149    97.408    
    SLICE_X46Y41         FDCE (Setup_fdce_C_D)       -0.201    97.207    RD/reg_PC/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         97.207    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 90.399    

Slack (MET) :             90.579ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.791ns (31.137%)  route 6.173ns (68.863%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 97.060 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_PC/R_signed0_inferred__0/i__carry
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/dout_reg[1]_0[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_inferred__0/i__carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.861 r  RD/ALU_i/R_signed0_inferred__0/i__carry__0/O[3]
                         net (fo=3, routed)           0.431     3.292    RD/reg_IR/dout_reg[27]_i_2_0[3]
    SLICE_X43Y35         LUT6 (Prop_lut6_I3_O)        0.306     3.598 r  RD/reg_IR/dout[7]_i_4/O
                         net (fo=1, routed)           0.000     3.598    RD/reg_IR/dout[7]_i_4_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     3.815 r  RD/reg_IR/dout_reg[7]_i_2/O
                         net (fo=2, routed)           1.639     5.454    RD/ALU_i/dout_reg[7]_1
    SLICE_X48Y35         LUT5 (Prop_lut5_I0_O)        0.327     5.781 r  RD/ALU_i/dout[7]_i_1/O
                         net (fo=2, routed)           0.780     6.562    RD/reg_PC/D[7]
    SLICE_X47Y35         FDCE                                         r  RD/reg_PC/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.443    97.060    RD/reg_PC/clk_out1
    SLICE_X47Y35         FDCE                                         r  RD/reg_PC/dout_reg[7]/C
                         clock pessimism              0.493    97.553    
                         clock uncertainty           -0.149    97.404    
    SLICE_X47Y35         FDCE (Setup_fdce_C_D)       -0.263    97.141    RD/reg_PC/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         97.141    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 90.579    

Slack (MET) :             90.587ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[24][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 1.076ns (11.926%)  route 7.946ns (88.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.562    -2.408    RD/reg_IR/clk_out1
    SLICE_X41Y37         FDCE                                         r  RD/reg_IR/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.419    -1.989 f  RD/reg_IR/dout_reg[18]/Q
                         net (fo=141, routed)         2.769     0.780    RD/reg_IR/dout_reg[25]_0[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.325     1.105 r  RD/reg_IR/bancoDeRegistros[26][31]_i_2/O
                         net (fo=5, routed)           0.992     2.098    RD/reg_IR/bancoDeRegistros[26][31]_i_2_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.332     2.430 r  RD/reg_IR/bancoDeRegistros[24][31]_i_1/O
                         net (fo=32, routed)          4.184     6.614    RD/banco_registros/bancoDeRegistros_reg[24][31]_0[0]
    SLICE_X53Y33         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[24][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.445    97.062    RD/banco_registros/clk_out1
    SLICE_X53Y33         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[24][4]/C
                         clock pessimism              0.493    97.555    
                         clock uncertainty           -0.149    97.406    
    SLICE_X53Y33         FDCE (Setup_fdce_C_CE)      -0.205    97.201    RD/banco_registros/bancoDeRegistros_reg[24][4]
  -------------------------------------------------------------------
                         required time                         97.201    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 90.587    

Slack (MET) :             90.587ns  (required time - arrival time)
  Source:                 RD/reg_IR/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[24][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 1.076ns (11.926%)  route 7.946ns (88.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.562    -2.408    RD/reg_IR/clk_out1
    SLICE_X41Y37         FDCE                                         r  RD/reg_IR/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.419    -1.989 f  RD/reg_IR/dout_reg[18]/Q
                         net (fo=141, routed)         2.769     0.780    RD/reg_IR/dout_reg[25]_0[5]
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.325     1.105 r  RD/reg_IR/bancoDeRegistros[26][31]_i_2/O
                         net (fo=5, routed)           0.992     2.098    RD/reg_IR/bancoDeRegistros[26][31]_i_2_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.332     2.430 r  RD/reg_IR/bancoDeRegistros[24][31]_i_1/O
                         net (fo=32, routed)          4.184     6.614    RD/banco_registros/bancoDeRegistros_reg[24][31]_0[0]
    SLICE_X53Y33         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[24][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.445    97.062    RD/banco_registros/clk_out1
    SLICE_X53Y33         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[24][6]/C
                         clock pessimism              0.493    97.555    
                         clock uncertainty           -0.149    97.406    
    SLICE_X53Y33         FDCE (Setup_fdce_C_CE)      -0.205    97.201    RD/banco_registros/bancoDeRegistros_reg[24][6]
  -------------------------------------------------------------------
                         required time                         97.201    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 90.587    

Slack (MET) :             90.613ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_ALUout/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 3.242ns (36.338%)  route 5.680ns (63.662%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 97.063 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.568    -2.402    UC/clk_out1
    SLICE_X49Y39         FDCE                                         r  UC/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.419    -1.983 r  UC/FSM_onehot_currentState_reg[8]/Q
                         net (fo=73, routed)          1.954    -0.029    UC/FSM_onehot_currentState_reg_n_0_[8]
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.327     0.298 r  UC/FSM_onehot_currentState[11]_i_3/O
                         net (fo=40, routed)          1.368     1.666    RD/reg_PC/R_signed0_inferred__0/i__carry
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.332     1.998 r  RD/reg_PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.998    RD/ALU_i/dout_reg[1]_0[1]
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.548 r  RD/ALU_i/R_signed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.548    RD/ALU_i/R_signed0_inferred__0/i__carry_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.662 r  RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.776 r  RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.776    RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.890 r  RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.890    RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.004 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.004    RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.317 r  RD/ALU_i/R_signed0_inferred__0/i__carry__4/O[3]
                         net (fo=3, routed)           0.825     4.142    RD/reg_IR/dout_reg[27]_i_2_0[11]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.306     4.448 r  RD/reg_IR/dout[23]_i_4/O
                         net (fo=1, routed)           0.000     4.448    RD/reg_IR/dout[23]_i_4_n_0
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     4.662 r  RD/reg_IR/dout_reg[23]_i_2/O
                         net (fo=2, routed)           0.872     5.534    RD/ALU_i/dout_reg[23]_1
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.325     5.859 r  RD/ALU_i/dout[23]_i_1/O
                         net (fo=2, routed)           0.661     6.520    RD/reg_ALUout/D[23]
    SLICE_X46Y39         FDCE                                         r  RD/reg_ALUout/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.446    97.063    RD/reg_ALUout/clk_out1
    SLICE_X46Y39         FDCE                                         r  RD/reg_ALUout/dout_reg[23]/C
                         clock pessimism              0.493    97.556    
                         clock uncertainty           -0.149    97.407    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.274    97.133    RD/reg_ALUout/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         97.133    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 90.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.093%)  route 0.361ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.564    -0.844    RD/reg_B/clk_out1
    SLICE_X44Y45         FDCE                                         r  RD/reg_B/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  RD/reg_B/dout_reg[31]/Q
                         net (fo=4, routed)           0.361    -0.342    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[31]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.392%)  route 0.342ns (67.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.566    -0.842    RD/reg_B/clk_out1
    SLICE_X50Y44         FDCE                                         r  RD/reg_B/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  RD/reg_B/dout_reg[22]/Q
                         net (fo=5, routed)           0.342    -0.335    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[22]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.089%)  route 0.347ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.566    -0.842    RD/reg_B/clk_out1
    SLICE_X50Y44         FDCE                                         r  RD/reg_B/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.678 r  RD/reg_B/dout_reg[26]/Q
                         net (fo=5, routed)           0.347    -0.331    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.192%)  route 0.397ns (73.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.556    -0.852    RD/reg_B/clk_out1
    SLICE_X41Y31         FDCE                                         r  RD/reg_B/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  RD/reg_B/dout_reg[10]/Q
                         net (fo=4, routed)           0.397    -0.313    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.876    -1.227    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.765    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.469    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.881%)  route 0.404ns (74.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.557    -0.851    RD/reg_B/clk_out1
    SLICE_X44Y31         FDCE                                         r  RD/reg_B/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  RD/reg_B/dout_reg[2]/Q
                         net (fo=4, routed)           0.404    -0.306    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.876    -1.227    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.765    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.469    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.332%)  route 0.416ns (74.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.563    -0.845    RD/reg_B/clk_out1
    SLICE_X47Y41         FDCE                                         r  RD/reg_B/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  RD/reg_B/dout_reg[30]/Q
                         net (fo=4, routed)           0.416    -0.288    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[30]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.181%)  route 0.398ns (70.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.561    -0.847    RD/reg_B/clk_out1
    SLICE_X38Y38         FDCE                                         r  RD/reg_B/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.683 r  RD/reg_B/dout_reg[15]/Q
                         net (fo=4, routed)           0.398    -0.285    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.876    -1.227    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.765    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296    -0.469    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.950%)  route 0.424ns (75.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.564    -0.844    RD/reg_B/clk_out1
    SLICE_X47Y43         FDCE                                         r  RD/reg_B/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.703 r  RD/reg_B/dout_reg[29]/Q
                         net (fo=4, routed)           0.424    -0.279    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UC/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.591%)  route 0.138ns (49.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.564    -0.844    UC/clk_out1
    SLICE_X48Y39         FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDPE (Prop_fdpe_C_Q)         0.141    -0.703 r  UC/FSM_onehot_currentState_reg[0]/Q
                         net (fo=6, routed)           0.138    -0.565    UC/Q[0]
    SLICE_X49Y38         FDCE                                         r  UC/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.834    -1.270    UC/clk_out1
    SLICE_X49Y38         FDCE                                         r  UC/FSM_onehot_currentState_reg[1]/C
                         clock pessimism              0.442    -0.828    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.066    -0.762    UC/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.736%)  route 0.429ns (75.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.563    -0.845    RD/reg_B/clk_out1
    SLICE_X39Y43         FDCE                                         r  RD/reg_B/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  RD/reg_B/dout_reg[23]/Q
                         net (fo=5, routed)           0.429    -0.275    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[23]
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.873    -1.230    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.768    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    -0.472    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14     RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14     RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y39     RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X42Y29     RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y32     RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y34     RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y32     RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y30     RD/banco_registros/bancoDeRegistros_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y36     RD/banco_registros/bancoDeRegistros_reg[0][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y36     RD/banco_registros/bancoDeRegistros_reg[18][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y35     RD/banco_registros/bancoDeRegistros_reg[22][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y35     RD/banco_registros/bancoDeRegistros_reg[22][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y35     RD/banco_registros/bancoDeRegistros_reg[22][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y36     RD/reg_A/dout_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y36     RD/banco_registros/bancoDeRegistros_reg[18][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y36     RD/banco_registros/bancoDeRegistros_reg[18][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y35     RD/banco_registros/bancoDeRegistros_reg[22][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y35     RD/banco_registros/bancoDeRegistros_reg[22][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y36     RD/banco_registros/bancoDeRegistros_reg[0][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X39Y31     RD/banco_registros/bancoDeRegistros_reg[13][9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y31     RD/banco_registros/bancoDeRegistros_reg[14][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     RD/banco_registros/bancoDeRegistros_reg[14][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y36     RD/banco_registros/bancoDeRegistros_reg[18][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     RD/banco_registros/bancoDeRegistros_reg[18][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     RD/banco_registros/bancoDeRegistros_reg[18][20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y47     RD/banco_registros/bancoDeRegistros_reg[18][22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y47     RD/banco_registros/bancoDeRegistros_reg[18][26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X55Y40     RD/banco_registros/bancoDeRegistros_reg[18][28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.806ns (76.753%)  route 0.547ns (23.247%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.823 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.823    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.157 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.157    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.157    12.545    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.151    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.062    12.723    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.785ns (76.544%)  route 0.547ns (23.456%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.823 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.823    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.136 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.136    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.157    12.545    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.151    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.062    12.723    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 1.692ns (75.570%)  route 0.547ns (24.430%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 12.527 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.043 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.043    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.139    12.527    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.122    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.062    12.676    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.671ns (75.338%)  route 0.547ns (24.662%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 12.527 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.022 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.022    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.139    12.527    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.122    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.062    12.676    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.711ns (75.775%)  route 0.547ns (24.225%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.823 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.823    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.062 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.062    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.157    12.545    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.151    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.062    12.723    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.695ns (75.602%)  route 0.547ns (24.398%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 12.545 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.823 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.823    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.046 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.046    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.157    12.545    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.151    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.062    12.723    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 1.578ns (74.259%)  route 0.547ns (25.741%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 12.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.929 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.929    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.048    12.436    displays_i/clk
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.151    12.588    
                         clock uncertainty           -0.035    12.552    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.062    12.614    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 1.557ns (74.002%)  route 0.547ns (25.998%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 12.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.908 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.908    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.048    12.436    displays_i/clk
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.151    12.588    
                         clock uncertainty           -0.035    12.552    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)        0.062    12.614    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.597ns (74.487%)  route 0.547ns (25.513%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 12.527 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.948 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.948    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.139    12.527    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.122    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.062    12.676    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.581ns (74.295%)  route 0.547ns (25.705%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 12.527 - 10.000 ) 
    Source Clock Delay      (SCD):    2.804ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.346     2.804    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     3.260 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.538     3.798    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.472 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.481    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.595    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.709 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.709    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.932 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.932    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.139    12.527    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism              0.122    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.062    12.676    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  7.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.562     0.789    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     0.930 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.038    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.146 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.146    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.643     1.057    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.269     0.789    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.105     0.894    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.554     0.781    displays_i/clk
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     0.922 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.030    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.138 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.138    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.630     1.044    displays_i/clk
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.264     0.781    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     0.886    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.622     0.848    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     0.989 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.097    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.205 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.205    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.708     1.122    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.274     0.848    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     0.953    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.618     0.844    displays_i/clk
    SLICE_X57Y25         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     0.985 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.094    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.202 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.202    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X57Y25         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.704     1.118    displays_i/clk
    SLICE_X57Y25         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.274     0.844    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     0.949    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.562     0.789    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     0.930 r  displays_i/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.035    displays_i/contador_refresco_reg_n_0_[12]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.150 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.150    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.643     1.057    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.269     0.789    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.105     0.894    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.622     0.848    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     0.989 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     1.094    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X57Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.139 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     1.139    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.209 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.209    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.708     1.122    displays_i/clk
    SLICE_X57Y24         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.274     0.848    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     0.953    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.604     0.831    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     0.972 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.077    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.192 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.192    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.690     1.105    displays_i/clk
    SLICE_X57Y28         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.274     0.831    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     0.936    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.618     0.844    displays_i/clk
    SLICE_X57Y25         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     0.985 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.091    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.206 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.206    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X57Y25         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.704     1.118    displays_i/clk
    SLICE_X57Y25         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.274     0.844    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     0.949    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.554     0.781    displays_i/clk
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     0.922 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.027    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.142 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.142    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.630     1.044    displays_i/clk
    SLICE_X57Y26         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.264     0.781    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     0.886    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.562     0.789    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     0.930 r  displays_i/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.109     1.039    displays_i/contador_refresco_reg_n_0_[14]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.150 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.150    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.643     1.057    displays_i/clk
    SLICE_X57Y27         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism             -0.269     0.789    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.105     0.894    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24  displays_i/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26  displays_i/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26  displays_i/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27  displays_i/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27  displays_i/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27  displays_i/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27  displays_i/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28  displays_i/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28  displays_i/contador_refresco_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26  displays_i/contador_refresco_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26  displays_i/contador_refresco_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26  displays_i/contador_refresco_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26  displays_i/contador_refresco_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27  displays_i/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27  displays_i/contador_refresco_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27  displays_i/contador_refresco_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24  displays_i/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24  displays_i/contador_refresco_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24  displays_i/contador_refresco_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24  displays_i/contador_refresco_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25  displays_i/contador_refresco_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25  displays_i/contador_refresco_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25  displays_i/contador_refresco_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25  displays_i/contador_refresco_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26  displays_i/contador_refresco_reg[11]/C



