 
                              Fusion Compiler (TM)

             Version U-2022.12-SP1 for linux64 - Jan 27, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/soc17/.synopsys_fc_gui/preferences.tcl
fc_shell> source run.tcl
Error: could not open script file "run.tcl" (CMD-015)
fc_shell> source run_fc.tcl
Warning: Layer 'VIA1' 'onGrid' and 'onWireTrack' coexist. (TECH-025)
Information: Loading technology file '/home/eda/soc/lib/gpdk/32n/tech/milkyway/saed32nm_1p9m_mw.tf' (FILE-007)
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BinaryCounter.v
Presto compilation completed successfully.
Elapsed = 00:00:00.16, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/LFSR16B.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/Toggle8B.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/FSM.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/LFSR8B.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/GrayCounter.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/SRAM64KB.v
Warning:  /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/SRAM64KB.v:23: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BISR.v
Information:  /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BISR.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/SPARE_SRAM3KB.v
Information:  /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/SPARE_SRAM3KB.v:1: List () of one, unnamed, port is ignored. (VER-988)
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/MEMCTRL.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Presto compilation completed successfully. (MEMCTRL)
Information: Elaborating HDL template WORK:FSM instantiated from 'MEMCTRL'. (ELAB-193)

Inferred memory devices in process
        in routine FSM line 58 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/FSM.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| MEM_ODATA_SELECT_reg | Flip-flop |   6   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     MEM_ADDR_reg     | Flip-flop |  10   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      MEM_CE_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     MEM_WEB_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     MEM_OEB_reg      | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|     MEM_CSB_reg      | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|    MEM_IDATA_reg     | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (FSM)
Information: Elaborating HDL template WORK:SRAM64KB instantiated from 'MEMCTRL'. (ELAB-193)

Statistics for case statements in always block at line 38 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/SRAM64KB.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully. (SRAM64KB)
Information: Elaborating HDL template WORK:BIST instantiated from 'FSM'. (ELAB-193)

Statistics for case statements in always block at line 43 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 55 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 82 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 93 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |     no/auto      |
===============================================
  state register: state

Inferred memory devices in process
        in routine BIST line 73 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine BIST line 93 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BIST.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|     BIST_MEM_OEB_reg      | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       BIST_PASS_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    BIST_MEM_IDATA_reg     | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     BIST_MEM_ADDR_reg     | Flip-flop |  10   |  Y  | Y  | Y  | N  | N  | N  | N  |
| BIST_MEM_ODATA_SELECT_reg | Flip-flop |   6   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      BIST_MEM_CE_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     BIST_MEM_WEB_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     BIST_MEM_CSB_reg      | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (BIST)
Information: Elaborating HDL template WORK:LFSR16B instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine LFSR16B line 15 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/LFSR16B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|       OUT_reg       | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (LFSR16B)
Information: Elaborating HDL template WORK:GrayCounter instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine GrayCounter line 16 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/GrayCounter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  BinaryCounter_reg  | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       OUT_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (GrayCounter)
Information: Elaborating HDL template WORK:BinaryCounter instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine BinaryCounter line 16 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/BinaryCounter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (BinaryCounter)
Information: Elaborating HDL template WORK:LFSR8B instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine LFSR8B line 15 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/LFSR8B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|       OUT_reg       | Flip-flop |   7   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (LFSR8B)
Information: Elaborating HDL template WORK:Toggle8B instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine Toggle8B line 15 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/../rtl/memctrl/Toggle8B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Toggle8B)
Number of modules read: 9
Top level ports:        43
Total in all modules
  Ports:                650
  Nets:                 4432
  Instances:            2476
Elapsed = 00:00:00.33, CPU = 00:00:00.32
Information: User units loaded from library 'sae32sram' (LNK-040)
Information: Added key list 'DesignWare' to design 'MEMCTRL'. (DWS-0216)
Elapsed = 00:00:00.43, CPU = 00:00:00.31
****************************************
 Report : check_design 
 Options: { dp_pre_floorplan }
 Design : MEMCTRL
 Version: U-2022.12-SP1
 Date   : Thu Dec 12 15:30:05 2024
****************************************

Running atomic-check 'dp_pre_floorplan'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DPUI-924     Warn   10         The routing directions for layer '%s' are missing. Auto deriving...
  ----------------------------------------------------------------------------------------------------
  Total 10 non-EMS messages : 0 errors, 10 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
Information: Non-EMS messages are saved into file 'check_design2024Dec12153005.log'.
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
Information: Timer using 4 threads
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -to initial_map' (FLW-8000)
Information: Time: 2024-12-12 15:30:05 / Session: 0.01 hr / Command: 0.00 hr / Memory: 511 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
INFO: updateGlobalOptions
INFO: use Native GDC
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2024-12-12 15:30:06 / Session: 0.01 hr / Command: 0.00 hr / Memory: 547 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2024-12-12 15:30:06 / Session: 0.01 hr / Command: 0.00 hr / Memory: 555 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2024-12-12 15:30:06 / Session: 0.01 hr / Command: 0.00 hr / Memory: 555 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-12-12 15:30:06 / Session: 0.01 hr / Command: 0.00 hr / Memory: 555 MB (FLW-8100)
Information: The hierarchy UFSM/UBIST/LFSR_DATA_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/LFSR_ADDR_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/Toggle_DATA_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/BIN_ADDR_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/GRAY_ADDR_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy USRAM is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM is not ungrouped due to restrictions. (UNG-1004)
Information: 7 of 8 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: 1 of 8 hierarchies are not ungrouped because of restrictions. Use report_ungroup for a list. (UNG-1005)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  7
Hierarchies preserved due to restrictions                   1
-------------------------------------------------------------------
Information: The register UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[0] is removed because it is merged to register UFSM/UBIST/LFSR_DATA_GEN/CLK_COUNT_reg[0]. (SQM-4102)
Information: The register UFSM/UBIST/LFSR_ADDR_GEN/COUNTING_reg is removed because it is merged to register UFSM/UBIST/LFSR_DATA_GEN/COUNTING_reg. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[6] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[5] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[4] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[3] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[2] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[1] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[0] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[1] is removed because it is merged to register UFSM/UBIST/LFSR_DATA_GEN/CLK_COUNT_reg[1]. (SQM-4102)
Information: Register Bits Before Sharing = 414, After Sharing = 403, Savings = 11 (SQM-2000)
Information: 10 out of 11 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:50) (MSG-3913)
Information: 1 out of 11 SQM-4102 messages were not printed due to limit 10 (after 'compile_fusion' at run_fc.tcl:50) (MSG-3913)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-12-12 15:30:12 / Session: 0.01 hr / Command: 0.00 hr / Memory: 604 MB (FLW-8100)

Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2024-12-12 15:30:12 / Session: 0.01 hr / Command: 0.00 hr / Memory: 704 MB (FLW-8100)
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2024-12-12 15:30:16 / Session: 0.01 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2024-12-12 15:30:16 / Session: 0.01 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'MEMCTRL'. (DWS-0216)
Information: Inferred a shift register of length 16 with UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[0] as head in module FSM. (SQM-2005)
Information: Inferred a shift register of length 8 with UFSM/UBIST/LFSR_DATA_GEN/OUT_reg[0] as head in module FSM. (SQM-2005)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 1 out of 2 SQM-1040 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:50) (MSG-3913)
Information: 1 out of 2 SQM-1074 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:50) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2024-12-12 15:30:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 792 MB (FLW-8100)

Information: Register Bits Before Sharing = 403, After Sharing = 403, Savings = 0 (SQM-2000)
Information: 21 out of 22 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:50) (MSG-3913)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-12-12 15:30:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 811 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-12-12 15:30:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 811 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           9 |            230 |        230
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   162 |      162
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1656310.38           -        1432              0.01       810
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2024-12-12 15:30:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 811 MB (FLW-8100)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1074  WARNING   Shift register Inferencing is enabled so only head flop will... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    33    24  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    35    26  2        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 26 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 4 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 4 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Shift register Inferencing is enabled so only head flop will... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    35    34  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    39    38  2        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 38 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to initial_map' (FLW-8001)
Information: Time: 2024-12-12 15:30:19 / Session: 0.01 hr / Command: 0.00 hr / Memory: 811 MB (FLW-8100)
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:30:20 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/1432
Ground net VSS                0/1432
--------------------------------------------------------------------------------
Information: connections of 2864 power/ground pin(s) are created or changed.
Information: The design specific attribute override for layer 'M1' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The returned value for layer 'M1' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M2' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M3' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M4' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M5' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M6' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M7' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M8' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M9' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
****************************************
Report : Ignored Layers
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:30:20 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
****************************************
Report : Ignored Layers
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:30:20 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M1
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M7 M8 M9 MRDL 
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_01_READ_DESIGN.design'. (DES-028)
Saving library 'MEMCTRL'
Warning: this option -shape is not valid when you specify the -boundary option. (DPI-204)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 51.28%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
527.2769
818.699
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

check_legality for block design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 36 ref cells (8 fillers) from library
Warning: Standard cell instance UFSM/ctmi_2930 is not placed. (LGL-003)
Warning: Standard cell instance UFSM/ctmi_2912 is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[13] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_DATA_GEN/CLK_COUNT_reg[2] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[12] is not placed. (LGL-003)
Note - message 'LGL-003' limit (5) exceeded. Remainder will be suppressed.
Design has no advanced rules
Checking legality
Checking cell legality:

Sorting rows.
Checking spacing rule legality.

Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MEMCTRL succeeded!


check_legality succeeded.

**************************

****************************************
Report : check_mv_design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:30:20 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_02_FLOORPLAN.design'. (DES-028)
Saving library 'MEMCTRL'
All strategies have been removed.
No pattern is found.
No PG region is found.
No via def rule is found.
All strategy via rules have been removed.
Error: Nothing matched for blockage_list (SEL-005)
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_10x10.
Successfully create PG ring pattern core_ring_pattern.
Successfully set PG strategy core_ring.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Set tag to CORE_RING
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2 stacked vias.
Number of vias: 2
Checking DRC for 2 stacked vias:0% 50% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 16 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 2 stacked vias:0% 50% 100%
Found -2 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 16 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 4 stacked vias:0% 20% 50% 70% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag CORE_RING to committed wires.
Committed 16 wires.
Committing wires takes 0.00 seconds.
Committed 20 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create PG ring pattern Macro_ring.
Successfully set PG strategy MEMCTRL_macro_ring.
Successfully set strategy via rule M_ring_vias.
Sanity check for inputs.
Set tag to MACRO_RING
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy MEMCTRL_macro_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy MEMCTRL_macro_ring.
Checking 512 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MACRO_RING to committed wires.
Committed 512 wires.
Committing wires takes 0.00 seconds.
Committed 512 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create macro connection pattern Macro_ring_pin.
Successfully set PG strategy Macro_pins_via.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Set tag to Macro_RING_con
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Macro_pins_via.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Connecting macros and pads.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 15488 stacked vias.
Number of threads: 4
Number of partitions: 264
Direction of partitions: horizontal
Number of vias: 15488
Checking DRC for 15488 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
15488 regular vias are not fixed
Via DRC checking runtime 3.00 seconds.
via connection runtime: 3 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 15488 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag Macro_RING_con to committed wires.
Committed 15488 wires.
Committing wires takes 0.00 seconds.
Committed 15488 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 14 seconds.
Successfully compiled PG.
Overall runtime: 14 seconds.
Define region based on polygon shape.
Create region MESH
Variable 4.64 is defined in -parameters option but not used by any pattern expression.
Variable 19.456 is defined in -parameters option but not used by any pattern expression.
Variable 5.088 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern METAL8_PG_PATTERN.
Successfully set PG strategy METAL8_MAPPING_STRATEGY.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M8_via.
Sanity check for inputs.
Set tag to MESH_8
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy METAL8_MAPPING_STRATEGY.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies METAL8_MAPPING_STRATEGY .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies METAL8_MAPPING_STRATEGY .
Check and fix DRC for 1774 wires for strategy METAL8_MAPPING_STRATEGY.
Number of threads: 4
Number of partitions: 16
Direction of partitions: vertical
Number of wires: 1774
Checking DRC for 1774 wires:5% 10% 15% 20% 25% 35% 40% 45% 50% 55% 60% 65% 70% 85% 90% 95% 100%
Creating 1774 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies METAL8_MAPPING_STRATEGY .
Number of threads: 4
Working on strategy METAL8_MAPPING_STRATEGY.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy METAL8_MAPPING_STRATEGY: 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MESH_8 to committed wires.
Committed 1774 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Variable 1.104 is defined in -parameters option but not used by any pattern expression.
Variable 13.376 is defined in -parameters option but not used by any pattern expression.
Variable 5.584 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern METAL7_PG_PATTERN.
Successfully set PG strategy METAL7_MAPPING_STRATEGY.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M7_via.
Sanity check for inputs.
Set tag to MESH_7
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy METAL7_MAPPING_STRATEGY.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies METAL7_MAPPING_STRATEGY .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies METAL7_MAPPING_STRATEGY .
Check and fix DRC for 1371 wires for strategy METAL7_MAPPING_STRATEGY.
Number of threads: 4
Number of partitions: 26
Direction of partitions: horizontal
Number of wires: 1371
Checking DRC for 1371 wires:5% 10% 15% 20% 25% 30% 35% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 1371 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies METAL7_MAPPING_STRATEGY .
Number of threads: 4
Working on strategy METAL7_MAPPING_STRATEGY.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy METAL7_MAPPING_STRATEGY: 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MESH_7 to committed wires.
Committed 1371 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
Error: Nothing matched for blockage_list (SEL-005)
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern P_m2_triple.
Successfully set PG strategy S_m2_vddvss.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M2_via.
Sanity check for inputs.
Set tag to low_MESH_2
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_m2_vddvss.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_m2_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_m2_vddvss .
Creating via shapes for strategies S_m2_vddvss .
Number of threads: 4
Working on strategy S_m2_vddvss.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Setting tag low_MESH_2 to committed wires.
Committed 5208 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully set via def rule pgvia_1x2.
Variable M1 is defined in -parameters option but not used by other option.
Variable 0.06 is defined in -parameters option but not used by other option.
Variable 3.344 is defined in -parameters option but not used by other option.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create standard cell rail pattern std_rail_pattern.
Successfully set PG strategy M1_std_cell_rail.
Successfully set strategy via rule M2_via_stdcellrail.
Sanity check for inputs.
Set tag to STD_RAIL_M1
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_std_cell_rail.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 64
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_std_cell_rail.
DRC checking and fixing for standard cell rail strategy M1_std_cell_rail.
Number of threads: 4
Number of partitions: 104
Direction of partitions: horizontal
Number of wires: 5511
Checking DRC for 5511 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 5511 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 137447 stacked vias.
Number of vias: 410
Checking DRC for 410 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 4
Number of partitions: 104
Direction of partitions: horizontal
Number of vias: 137037
Checking DRC for 137037 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 10.00 seconds.
via connection runtime: 10 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 137447 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag STD_RAIL_M1 to committed wires.
Committed 5511 wires.
Committing wires takes 0.00 seconds.
Committed 137447 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 10 seconds.
Successfully compiled PG.
Overall runtime: 10 seconds.
All strategies have been removed.
All patterns have been removed.
All PG regions have been removed.
All via def rules have been removed.
All strategy via rules have been removed.
Command check_pg_drc started  at Thu Dec 12 15:30:46 2024
Command check_pg_drc finished at Thu Dec 12 15:30:46 2024
CPU usage for check_pg_drc: 3.15 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.93 seconds ( 0.00 hours)
No errors found.
Check net VDD vias...
Number of missing vias on VIA6 layer: 1120
Number of missing vias on VIA7 layer: 6279
Total number of missing vias: 7399
Checking net VDD vias took 1 seconds.
Check net VSS vias...
Number of missing vias on VIA6 layer: 1152
Number of missing vias on VIA7 layer: 5430
Total number of missing vias: 6582
Checking net VSS vias took 1 seconds.
Overall runtime: 2 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 64
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 14042
Number of VDD Vias: 53891
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 9540
  Number of floating vias: 8010
  Number of floating std cells: 0
  Number of floating hard macros: 64
  Number of floating I/O pads: 0
  Number of floating terminals: 1
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 15838
Number of VSS Vias: 99576
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 9621
  Number of floating vias: 8010
  Number of floating std cells: 0
  Number of floating hard macros: 64
  Number of floating I/O pads: 0
  Number of floating terminals: 1
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Successfully set via def rule pgvia_10x10.
Set tag to core_M7_8_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 1782 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 696 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of vias: 696
Checking DRC for 696 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 696 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 696 vias.
Setting tag core_M7_8_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 1 seconds.
Successfully created PG Vias.
Successfully set via def rule pgvia_3x3.
Set tag to M6_7_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 1627 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 2272 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 4
Number of partitions: 20
Direction of partitions: horizontal
Number of vias: 2272
Checking DRC for 2272 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 2272 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 2272 vias.
Setting tag M6_7_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 0 seconds.
Successfully created PG Vias.
Successfully set via def rule pgvia_5x8.
Set tag to M7_8_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 3145 shapes starts
Intersection detection runtime: 1 seconds.
Instantiating vias for 11013 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 4
Number of partitions: 26
Direction of partitions: horizontal
Number of vias: 11013
Checking DRC for 11013 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 11013 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 11013 vias.
Setting tag M7_8_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 1 seconds.
Successfully created PG Vias.
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_2x4.
Set tag to M2_7_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 6579 shapes starts
Intersection detection runtime: 1 seconds.
Instantiating vias for 33649 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 4
Number of partitions: 32
Direction of partitions: vertical
Number of vias: 21550
Checking DRC for 21550 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 4
Number of partitions: 13
Direction of partitions: horizontal
Number of vias: 12099
Checking DRC for 12099 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 7 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 33649 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2: Checking 32861 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 164305 vias.
Setting tag M2_7_via to committed wires.
Committing vias takes 1.00 seconds.
Overall runtime: 10 seconds.
Successfully created PG Vias.
Command check_pg_drc started  at Thu Dec 12 15:31:02 2024
Command check_pg_drc finished at Thu Dec 12 15:31:03 2024
CPU usage for check_pg_drc: 7.27 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 2.08 seconds ( 0.00 hours)
Total number of errors found: 108
   108 insufficient spacings on M6
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 1 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 1 seconds.
Overall runtime: 2 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 1368
Number of Macro Cells: 64
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 14042
Number of VDD Vias: 120465
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 1368
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 15838
Number of VSS Vias: 211288
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 1368
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 64
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 14042
Number of VDD Vias: 120465
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 15838
Number of VSS Vias: 211288
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_03_POWERPLAN.design'. (DES-028)
Saving library 'MEMCTRL'
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (226.0100 128.3545).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (836.5538 948.7297).
Cell is added at (242.9000 107.4900).
Cell is added at (836.5538 948.7297).
Cell is added at (242.9000 94.7610).
Cell is added at (242.9000 96.1310).
Cell is added at (242.9000 97.5010).
Cell is added at (242.9000 98.8830).
Cell is added at (242.9000 100.2370).
Cell is added at (242.9000 101.6060).
Cell is added at (242.9000 102.9760).
Cell is added at (242.9000 104.3530).
Cell is added at (510.2869 128.3545).
Cell is added at (527.1769 107.4900).
Cell is added at (527.1769 94.7610).
Cell is added at (527.1769 96.1310).
Cell is added at (527.1769 97.5010).
Cell is added at (527.1769 98.8830).
Cell is added at (527.1769 100.2370).
Cell is added at (527.1769 101.6060).
Cell is added at (527.1769 102.9760).
Cell is added at (527.1769 104.3530).
Cell is added at (794.5638 128.3545).
Cell is added at (811.4538 107.4900).
Cell is added at (811.4538 94.7610).
Cell is added at (811.4538 96.1310).
Cell is added at (811.4538 97.5010).
Cell is added at (811.4538 98.8830).
Cell is added at (811.4538 100.2370).
Cell is added at (811.4538 101.6060).
Cell is added at (811.4538 102.9760).
Cell is added at (811.4538 104.3530).
Cell is added at (226.0100 288.4159).
Cell is added at (242.9000 267.5514).
Cell is added at (242.9000 254.8224).
Cell is added at (242.9000 256.1924).
Cell is added at (242.9000 257.5624).
Cell is added at (242.9000 258.9444).
Cell is added at (242.9000 260.2984).
Cell is added at (242.9000 261.6674).
Cell is added at (242.9000 263.0374).
Cell is added at (242.9000 264.4144).
Cell is added at (510.2869 288.4159).
Cell is added at (527.1769 267.5514).
Cell is added at (527.1769 254.8224).
Cell is added at (527.1769 256.1924).
Cell is added at (527.1769 257.5624).
Cell is added at (527.1769 258.9444).
Cell is added at (527.1769 260.2984).
Cell is added at (527.1769 261.6674).
Cell is added at (527.1769 263.0374).
Cell is added at (527.1769 264.4144).
Cell is added at (794.5638 288.4159).
Cell is added at (811.4538 267.5514).
Cell is added at (811.4538 254.8224).
Cell is added at (811.4538 256.1924).
Cell is added at (811.4538 257.5624).
Cell is added at (811.4538 258.9444).
Cell is added at (811.4538 260.2984).
Cell is added at (811.4538 261.6674).
Cell is added at (811.4538 263.0374).
Cell is added at (811.4538 264.4144).
Cell is added at (226.0100 448.4773).
Cell is added at (242.9000 427.6128).
Cell is added at (242.9000 414.8838).
Cell is added at (242.9000 416.2538).
Cell is added at (242.9000 417.6238).
Cell is added at (242.9000 419.0058).
Cell is added at (242.9000 420.3598).
Cell is added at (242.9000 421.7288).
Cell is added at (242.9000 423.0988).
Cell is added at (242.9000 424.4758).
Cell is added at (510.2869 448.4773).
Cell is added at (527.1769 427.6128).
Cell is added at (527.1769 414.8838).
Cell is added at (527.1769 416.2538).
Cell is added at (527.1769 417.6238).
Cell is added at (527.1769 419.0058).
Cell is added at (527.1769 420.3598).
Cell is added at (527.1769 421.7288).
Cell is added at (527.1769 423.0988).
Cell is added at (527.1769 424.4758).
Cell is added at (794.5638 448.4773).
Cell is added at (811.4538 427.6128).
Cell is added at (811.4538 414.8838).
Cell is added at (811.4538 416.2538).
Cell is added at (811.4538 417.6238).
Cell is added at (811.4538 419.0058).
Cell is added at (811.4538 420.3598).
Cell is added at (811.4538 421.7288).
Cell is added at (811.4538 423.0988).
Cell is added at (811.4538 424.4758).
Cell is added at (226.0100 608.5387).
Cell is added at (242.9000 587.6742).
Cell is added at (242.9000 574.9452).
Cell is added at (242.9000 576.3152).
Cell is added at (242.9000 577.6852).
Cell is added at (242.9000 579.0672).
Cell is added at (242.9000 580.4212).
Cell is added at (242.9000 581.7902).
Cell is added at (242.9000 583.1602).
Cell is added at (242.9000 584.5372).
Cell is added at (510.2869 608.5387).
Cell is added at (527.1769 587.6742).
Cell is added at (527.1769 574.9452).
Cell is added at (527.1769 576.3152).
Cell is added at (527.1769 577.6852).
Cell is added at (527.1769 579.0672).
Cell is added at (527.1769 580.4212).
Cell is added at (527.1769 581.7902).
Cell is added at (527.1769 583.1602).
Cell is added at (527.1769 584.5372).
Cell is added at (794.5638 608.5387).
Cell is added at (811.4538 587.6742).
Cell is added at (811.4538 574.9452).
Cell is added at (811.4538 576.3152).
Cell is added at (811.4538 577.6852).
Cell is added at (811.4538 579.0672).
Cell is added at (811.4538 580.4212).
Cell is added at (811.4538 581.7902).
Cell is added at (811.4538 583.1602).
Cell is added at (811.4538 584.5372).
Cell is added at (226.0100 768.6001).
Cell is added at (242.9000 747.7356).
Cell is added at (242.9000 735.0066).
Cell is added at (242.9000 736.3766).
Cell is added at (242.9000 737.7466).
Cell is added at (242.9000 739.1286).
Cell is added at (242.9000 740.4826).
Cell is added at (242.9000 741.8516).
Cell is added at (242.9000 743.2216).
Cell is added at (242.9000 744.5986).
Cell is added at (510.2869 768.6001).
Cell is added at (527.1769 747.7356).
Cell is added at (527.1769 735.0066).
Cell is added at (527.1769 736.3766).
Cell is added at (527.1769 737.7466).
Cell is added at (527.1769 739.1286).
Cell is added at (527.1769 740.4826).
Cell is added at (527.1769 741.8516).
Cell is added at (527.1769 743.2216).
Cell is added at (527.1769 744.5986).
Cell is added at (226.0100 928.6615).
Cell is added at (242.9000 907.7970).
Cell is added at (242.9000 895.0680).
Cell is added at (242.9000 896.4380).
Cell is added at (242.9000 897.8080).
Cell is added at (242.9000 899.1900).
Cell is added at (242.9000 900.5440).
Cell is added at (242.9000 901.9130).
Cell is added at (242.9000 903.2830).
Cell is added at (242.9000 904.6600).
Cell is added at (510.2869 928.6615).
Cell is added at (527.1769 907.7970).
Cell is added at (527.1769 895.0680).
Cell is added at (527.1769 896.4380).
Cell is added at (527.1769 897.8080).
Cell is added at (527.1769 899.1900).
Cell is added at (527.1769 900.5440).
Cell is added at (527.1769 901.9130).
Cell is added at (527.1769 903.2830).
Cell is added at (527.1769 904.6600).
Cell is added at (878.5438 128.3545).
Cell is added at (861.6538 107.4900).
Cell is added at (861.6538 94.7610).
Cell is added at (861.6538 96.1310).
Cell is added at (861.6538 97.5010).
Cell is added at (861.6538 98.8830).
Cell is added at (861.6538 100.2370).
Cell is added at (861.6538 101.6060).
Cell is added at (861.6538 102.9760).
Cell is added at (861.6538 104.3530).
Cell is added at (1162.8207 128.3545).
Cell is added at (1145.9307 107.4900).
Cell is added at (1145.9307 94.7610).
Cell is added at (1145.9307 96.1310).
Cell is added at (1145.9307 97.5010).
Cell is added at (1145.9307 98.8830).
Cell is added at (1145.9307 100.2370).
Cell is added at (1145.9307 101.6060).
Cell is added at (1145.9307 102.9760).
Cell is added at (1145.9307 104.3530).
Cell is added at (1447.0976 128.3545).
Cell is added at (1430.2076 107.4900).
Cell is added at (1430.2076 94.7610).
Cell is added at (1430.2076 96.1310).
Cell is added at (1430.2076 97.5010).
Cell is added at (1430.2076 98.8830).
Cell is added at (1430.2076 100.2370).
Cell is added at (1430.2076 101.6060).
Cell is added at (1430.2076 102.9760).
Cell is added at (1430.2076 104.3530).
Cell is added at (878.5438 288.4159).
Cell is added at (861.6538 267.5514).
Cell is added at (861.6538 254.8224).
Cell is added at (861.6538 256.1924).
Cell is added at (861.6538 257.5624).
Cell is added at (861.6538 258.9444).
Cell is added at (861.6538 260.2984).
Cell is added at (861.6538 261.6674).
Cell is added at (861.6538 263.0374).
Cell is added at (861.6538 264.4144).
Cell is added at (1162.8207 288.4159).
Cell is added at (1145.9307 267.5514).
Cell is added at (1145.9307 254.8224).
Cell is added at (1145.9307 256.1924).
Cell is added at (1145.9307 257.5624).
Cell is added at (1145.9307 258.9444).
Cell is added at (1145.9307 260.2984).
Cell is added at (1145.9307 261.6674).
Cell is added at (1145.9307 263.0374).
Cell is added at (1145.9307 264.4144).
Cell is added at (1447.0976 288.4159).
Cell is added at (1430.2076 267.5514).
Cell is added at (1430.2076 254.8224).
Cell is added at (1430.2076 256.1924).
Cell is added at (1430.2076 257.5624).
Cell is added at (1430.2076 258.9444).
Cell is added at (1430.2076 260.2984).
Cell is added at (1430.2076 261.6674).
Cell is added at (1430.2076 263.0374).
Cell is added at (1430.2076 264.4144).
Cell is added at (878.5438 448.4773).
Cell is added at (861.6538 427.6128).
Cell is added at (861.6538 414.8838).
Cell is added at (861.6538 416.2538).
Cell is added at (861.6538 417.6238).
Cell is added at (861.6538 419.0058).
Cell is added at (861.6538 420.3598).
Cell is added at (861.6538 421.7288).
Cell is added at (861.6538 423.0988).
Cell is added at (861.6538 424.4758).
Cell is added at (1162.8207 448.4773).
Cell is added at (1145.9307 427.6128).
Cell is added at (1145.9307 414.8838).
Cell is added at (1145.9307 416.2538).
Cell is added at (1145.9307 417.6238).
Cell is added at (1145.9307 419.0058).
Cell is added at (1145.9307 420.3598).
Cell is added at (1145.9307 421.7288).
Cell is added at (1145.9307 423.0988).
Cell is added at (1145.9307 424.4758).
Cell is added at (1447.0976 448.4773).
Cell is added at (1430.2076 427.6128).
Cell is added at (1430.2076 414.8838).
Cell is added at (1430.2076 416.2538).
Cell is added at (1430.2076 417.6238).
Cell is added at (1430.2076 419.0058).
Cell is added at (1430.2076 420.3598).
Cell is added at (1430.2076 421.7288).
Cell is added at (1430.2076 423.0988).
Cell is added at (1430.2076 424.4758).
Cell is added at (878.5438 608.5387).
Cell is added at (861.6538 587.6742).
Cell is added at (861.6538 574.9452).
Cell is added at (861.6538 576.3152).
Cell is added at (861.6538 577.6852).
Cell is added at (861.6538 579.0672).
Cell is added at (861.6538 580.4212).
Cell is added at (861.6538 581.7902).
Cell is added at (861.6538 583.1602).
Cell is added at (861.6538 584.5372).
Cell is added at (1162.8207 608.5387).
Cell is added at (1145.9307 587.6742).
Cell is added at (1145.9307 574.9452).
Cell is added at (1145.9307 576.3152).
Cell is added at (1145.9307 577.6852).
Cell is added at (1145.9307 579.0672).
Cell is added at (1145.9307 580.4212).
Cell is added at (1145.9307 581.7902).
Cell is added at (1145.9307 583.1602).
Cell is added at (1145.9307 584.5372).
Cell is added at (1447.0976 608.5387).
Cell is added at (1430.2076 587.6742).
Cell is added at (1430.2076 574.9452).
Cell is added at (1430.2076 576.3152).
Cell is added at (1430.2076 577.6852).
Cell is added at (1430.2076 579.0672).
Cell is added at (1430.2076 580.4212).
Cell is added at (1430.2076 581.7902).
Cell is added at (1430.2076 583.1602).
Cell is added at (1430.2076 584.5372).
Cell is added at (1162.8207 768.6001).
Cell is added at (1145.9307 747.7356).
Cell is added at (1145.9307 735.0066).
Cell is added at (1145.9307 736.3766).
Cell is added at (1145.9307 737.7466).
Cell is added at (1145.9307 739.1286).
Cell is added at (1145.9307 740.4826).
Cell is added at (1145.9307 741.8516).
Cell is added at (1145.9307 743.2216).
Cell is added at (1145.9307 744.5986).
Cell is added at (1447.0976 768.6001).
Cell is added at (1430.2076 747.7356).
Cell is added at (1430.2076 735.0066).
Cell is added at (1430.2076 736.3766).
Cell is added at (1430.2076 737.7466).
Cell is added at (1430.2076 739.1286).
Cell is added at (1430.2076 740.4826).
Cell is added at (1430.2076 741.8516).
Cell is added at (1430.2076 743.2216).
Cell is added at (1430.2076 744.5986).
Cell is added at (1162.8207 928.6615).
Cell is added at (1145.9307 907.7970).
Cell is added at (1145.9307 895.0680).
Cell is added at (1145.9307 896.4380).
Cell is added at (1145.9307 897.8080).
Cell is added at (1145.9307 899.1900).
Cell is added at (1145.9307 900.5440).
Cell is added at (1145.9307 901.9130).
Cell is added at (1145.9307 903.2830).
Cell is added at (1145.9307 904.6600).
Cell is added at (1447.0976 928.6615).
Cell is added at (1430.2076 907.7970).
Cell is added at (1430.2076 895.0680).
Cell is added at (1430.2076 896.4380).
Cell is added at (1430.2076 897.8080).
Cell is added at (1430.2076 899.1900).
Cell is added at (1430.2076 900.5440).
Cell is added at (1430.2076 901.9130).
Cell is added at (1430.2076 903.2830).
Cell is added at (1430.2076 904.6600).
Cell is added at (226.0100 968.7979).
Cell is added at (242.9000 989.6624).
Cell is added at (242.9000 1002.3914).
Cell is added at (242.9000 1001.0214).
Cell is added at (242.9000 999.6514).
Cell is added at (242.9000 998.2694).
Cell is added at (242.9000 996.9154).
Cell is added at (242.9000 995.5464).
Cell is added at (242.9000 994.1764).
Cell is added at (242.9000 992.7994).
Cell is added at (510.2869 968.7979).
Cell is added at (527.1769 989.6624).
Cell is added at (527.1769 1002.3914).
Cell is added at (527.1769 1001.0214).
Cell is added at (527.1769 999.6514).
Cell is added at (527.1769 998.2694).
Cell is added at (527.1769 996.9154).
Cell is added at (527.1769 995.5464).
Cell is added at (527.1769 994.1764).
Cell is added at (527.1769 992.7994).
Cell is added at (226.0100 1128.8593).
Cell is added at (242.9000 1149.7238).
Cell is added at (242.9000 1162.4528).
Cell is added at (242.9000 1161.0828).
Cell is added at (242.9000 1159.7128).
Cell is added at (242.9000 1158.3308).
Cell is added at (242.9000 1156.9768).
Cell is added at (242.9000 1155.6078).
Cell is added at (242.9000 1154.2378).
Cell is added at (242.9000 1152.8608).
Cell is added at (510.2869 1128.8593).
Cell is added at (527.1769 1149.7238).
Cell is added at (527.1769 1162.4528).
Cell is added at (527.1769 1161.0828).
Cell is added at (527.1769 1159.7128).
Cell is added at (527.1769 1158.3308).
Cell is added at (527.1769 1156.9768).
Cell is added at (527.1769 1155.6078).
Cell is added at (527.1769 1154.2378).
Cell is added at (527.1769 1152.8608).
Cell is added at (226.0100 1288.9207).
Cell is added at (242.9000 1309.7852).
Cell is added at (242.9000 1322.5142).
Cell is added at (242.9000 1321.1442).
Cell is added at (242.9000 1319.7742).
Cell is added at (242.9000 1318.3922).
Cell is added at (242.9000 1317.0382).
Cell is added at (242.9000 1315.6692).
Cell is added at (242.9000 1314.2992).
Cell is added at (242.9000 1312.9222).
Cell is added at (510.2869 1288.9207).
Cell is added at (527.1769 1309.7852).
Cell is added at (527.1769 1322.5142).
Cell is added at (527.1769 1321.1442).
Cell is added at (527.1769 1319.7742).
Cell is added at (527.1769 1318.3922).
Cell is added at (527.1769 1317.0382).
Cell is added at (527.1769 1315.6692).
Cell is added at (527.1769 1314.2992).
Cell is added at (527.1769 1312.9222).
Cell is added at (794.5638 1288.9207).
Cell is added at (811.4538 1309.7852).
Cell is added at (811.4538 1322.5142).
Cell is added at (811.4538 1321.1442).
Cell is added at (811.4538 1319.7742).
Cell is added at (811.4538 1318.3922).
Cell is added at (811.4538 1317.0382).
Cell is added at (811.4538 1315.6692).
Cell is added at (811.4538 1314.2992).
Cell is added at (811.4538 1312.9222).
Cell is added at (226.0100 1448.9821).
Cell is added at (242.9000 1469.8466).
Cell is added at (242.9000 1482.5756).
Cell is added at (242.9000 1481.2056).
Cell is added at (242.9000 1479.8356).
Cell is added at (242.9000 1478.4536).
Cell is added at (242.9000 1477.0996).
Cell is added at (242.9000 1475.7306).
Cell is added at (242.9000 1474.3606).
Cell is added at (242.9000 1472.9836).
Cell is added at (510.2869 1448.9821).
Cell is added at (527.1769 1469.8466).
Cell is added at (527.1769 1482.5756).
Cell is added at (527.1769 1481.2056).
Cell is added at (527.1769 1479.8356).
Cell is added at (527.1769 1478.4536).
Cell is added at (527.1769 1477.0996).
Cell is added at (527.1769 1475.7306).
Cell is added at (527.1769 1474.3606).
Cell is added at (527.1769 1472.9836).
Cell is added at (794.5638 1448.9821).
Cell is added at (811.4538 1469.8466).
Cell is added at (811.4538 1482.5756).
Cell is added at (811.4538 1481.2056).
Cell is added at (811.4538 1479.8356).
Cell is added at (811.4538 1478.4536).
Cell is added at (811.4538 1477.0996).
Cell is added at (811.4538 1475.7306).
Cell is added at (811.4538 1474.3606).
Cell is added at (811.4538 1472.9836).
Cell is added at (226.0100 1609.0435).
Cell is added at (242.9000 1629.9080).
Cell is added at (242.9000 1642.6370).
Cell is added at (242.9000 1641.2670).
Cell is added at (242.9000 1639.8970).
Cell is added at (242.9000 1638.5150).
Cell is added at (242.9000 1637.1610).
Cell is added at (242.9000 1635.7920).
Cell is added at (242.9000 1634.4220).
Cell is added at (242.9000 1633.0450).
Cell is added at (510.2869 1609.0435).
Cell is added at (527.1769 1629.9080).
Cell is added at (527.1769 1642.6370).
Cell is added at (527.1769 1641.2670).
Cell is added at (527.1769 1639.8970).
Cell is added at (527.1769 1638.5150).
Cell is added at (527.1769 1637.1610).
Cell is added at (527.1769 1635.7920).
Cell is added at (527.1769 1634.4220).
Cell is added at (527.1769 1633.0450).
Cell is added at (794.5638 1609.0435).
Cell is added at (811.4538 1629.9080).
Cell is added at (811.4538 1642.6370).
Cell is added at (811.4538 1641.2670).
Cell is added at (811.4538 1639.8970).
Cell is added at (811.4538 1638.5150).
Cell is added at (811.4538 1637.1610).
Cell is added at (811.4538 1635.7920).
Cell is added at (811.4538 1634.4220).
Cell is added at (811.4538 1633.0450).
Cell is added at (226.0100 1769.1049).
Cell is added at (242.9000 1789.9694).
Cell is added at (242.9000 1802.6984).
Cell is added at (242.9000 1801.3284).
Cell is added at (242.9000 1799.9584).
Cell is added at (242.9000 1798.5764).
Cell is added at (242.9000 1797.2224).
Cell is added at (242.9000 1795.8534).
Cell is added at (242.9000 1794.4834).
Cell is added at (242.9000 1793.1064).
Cell is added at (510.2869 1769.1049).
Cell is added at (527.1769 1789.9694).
Cell is added at (527.1769 1802.6984).
Cell is added at (527.1769 1801.3284).
Cell is added at (527.1769 1799.9584).
Cell is added at (527.1769 1798.5764).
Cell is added at (527.1769 1797.2224).
Cell is added at (527.1769 1795.8534).
Cell is added at (527.1769 1794.4834).
Cell is added at (527.1769 1793.1064).
Cell is added at (794.5638 1769.1049).
Cell is added at (811.4538 1789.9694).
Cell is added at (811.4538 1802.6984).
Cell is added at (811.4538 1801.3284).
Cell is added at (811.4538 1799.9584).
Cell is added at (811.4538 1798.5764).
Cell is added at (811.4538 1797.2224).
Cell is added at (811.4538 1795.8534).
Cell is added at (811.4538 1794.4834).
Cell is added at (811.4538 1793.1064).
Cell is added at (1162.8207 968.7979).
Cell is added at (1145.9307 989.6624).
Cell is added at (1145.9307 1002.3914).
Cell is added at (1145.9307 1001.0214).
Cell is added at (1145.9307 999.6514).
Cell is added at (1145.9307 998.2694).
Cell is added at (1145.9307 996.9154).
Cell is added at (1145.9307 995.5464).
Cell is added at (1145.9307 994.1764).
Cell is added at (1145.9307 992.7994).
Cell is added at (1447.0976 968.7979).
Cell is added at (1430.2076 989.6624).
Cell is added at (1430.2076 1002.3914).
Cell is added at (1430.2076 1001.0214).
Cell is added at (1430.2076 999.6514).
Cell is added at (1430.2076 998.2694).
Cell is added at (1430.2076 996.9154).
Cell is added at (1430.2076 995.5464).
Cell is added at (1430.2076 994.1764).
Cell is added at (1430.2076 992.7994).
Cell is added at (1162.8207 1128.8593).
Cell is added at (1145.9307 1149.7238).
Cell is added at (1145.9307 1162.4528).
Cell is added at (1145.9307 1161.0828).
Cell is added at (1145.9307 1159.7128).
Cell is added at (1145.9307 1158.3308).
Cell is added at (1145.9307 1156.9768).
Cell is added at (1145.9307 1155.6078).
Cell is added at (1145.9307 1154.2378).
Cell is added at (1145.9307 1152.8608).
Cell is added at (1447.0976 1128.8593).
Cell is added at (1430.2076 1149.7238).
Cell is added at (1430.2076 1162.4528).
Cell is added at (1430.2076 1161.0828).
Cell is added at (1430.2076 1159.7128).
Cell is added at (1430.2076 1158.3308).
Cell is added at (1430.2076 1156.9768).
Cell is added at (1430.2076 1155.6078).
Cell is added at (1430.2076 1154.2378).
Cell is added at (1430.2076 1152.8608).
Cell is added at (878.5438 1288.9207).
Cell is added at (861.6538 1309.7852).
Cell is added at (861.6538 1322.5142).
Cell is added at (861.6538 1321.1442).
Cell is added at (861.6538 1319.7742).
Cell is added at (861.6538 1318.3922).
Cell is added at (861.6538 1317.0382).
Cell is added at (861.6538 1315.6692).
Cell is added at (861.6538 1314.2992).
Cell is added at (861.6538 1312.9222).
Cell is added at (1162.8207 1288.9207).
Cell is added at (1145.9307 1309.7852).
Cell is added at (1145.9307 1322.5142).
Cell is added at (1145.9307 1321.1442).
Cell is added at (1145.9307 1319.7742).
Cell is added at (1145.9307 1318.3922).
Cell is added at (1145.9307 1317.0382).
Cell is added at (1145.9307 1315.6692).
Cell is added at (1145.9307 1314.2992).
Cell is added at (1145.9307 1312.9222).
Cell is added at (1447.0976 1288.9207).
Cell is added at (1430.2076 1309.7852).
Cell is added at (1430.2076 1322.5142).
Cell is added at (1430.2076 1321.1442).
Cell is added at (1430.2076 1319.7742).
Cell is added at (1430.2076 1318.3922).
Cell is added at (1430.2076 1317.0382).
Cell is added at (1430.2076 1315.6692).
Cell is added at (1430.2076 1314.2992).
Cell is added at (1430.2076 1312.9222).
Cell is added at (878.5438 1448.9821).
Cell is added at (861.6538 1469.8466).
Cell is added at (861.6538 1482.5756).
Cell is added at (861.6538 1481.2056).
Cell is added at (861.6538 1479.8356).
Cell is added at (861.6538 1478.4536).
Cell is added at (861.6538 1477.0996).
Cell is added at (861.6538 1475.7306).
Cell is added at (861.6538 1474.3606).
Cell is added at (861.6538 1472.9836).
Cell is added at (1162.8207 1448.9821).
Cell is added at (1145.9307 1469.8466).
Cell is added at (1145.9307 1482.5756).
Cell is added at (1145.9307 1481.2056).
Cell is added at (1145.9307 1479.8356).
Cell is added at (1145.9307 1478.4536).
Cell is added at (1145.9307 1477.0996).
Cell is added at (1145.9307 1475.7306).
Cell is added at (1145.9307 1474.3606).
Cell is added at (1145.9307 1472.9836).
Cell is added at (1447.0976 1448.9821).
Cell is added at (1430.2076 1469.8466).
Cell is added at (1430.2076 1482.5756).
Cell is added at (1430.2076 1481.2056).
Cell is added at (1430.2076 1479.8356).
Cell is added at (1430.2076 1478.4536).
Cell is added at (1430.2076 1477.0996).
Cell is added at (1430.2076 1475.7306).
Cell is added at (1430.2076 1474.3606).
Cell is added at (1430.2076 1472.9836).
Cell is added at (878.5438 1609.0435).
Cell is added at (861.6538 1629.9080).
Cell is added at (861.6538 1642.6370).
Cell is added at (861.6538 1641.2670).
Cell is added at (861.6538 1639.8970).
Cell is added at (861.6538 1638.5150).
Cell is added at (861.6538 1637.1610).
Cell is added at (861.6538 1635.7920).
Cell is added at (861.6538 1634.4220).
Cell is added at (861.6538 1633.0450).
Cell is added at (1162.8207 1609.0435).
Cell is added at (1145.9307 1629.9080).
Cell is added at (1145.9307 1642.6370).
Cell is added at (1145.9307 1641.2670).
Cell is added at (1145.9307 1639.8970).
Cell is added at (1145.9307 1638.5150).
Cell is added at (1145.9307 1637.1610).
Cell is added at (1145.9307 1635.7920).
Cell is added at (1145.9307 1634.4220).
Cell is added at (1145.9307 1633.0450).
Cell is added at (1447.0976 1609.0435).
Cell is added at (1430.2076 1629.9080).
Cell is added at (1430.2076 1642.6370).
Cell is added at (1430.2076 1641.2670).
Cell is added at (1430.2076 1639.8970).
Cell is added at (1430.2076 1638.5150).
Cell is added at (1430.2076 1637.1610).
Cell is added at (1430.2076 1635.7920).
Cell is added at (1430.2076 1634.4220).
Cell is added at (1430.2076 1633.0450).
Cell is added at (878.5438 1769.1049).
Cell is added at (861.6538 1789.9694).
Cell is added at (861.6538 1802.6984).
Cell is added at (861.6538 1801.3284).
Cell is added at (861.6538 1799.9584).
Cell is added at (861.6538 1798.5764).
Cell is added at (861.6538 1797.2224).
Cell is added at (861.6538 1795.8534).
Cell is added at (861.6538 1794.4834).
Cell is added at (861.6538 1793.1064).
Cell is added at (1162.8207 1769.1049).
Cell is added at (1145.9307 1789.9694).
Cell is added at (1145.9307 1802.6984).
Cell is added at (1145.9307 1801.3284).
Cell is added at (1145.9307 1799.9584).
Cell is added at (1145.9307 1798.5764).
Cell is added at (1145.9307 1797.2224).
Cell is added at (1145.9307 1795.8534).
Cell is added at (1145.9307 1794.4834).
Cell is added at (1145.9307 1793.1064).
Cell is added at (1447.0976 1769.1049).
Cell is added at (1430.2076 1789.9694).
Cell is added at (1430.2076 1802.6984).
Cell is added at (1430.2076 1801.3284).
Cell is added at (1430.2076 1799.9584).
Cell is added at (1430.2076 1798.5764).
Cell is added at (1430.2076 1797.2224).
Cell is added at (1430.2076 1795.8534).
Cell is added at (1430.2076 1794.4834).
Cell is added at (1430.2076 1793.1064).
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-12-12 15:31:08 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 660 cells with default moveable distance 0.0, and 1432 out of total 2092 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5511 total shapes.
Layer M2: cached 5208 shapes out of 5208 total shapes.
Cached 170308 vias out of 331753 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 3.22891e+06         2028        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell UFSM/ctmi_2930 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_3135 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2924 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2929 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2935 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2944 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2946 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2948 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UFSM/ctmi_2950 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 1368 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:    4.977 um (2.98 rows)
            Max Displacement:        7.418 um (4.44 rows)
            Number of cells moved: 660 (out of 660 cells)

Writing GIF plot to file './legalizer_debug_plots/MEMCTRL_SITE_unit.009-0001-nearest_legal_locations.gif'.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2028
number of references:                37
number of site rows:               1136
number of locations attempted:    19160
number of locations failed:        8885  (46.4%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   660      12072      5218 ( 43.2%)       7088      3667 ( 51.7%)  NBUFFX2_HVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   660      12072      5218 ( 43.2%)       7088      3667 ( 51.7%)  NBUFFX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         660 (5280 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            5.180 um ( 3.10 row height)
rms weighted cell displacement:   5.180 um ( 3.10 row height)
max cell displacement:            8.220 um ( 4.92 row height)
avg cell displacement:            5.100 um ( 3.05 row height)
avg weighted cell displacement:   5.100 um ( 3.05 row height)
number of cells moved:              660
number of large displacements:      359
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: macro_guide_buf_617 (NBUFFX2_HVT)
  Input location: (1145.93,1635.79)
  Legal location: (1138.02,1633.54)
  Displacement:   8.220 um ( 4.92 row height)
Cell: macro_guide_buf_307 (NBUFFX2_HVT)
  Input location: (1145.93,741.852)
  Legal location: (1138.02,744.04)
  Displacement:   8.204 um ( 4.91 row height)
Cell: macro_guide_buf_648 (NBUFFX2_HVT)
  Input location: (1145.93,1794.48)
  Legal location: (1138.02,1792.38)
  Displacement:   8.181 um ( 4.89 row height)
Cell: macro_guide_buf_197 (NBUFFX2_HVT)
  Input location: (1145.93,101.606)
  Legal location: (1138.02,103.664)
  Displacement:   8.170 um ( 4.89 row height)
Cell: macro_guide_buf_288 (NBUFFX2_HVT)
  Input location: (1145.93,583.16)
  Legal location: (1138.02,585.2)
  Displacement:   8.166 um ( 4.88 row height)
Cell: macro_guide_buf_527 (NBUFFX2_HVT)
  Input location: (1145.93,1155.61)
  Legal location: (1138.02,1153.68)
  Displacement:   8.138 um ( 4.87 row height)
Cell: macro_guide_buf_510 (NBUFFX2_HVT)
  Input location: (1447.1,968.798)
  Legal location: (1447.65,961.4)
  Displacement:   7.418 um ( 4.44 row height)
Cell: macro_guide_buf_350 (NBUFFX2_HVT)
  Input location: (510.287,968.798)
  Legal location: (510.264,961.4)
  Displacement:   7.398 um ( 4.42 row height)
Cell: macro_guide_buf_500 (NBUFFX2_HVT)
  Input location: (1162.82,968.798)
  Legal location: (1162.8,961.4)
  Displacement:   7.398 um ( 4.42 row height)
Cell: macro_guide_buf_340 (NBUFFX2_HVT)
  Input location: (226.01,968.798)
  Legal location: (226.024,961.4)
  Displacement:   7.398 um ( 4.42 row height)

Legalization succeeded.
Total Legalizer CPU: 1.530
Total Legalizer Wall Time: 1.530
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2024-12-12 15:31:09 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Information: The command 'remove_scenarios' cleared the undo history. (UNDO-016)
Created scenario func.ff_125c for mode func and corner ff_125c
All analysis types are activated.
Created scenario func.ss_n40c for mode func and corner ss_n40c
All analysis types are activated.
Created scenario func.ff_n40c for mode func and corner ff_n40c
All analysis types are activated.
Created scenario func.ss_125c for mode func and corner ss_125c
All analysis types are activated.
****************************************
Report : mode
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:31:09 2024
****************************************

------------------------------------------------------------------------------------------
Mode func
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        ff_125c         true    true   true  true      true      true      true     true     false    false
func.ff_n40c        ff_n40c         true    true   true  true      true      true      true     true     false    false
func.ss_125c        ss_125c         true    true   true  true      true      true      true     true     false    false
func.ss_n40c        ss_n40c         true    true   true  true      true      true      true     true     false    false


****************************************
Report : corner
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:31:09 2024
****************************************

--------------------------------------------------------------------------------
Corner ff_125c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ff_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_125c
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


****************************************
Report : scenario
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:31:09 2024
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
func.ff_125c *  func            ff_125c         true    true   true  true     true     true      true     true     false false
func.ff_n40c *  func            ff_n40c         true    true   true  true     true     true      true     true     false false
func.ss_125c *  func            ss_125c         true    true   true  true     true     true      true     true     false false
func.ss_n40c *  func            ss_n40c         true    true   true  true     true     true      true     true     false false

****************************************
Report : corner
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:31:09 2024
****************************************

--------------------------------------------------------------------------------
Corner ff_125c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 570
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 569

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 570
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 569




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ff_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 560
  early temperature               -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 559

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 560
  late temperature                -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 559




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_125c
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            0.99
  early voltage                   0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 575
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 574

  late process label              (none)
  late process number             0.99
  late voltage                    0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 575
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 574




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            0.99
  early voltage                   0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 565
  early temperature               -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 564

  late process label              (none)
  late process number             0.99
  late voltage                    0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 565
  late temperature                -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl, line 564




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


Scenario func.ss_125c (mode func corner ss_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ss_n40c (mode func corner ss_n40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ff_125c (mode func corner ff_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ff_n40c (mode func corner ff_n40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
****************************************
Report : mode
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:31:09 2024
****************************************

------------------------------------------------------------------------------------------
Mode func
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        ff_125c         true    true   true  true      true      true      true     false    false    false
func.ff_n40c        ff_n40c         true    true   true  true      true      true      true     false    false    false
func.ss_125c        ss_125c         true    true   true  true      true      true      true     false    false    false
func.ss_n40c        ss_n40c         true    true   true  true      true      true      true     false    false    false


###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
#create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
#set_clock_latency 0.5 [get_clock CLOCKB]
#set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
#set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
#set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
Information: Timer using 4 threads
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /mnt/home/soc17/soc/soc_proj/memctrl_bist/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /mnt/home/soc17/soc/soc_proj/memctrl_bist/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
#create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
#set_clock_latency 0.5 [get_clock CLOCKB]
#set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
#set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
#set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /mnt/home/soc17/soc/soc_proj/memctrl_bist/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /mnt/home/soc17/soc/soc_proj/memctrl_bist/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
#create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
#set_clock_latency 0.5 [get_clock CLOCKB]
#set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
#set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
#set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /mnt/home/soc17/soc/soc_proj/memctrl_bist/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /mnt/home/soc17/soc/soc_proj/memctrl_bist/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
#create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
#set_clock_latency 0.5 [get_clock CLOCKB]
#set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
#set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
#set_clock_transition 0.5 [get_clock CLOCKB]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
Information: The design specific attribute override for lib_cell 'sae32hvt:TIEH_HVT.timing' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'sae32hvt:TIEL_HVT.timing' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
****************************************
Report : net_fanout
        -high_fanout
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Thu Dec 12 15:31:09 2024
****************************************
Warning: application option <place_opt.congestion.effort> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: 1363 out of 1368 LGL-003 messages were not printed due to limit 5 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2024-12-12 15:31:10 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: Committing UPF. (MV-134)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2024-12-12 15:31:10 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2024-12-12 15:31:11 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Information: Committing UPF. (MV-134)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: Total 0 repeater cells have been inserted. (MV-054)
Information: Total 0 isolation cells have been inserted. (MV-054)
Information: Total 0 enable level shifter (as isolation) cells have been inserted. (MV-054)
Information: Total 0 level shifter cells have been inserted. (MV-054)
Information: Total 0 MV restriction buffer cells have been inserted. (MV-054)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2024-12-12 15:31:11 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-12-12 15:31:11 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Information: The hierarchy UFSM is not ungrouped due to restrictions. (UNG-1004)
Information: 1 of 1 hierarchies are not ungrouped because of restrictions. Use report_ungroup for a list. (UNG-1005)
Information: Register Bits Before Sharing = 403, After Sharing = 403, Savings = 0 (SQM-2000)
Information: 10 out of 11 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-12-12 15:31:14 / Session: 0.02 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2024-12-12 15:31:15 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2024-12-12 15:31:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2024-12-12 15:31:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 1 out of 2 SQM-1040 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: 1 out of 2 SQM-1074 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2024-12-12 15:31:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)

Information: Register Bits Before Sharing = 398, After Sharing = 398, Savings = 0 (SQM-2000)
Information: 9 out of 10 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-12-12 15:31:19 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-12-12 15:31:19 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          11 |            230 |        230
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   162 |      162
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1657660.38           -        2092              0.03       929
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2024-12-12 15:31:19 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     4     2  2        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2024-12-12 15:31:19 / Session: 0.03 hr / Command: 0.00 hr / Memory: 929 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-12-12 15:31:22 / Session: 0.03 hr / Command: 0.00 hr / Memory: 937 MB (FLW-8100)
Warning: Removed cell 'UFSM/clock_gate_UBIST/BIST_MEM_ODATA_SELECT_reg' had a constraint.  The constraint is no longer applied. (CSTR-013)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          10 |            230 |        230
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   162 |      162
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-12-12 15:31:22 / Session: 0.03 hr / Command: 0.00 hr / Memory: 945 MB (FLW-8100)

Information: Change threshold for extractor is reset. (FLW-1300)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 18112512
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-12-12 15:31:23 / Session: 0.03 hr / Command: 0.00 hr / Memory: 981 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-12-12 15:31:27 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1074 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2024-12-12 15:31:27 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1074 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2024-12-12 15:31:37 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)

Information: Register Bits Before Sharing = 5, After Sharing = 5, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-12-12 15:31:40 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-12-12 15:31:40 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2024-12-12 15:31:40 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user    3.22891e+06   { {0 0} {0 1899.39} {1699.97 1899.39} {1699.97 0} }
die             user        3.6e+06   { {-50 -50} {-50 1950} {1750 1950} {1750 -50} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                 64                 0                 0                 0
pins                   43                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2024-12-12 15:31:40 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2024-12-12 15:31:40 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.05691

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 2604
Timing factor = 1
Non-default weight range: (0.889082, 2.66725)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 6.69585e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 18604032
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2024-12-12 15:31:42 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-12-12 15:31:43 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1074 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-12-12 15:31:44 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1086 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-12-12 15:31:44 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1086 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-12-12 15:31:44 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1086 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-12-12 15:31:44 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1086 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-12-12 15:31:45 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1102 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-12-12 15:31:45 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1102 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-12-12 15:31:45 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1102 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19193856
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2024-12-12 15:31:45 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user    3.22891e+06   { {0 0} {0 1899.39} {1699.97 1899.39} {1699.97 0} }
die             user        3.6e+06   { {-50 -50} {-50 1950} {1750 1950} {1750 -50} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                 64                 0                 0                 0
pins                   43                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2024-12-12 15:31:45 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections completed (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1657757.12           -        2093              0.03      1104
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 19193856
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2024-12-12 15:31:46 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  0 CSTR-013  WARNING   Warning: Removed cell 'UFSM/clock_gate_UBIST/BIST_MEM_ODATA_... (MSG-3032)
Information:    17    14  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    22    17  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 17 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2024-12-12 15:31:46 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 4 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (16999680 18993920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-12-12 15:31:47 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.06361
Information: Activity propagation will be performed for scenario func.ff_n40c.
Information: Doing activity propagation for mode 'func' and corner 'ff_n40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_n40c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_n40c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_n40c (POW-006)
Information: Propagated activity on scenario func.ff_125c identical to that on func.ff_n40c (POW-006)
****** eLpp weights (no caps)
Number of nets: 2605, of which 2592 non-clock nets
Number of nets with 0 toggle rate: 290
Max toggle rate = 0.2, average toggle rate = 0.00567929
Max non-clock toggle rate = 0.0268697
eLpp weight range = (0, 35.2157)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 2605
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.813744, 4.33531)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
Information: Coarse placer weighted wire length estimate = 7.28123e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19193856
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.06361
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 2605, of which 2592 non-clock nets
Number of nets with 0 toggle rate: 290
Max toggle rate = 0.2, average toggle rate = 0.00567929
Max non-clock toggle rate = 0.0268697
eLpp weight range = (0, 35.2157)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 2605
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.813744, 4.33531)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'ss_n40c' for buffer aware analysis.
DTDP placement: scenario=func.ss_n40c
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 112 sequential cells for slack balancing.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.08683e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19193856
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
----------------------------------------------------------------
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-12-12 15:31:54 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 19193856
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2024-12-12 15:31:55 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    26     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    26     6  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2024-12-12 15:31:55 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1105 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (16999680 18993920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb18ce000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb18ce000): 143241
Total 0.0900 seconds to load 2029 cell instances into cellmap, 1369 cells are off site row
Moveable cells: 1369; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.7319, cell height 1.6720, cell area 4.5677 for total 1369 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-12-12 15:31:59 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1288 MB (FLW-8100)
Information: Ending   compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-12-12 15:31:59 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1288 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19193856
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-12-12 15:32:00 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1297 MB (FLW-8100)
Information: Pin CLK is on clock network. Skipping. (OPT-067)
min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000
Information: Pin CLK is on clock network. Skipping. (OPT-067)
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 2604 None; 0 M2; 0 Total
Information: Pin UFSM/clock_gate_UBIST/BIN_ADDR_GEN/OUT_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/BIST_MEM_ADDR_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/BIST_MEM_IDATA_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/BIST_MEM_OEB_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/GRAY_ADDR_GEN/BinaryCounter_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/LFSR_ADDR_GEN/OUT_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin macro_guide_buf_10/Y is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/BIN_ADDR_GEN/OUT_reg_1/GCLK is on clock network. Skipping. (OPT-067)
Found 894 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1331.969116)

Processing Buffer Trees  (ROI) ... 

    [90]  10% ...
    [180]  20% ...
    [270]  30% ...
    [360]  40% ...
    [450]  50% ...
    [540]  60% ...
    [630]  70% ...
    [720]  80% ...
    [810]  90% ...
Information: Extraction observers are detached as design net change threshold is reached.
    [894] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0         1185
  Inverters:           12           10
------------ ------------ ------------
      Total:           12         1195
------------ ------------ ------------

Number of Drivers Sized: 227 [25.39%]

                      P: 222 [24.83%]
                      N: 5 [0.56%]

WINFO: 3787 None; 0 M2; 0 Total
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Found 283 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [29]  10% ...
    [58]  20% ...
    [87]  30% ...
    [116]  40% ...
    [145]  50% ...
    [174]  60% ...
    [203]  70% ...
    [232]  80% ...
    [261]  90% ...
    [283] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0          141
  Inverters:            0            0
------------ ------------ ------------
      Total:            0          141
------------ ------------ ------------

Number of Drivers Sized: 69 [24.38%]

                      P: 69 [24.38%]
                      N: 0 [0.00%]

WINFO: 3928 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 10.47 sec ELAPSE 0 hr : 0 min : 3.41 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1327984 K / inuse 1321056 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       205    1663531.88  92519759872.00        3417              0.04      1297
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-12-12 15:32:04 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1322 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 19349504
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2024-12-12 15:32:04 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1322 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    33     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    33     4  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2024-12-12 15:32:04 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1322 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (16999680 18993920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:   232 s (  0.06 hr )  ELAPSE:   140 s (  0.04 hr )  MEM-PEAK:  1321 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:   234 s (  0.07 hr )  ELAPSE:   141 s (  0.04 hr )  MEM-PEAK:  1321 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: INPUTS
10: OUTPUTS
11: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       70 92519759872
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       70 9440892928
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000      206  334499104
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000      205 768045.062
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000      206 92519759872   1663531.88       3417       1986         48
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0      206 92519759872   1663531.88       3417
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
compile initialization complete         CPU:   239 s (  0.07 hr )  ELAPSE:   142 s (  0.04 hr )  MEM-PEAK:  1337 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa767e000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa767e000): 143241
Total 0.1000 seconds to load 3353 cell instances into cellmap, 1357 cells are off site row
Moveable cells: 2693; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.6714, cell height 1.6720, cell area 4.4666 for total 2693 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-12-12 15:32:08 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1346 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-12-12 15:32:11 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1434 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2024-12-12 15:32:11 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1434 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.06647

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 3928
Timing factor = 1
Non-default weight range: (0.940672, 2.82201)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.2356e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19439616
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2024-12-12 15:32:16 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1462 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2024-12-12 15:32:16 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1462 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.00900', effective utilization is '0.00976'. (OPT-055)
chip utilization before DTDP: 0.01
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 2693 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14290 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   42  Alloctr   42  Proc   17 
[End of Read DB] Total (MB): Used   49  Alloctr   50  Proc 14307 
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,1750.00um,1950.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   76  Proc 14307 
Net statistics:
Total number of nets     = 3931
Number of nets to route  = 3927
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3928, Total Half Perimeter Wire Length (HPWL) 684189 microns
HPWL   0 ~   50 microns: Net Count     1805     Total HPWL        24951 microns
HPWL  50 ~  100 microns: Net Count      662     Total HPWL        47545 microns
HPWL 100 ~  200 microns: Net Count      385     Total HPWL        54183 microns
HPWL 200 ~  300 microns: Net Count      199     Total HPWL        50805 microns
HPWL 300 ~  400 microns: Net Count      229     Total HPWL        81110 microns
HPWL 400 ~  500 microns: Net Count      225     Total HPWL       100106 microns
HPWL 500 ~  600 microns: Net Count      171     Total HPWL        95216 microns
HPWL 600 ~  700 microns: Net Count       91     Total HPWL        57441 microns
HPWL 700 ~  800 microns: Net Count       30     Total HPWL        22549 microns
HPWL 800 ~  900 microns: Net Count       30     Total HPWL        25129 microns
HPWL 900 ~ 1000 microns: Net Count       19     Total HPWL        17888 microns
HPWL     > 1000 microns: Net Count       82     Total HPWL       107264 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used   85  Alloctr   86  Proc 14307 
Number of partitions: 9 (3 x 3)
Size of partitions: 384 gCells x 416 gCells
Average gCell capacity  5.18     on layer (1)    M1
Average gCell capacity  5.11     on layer (2)    M2
Average gCell capacity  2.85     on layer (3)    M3
Average gCell capacity  2.87     on layer (4)    M4
Average gCell capacity  1.37     on layer (5)    M5
Average gCell capacity  1.36     on layer (6)    M6
Average gCell capacity  0.55     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 12880920
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Build Congestion Map] Stage (MB): Used  101  Alloctr  103  Proc   35 
[End of Build Congestion Map] Total (MB): Used  187  Alloctr  190  Proc 14343 
Number of partitions: 9 (3 x 3)
Size of partitions: 384 gCells x 416 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    6 
[End of Add Nets Demand] Total (MB): Used  187  Alloctr  190  Proc 14349 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Build Data] Stage (MB): Used  138  Alloctr  140  Proc   41 
[End of Build Data] Total (MB): Used  187  Alloctr  190  Proc 14349 
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  123 
[End of Blocked Pin Detection] Total (MB): Used  291  Alloctr  295  Proc 14473 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:03 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Initial Routing] Stage (MB): Used   40  Alloctr   40  Proc  126 
[End of Initial Routing] Total (MB): Used  332  Alloctr  336  Proc 14599 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    38 Max = 3 GRCs =   124 (0.00%)
Initial. H routing: Dmd-Cap  =    30 Max = 2 (GRCs =  2) GRCs =   111 (0.01%)
Initial. V routing: Dmd-Cap  =     8 Max = 3 (GRCs =  1) GRCs =    13 (0.00%)
Initial. Both Dirs: Overflow =   348 Max = 6 GRCs =   513 (0.02%)
Initial. H routing: Overflow =   163 Max = 2 (GRCs = 12) GRCs =   326 (0.03%)
Initial. V routing: Overflow =   185 Max = 6 (GRCs =  6) GRCs =   187 (0.01%)
Initial. M1         Overflow =   127 Max = 2 (GRCs =  6) GRCs =   215 (0.02%)
Initial. M2         Overflow =   180 Max = 6 (GRCs =  6) GRCs =   166 (0.01%)
Initial. M3         Overflow =    35 Max = 2 (GRCs =  6) GRCs =   108 (0.01%)
Initial. M4         Overflow =     5 Max = 1 (GRCs = 21) GRCs =    21 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   174 Max =  3 GRCs =   286 (0.02%)
Initial. H routing: Overflow =   109 Max =  2 (GRCs =  6) GRCs =   199 (0.03%)
Initial. V routing: Overflow =    65 Max =  3 (GRCs =  2) GRCs =    87 (0.01%)
Initial. M1         Overflow =   105 Max =  2 (GRCs =  6) GRCs =   188 (0.03%)
Initial. M2         Overflow =    60 Max =  3 (GRCs =  2) GRCs =    67 (0.01%)
Initial. M3         Overflow =     3 Max =  1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M4         Overflow =     5 Max =  1 (GRCs = 20) GRCs =    20 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 769752.73
Initial. Layer M1 wire length = 157115.33
Initial. Layer M2 wire length = 345801.75
Initial. Layer M3 wire length = 152189.77
Initial. Layer M4 wire length = 79731.19
Initial. Layer M5 wire length = 23148.99
Initial. Layer M6 wire length = 11760.68
Initial. Layer M7 wire length = 5.02
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 23770
Initial. Via VIA12SQ_C count = 13761
Initial. Via VIA23SQ_C count = 8379
Initial. Via VIA34SQ_C count = 1047
Initial. Via VIA45SQ_C count = 432
Initial. Via VIA56SQ_C count = 145
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Dec 12 15:32:25 2024
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  330  Alloctr  335  Proc 14599 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    23 Max = 4 GRCs =    24 (0.00%)
phase1. H routing: Overflow =     9 Max = 1 (GRCs = 14) GRCs =    14 (0.00%)
phase1. V routing: Overflow =    14 Max = 4 (GRCs =  1) GRCs =    10 (0.00%)
phase1. M1         Overflow =     9 Max = 1 (GRCs = 14) GRCs =    14 (0.00%)
phase1. M2         Overflow =    14 Max = 4 (GRCs =  1) GRCs =    10 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 769527.60
phase1. Layer M1 wire length = 158662.71
phase1. Layer M2 wire length = 347424.76
phase1. Layer M3 wire length = 150557.42
phase1. Layer M4 wire length = 78269.92
phase1. Layer M5 wire length = 22935.23
phase1. Layer M6 wire length = 11672.55
phase1. Layer M7 wire length = 5.02
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 23819
phase1. Via VIA12SQ_C count = 13773
phase1. Via VIA23SQ_C count = 8358
phase1. Via VIA34SQ_C count = 1090
phase1. Via VIA45SQ_C count = 448
phase1. Via VIA56SQ_C count = 144
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[End of Whole Chip Routing] Stage (MB): Used  281  Alloctr  285  Proc  291 
[End of Whole Chip Routing] Total (MB): Used  330  Alloctr  335  Proc 14599 

Congestion utilization per direction:
Average vertical track utilization   =  2.26 %
Peak    vertical track utilization   = 92.86 %
Average horizontal track utilization =  1.59 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[End of Global Routing] Stage (MB): Used  202  Alloctr  204  Proc  291 
[End of Global Routing] Total (MB): Used  252  Alloctr  254  Proc 14599 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -135  Alloctr -137  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14599 
Using per-layer congestion maps for congestion reduction.
Information: 45.91% of design has horizontal routing density above target_routing_density of 0.80.
Information: 46.06% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 12.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.02 to 0.02. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0:11 
Moved 0 out of 3417 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.06647

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Information: Activity propagation will be performed for scenario func.ff_n40c.
Information: Doing activity propagation for mode 'func' and corner 'ff_n40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_n40c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_n40c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_n40c (POW-006)
Information: Propagated activity on scenario func.ff_125c identical to that on func.ff_n40c (POW-006)
****** eLpp weights (with caps)
Number of nets: 3928, of which 3915 non-clock nets
Number of nets with 0 toggle rate: 293
Max toggle rate = 0.2, average toggle rate = 0.00613614
Max non-clock toggle rate = 0.0268697
eLpp weight range = (0, 24.2691)
*** 3 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 3928
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.842224, 3.26914)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ss_n40c
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.33193e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19439616
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 2693 out of 3417 cells, ratio = 0.788118
Total displacement = 34015.027344(um)
Max displacement = 231.047195(um), HFSBUF_2_1024 (733.783508, 1406.151978, 4) => (679.307190, 1231.861084, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.36(um)
  0 ~  20% cells displacement <=      1.42(um)
  0 ~  30% cells displacement <=      3.38(um)
  0 ~  40% cells displacement <=      5.85(um)
  0 ~  50% cells displacement <=      8.91(um)
  0 ~  60% cells displacement <=     12.22(um)
  0 ~  70% cells displacement <=     15.54(um)
  0 ~  80% cells displacement <=     19.74(um)
  0 ~  90% cells displacement <=     26.16(um)
  0 ~ 100% cells displacement <=    231.05(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2024-12-12 15:32:33 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-12-12 15:32:33 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-12-12 15:32:33 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19243008
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2024-12-12 15:32:33 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d02f000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d02f000): 143241
Total 0.1000 seconds to load 3353 cell instances into cellmap, 2692 cells are off site row
Moveable cells: 2693; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.4356, cell height 1.6720, cell area 4.0723 for total 2693 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 3928 None; 0 M2; 0 Total
Found 688 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1331.969116)

Processing Buffer Trees Incrementally (ROI) ... 

    [69]  10% ...
    [138]  20% ...
    [207]  30% ...
    [276]  40% ...
    [345]  50% ...
    [414]  60% ...
    [483]  70% ...
    [552]  80% ...
    [621]  90% ...
    [688] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0          265
  Inverters:            0           10
------------ ------------ ------------
      Total:            0          275
------------ ------------ ------------

Number of Drivers Sized: 455 [66.13%]

                      P: 445 [64.68%]
                      N: 10 [1.45%]

WINFO: 4203 None; 0 M2; 0 Total
Found 205 net drivers

Processing Buffer Trees Incrementally (ROI-INCR) ... 

    [21]  10% ...
    [42]  20% ...
    [63]  30% ...
    [84]  40% ...
    [105]  50% ...
    [126]  60% ...
    [147]  70% ...
    [168]  80% ...
    [189]  90% ...
    [205] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           34
  Inverters:            0            0
------------ ------------ ------------
      Total:            0           34
------------ ------------ ------------

Number of Drivers Sized: 15 [7.32%]

                      P: 15 [7.32%]
                      N: 0 [0.00%]

WINFO: 4237 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 5.33 sec ELAPSE 0 hr : 0 min : 1.76 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1806112 K / inuse 1514000 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       189    1663873.62  91624243200.00        3726              0.05      1763
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8fcc000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8fcc000): 143241
Total 0.1000 seconds to load 3662 cell instances into cellmap, 2692 cells are off site row
Moveable cells: 3002; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.4646, cell height 1.6720, cell area 4.1207 for total 3002 placed and application fixed cells
INFO: total number of constant pins: 772
INFO: constant pins which are scan-pins: 762
INFO: constant pins that are not scan-pins: 10
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2024-12-12 15:32:36 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-12-12 15:32:36 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2024-12-12 15:32:37 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       189    1664037.62  91853840384.00        3855              0.05      1763
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2024-12-12 15:32:37 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19398656
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -       189    1664037.62  91853840384.00        3855              0.05      1763
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          10 |            230 |        230
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   162 |      162
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 19398656
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-12-12 15:32:37 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1764 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 19398656
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Timer using 4 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017957105874  2355.545787133986  3.595852938107  8.123205785274  4.208439723831  8.115608707969
9.225026083246  4.623950064138  2.370221226938  7.184029619314  2.429406669096  8.752789964661  3.180723294414  6.578793224787  6.358918112219  1.135123296096  2985.016971470014  8.509134461545  0.064781075020  6.053257366345  8.842293421220
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=70 sec (0.02 hr) ELAPSED=33 sec (0.01 hr) MEM-PEAK=1.722 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (16999680 18993920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:   303 s (  0.08 hr )  ELAPSE:   174 s (  0.05 hr )  MEM-PEAK:  1763 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   305 s (  0.08 hr )  ELAPSE:   175 s (  0.05 hr )  MEM-PEAK:  1763 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: INPUTS
10: OUTPUTS
11: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       55 91853840384
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       55 9247707136
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000      194  343470112
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000      188 785535.500
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000      194 91853840384   1664037.62       3855       2275         68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0      194 91853840384   1664037.62       3855
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   311 s (  0.09 hr )  ELAPSE:   177 s (  0.05 hr )  MEM-PEAK:  1763 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-12-12 15:32:41 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa942a000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa942a000): 143241
Total 0.1000 seconds to load 3791 cell instances into cellmap, 2692 cells are off site row
Moveable cells: 3131; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.3943, cell height 1.6720, cell area 4.0033 for total 3131 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00       193    1664037.62  91853840384.00        3855              0.05      1763
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00       193    1663731.88  86382419968.00        3855              0.05      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-12-12 15:32:43 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2024-12-12 15:32:43 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
=====> Processed 72 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 3.22891e+06         3791        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3791
number of references:                72
number of site rows:               1136
number of locations attempted:    79604
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3131 (48117 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.643 um ( 0.38 row height)
rms weighted cell displacement:   0.643 um ( 0.38 row height)
max cell displacement:            3.040 um ( 1.82 row height)
avg cell displacement:            0.495 um ( 0.30 row height)
avg weighted cell displacement:   0.495 um ( 0.30 row height)
number of cells moved:             2782
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSBUF_21_2054 (NBUFFX4_HVT)
  Input location: (1140.3,1004.87)
  Legal location: (1137.26,1004.87)
  Displacement:   3.040 um ( 1.82 row height)
Cell: HFSBUF_589_1588 (NBUFFX32_HVT)
  Input location: (1138.18,671.29)
  Legal location: (1135.44,670.472)
  Displacement:   2.856 um ( 1.71 row height)
Cell: HFSBUF_5918_1605 (NBUFFX32_HVT)
  Input location: (528.656,925.421)
  Legal location: (531.392,924.616)
  Displacement:   2.852 um ( 1.71 row height)
Cell: HFSBUF_5177_1518 (NBUFFX32_HVT)
  Input location: (528.656,920.483)
  Legal location: (531.392,921.272)
  Displacement:   2.848 um ( 1.70 row height)
Cell: HFSBUF_4_2265 (NBUFFX2_HVT)
  Input location: (526.528,652.08)
  Legal location: (528.808,650.408)
  Displacement:   2.827 um ( 1.69 row height)
Cell: HFSBUF_7213_1590 (NBUFFX32_HVT)
  Input location: (529.872,903.557)
  Legal location: (532.608,902.88)
  Displacement:   2.818 um ( 1.69 row height)
Cell: HFSBUF_4464_1687 (NBUFFX8_HVT)
  Input location: (569.68,1447.38)
  Legal location: (569.696,1444.61)
  Displacement:   2.775 um ( 1.66 row height)
Cell: HFSBUF_6350_1576 (NBUFFX32_HVT)
  Input location: (528.656,909.905)
  Legal location: (531.392,909.568)
  Displacement:   2.757 um ( 1.65 row height)
Cell: HFSBUF_320_2222 (NBUFFX2_HVT)
  Input location: (526.528,652.08)
  Legal location: (528.96,652.08)
  Displacement:   2.432 um ( 1.45 row height)
Cell: HFSBUF_21_2232 (NBUFFX8_HVT)
  Input location: (525.312,652.08)
  Legal location: (523.032,652.08)
  Displacement:   2.280 um ( 1.36 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2024-12-12 15:32:43 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00       193    1663731.88  86382419968.00        3855              0.05      1763
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 19390464
DC MT: size of default group = 11837440
DC MT: size of util group = 376832

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2024-12-12 15:32:45 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb68da000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb68da000): 143241
Total 0.1000 seconds to load 3791 cell instances into cellmap
Moveable cells: 3131; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.3359, cell height 1.6720, cell area 3.9057 for total 3131 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00       193    1663731.88  86382419968.00        3855              0.05      1763
INFO: total number of constant pins: 772
INFO: constant pins which are scan-pins: 762
INFO: constant pins that are not scan-pins: 10

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00       193    1663742.00  86382419968.00        3863              0.05      1763
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00       193    1663742.00  86382419968.00        3863              0.05      1763

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00       193    1663742.00  86382419968.00        3863              0.05      1763

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 24764416
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763

Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0             4195             4195           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 24764416
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 24764416
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00       193    1663378.38  84711948288.00        3684              0.05      1763

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00       193    1663374.50  84670849024.00        3683              0.05      1763
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00       193    1663369.62  84592254976.00        3683              0.05      1763
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00       193    1663364.88  84509745152.00        3683              0.05      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00       193    1663364.88  84509745152.00        3683              0.05      1763
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00       193    1663364.88  84509745152.00        3683              0.05      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00       193    1663364.88  84509745152.00        3683              0.05      1763
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
Knee-Processing :  cumEst: 45.48996353 cumPct:   100.00 estdown: 0.00000000 cumUp: 2546 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
LAO is disable, refresh para
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0             4194             4194           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00       193    1662656.25  72416968704.00        3683              0.05      1763
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00       193    1662751.62  74385219584.00        3683              0.05      1763
Compile-fusion optimization Phase 29 Iter  4         0.00        0.00      0.00       193    1662751.62  74385219584.00        3683              0.05      1763
Compile-fusion optimization Phase 29 Iter  5         0.00        0.00      0.00        76    1663688.38  89728614400.00        3683              0.06      1763

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00        70    1663692.38  89796780032.00        3683              0.06      1763

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2024-12-12 15:33:03 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00        73    1663692.38  89796780032.00        3683              0.06      1763


Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization complete                 0.00        0.00      0.00        70    1663692.38  89796780032.00        3683              0.06      1763
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017946905874  2289.954838333986  3.595902513107  8.123249585274  4.208568623831  8.115600707969
9.225026083246  4.623950064138  2.370221226938  7.184029619314  2.429406669096  8.752789964661  3.180723294414  6.578793224787  6.358918112219  1.135112096096  2819.425022670014  8.509284046545  0.064725875020  6.053386266345  8.842295421220
1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190906733443  4036.485472459862  1.788080466938  5.364241481999  9.761976648734  7.087769010639
3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326705045049  4.780240392817  3.631613985254  4.054410021006  6.110136871858  7283.698960354295  3.628750967382  0.782960225367  8.475130841826  3.540908592637
7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748613582210  5586.697132664519  4.238001898439  2.116361233806  5.048085734594  7.245896040933
6.848439499448  9.711154902068  6.014924445220  0.010405169190  9.534590768921  9.704170951209  1.590006744354  6.609230842681  4.269005588346  0.719335122482  2074.510342424937  7.136818293327  1.601563371734  3.371078599395  6.270833136178
5.277268389467  7.263765211699  6.953270745299  4.665626230909  7.940979555807  2.613699311313  9.776351007217  0.962525475159  4.741769006493  2.220946710170  1732.592244804085  6.782221344808  8.334528993832  9.243729662169  1.831792921424
2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751821253000  3858.245063392024  3.474601801150  8.164760077371  8.848600231125  4.829364810550
3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.015511999899  9.723014682026  0135.787746090680  9.770588316962  7.813319714183  3.553978056509  4.379094736029
1.367026425459  0.202092084649  9.784714951177  4.674577340473  1.712747214219  8.159207400444  3.314146371380  4.135249843613  3.099101986197  4.527991661031  7656.410131984512  4.138869677269  3.630362263367  4.031254347093  6.415153827411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  2.777744187540  4.010494650000  1161.310451522673  5.623588954587  2.894730687461  6.565148717863  9.017933305874
3.104670800933  9.863439509851  6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142449506669  8339.846507764661  3.246050021914  6.578051624787  6.358117712219  1.135109496096
3.734141094270  0.148443881384  0.450064440375  0.206053169766  3.458842299621  2.201167950775  9.678473967786  2.243056717040  2.387977150003  2.845015997059  4582.606199270128  7.452129557013  5.512427227835  1.398467718372  5.190993133443
6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343559222627  8408.410523845049  4.846577129317  3.631971385254  4.054619621006  6.110123271858
9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674638167665  2.919918747402  2.495071465679  4092.696575861856  2.777218171110  3.618405631210  7.158366136577  6.748600982210
7.958456246975  6.204172738711  9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909554690768  7680.898998751209  1.656333571854  6.609598242681  4.269204188346  0.719322322482
4.446379456735  0.487070545116  8.271601288871  7.343371851099  3.956270837336  1.785277268389  4.677263765211  6.996953270745  2.994665626230  9.097960079555  6443.707417111313  9.832688834717  0.962883875159  4.741968606493  2.220933910170
3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.678210408235  1.914162803561  6.128669380220  1.956948526031  1615.568352648025  5.292640943595  2.135612375634  5.120327541234  7.751818453000
5.220004177603  1.353318338724  6.508164485577  3.718848483731  1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845276174711  8348.459652636404  2.483972146294  3.493500469387  7.015710499899  9.723001882026
2.507546850301  7.919614214116  9.627813033414  1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731732847214  0548.023712600444  3.470472758880  4.135507143613  3.099300486197  4.527988861031
9.028279245295  6.234072595477  2.693630086963  3.674031037847  0.936415157027  4.113361564766  9.442469766505  2.395659210874  8.021896473823  8.944034738324  3766.078608621605  1.612804415673  7.302737939287  2.777943687540  4.010481850000
3.533179565833  7.845567214754  5.872894454387  4.616565921217  8.639017937505  8.743104670800  9.339863439509  8.516078123964  0.852744208341  1.238338215604  7429.563730226083  2.520959337564  1.382638521226  9.387383529619  3.142425206669
0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663439942299  3453.897937350775  9.734638582786  2.243314017040  2.387176650003  2.845091697059
6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487327787763  9347.989036167907  8.129581508131  4.288998487880  5.817127823007  2.343535922627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418243240902  4167.963030382365  2.990227239253  8.674996467665  2.919117247402  2.495057165679
6.621502757061  8.562611981344  6.103618147231  2.107158167536  5.776748604182  2.107958456246  9.756204172738  7.119392116086  7.338065048868  2.345927945890  9640.922618839499  4.545976779902  0.686372224445  2.200219905169  1.909530390768
9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993936970837  0502.371047668389  4.733428380211  6.996211570745  2.994864126230  9.097946779555
8.072613699311  3.139776351007  2.170962525475  1.594741769006  4.932220937110  1.703104351358  1.151966626958  2.673088334243  4.938329243502  1.621671531796  8455.838022173111  5.734475023235  1.914420103561  6.128868880220  1.956924226031
3.258584450248  0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311251929368  8074.171389914942  2.588801350553  1.661358376272  7.011432581071  7.845252874711
0.998585147436  4.042327646769  7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565091479098  7239.869360226426  4.656561229584  6.499042014951  1.774873077340  4.731718547214
2.198159207400  4.443314146371  3.804135249843  6.133099101986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470933515157  8143.781364764767  9.508728993005  2.395917510874  8.021095973823  8.944010438324
5.316104193421  6.051556578038  1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178636117937  3927.311107870801  9.495122666009  8.516336423964  0.852943708341  1.238314915604
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: INPUTS
10: OUTPUTS
11: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       19 89796780032
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       19 9054727168
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       71  334437504
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       66 765816.625
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       71 89796780032   1663692.38       3683       2095         68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       71 89796780032   1663692.38       3683

Compile-fusion command complete                CPU:   379 s (  0.11 hr )  ELAPSE:   201 s (  0.06 hr )  MEM-PEAK:  1763 MB
Compile-fusion command statistics  CPU=76 sec (0.02 hr) ELAPSED=27 sec (0.01 hr) MEM-PEAK=1.722 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              TOP
                                0.0000      0.0000
                                0.0000      1899.3920
                                1699.9680   1899.3920
                                1699.9680   0.0000

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2024-12-12 15:33:06 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    92    44  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 44 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (16999680 18993920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2024-12-12 15:33:07 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -    1663692.38  89796780032.00        3683              0.06      1763


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2024-12-12 15:33:08 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)

Compile-fusion command begin                   CPU:   384 s (  0.11 hr )  ELAPSE:   203 s (  0.06 hr )  MEM-PEAK:  1763 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   384 s (  0.11 hr )  ELAPSE:   203 s (  0.06 hr )  MEM-PEAK:  1763 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: INPUTS
10: OUTPUTS
11: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       19 89796780032
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       19 9054727168
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       71  334437504
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       66 765816.625
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       71 89796780032   1663692.38       3683       2095         68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       71 89796780032   1663692.38       3683
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   389 s (  0.11 hr )  ELAPSE:   205 s (  0.06 hr )  MEM-PEAK:  1763 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbd6fe000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbd6fe000): 143241
Total 0.0900 seconds to load 3619 cell instances into cellmap
Moveable cells: 2959; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.4637, cell height 1.6720, cell area 4.1194 for total 2959 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00        73    1663692.38  89796780032.00        3683              0.06      1763
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00        73    1663692.38  89796780032.00        3683              0.06      1763
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00        17    1664196.12  95753658368.00        3788              0.06      1763

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2024-12-12 15:33:11 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)


Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-12-12 15:33:11 / Session: 0.06 hr / Command: 0.03 hr / Memory: 1764 MB (FLW-8100)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00        17    1664196.12  95753658368.00        3788              0.06      1763
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Snapped 3064 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 14847 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   42  Alloctr   42  Proc    8 
[End of Read DB] Total (MB): Used   49  Alloctr   51  Proc 14855 
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,1750.00um,1950.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build Tech Data] Total (MB): Used   76  Alloctr   77  Proc 14855 
Net statistics:
Total number of nets     = 4301
Number of nets to route  = 4298
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 4298, Total Half Perimeter Wire Length (HPWL) 709850 microns
HPWL   0 ~   50 microns: Net Count     2003     Total HPWL        25605 microns
HPWL  50 ~  100 microns: Net Count      618     Total HPWL        45219 microns
HPWL 100 ~  200 microns: Net Count      413     Total HPWL        59651 microns
HPWL 200 ~  300 microns: Net Count      276     Total HPWL        70073 microns
HPWL 300 ~  400 microns: Net Count      332     Total HPWL       119453 microns
HPWL 400 ~  500 microns: Net Count      262     Total HPWL       115892 microns
HPWL 500 ~  600 microns: Net Count      224     Total HPWL       123827 microns
HPWL 600 ~  700 microns: Net Count       80     Total HPWL        50762 microns
HPWL 700 ~  800 microns: Net Count       22     Total HPWL        16375 microns
HPWL 800 ~  900 microns: Net Count       15     Total HPWL        12412 microns
HPWL 900 ~ 1000 microns: Net Count       10     Total HPWL         9499 microns
HPWL     > 1000 microns: Net Count       43     Total HPWL        61083 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    8  Proc    0 
[End of Build All Nets] Total (MB): Used   83  Alloctr   85  Proc 14855 
Number of partitions: 9 (3 x 3)
Size of partitions: 384 gCells x 416 gCells
Average gCell capacity  5.18     on layer (1)    M1
Average gCell capacity  5.11     on layer (2)    M2
Average gCell capacity  2.85     on layer (3)    M3
Average gCell capacity  2.87     on layer (4)    M4
Average gCell capacity  1.37     on layer (5)    M5
Average gCell capacity  1.36     on layer (6)    M6
Average gCell capacity  0.55     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 12880920
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Build Congestion Map] Stage (MB): Used  101  Alloctr  103  Proc    0 
[End of Build Congestion Map] Total (MB): Used  185  Alloctr  189  Proc 14855 
Number of partitions: 9 (3 x 3)
Size of partitions: 384 gCells x 416 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  185  Alloctr  189  Proc 14855 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Build Data] Stage (MB): Used  136  Alloctr  138  Proc    0 
[End of Build Data] Total (MB): Used  185  Alloctr  189  Proc 14855 
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  289  Alloctr  293  Proc 14855 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:02 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Initial Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Initial Routing] Total (MB): Used  326  Alloctr  331  Proc 14855 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    18 Max = 2 GRCs =    37 (0.00%)
Initial. H routing: Dmd-Cap  =    18 Max = 2 (GRCs =  7) GRCs =    36 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. Both Dirs: Overflow =   251 Max = 3 GRCs =   492 (0.02%)
Initial. H routing: Overflow =   101 Max = 2 (GRCs =  8) GRCs =   216 (0.02%)
Initial. V routing: Overflow =   150 Max = 3 (GRCs =  2) GRCs =   276 (0.02%)
Initial. M1         Overflow =    64 Max = 2 (GRCs =  5) GRCs =    86 (0.01%)
Initial. M2         Overflow =   139 Max = 3 (GRCs =  2) GRCs =   230 (0.02%)
Initial. M3         Overflow =    35 Max = 2 (GRCs =  3) GRCs =   128 (0.01%)
Initial. M4         Overflow =    11 Max = 1 (GRCs = 46) GRCs =    46 (0.00%)
Initial. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   152 Max =  2 GRCs =   284 (0.02%)
Initial. H routing: Overflow =    53 Max =  2 (GRCs =  5) GRCs =    80 (0.01%)
Initial. V routing: Overflow =    98 Max =  2 (GRCs =  7) GRCs =   204 (0.03%)
Initial. M1         Overflow =    49 Max =  2 (GRCs =  5) GRCs =    67 (0.01%)
Initial. M2         Overflow =    87 Max =  2 (GRCs =  7) GRCs =   158 (0.03%)
Initial. M3         Overflow =     4 Max =  1 (GRCs = 13) GRCs =    13 (0.00%)
Initial. M4         Overflow =    11 Max =  1 (GRCs = 46) GRCs =    46 (0.01%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 764192.32
Initial. Layer M1 wire length = 159327.58
Initial. Layer M2 wire length = 342545.83
Initial. Layer M3 wire length = 142482.09
Initial. Layer M4 wire length = 81024.95
Initial. Layer M5 wire length = 25740.24
Initial. Layer M6 wire length = 13071.62
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 24744
Initial. Via VIA12SQ_C count = 14603
Initial. Via VIA23SQ_C count = 8508
Initial. Via VIA34SQ_C count = 1033
Initial. Via VIA45SQ_C count = 451
Initial. Via VIA56SQ_C count = 149
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Dec 12 15:33:19 2024
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
Number of partitions: 56 (7 x 8)
Size of partitions: 160 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  325  Alloctr  330  Proc 14855 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    10 Max = 1 GRCs =    16 (0.00%)
phase1. H routing: Overflow =    10 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    10 Max = 1 (GRCs = 16) GRCs =    16 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 764356.34
phase1. Layer M1 wire length = 160758.18
phase1. Layer M2 wire length = 341974.01
phase1. Layer M3 wire length = 141422.62
phase1. Layer M4 wire length = 81778.25
phase1. Layer M5 wire length = 25338.95
phase1. Layer M6 wire length = 13084.33
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 24830
phase1. Via VIA12SQ_C count = 14600
phase1. Via VIA23SQ_C count = 8512
phase1. Via VIA34SQ_C count = 1114
phase1. Via VIA45SQ_C count = 456
phase1. Via VIA56SQ_C count = 148
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[End of Whole Chip Routing] Stage (MB): Used  275  Alloctr  279  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  325  Alloctr  330  Proc 14855 

Congestion utilization per direction:
Average vertical track utilization   =  2.26 %
Peak    vertical track utilization   = 92.31 %
Average horizontal track utilization =  1.57 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[End of Global Routing] Stage (MB): Used  200  Alloctr  202  Proc    0 
[End of Global Routing] Total (MB): Used  250  Alloctr  253  Proc 14855 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -133  Alloctr -135  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14855 
Using per-layer congestion maps for congestion reduction.
Information: 45.91% of design has horizontal routing density above target_routing_density of 0.80.
Information: 46.06% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 19.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.02 to 0.03. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.06464

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Information: Activity propagation will be performed for scenario func.ff_n40c.
Information: Doing activity propagation for mode 'func' and corner 'ff_n40c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_n40c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_n40c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_n40c (POW-006)
Information: Propagated activity on scenario func.ff_125c identical to that on func.ff_n40c (POW-006)
****** eLpp weights (with caps)
Number of nets: 4299, of which 4286 non-clock nets
Number of nets with 0 toggle rate: 427
Max toggle rate = 0.2, average toggle rate = 0.00597404
Max non-clock toggle rate = 0.0268697
eLpp weight range = (0, 24.6789)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4299
Amt power = 0.1
Non-default weight range: (0.9, 7.36789)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ff_125c
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.92009e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 20111360
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 120(r) x 108(c) GridCells YDim 16.6667 XDim 16.6667
INFO: number of GridCells (0x891b2c00): 12960
INFO: creating 120(r) x 108(c) GridCells YDim 16.6667 XDim 16.6667
INFO: number of GridCells (0x891b2c00): 12960
Total 0.0600 seconds to load 3724 cell instances into cellmap, 3063 cells are off site row
Moveable cells: 3064; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.4776, cell height 1.6720, cell area 4.1426 for total 3064 placed and application fixed cells
INFO: total number of constant pins: 772
INFO: constant pins which are scan-pins: 762
INFO: constant pins that are not scan-pins: 10
Completed Timing-driven placement, Elapsed time =   0: 0:15 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5511 total shapes.
Layer M2: cached 5208 shapes out of 5208 total shapes.
Cached 170308 vias out of 331753 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 72 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 3.22891e+06         3716        Yes DEFAULT_VA

Starting legalizer.
Error: lib cell 'IBUFFX32_HVT' of cell HFSINV_304_2152 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        248564 sites are unusable due to fragmentation.
        5137735 sites cause DRC violations.
Error: lib cell 'INVX32_HVT' of cell HFSINV_267_2168 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        199264 sites are unusable due to fragmentation.
        5187035 sites cause DRC violations.
Error: lib cell 'NBUFFX16_HVT' of cell ZBUF_81_inst_3226 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        133224 sites are unusable due to fragmentation.
        5253075 sites cause DRC violations.
Error: lib cell 'NBUFFX32_HVT' of cell ZBUF_179_inst_3225 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        228844 sites are unusable due to fragmentation.
        5157455 sites cause DRC violations.
    Please check if there is any problem with the lib cells for these instances
        that makes them illegal at most or all of the placement sites.
Warning: 4 cells cannot be legalized anywhere.
A total of 253 cells could not be legalized.
    They will be ignored for legalization.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (383 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3716
number of references:                72
number of site rows:               1136
number of locations attempted:  41806962
number of locations failed:     41698800  (99.7%)

Legality of references at locations:
64 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   145    5253075   5253075 (100.0%)    5253075   5253075 (100.0%)  NBUFFX16_HVT
     5    5187035   5187035 (100.0%)    5187035   5187035 (100.0%)  INVX32_HVT
   101    5157455   5157455 (100.0%)    5157455   5157455 (100.0%)  NBUFFX32_HVT
     2    5137735   5137735 (100.0%)    5137735   5137735 (100.0%)  IBUFFX32_HVT
   381      48880     47924 ( 98.0%)      48848     48100 ( 98.5%)  SDFFARX1_HVT
   774      30173     21527 ( 71.3%)      29138     21373 ( 73.4%)  NBUFFX8_HVT
   315      10015      5122 ( 51.1%)       8693      4908 ( 56.5%)  NBUFFX4_HVT
   179      12088      4761 ( 39.4%)       9166      4557 ( 49.7%)  AND2X1_HVT
   101       7352      3873 ( 52.7%)       6280      3698 ( 58.9%)  OAI22X1_HVT
   865       7630      3175 ( 41.6%)       5678      2952 ( 52.0%)  NBUFFX2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2    5137735   5137735 (100.0%)    5137735   5137735 (100.0%)  IBUFFX32_HVT
     5    5187035   5187035 (100.0%)    5187035   5187035 (100.0%)  INVX32_HVT
   101    5157455   5157455 (100.0%)    5157455   5157455 (100.0%)  NBUFFX32_HVT
   145    5253075   5253075 (100.0%)    5253075   5253075 (100.0%)  NBUFFX16_HVT
   381      48880     47924 ( 98.0%)      48848     48100 ( 98.5%)  SDFFARX1_HVT
     2        740       707 ( 95.5%)        740       706 ( 95.4%)  INVX16_HVT
    20       1856      1727 ( 93.0%)       1824      1712 ( 93.9%)  DFFARX1_HVT
    10       1935      1719 ( 88.8%)       1831      1638 ( 89.5%)  CGLPPRX2_HVT
    14       1024       781 ( 76.3%)       1016       791 ( 77.9%)  OR3X4_HVT
   774      30173     21527 ( 71.3%)      29138     21373 ( 73.4%)  NBUFFX8_HVT

The following references failed all attempts:
     2    5137735   5137735 (100.0%)    5137735   5137735 (100.0%)  IBUFFX32_HVT
     5    5187035   5187035 (100.0%)    5187035   5187035 (100.0%)  INVX32_HVT
   145    5253075   5253075 (100.0%)    5253075   5253075 (100.0%)  NBUFFX16_HVT
   101    5157455   5157455 (100.0%)    5157455   5157455 (100.0%)  NBUFFX32_HVT

Site legality survey for reference IBUFFX32_HVT (case 0) in row unit_row_317:
With orientation SOUTH:
(547.200,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.352,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.504,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.656,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.808,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.960,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.112,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.264,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.416,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.568,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.720,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.872,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(549.024,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1933
(549.176,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.328,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.480,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.632,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.784,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.936,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.088,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.240,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.392,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.544,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.696,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.848,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.000,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.152,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.304,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.456,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.608,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.760,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.912,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.064,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.216,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.368,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.520,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.672,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1934
(552.824,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(552.976,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.128,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.280,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.432,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.584,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.736,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.888,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.040,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.192,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.344,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.496,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.648,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.800,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.952,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(555.104,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(555.256,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.408,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.560,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.712,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.864,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(556.016,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.168,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.320,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.472,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.624,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.776,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.928,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.080,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.232,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.384,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.536,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.688,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.840,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.992,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.144,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.296,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.448,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.600,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.752,528.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1936
(558.904,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.056,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.208,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.360,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.512,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.664,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.816,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.968,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.120,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.272,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.424,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.576,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.728,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.880,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.032,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.184,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.336,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.488,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.640,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.792,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.944,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(562.096,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(562.248,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
With orientation FLIP_SOUTH:
(547.200,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.352,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.504,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.656,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.808,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(547.960,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.112,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.264,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.416,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.568,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.720,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(548.872,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84540
(549.024,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.176,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.328,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.480,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.632,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.784,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(549.936,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.088,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.240,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.392,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.544,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.696,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(550.848,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.000,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.152,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.304,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.456,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.608,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.760,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(551.912,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.064,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.216,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.368,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.520,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84541
(552.672,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(552.824,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(552.976,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.128,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.280,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.432,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.584,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.736,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(553.888,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.040,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.192,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.344,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.496,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.648,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.800,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(554.952,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27213
(555.104,528.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.256,528.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.408,528.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.560,528.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.712,528.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1935
(555.864,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.016,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.168,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.320,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.472,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.624,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.776,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(556.928,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.080,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.232,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.384,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.536,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.688,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.840,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(557.992,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.144,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.296,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.448,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.600,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84542
(558.752,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(558.904,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.056,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.208,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.360,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.512,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.664,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.816,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(559.968,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.120,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.272,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.424,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.576,528.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.728,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(560.880,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.032,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.184,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.336,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.488,528.352): Cell violates a pnet.
 Pin/shape RB_46 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.640,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.792,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(561.944,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(562.096,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543
(562.248,528.352): Cell violates a pnet.
 Pin/shape RB_47 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_84543

Site legality survey for reference INVX32_HVT (case 0) in row unit_row_861:
With orientation SOUTH:
(1140.000,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.152,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.304,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.456,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.608,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.760,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.912,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.064,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.216,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.368,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.520,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.672,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.824,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.976,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1142.128,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1142.280,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1142.432,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3284
(1142.584,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1142.736,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1142.888,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.040,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.192,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.344,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.496,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.648,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.800,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.952,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.104,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.256,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.408,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.560,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.712,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.864,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.016,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.168,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.320,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.472,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.624,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.776,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.928,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1146.080,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3294
(1146.232,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.384,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.536,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.688,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.840,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.992,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.144,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.296,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.448,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.600,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.752,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.904,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.056,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.208,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.360,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.512,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.664,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1148.816,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1148.968,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1149.120,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1149.272,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1149.424,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.576,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.728,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.880,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.032,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.184,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.336,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.488,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.640,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.792,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.944,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.096,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.248,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.400,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.552,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.704,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.856,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1152.008,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1152.160,1437.920): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3320
(1152.312,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.464,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.616,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.768,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.920,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.072,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.224,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.376,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.528,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.680,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.832,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.984,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.136,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.288,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.440,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.592,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.744,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.896,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1155.048,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
With orientation FLIP_SOUTH:
(1140.000,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.152,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.304,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.456,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.608,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.760,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1140.912,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.064,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.216,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.368,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.520,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.672,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.824,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1141.976,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1142.128,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1142.280,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135821
(1142.432,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1142.584,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1142.736,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1142.888,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.040,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.192,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.344,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.496,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.648,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.800,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1143.952,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.104,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.256,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.408,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.560,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.712,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1144.864,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.016,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.168,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.320,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.472,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.624,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.776,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1145.928,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135822
(1146.080,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.232,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.384,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.536,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.688,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.840,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1146.992,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.144,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.296,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.448,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.600,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.752,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1147.904,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.056,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.208,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.360,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_52688
(1148.512,1437.920): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1148.664,1437.920): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1148.816,1437.920): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1148.968,1437.920): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1149.120,1437.920): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3307
(1149.272,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.424,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.576,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.728,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1149.880,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.032,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.184,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.336,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.488,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.640,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.792,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1150.944,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.096,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.248,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.400,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.552,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.704,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1151.856,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1152.008,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135823
(1152.160,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.312,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.464,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.616,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.768,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1152.920,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.072,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.224,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.376,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.528,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.680,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.832,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1153.984,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.136,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.288,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.440,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.592,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.744,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1154.896,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824
(1155.048,1437.920): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_135824

Site legality survey for reference NBUFFX16_HVT (case 0) in row unit_row_346:
With orientation NORTH:
(1109.600,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1109.752,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1109.904,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.056,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.208,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.360,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.512,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.664,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.816,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.968,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.120,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.272,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.424,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.576,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.728,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.880,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.032,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.184,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.336,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.488,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.640,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.792,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.944,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1113.096,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1113.248,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3276
(1113.400,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1113.552,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1113.704,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1113.856,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.008,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.160,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.312,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.464,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.616,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.768,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.920,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.072,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.224,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.376,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.528,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.680,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.832,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.984,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.136,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.288,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.440,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.592,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.744,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.896,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.048,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.200,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.352,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.504,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.656,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.808,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.960,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.112,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.264,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.416,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.568,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.720,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.872,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.024,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.176,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.328,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.480,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.632,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.784,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.936,576.840): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1120.088,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.240,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.392,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.544,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.696,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.848,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.000,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.152,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.304,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.456,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.608,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.760,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.912,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.064,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.216,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.368,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.520,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.672,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.824,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.976,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3279
(1123.128,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.280,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.432,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.584,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.736,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.888,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.040,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.192,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.344,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.496,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.648,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
With orientation FLIP_NORTH:
(1109.600,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27642
(1109.752,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1109.904,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.056,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.208,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.360,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3274
(1110.512,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.664,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.816,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1110.968,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.120,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.272,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.424,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.576,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.728,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1111.880,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.032,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.184,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.336,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.488,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.640,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.792,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1112.944,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1113.096,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85327
(1113.248,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3275
(1113.400,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1113.552,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1113.704,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1113.856,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.008,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.160,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.312,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.464,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.616,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.768,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1114.920,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.072,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.224,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.376,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.528,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.680,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.832,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1115.984,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.136,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.288,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.440,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.592,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.744,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85328
(1116.896,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3276
(1117.048,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.200,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.352,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.504,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.656,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.808,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1117.960,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.112,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.264,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.416,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.568,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.720,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1118.872,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.024,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.176,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.328,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_27643
(1119.480,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.632,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.784,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1119.936,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1120.088,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3277
(1120.240,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.392,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.544,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.696,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1120.848,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.000,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.152,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.304,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.456,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.608,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.760,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1121.912,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.064,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.216,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.368,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.520,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.672,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.824,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85329
(1122.976,576.840): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3278
(1123.128,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.280,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.432,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.584,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.736,576.840): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1123.888,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.040,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.192,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.344,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.496,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330
(1124.648,576.840): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_85330

Site legality survey for reference NBUFFX32_HVT (case 0) in row unit_row_295:
With orientation SOUTH:
(1140.000,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.152,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.304,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.456,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.608,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.760,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.912,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.064,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.216,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.368,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.520,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.672,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.824,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.976,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1142.128,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1142.280,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1142.432,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3284
(1142.584,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1142.736,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1142.888,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.040,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.192,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.344,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.496,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.648,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.800,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.952,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.104,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.256,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.408,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.560,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.712,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.864,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.016,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.168,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.320,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.472,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.624,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.776,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.928,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1146.080,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3288
(1146.232,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.384,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.536,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.688,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.840,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.992,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.144,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.296,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.448,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.600,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.752,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.904,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.056,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.208,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.360,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.512,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.664,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1148.816,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1148.968,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1149.120,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1149.272,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1149.424,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.576,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.728,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.880,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.032,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.184,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.336,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.488,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.640,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.792,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.944,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.096,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.248,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.400,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.552,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.704,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.856,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1152.008,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1152.160,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_3314
(1152.312,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.464,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.616,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.768,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.920,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.072,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.224,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.376,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.528,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.680,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.832,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.984,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.136,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.288,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.440,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.592,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.744,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.896,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1155.048,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
With orientation FLIP_SOUTH:
(1140.000,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.152,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.304,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.456,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.608,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.760,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1140.912,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.064,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.216,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.368,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.520,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.672,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.824,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1141.976,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1142.128,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1142.280,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83860
(1142.432,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1142.584,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1142.736,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1142.888,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.040,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.192,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.344,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.496,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.648,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.800,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1143.952,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.104,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.256,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.408,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.560,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.712,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1144.864,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.016,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.168,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.320,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.472,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.624,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.776,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1145.928,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83861
(1146.080,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.232,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.384,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.536,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.688,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.840,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1146.992,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.144,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.296,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.448,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.600,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.752,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1147.904,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.056,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.208,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.360,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26722
(1148.512,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1148.664,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1148.816,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1148.968,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1149.120,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_3301
(1149.272,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.424,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.576,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.728,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1149.880,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.032,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.184,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.336,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.488,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.640,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.792,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1150.944,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.096,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.248,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.400,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.552,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.704,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1151.856,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1152.008,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83862
(1152.160,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.312,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.464,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.616,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.768,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1152.920,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.072,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.224,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.376,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.528,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.680,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.832,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1153.984,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.136,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.288,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.440,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.592,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.744,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1154.896,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863
(1155.048,491.568): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83863

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

Warning: There were 253 cells for which the legalizer could not find a legal placement:
 HFSINV_304_2152
 HFSINV_383_2207
 HFSINV_267_2168
 HFSINV_314_2181
 HFSINV_267_2166
 HFSINV_235_2173
 HFSINV_314_2179
 ZBUF_81_inst_3226
 ZBUF_81_inst_3227
 HFSBUF_64_628
...
number of cells aggregated:        2803 (41910 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            1.341 um ( 0.80 row height)
rms weighted cell displacement:   1.341 um ( 0.80 row height)
max cell displacement:           10.797 um ( 6.46 row height)
avg cell displacement:            0.985 um ( 0.59 row height)
avg weighted cell displacement:   0.985 um ( 0.59 row height)
number of cells moved:             2756
number of large displacements:        5
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: UFSM/UBIST/BIST_MEM_OEB_reg[54] (SDFFARX1_HVT)
  Input location: (793.295,793.686)
  Legal location: (804.08,794.2)
  Displacement:  10.797 um ( 6.46 row height)
Cell: optlc_3502 (TIEL_HVT)
  Input location: (774.896,832.656)
  Legal location: (768.056,830.984)
  Displacement:   7.041 um ( 4.21 row height)
Cell: UFSM/UBIST/GRAY_ADDR_GEN/BinaryCounter_reg[6] (SDFFARX1_HVT)
  Input location: (677.12,777.322)
  Legal location: (671.536,775.808)
  Displacement:   5.786 um ( 3.46 row height)
Cell: UFSM/MEM_OEB_reg[60] (SDFFARX1_HVT)
  Input location: (808.074,830.288)
  Legal location: (813.808,830.984)
  Displacement:   5.776 um ( 3.45 row height)
Cell: UFSM/UBIST/BIN_ADDR_GEN/OUT_reg[5] (SDFFARX1_HVT)
  Input location: (711.202,767.623)
  Legal location: (716.528,767.448)
  Displacement:   5.328 um ( 3.19 row height)
Cell: UFSM/UBIST/state_reg[3] (SDFFARX1_HVT)
  Input location: (731.051,771.606)
  Legal location: (735.984,770.792)
  Displacement:   4.999 um ( 2.99 row height)
Cell: UFSM/MEM_CSB_reg[56] (SDFFARX1_HVT)
  Input location: (799.13,833.068)
  Legal location: (804.08,832.656)
  Displacement:   4.968 um ( 2.97 row height)
Cell: UFSM/UBIST/BIST_MEM_CSB_reg[4] (SDFFARX1_HVT)
  Input location: (754.874,768.917)
  Legal location: (755.44,764.104)
  Displacement:   4.846 um ( 2.90 row height)
Cell: UFSM/UBIST/BIST_MEM_ODATA_SELECT_reg[4] (SDFFARX1_HVT)
  Input location: (724.953,754.731)
  Legal location: (720.176,754.072)
  Displacement:   4.822 um ( 2.88 row height)
Cell: UFSM/UBIST/BIST_MEM_CSB_reg[21] (SDFFARX1_HVT)
  Input location: (783.583,771.906)
  Legal location: (788.272,772.464)
  Displacement:   4.722 um ( 2.82 row height)

Warning: Some cells could not be placed.
Warning: Perform NDM update as "place.legalize.always_continue" is set to true
Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 6:21 
Moved 2759 out of 3780 cells, ratio = 0.729894
Total displacement = 2745.490479(um)
Max displacement = 11.298700(um), UFSM/UBIST/BIST_MEM_OEB_reg[54] (793.295471, 793.685791, 0) => (804.080017, 794.200012, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.34(um)
  0 ~  30% cells displacement <=      0.50(um)
  0 ~  40% cells displacement <=      0.65(um)
  0 ~  50% cells displacement <=      0.79(um)
  0 ~  60% cells displacement <=      0.94(um)
  0 ~  70% cells displacement <=      1.17(um)
  0 ~  80% cells displacement <=      1.50(um)
  0 ~  90% cells displacement <=      2.00(um)
  0 ~ 100% cells displacement <=     11.30(um)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Legalization failed.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-12-12 15:39:49 / Session: 0.17 hr / Command: 0.14 hr / Memory: 1764 MB (FLW-8100)



Compile-fusion optimization complete                 0.00        0.00      0.00        17    1664186.00  95750324224.00        3780              0.17      1763
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017934605874  1073.248803133987  3.595868088107  8.123222385274  4.208540623831  8.115600707969
9.225026083246  4.623950064138  2.370221226938  7.184029619314  2.429406669096  8.752789964661  3.180723294414  6.578793224787  6.358918112219  1.135100796096  1603.719097470015  8.509140511545  0.064708675020  6.053368266345  8.842295421220
1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190994433443  4377.812589960974  1.788076516938  5.364224281999  9.761958648734  7.087769010639
3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326705045049  4.780240392817  3.631613985254  4.054410021006  6.110124571858  7524.025077865307  3.628746017382  0.782943025367  8.475112841826  3.540908592637
7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748601282210  5827.024249175621  4.238097948439  2.116344033806  5.048067734594  7.245896040933
6.848439499448  9.711154902068  6.014924445220  0.010405169190  9.534590768921  9.704170951209  1.590006744354  6.609230842681  4.269005588346  0.719323622482  2315.947459935049  7.136804343327  1.601546171734  3.371050599395  6.270833136178
5.277268389467  7.263765211699  6.953270745299  4.665626230909  7.940979555807  2.613699311313  9.776351007217  0.962525475159  4.741769006493  2.220938910170  2679.616184915196  6.782367879808  8.334511293832  9.243722162169  1.831792921424
2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751813453000  4795.369903403135  3.474747336150  8.164753377371  8.848603731125  4.829364810550
3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.015511999899  9.723006882026  1072.801686101791  9.770623728462  7.813301214183  3.553971556509  4.379094736029
1.367026425459  0.202092084649  9.784714951177  4.674577340473  1.712747214219  8.159207400444  3.314146371380  4.135240443613  3.099101947811  4.527993761031  8593.201667695623  4.138903077269  3.630354963367  4.031257847093  6.415153827411

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: INPUTS
10: OUTPUTS
11: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       63 95750324224
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       63 9692701696
    3   *   0.0000     0.0000   0.0000      0        -          -      -        7     0.3122      117  352946784
    4   *   0.0000     0.0000   0.0000      0        -          -      -       16     0.6172      112 808281.375
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       16     0.6172      117 95750324224   1664186.00       3780       2200         68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       16      117 95750324224   1664186.00       3780

Compile-fusion command complete                CPU:   821 s (  0.23 hr )  ELAPSE:   606 s (  0.17 hr )  MEM-PEAK:  1763 MB
Compile-fusion command statistics  CPU=437 sec (0.12 hr) ELAPSED=403 sec (0.11 hr) MEM-PEAK=1.722 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2024-12-12 15:39:51 / Session: 0.17 hr / Command: 0.14 hr / Memory: 1764 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     6     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    10     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    73     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    91     7  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2024-12-12 15:39:51 / Session: 0.17 hr / Command: 0.14 hr / Memory: 1764 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (16999680 18993920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-12-12 15:39:52 / Session: 0.17 hr / Command: 0.15 hr / Memory: 1764 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   824 s (  0.23 hr )  ELAPSE:   607 s (  0.17 hr )  MEM-PEAK:  1763 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: INPUTS
10: OUTPUTS
11: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   0.0000     0.0000      0        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       63 95750324224
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       63 9692701696
    3   *   0.0000     0.0000   0.0000      0        -          -      -        7     0.3122      117  352946784
    4   *   0.0000     0.0000   0.0000      0        -          -      -       16     0.6172      112 808281.375
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       16     0.6172      117 95750324224   1664186.00       3780       2200         68
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       16      117 95750324224   1664186.00       3780
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   829 s (  0.23 hr )  ELAPSE:   609 s (  0.17 hr )  MEM-PEAK:  1763 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbe9b7000): 143241
INFO: creating 399(r) x 359(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbe9b7000): 143241
Total 0.1000 seconds to load 3716 cell instances into cellmap, 253 cells are off site row
Moveable cells: 3056; Application fixed cells: 0; Macro cells: 0; User fixed cells: 660
Average cell width 2.4821, cell height 1.6720, cell area 4.1501 for total 3056 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00       134    1664186.00  95750324224.00        3780              0.17      1763
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00       134    1664186.00  95750324224.00        3780              0.17      1763
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00       134    1664186.00  95750324224.00        3780              0.17      1763
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 19 Iter  3         0.00        0.00      0.00         7    1664450.75  99211788288.00        3780              0.17      1763

CCL: Total Usage Adjustment : 1
INFO: Derive row count 299 from GR congestion map (1196/4)
INFO: Derive col count 269 from GR congestion map (1077/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 25305088
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Compile-fusion optimization Phase 20 Iter  3         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Compile-fusion optimization Phase 20 Iter  4         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Compile-fusion optimization Phase 20 Iter  5         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 4)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 25305088
DC MT: size of default group = 11837440
DC MT: size of util group = 376832
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333334
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 20 Iter  8         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Compile-fusion optimization Phase 20 Iter  9         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Compile-fusion optimization Phase 20 Iter 10         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Compile-fusion optimization Phase 20 Iter 11         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc.tcl:661) (MSG-3913)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         5    1664450.75  99211788288.00        3821              0.17      1763

CCL: Total Usage Adjustment : 1
INFO: Derive row count 299 from GR congestion map (1196/4)
INFO: Derive col count 269 from GR congestion map (1077/4)
Convert timing mode ...
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         5    1663101.00  57732567040.00        3821              0.17      1763

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         5    1663101.00  57732567040.00        3821              0.17      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         5    1663101.00  57732567040.00        3821              0.17      1763
CCL: Total Usage Adjustment : 1
INFO: Derive row count 299 from GR congestion map (1196/4)
INFO: Derive col count 269 from GR congestion map (1077/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0             4332             4332           0
M2                          283.7         28.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         5    1663101.00  57732567040.00        3821              0.17      1763

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         5    1662093.38  56070955008.00        3659              0.17      1763
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00         5    1662081.88  55830671360.00        3659              0.17      1763
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         5    1662066.62  55650791424.00        3659              0.17      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         5    1662066.62  55650791424.00        3659              0.17      1763
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
Knee-Processing :  cumEst: 16.69733620 cumPct:   100.00 estdown: 0.00000000 cumUp: 2522 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         5    1661966.75  53561524224.00        3659              0.17      1763
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 299 from GR congestion map (1196/4)
INFO: Derive col count 269 from GR congestion map (1077/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         5    1661966.75  53561524224.00        3659              0.17      1763

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         5    1661966.75  53561524224.00        3659              0.17      1763
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         5    1661966.75  53561524224.00        3659              0.17      1763

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00         5    1661966.75  53561524224.00        3659              0.17      1763

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-12-12 15:40:07 / Session: 0.17 hr / Command: 0.15 hr / Memory: 1764 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-12-12 15:40:07 / Session: 0.17 hr / Command: 0.15 hr / Memory: 1764 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    868 s ( 0.24 hr) ELAPSE :    622 s ( 0.17 hr) MEM-PEAK :  1763 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    868 s ( 0.24 hr) ELAPSE :    622 s ( 0.17 hr) MEM-PEAK :  1763 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         5    1661966.75  53561524224.00        3659              0.17      1763
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 5511 total shapes.
Layer M2: cached 5208 shapes out of 5208 total shapes.
Cached 170308 vias out of 331753 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 69 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 3.22891e+06         3595        Yes DEFAULT_VA

Starting legalizer.
Error: lib cell 'DELLN3X2_HVT' of cell ZBUF_97_inst_3232 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        209124 sites are unusable due to fragmentation.
        5177175 sites cause DRC violations.
Error: lib cell 'NBUFFX16_HVT' of cell HFSBUF_746_1469 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        133224 sites are unusable due to fragmentation.
        5253075 sites cause DRC violations.
Error: lib cell 'NBUFFX32_HVT' of cell ZBUF_192_inst_3306 is illegal for all sites in the block.
    Placement area: rows 0 to 1135, columns 0 to 11185
    Considered and rejected 12707296 sites.
        25600 sites are taken up by fixed cells.
        7295397 sites are blockages.
        228844 sites are unusable due to fragmentation.
        5157455 sites cause DRC violations.
    Please check if there is any problem with the lib cells for these instances
        that makes them illegal at most or all of the placement sites.
Warning: 3 cells cannot be legalized anywhere.
A total of 48 cells could not be legalized.
    They will be ignored for legalization.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (285 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3595
number of references:                69
number of site rows:               1136
number of locations attempted:  31283576
number of locations failed:     31242223  (99.9%)

Legality of references at locations:
61 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2    5253075   5253075 (100.0%)    5253075   5253075 (100.0%)  NBUFFX16_HVT
    35    5177175   5177175 (100.0%)    5177175   5177175 (100.0%)  DELLN3X2_HVT
    11    5157455   5157455 (100.0%)    5157455   5157455 (100.0%)  NBUFFX32_HVT
   381      13802     13299 ( 96.4%)      12570     12266 ( 97.6%)  SDFFARX1_HVT
   928      17969      8901 ( 49.5%)      13681      7169 ( 52.4%)  NBUFFX4_HVT
   997       5894      2227 ( 37.8%)       3801      1658 ( 43.6%)  NBUFFX2_HVT
    83       2091      1779 ( 85.1%)       1875      1562 ( 83.3%)  DELLN1X2_HVT
   105       2115      1255 ( 59.3%)       1374       827 ( 60.2%)  AO221X1_HVT
   178       3168      1093 ( 34.5%)       1966       735 ( 37.4%)  AND2X1_HVT
   119       2184      1021 ( 46.7%)       1664       805 ( 48.4%)  OAI22X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2    5253075   5253075 (100.0%)    5253075   5253075 (100.0%)  NBUFFX16_HVT
    35    5177175   5177175 (100.0%)    5177175   5177175 (100.0%)  DELLN3X2_HVT
    11    5157455   5157455 (100.0%)    5157455   5157455 (100.0%)  NBUFFX32_HVT
   381      13802     13299 ( 96.4%)      12570     12266 ( 97.6%)  SDFFARX1_HVT
    20        400       362 ( 90.5%)        368       336 ( 91.3%)  DFFARX1_HVT
    83       2091      1779 ( 85.1%)       1875      1562 ( 83.3%)  DELLN1X2_HVT
    10        199       158 ( 79.4%)        135       116 ( 85.9%)  CGLPPRX2_HVT
    23        855       614 ( 71.8%)        790       603 ( 76.3%)  NBUFFX8_HVT
     9        238       171 ( 71.8%)        222       165 ( 74.3%)  INVX8_HVT
     2         40        27 ( 67.5%)         32        25 ( 78.1%)  XNOR3X1_HVT

The following references failed all attempts:
    35    5177175   5177175 (100.0%)    5177175   5177175 (100.0%)  DELLN3X2_HVT
     2    5253075   5253075 (100.0%)    5253075   5253075 (100.0%)  NBUFFX16_HVT
    11    5157455   5157455 (100.0%)    5157455   5157455 (100.0%)  NBUFFX32_HVT

Site legality survey for reference DELLN3X2_HVT (case 0) in row unit_row_155:
With orientation SOUTH:
(532.000,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.152,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.304,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(532.456,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.608,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.760,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.912,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(533.064,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(533.216,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1928
(533.368,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(533.520,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(533.672,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1930
(533.824,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(533.976,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.128,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.280,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.432,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.584,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.736,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(534.888,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.040,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.192,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.344,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(535.496,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.648,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.800,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(535.952,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.104,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.256,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.408,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.560,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(536.712,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(536.864,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.016,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.168,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.320,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.472,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.624,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.776,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.928,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.080,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.232,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.384,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(538.536,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.688,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.840,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.992,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(539.144,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(539.296,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1930
(539.448,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(539.600,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(539.752,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(539.904,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.056,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.208,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.360,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.512,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.664,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.816,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.968,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.120,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.272,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.424,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.576,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.728,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.880,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.032,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(542.184,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.336,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.488,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.640,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.792,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.944,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1931
(543.096,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(543.248,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(543.400,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1933
(543.552,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(543.704,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(543.856,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.008,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.160,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.312,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.464,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.616,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.768,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.920,257.488): Cell violates a pnet.
 Pin/shape VSS fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(545.072,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(545.224,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(545.376,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(545.528,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(545.680,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(545.832,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(545.984,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(546.136,257.488): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(546.288,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.440,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.592,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.744,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.896,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(547.048,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
With orientation FLIP_SOUTH:
(532.000,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.152,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.304,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.456,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.608,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.760,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(532.912,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72144
(533.064,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1928
(533.216,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1928
(533.368,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(533.520,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(533.672,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(533.824,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(533.976,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.128,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(534.280,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(534.432,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(534.584,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.736,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(534.888,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(535.040,257.488): Cell violates a pnet.
 Pin/shape RB_50 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.192,257.488): Cell violates a pnet.
 Pin/shape RB_50 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.344,257.488): Cell violates a pnet.
 Pin/shape RB_50 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20827
(535.496,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(535.648,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(535.800,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(535.952,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.104,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.256,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.408,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1929
(536.560,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(536.712,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(536.864,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.016,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.168,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.320,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.472,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.624,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.776,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(537.928,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.080,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.232,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.384,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.536,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.688,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.840,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(538.992,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72145
(539.144,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1930
(539.296,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1930
(539.448,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(539.600,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(539.752,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(539.904,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.056,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.208,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.360,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.512,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.664,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.816,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(540.968,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.120,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.272,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.424,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.576,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.728,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(541.880,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.032,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.184,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.336,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.488,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.640,257.488): Cell violates a pnet.
 Pin/shape RB_57 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72146
(542.792,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1931
(542.944,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1931
(543.096,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(543.248,257.488): Cell violates a pnet.
 Pin/shape RB_48 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(543.400,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(543.552,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(543.704,257.488): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(543.856,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.008,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.160,257.488): Cell violates a pnet.
 Pin/shape RB_49 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.312,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.464,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.616,257.488): Cell violates a pnet.
 Pin/shape RB_55 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(544.768,257.488): Cell violates a pnet.
 Pin/shape RB_50 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(544.920,257.488): Cell violates a pnet.
 Pin/shape RB_50 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(545.072,257.488): Cell violates a pnet.
 Pin/shape RB_50 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_20828
(545.224,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(545.376,257.488): Cell violates a pnet.
 Pin/shape RB_54 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(545.528,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(545.680,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(545.832,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(545.984,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(546.136,257.488): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_1932
(546.288,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.440,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.592,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.744,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(546.896,257.488): Cell violates a pnet.
 Pin/shape RB_58 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147
(547.048,257.488): Cell violates a pnet.
 Pin/shape RB_56 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_72147

Site legality survey for reference NBUFFX16_HVT (case 0) in row unit_row_295:
With orientation SOUTH:
(896.800,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(896.952,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.104,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.256,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.408,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.560,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.712,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.864,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.016,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.168,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.320,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.472,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.624,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.776,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.928,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(899.080,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(899.232,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2724
(899.384,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.536,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.688,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.840,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.992,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.144,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.296,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.448,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.600,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.752,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.904,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.056,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.208,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.360,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.512,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.664,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.816,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.968,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.120,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.272,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.424,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.576,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.728,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.880,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2733
(903.032,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.184,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.336,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.488,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.640,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.792,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.944,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.096,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.248,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.400,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.552,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.704,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.856,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.008,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.160,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.312,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.464,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.616,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.768,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.920,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(906.072,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(906.224,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.376,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.528,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.680,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.832,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.984,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.136,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.288,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.440,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.592,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.744,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.896,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.048,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.200,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.352,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.504,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.656,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.808,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.960,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2751
(909.112,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.264,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.416,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.568,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.720,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.872,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.024,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.176,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.328,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.480,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.632,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.784,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.936,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.088,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.240,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.392,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.544,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.696,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.848,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
With orientation FLIP_SOUTH:
(896.800,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(896.952,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.104,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.256,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.408,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.560,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.712,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(897.864,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.016,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.168,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.320,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.472,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.624,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.776,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(898.928,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(899.080,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83810
(899.232,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2733
(899.384,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.536,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.688,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.840,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(899.992,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.144,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.296,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.448,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.600,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.752,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(900.904,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.056,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.208,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.360,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.512,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.664,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.816,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(901.968,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.120,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.272,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.424,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.576,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.728,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83811
(902.880,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.032,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.184,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.336,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.488,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.640,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.792,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(903.944,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.096,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.248,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.400,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.552,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.704,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(904.856,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.008,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.160,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_26697
(905.312,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.464,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.616,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.768,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(905.920,491.568): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2742
(906.072,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.224,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.376,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.528,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.680,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.832,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(906.984,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.136,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.288,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.440,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.592,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.744,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(907.896,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.048,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.200,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.352,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.504,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.656,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.808,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83812
(908.960,491.568): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2760
(909.112,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.264,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.416,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.568,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.720,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(909.872,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.024,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.176,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.328,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.480,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.632,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.784,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(910.936,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.088,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.240,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.392,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.544,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.696,491.568): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813
(911.848,491.568): Cell violates a pnet.
 Pin/shape RB_24 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_83813

Site legality survey for reference NBUFFX32_HVT (case 0) in row unit_row_942:
With orientation NORTH:
(623.200,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.352,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.504,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.656,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.808,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.960,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.112,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.264,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.416,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.568,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.720,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.872,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.024,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.176,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.328,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.480,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.632,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.784,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.936,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.088,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.240,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.392,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.544,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.696,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.848,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.000,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.152,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.304,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.456,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.608,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.760,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.912,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.064,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.216,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.368,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.520,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.672,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.824,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.976,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.128,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.280,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.432,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.584,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.736,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.888,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.040,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.192,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.344,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.496,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(630.648,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(630.800,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(630.952,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.104,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.256,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.408,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.560,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.712,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.864,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.016,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.168,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.320,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.472,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.624,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.776,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.928,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.080,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.232,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.384,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.536,1573.352): Cell violates a pnet.
 Pin/shape A fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.688,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(633.840,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(633.992,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.144,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.296,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.448,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.600,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.752,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.904,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.056,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.208,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.360,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.512,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.664,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.816,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.968,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.120,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.272,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.424,1573.352): Cell violates a pnet.
 Pin/shape RB_42 fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.576,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(636.728,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(636.880,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.032,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.184,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.336,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.488,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.640,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.792,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.944,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(638.096,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(638.248,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
With orientation FLIP_NORTH:
(623.200,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54811
(623.352,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.504,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.656,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.808,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(623.960,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2074
(624.112,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.264,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.416,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.568,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.720,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(624.872,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.024,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.176,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.328,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.480,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.632,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.784,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(625.936,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.088,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.240,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.392,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.544,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.696,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139679
(626.848,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2083
(627.000,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.152,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.304,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.456,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.608,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.760,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(627.912,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.064,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.216,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.368,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.520,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.672,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.824,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(628.976,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.128,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.280,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.432,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.584,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.736,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(629.888,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.040,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.192,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.344,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139680
(630.496,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2092
(630.648,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(630.800,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(630.952,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.104,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.256,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.408,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.560,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.712,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(631.864,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.016,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.168,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.320,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.472,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.624,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.776,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(632.928,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_54812
(633.080,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.232,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.384,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.536,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.688,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2101
(633.840,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(633.992,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.144,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.296,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.448,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.600,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.752,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(634.904,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.056,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.208,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.360,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.512,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.664,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.816,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(635.968,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.120,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.272,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.424,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139681
(636.576,1573.352): Cell violates a pnet.
 Pin/shape Y fails Access Check on layer(s) M2
 Route shape PATH_13_2110
(636.728,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(636.880,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.032,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.184,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.336,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.488,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.640,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.792,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(637.944,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(638.096,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682
(638.248,1573.352): Cell violates a pnet.
 Pin/shape Y fails Parallel Check on layer(s) M1
 Route shape VIA_SA_139682

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

Warning: There were 48 cells for which the legalizer could not find a legal placement:
 ZBUF_97_inst_3232
 ZBUF_150_inst_3233
 ZBUF_69_inst_3297
 HFSBUF_148_1255
 HFSBUF_138_1259
 ZBUF_219_inst_3302
 ZBUF_71_inst_3312
 ZBUF_124_inst_3314
 ZBUF_185_inst_3317
 HFSBUF_5118_1497
...
number of cells aggregated:        2887 (39332 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.216 um ( 0.13 row height)
rms weighted cell displacement:   0.216 um ( 0.13 row height)
max cell displacement:            2.432 um ( 1.45 row height)
avg cell displacement:            0.047 um ( 0.03 row height)
avg weighted cell displacement:   0.047 um ( 0.03 row height)
number of cells moved:              196
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: UFSM/ctmi_2980 (AO222X1_HVT)
  Input location: (709.08,777.48)
  Legal location: (711.512,777.48)
  Displacement:   2.432 um ( 1.45 row height)
Cell: ctmi_2371 (AO222X1_HVT)
  Input location: (884.184,700.568)
  Legal location: (886.616,700.568)
  Displacement:   2.432 um ( 1.45 row height)
Cell: ctmi_2456 (AO222X1_HVT)
  Input location: (886.616,1197.15)
  Legal location: (884.336,1197.15)
  Displacement:   2.280 um ( 1.36 row height)
Cell: HFSBUF_6450_1731 (NBUFFX8_HVT)
  Input location: (818.216,951.368)
  Legal location: (815.936,951.368)
  Displacement:   2.280 um ( 1.36 row height)
Cell: ctmi_2507 (AO222X1_HVT)
  Input location: (870.048,700.568)
  Legal location: (868.072,700.568)
  Displacement:   1.976 um ( 1.18 row height)
Cell: HFSBUF_6897_1752 (DELLN1X2_HVT)
  Input location: (283.706,1448.13)
  Legal location: (281.808,1447.95)
  Displacement:   1.907 um ( 1.14 row height)
Cell: UFSM/ctmi_2908 (AND3X2_HVT)
  Input location: (734.16,774.136)
  Legal location: (732.336,774.136)
  Displacement:   1.824 um ( 1.09 row height)
Cell: ZBUF_2_inst_3594 (NBUFFX2_HVT)
  Input location: (1136.96,739.024)
  Legal location: (1135.14,739.024)
  Displacement:   1.824 um ( 1.09 row height)
Cell: ZBUF_6_inst_3587 (NBUFFX4_HVT)
  Input location: (286.672,1447.95)
  Legal location: (284.848,1447.95)
  Displacement:   1.824 um ( 1.09 row height)
Cell: ZBUF_158_inst_3606 (NBUFFX2_HVT)
  Input location: (740.544,760.76)
  Legal location: (740.696,759.088)
  Displacement:   1.679 um ( 1.00 row height)

Warning: Some cells could not be placed.
Warning: Perform NDM update as "place.legalize.always_continue" is set to true
Warning: Flow step returns Error: fc/final_place_and_opto/upsLegal/LGL3 (FLW-2543)
Error: Flow status set to Error by step: fc/final_place_and_opto/upsLegal/LGL3 (FLW-1762)
Compile-fusion command failed                  CPU:  1155 s (  0.32 hr )  ELAPSE:   907 s (  0.25 hr )  MEM-PEAK:  1763 MB

Warning: Flow step returns Error: fc/final_place_and_opto/upsLegal (FLW-2543)
Error: Flow status set to Error by step: fc/final_place_and_opto/upsLegal (FLW-1762)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 14 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2543  WARNING   Warning: Flow step returns Error: fc/final_place_and_opto/up... (MSG-3032)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     2     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     8     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     1     1  0 CSTR-013  WARNING   Warning: Removed cell 'UFSM/clock_gate_UBIST/BIST_MEM_ODATA_... (MSG-3032)
Information:     5     5  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    12    12  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    83    50  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     2     2  0 FLW-1762  ERROR     Error: Flow status set to Error by step: fc/final_place_and_... (MSG-3032)
Information:   136    95  2       14  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 95 error&warning MSGs observed during fusion (MSG-3103)
Warning: Incomplete compile_fusion / final_opto / Legalization (1) (FLW-8004)
Warning: Incomplete compile_fusion / final_opto (FLW-8004)
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2024-12-12 15:44:52 / Session: 0.25 hr / Command: 0.23 hr / Memory: 1764 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
Information: script '/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl'
                stopped at line 661 due to error. (CMD-081)
Extended error info:
0
    while executing
"compile_fusion -to final_opto  "
    (file "/mnt/home/soc17/soc/soc_proj/memctrl_bist/pnr/memctrl/run_fc.tcl" line 661)
 -- End Extended Error Info
fc_shell> start_gui
Load ICV ICCII menu file: /home/eda/synopsys/icvalidator/T-2022.03/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2452

fc_shell> quit
Maximum memory usage for this session: 1763.78 MB
Maximum memory usage for this session including child processes: 1763.78 MB
CPU usage for this session:   1195 seconds (  0.33 hours)
Elapsed time for this session:    987 seconds (  0.27 hours)
Thank you for using Fusion Compiler.

