xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_VCOMP.vhd,
Block_Ram_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../Etch-a-Sketch.srcs/sources_1/ip/Block_Ram/Block_Ram_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
