# has CNT_MODE
block/CHANNEL:
  description: no description available.
  items:
    - name: CR
      description: Control Register.
      byte_offset: 0
      fieldset: CR
    - name: CMP
      description: no description available.
      array:
        len: 2
        stride: 4
      byte_offset: 4
    - name: RLD
      description: Reload register.
      byte_offset: 12
    - name: CNTUPTVAL
      description: Counter update value register.
      byte_offset: 16
    - name: CAPPOS
      description: Capture rising edge register.
      byte_offset: 32
    - name: CAPNEG
      description: Capture falling edge register.
      byte_offset: 36
    - name: CAPPRD
      description: PWM period measure register.
      byte_offset: 40
    - name: CAPDTY
      description: PWM duty cycle measure register.
      byte_offset: 44
    - name: CNT
      description: Counter.
      byte_offset: 48
block/TMR:
  description: GPTMR0.
  items:
    - name: CHANNEL
      description: no description available.
      array:
        len: 4
        stride: 64
      byte_offset: 0
      block: CHANNEL
    - name: SR
      description: Status register.
      byte_offset: 512
      fieldset: SR
    - name: IRQEN
      description: Interrupt request enable register.
      byte_offset: 516
      fieldset: IRQEN
    - name: GCR
      description: Global control register.
      byte_offset: 520
      fieldset: GCR
fieldset/CR:
  description: Control Register.
  fields:
    - name: CAPMODE
      description: "This bitfield define the input capture mode 100: width measure mode, timer will calculate the input signal period and duty cycle 011: capture at both rising edge and falling edge 010: capture at falling edge 001: capture at rising edge 000: No capture."
      bit_offset: 0
      bit_size: 3
      enum: CAPMODE
    - name: DBGPAUSE
      description: 1- counter will pause if chip is in debug mode.
      bit_offset: 3
      bit_size: 1
    - name: SWSYNCIEN
      description: 1- enable software sync. When this bit is set, counter will reset to RLD when swsynct bit is set.
      bit_offset: 4
      bit_size: 1
    - name: DMAEN
      description: 1- enable dma.
      bit_offset: 5
      bit_size: 1
    - name: DMASEL
      description: "select one of DMA request: 00- CMP0 flag 01- CMP1 flag 10- Input signal toggle captured 11- RLD flag, counter reload;."
      bit_offset: 6
      bit_size: 2
      enum: DMASEL
    - name: CMPEN
      description: 1- Enable the channel output compare function. The output signal can be generated per comparator (CMPx) settings.
      bit_offset: 8
      bit_size: 1
    - name: CMPINIT
      description: Output compare initial poliarity 1- The channel output initial level is high 0- The channel output initial level is low User should set this bit before set CMPEN to 1.
      bit_offset: 9
      bit_size: 1
    - name: CEN
      description: 1- counter enable.
      bit_offset: 10
      bit_size: 1
    - name: SYNCIREN
      description: 1- SYNCI is valid on its rising edge.
      bit_offset: 11
      bit_size: 1
    - name: SYNCIFEN
      description: 1- SYNCI is valid on its falling edge.
      bit_offset: 12
      bit_size: 1
    - name: SYNCFLW
      description: 1- enable this channel to reset counter to reload(RLD) together with its previous channel. This bit is not valid for channel 0.
      bit_offset: 13
      bit_size: 1
    - name: CNTRST
      description: 1- reset counter.
      bit_offset: 14
      bit_size: 1
    - name: MONITOR_EN
      description: set to monitor input signal period or high level time. When this bit is set, if detected period less than val_0 or more than val_1, will set related irq_sts * only can be used when trig_mode is selected as measure mode(100) * the time may not correct after reload, so monitor is disabled after reload point, and enabled again after two continul posedge. if no posedge after reload for more than val_1, will also assert irq_capt.
      bit_offset: 15
      bit_size: 1
    - name: MONITOR_SEL
      description: set to monitor input signal high level time(chan_meas_high) clr to monitor input signal period(chan_meas_prd).
      bit_offset: 16
      bit_size: 1
    - name: OPMODE
      description: "0: round mode 1: one-shot mode, timer will stopped at reload point. NOTE: reload irq will be always set at one-shot mode at end."
      bit_offset: 17
      bit_size: 1
    - name: CNT_MODE
      description: "0: internal counting mode, timer increase each gptmr clock cycle. 1: external counting mode, timer increase at each input signal posedge, reload/compare feature can still work but change at input signal posedge."
      bit_offset: 18
      bit_size: 1
    - name: CNTUPT
      description: 1- update counter to new value as CNTUPTVAL This bit will be auto cleared after 1 cycle.
      bit_offset: 31
      bit_size: 1
fieldset/GCR:
  description: Global control register.
  fields:
    - name: SWSYNCT
      description: set this bitfield to trigger software counter sync event.
      bit_offset: 0
      bit_size: 4
fieldset/IRQEN:
  description: Interrupt request enable register.
  fields:
    - name: CHRLDEN
      description: 1- generate interrupt request when ch0rldf flag is set.
      bit_offset: 0
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CHCAPEN
      description: 1- generate interrupt request when ch0capf flag is set.
      bit_offset: 1
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CHCMP0EN
      description: 1- generate interrupt request when ch0cmp0f flag is set.
      bit_offset: 2
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CHCMP1EN
      description: 1- generate interrupt request when ch0cmp1f flag is set.
      bit_offset: 3
      bit_size: 1
      array:
        len: 4
        stride: 4
fieldset/SR:
  description: Status register.
  fields:
    - name: CHRLDF
      description: channel 1 counter reload flag.
      bit_offset: 0
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CHCAPF
      description: channel 1 capture flag, the flag will be set at the valid capture edge per CAPMODE setting. If the capture channel is set to measure mode, the flag will be set at rising edge.
      bit_offset: 1
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CHCMP0F
      description: channel 1 compare value 1 match flag.
      bit_offset: 2
      bit_size: 1
      array:
        len: 4
        stride: 4
    - name: CHCMP1F
      description: channel 1 compare value 1 match flag.
      bit_offset: 3
      bit_size: 1
      array:
        len: 4
        stride: 4
enum/CAPMODE:
  bit_size: 3
  description: capture mode
  variants:
    - name: NOCAP
      description: No capture.
      value: 0
    - name: RISING
      description: Capture at rising edge.
      value: 1
    - name: FALLING
      description: Capture at falling edge.
      value: 2
    - name: BOTH
      description: Capture at both rising and falling edge.
      value: 3
    - name: MEASURE_PWM
      description: Width measure mode, timer will calculate the input signal period and duty cycle.
      value: 4
enum/DMASEL:
  bit_size: 2
  description: select one of DMA request
  variants:
    - name: CMP0
      description: CMP0 flag
      value: 0
    - name: CMP1
      description: CMP1 flag
      value: 1
    - name: CAPF
      description: Input signal toggle captured, when CAPF = 1
      value: 2
    - name: RLD
      description: RLD flag, counter reload;
      value: 3
