{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729602549492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729602549497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 15:09:09 2024 " "Processing started: Tue Oct 22 15:09:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729602549497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602549497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fonction1_Vitesse_anememtre -c Fonction1_Vitesse_anememtre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fonction1_Vitesse_anememtre -c Fonction1_Vitesse_anememtre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602549497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729602550015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729602550015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-arch " "Found design unit 1: diviseur-arch" {  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558419 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcule_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcule_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcule_freq-arch " "Found design unit 1: calcule_freq-arch" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558423 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcule_freq " "Found entity 1: calcule_freq" {  } { { "calcule_freq.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/calcule_freq.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_map_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file port_map_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_map_anem-arch " "Found design unit 1: port_map_anem-arch" {  } { { "port_map_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558428 ""} { "Info" "ISGN_ENTITY_NAME" "1 port_map_anem " "Found entity 1: port_map_anem" {  } { { "port_map_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_data_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_data_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_data_anem-arch " "Found design unit 1: gestion_data_anem-arch" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558433 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_data_anem " "Found entity 1: gestion_data_anem" {  } { { "gestion_data_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemo_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file anemo_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 anemo_block " "Found entity 1: anemo_block" {  } { { "anemo_block.bdf" "" { Schematic "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/anemo_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558437 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Fonction1_Vitesse_anememtre.vhd " "Can't analyze file -- file output_files/Fonction1_Vitesse_anememtre.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1729602558442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/avalon_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/avalon_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_anem-arch " "Found design unit 1: avalon_anem-arch" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558445 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_anem " "Found entity 1: avalon_anem" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729602558445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_anem " "Elaborating entity \"avalon_anem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729602558483 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon_anem.vhd(60) " "VHDL Process Statement warning at avalon_anem.vhd(60): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729602558485 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[0\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[1\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[2\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[3\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[4\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[5\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[6\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[7\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[8\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[9\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[10\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[11\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558486 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[12\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[13\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[14\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[15\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[16\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[17\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[18\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[19\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[20\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[21\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[22\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[23\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[24\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[25\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[26\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[27\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[28\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[29\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[30\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558487 "|avalon_anem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon_anem.vhd(60) " "Inferred latch for \"readdata\[31\]\" at avalon_anem.vhd(60)" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602558488 "|avalon_anem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_map_anem port_map_anem:U3 " "Elaborating entity \"port_map_anem\" for hierarchy \"port_map_anem:U3\"" {  } { { "output_files/avalon_anem.vhd" "U3" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602558496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur port_map_anem:U3\|diviseur:U1 " "Elaborating entity \"diviseur\" for hierarchy \"port_map_anem:U3\|diviseur:U1\"" {  } { { "port_map_anem.vhd" "U1" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602558498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcule_freq port_map_anem:U3\|calcule_freq:U2 " "Elaborating entity \"calcule_freq\" for hierarchy \"port_map_anem:U3\|calcule_freq:U2\"" {  } { { "port_map_anem.vhd" "U2" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602558500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_data_anem port_map_anem:U3\|gestion_data_anem:U3 " "Elaborating entity \"gestion_data_anem\" for hierarchy \"port_map_anem:U3\|gestion_data_anem:U3\"" {  } { { "port_map_anem.vhd" "U3" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/port_map_anem.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602558502 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Pin \"readdata\[8\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Pin \"readdata\[10\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Pin \"readdata\[11\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Pin \"readdata\[12\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Pin \"readdata\[13\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Pin \"readdata\[14\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Pin \"readdata\[15\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Pin \"readdata\[16\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Pin \"readdata\[17\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Pin \"readdata\[18\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Pin \"readdata\[19\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Pin \"readdata\[20\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Pin \"readdata\[21\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Pin \"readdata\[22\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Pin \"readdata\[23\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Pin \"readdata\[24\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Pin \"readdata\[25\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Pin \"readdata\[26\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Pin \"readdata\[27\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Pin \"readdata\[28\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Pin \"readdata\[29\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Pin \"readdata\[30\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Pin \"readdata\[31\]\" is stuck at GND" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729602558891 "|avalon_anem|readdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729602558891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729602558947 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "port_map_anem:U3\|diviseur:U1\|compteur\[31\] Low " "Register port_map_anem:U3\|diviseur:U1\|compteur\[31\] will power up to Low" {  } { { "diviseur.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/diviseur.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1729602559038 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1729602559038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729602559348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729602559348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "No output dependent on input pin \"writedata\[3\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "No output dependent on input pin \"writedata\[4\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "No output dependent on input pin \"writedata\[5\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "No output dependent on input pin \"writedata\[6\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "No output dependent on input pin \"writedata\[7\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "No output dependent on input pin \"writedata\[8\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "No output dependent on input pin \"writedata\[9\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "No output dependent on input pin \"writedata\[10\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "No output dependent on input pin \"writedata\[11\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "No output dependent on input pin \"writedata\[12\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "No output dependent on input pin \"writedata\[13\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "No output dependent on input pin \"writedata\[14\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "No output dependent on input pin \"writedata\[15\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "No output dependent on input pin \"writedata\[16\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "No output dependent on input pin \"writedata\[17\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "No output dependent on input pin \"writedata\[18\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "No output dependent on input pin \"writedata\[19\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "No output dependent on input pin \"writedata\[20\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "No output dependent on input pin \"writedata\[21\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "No output dependent on input pin \"writedata\[22\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "No output dependent on input pin \"writedata\[23\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "No output dependent on input pin \"writedata\[24\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "No output dependent on input pin \"writedata\[25\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "No output dependent on input pin \"writedata\[26\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "No output dependent on input pin \"writedata\[27\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "No output dependent on input pin \"writedata\[28\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "No output dependent on input pin \"writedata\[29\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "No output dependent on input pin \"writedata\[30\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "No output dependent on input pin \"writedata\[31\]\"" {  } { { "output_files/avalon_anem.vhd" "" { Text "C:/Users/redat/Desktop/SOPC/Fonction1_Vitesse_anem/output_files/avalon_anem.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729602559522 "|avalon_anem|writedata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729602559522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729602559522 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729602559522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729602559522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729602559522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729602559540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 15:09:19 2024 " "Processing ended: Tue Oct 22 15:09:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729602559540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729602559540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729602559540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729602559540 ""}
