issue_id: JTAG-RISCV-003
title: PLIC ì´ˆê¸°í™” ì¤‘ Core0 Hang - CVD Attach ì‹œ ë³µêµ¬ë¨
category: RISC-V Debug
tags: [hang, bus-starvation, plic, multi-core, clock-gating, sram-access]
chipsets: [RISC-V multi-core (custom), FPGA validation environment]
severity: critical
cvd_version: 5.0+
customer: NXP (FPGA validation)
status: unresolved
ai_solvable: false
escalation_required: hw-team
last_updated: 2025-01-29
related_issues: [JTAG-RISCV-001, JTAG-RISCV-002]

### ğŸ“„ JTAG-RISCV-003: PLIC ì´ˆê¸°í™” ì¤‘ Core0 Hang - CVD Attach ì‹œ ë³µêµ¬ë¨

## ì¦ìƒ

- **ì‹œë‚˜ë¦¬ì˜¤**:
    1. System boot ë˜ëŠ” PLIC (Platform-Level Interrupt Controller) ì´ˆê¸°í™” ì§„í–‰ ì¤‘
    2. Core0ì´ hang ë¨ (serial terminal ì¶œë ¥ ë©ˆì¶¤)
    3. CVDë¥¼ targetì— **ì´ë¯¸ ì—°ê²°ëœ ìƒíƒœ**ì—ì„œ `attach` ì‹¤í–‰
    4. **Core0ì´ ë‹¤ì‹œ ë™ì‘** (hang ìƒíƒœì—ì„œ ë³µêµ¬ë¨)
- **ìœ ì € ë¶„ì„**:
    - Core1-15ê°€ SRAMì„ ê³„ì† ì½ëŠ” ë™ì•ˆ Core0ì´ SRAM ì ‘ê·¼ ë¶ˆê°€ (bus starvation)
    - Core0ì˜ Program Counterê°€ ë©ˆì¶° ìˆìŒ (instruction fetch ì‹¤íŒ¨)
    - CVD attach ì‹œ ì¼ì‹œì ìœ¼ë¡œ starvation ìƒí™©ì´ í•´ì†Œë¨ (ì›ì¸ ë¶ˆëª…)
- **ê¸°ì¡´ ìœ ì‚¬ ì‚¬ë¡€** (ê³¼ê±° ì •ë³´):
    - JTAG clockìœ¼ë¡œ ì¸í•´ hang ìƒíƒœê°€ í•´ì†Œë˜ì—ˆë‹¤ëŠ” ì‚¬ë¡€ ì¡´ì¬
    - êµ¬ì²´ì  ë©”ì»¤ë‹ˆì¦˜ì€ ë¶ˆëª…í™•

## í™˜ê²½ ì¡°ê±´

- **SoC êµ¬ì¡°**:
    - FPGA ê¸°ë°˜ ê²€ì¦ í™˜ê²½
    - Multi-core RISC-V (16 cores: Core0~15)
    - Shared SRAM (interconnect êµ¬ì¡° ë¯¸ìƒ)
    - PLIC í¬í•¨
- **ì¬í˜„ ì¡°ê±´**:
    - PLIC ì´ˆê¸°í™” ì¤‘ ë°œìƒ (ì •í™•í•œ ì½”ë“œ ìœ„ì¹˜ ë¯¸ìƒ)
    - Core1-15ê°€ SRAM intensive ì‘ì—… ìˆ˜í–‰ ì¤‘
    - Core0ì´ SRAM ì ‘ê·¼ ì‹œë„ â†’ ì ‘ê·¼ ì‹¤íŒ¨ â†’ hang
- **ë””ë²„ê±°**: CVD-RISC-V 5.0+
- **CVD ì—°ê²° ìƒíƒœ**: ì´ë¯¸ targetì— ì—°ê²°ë˜ì–´ ìˆìŒ (background)

## ì§„ë‹¨ ì ˆì°¨ (Troubleshooting Tree)

ì´ ì´ìŠˆëŠ” **HW ì„¤ê³„ ë ˆë²¨ (bus arbitration/clock gating)**ì˜ ë¬¸ì œì¼ ê°€ëŠ¥ì„±ì´ ë†’ìŠµë‹ˆë‹¤.

### Step 1: CVDì˜ Side-effect ìµœì†Œí™” í…ŒìŠ¤íŠ¸

**ëª©ì **: CVD attachê°€ ì•„ë‹Œ ë‹¤ë¥¸ ë°©ë²•ìœ¼ë¡œ ë³µêµ¬ ê°€ëŠ¥í•œì§€ í™•ì¸

**ì‹œë„ 1 - `prepare` ëª…ë ¹ì–´ ì‚¬ìš©**:

```
# attach ëŒ€ì‹  prepare ì‚¬ìš©
# prepareëŠ” coreì— ì§ì ‘ ì ‘ê·¼í•˜ì§€ ì•Šê³  DAP debug registerë§Œ ì½ìŒ
prepare

```

**ê²€ì¦**:

- Serial terminalì—ì„œ Core0 ìƒíƒœ ëª¨ë‹ˆí„°ë§
- Core0ì´ ë‹¤ì‹œ ë™ì‘í•˜ëŠ”ì§€ í™•ì¸

**ê²°ê³¼ íŒë‹¨**:

- âœ… `prepare`ë¡œ ë³µêµ¬ë¨ â†’ CVDì˜ debug register ì½ê¸°ê°€ trigger (Step 2ë¡œ)
- âŒ `prepare`ë¡œ ë³µêµ¬ ì•ˆ ë¨ â†’ `attach` íŠ¹ìœ ì˜ ë™ì‘ì´ trigger (Step 3ìœ¼ë¡œ)

---

**ì‹œë„ 2 - Core1-15 ìˆ˜ë™ Halt**:

```
# CVD attach ì—†ì´ Core1-15ë¥¼ ë¨¼ì € ë©ˆì¶°ë³´ê¸°
# (ì™¸ë¶€ JTAG ë„êµ¬ ë˜ëŠ” ë‹¤ë¥¸ ë°©ë²• ì‚¬ìš©)
# Core0 ë™ì‘ í™•ì¸

```

**ê²°ê³¼ íŒë‹¨**:

- âœ… Core1-15 halt ì‹œ Core0 ì •ìƒ ë™ì‘ â†’ **Bus starvation í™•ì •** (Step 4ë¡œ)
- âŒ ì—¬ì „íˆ hang â†’ Clock gating ë˜ëŠ” ë‹¤ë¥¸ ì›ì¸ (Step 5ë¡œ)

---

### Step 2: Debug Register ì½ê¸° Side-effect ë¶„ì„

**ê°€ì„¤**: CVDê°€ íŠ¹ì • ë ˆì§€ìŠ¤í„°ë¥¼ ì½ìœ¼ë©´ì„œ clock/bus ìƒíƒœ ë³€ê²½

**CVD attach ì‹œ ìë™ ì‹¤í–‰ë˜ëŠ” ë™ì‘**:

1. Core status register ì½ê¸°
2. Breakpoint register ì½ê¸°
3. Debug module ì´ˆê¸°í™”

**í™•ì¸ ì‚¬í•­**:

- CVD configuration file (`.cfg`) ë˜ëŠ” startup macro í™•ì¸
- íŠ¹ì • CSR (Control and Status Register) ì½ê¸° ì‹œ side-effect ì¡´ì¬ ì—¬ë¶€

**SoC ë§¤ë‰´ì–¼ í™•ì¸**:

- Debug moduleì˜ register accessê°€ clock gatingì— ì˜í–¥ì„ ì£¼ëŠ”ì§€?
- Power management registerì™€ debug moduleì˜ ê´€ê³„?

---

### Step 3: JTAG Clock Activity ë¶„ì„

**ê°€ì„¤**: JTAG clock ìì²´ê°€ SoC ë‚´ë¶€ clock gatingì„ í•´ì œ

**ê³¼ê±° ìœ ì‚¬ ì‚¬ë¡€**:

- "JTAG clockìœ¼ë¡œ ì¸í•´ hang í•´ì†Œ" ì‚¬ë¡€ ì¡´ì¬
- ë©”ì»¤ë‹ˆì¦˜: ì¼ë¶€ SoCëŠ” JTAG activityë¥¼ ê°ì§€í•˜ë©´ debug power domain í™œì„±í™”

**í™•ì¸ ë°©ë²•**:

```
# CVDì—ì„œ JTAG clock frequency í™•ì¸
info jtag

# ë‚®ì€ frequencyë¡œ ë³€ê²½ í›„ ì¬ì‹œë„
jtag_frequency 1000000  # 1MHzë¡œ ë‚®ì¶¤

```

**ë˜ëŠ” ì™¸ë¶€ JTAG ë„êµ¬ë¡œ**:

- OpenOCD, J-Link ë“±ìœ¼ë¡œ ë™ì¼í•œ ìƒí™©ì—ì„œ JTAG clockë§Œ í™œì„±í™”
- Core0 ë³µêµ¬ ì—¬ë¶€ í™•ì¸

---

### Step 4: Bus Starvation Root Cause ë¶„ì„

**í™•ì • ì¦ê±°**: Core1-15 halt ì‹œ Core0 ì •ìƒ ë™ì‘

**ìˆ˜ì§‘í•  ì •ë³´**:

1. **SRAM Interconnect êµ¬ì¡°**:
    - Single-port? Multi-port?
    - AXI/AHB bus matrix + arbitration policy?
    - ìš°ì„ ìˆœìœ„ ì„¤ì • ê°€ëŠ¥ ì—¬ë¶€?
2. **Bus Monitor ë¡œê·¸**:
    - Bus transaction analyzerë¡œ ë‹¤ìŒ í™•ì¸:
        - Core0ì˜ memory requestê°€ ì‹¤ì œë¡œ ë°œí–‰ë˜ëŠ”ì§€?
        - Requestê°€ arbitrationì—ì„œ ê³„ì† ë°€ë¦¬ëŠ”ì§€?
        - Core1-15ì˜ SRAM access íŒ¨í„´?
3. **SRAM Access Priority Register**:
    - SoCì— bus priority ì„¤ì • ë ˆì§€ìŠ¤í„° ì¡´ì¬ ì—¬ë¶€ í™•ì¸
    - Core0ì— ë†’ì€ ìš°ì„ ìˆœìœ„ ë¶€ì—¬ ê°€ëŠ¥í•œì§€?

**Workaround ì‹œë„**:

```c
// Boot codeì—ì„œ Core1-15ë¥¼ WFI ìƒíƒœë¡œ ìœ ì§€
// Core0ì´ PLIC ì´ˆê¸°í™” ì™„ë£Œí•œ í›„ Core1-15 í™œì„±í™”

// Core0 (main boot core)
void boot_sequence() {
    // 1. Core1-15ë¥¼ WFIë¡œ ì „í™˜
    for (int i = 1; i < 16; i++) {
        send_ipi(i, IPI_SLEEP);
    }

    // 2. PLIC ì´ˆê¸°í™”
    plic_init();

    // 3. Core1-15 ê¹¨ìš°ê¸°
    for (int i = 1; i < 16; i++) {
        send_ipi(i, IPI_WAKEUP);
    }
}

```

---

### Step 5: HW íŒ€ ì—ìŠ¤ì»¬ë ˆì´ì…˜

**ë¬¸ì œ ê°€ëŠ¥ì„±**: SoC integration ë²„ê·¸ ë˜ëŠ” ì„¤ê³„ ì œì•½

**ìˆ˜ì§‘í•  ì •ë³´**:

1. **ì¬í˜„ ì‹œë‚˜ë¦¬ì˜¤ ì •ë¦¬**:
    - Core0ì´ hangë˜ëŠ” ì •í™•í•œ ì½”ë“œ ìœ„ì¹˜ (PC address)
    - PLIC ì´ˆê¸°í™” ì¤‘ ì–´ë–¤ ë ˆì§€ìŠ¤í„° ì ‘ê·¼ ì‹œ hang?
    - Core1-15ê°€ ì‹¤í–‰ ì¤‘ì¸ ì½”ë“œ (SRAM access íŒ¨í„´)
2. **Serial Terminal ë¡œê·¸**:
    - Core0ì˜ ë§ˆì§€ë§‰ ì¶œë ¥ ë©”ì‹œì§€
    - Core1-15ì˜ ìƒíƒœ (ê°€ëŠ¥í•˜ë‹¤ë©´)
3. **CVD ë¡œê·¸**:

```
   set debug on
   # attach ì „í›„ ë¡œê·¸ ìˆ˜ì§‘
   attach

```

1. **Bus Monitor ë°ì´í„°**:
    - SRAM access request/grant íŒ¨í„´
    - Arbitration delay ì¸¡ì •
2. **SoC ì„¤ê³„ ë¬¸ì˜ì‚¬í•­**:
    - Bus arbitration policy (Round-robin? Priority-based?)
    - Core0ì— guaranteed bandwidth ìˆëŠ”ì§€?
    - JTAG/Debug moduleì´ power/clock domainì— ë¯¸ì¹˜ëŠ” ì˜í–¥?
    - PLIC ì´ˆê¸°í™” ì‹œ íŠ¹ë³„í•œ ì œì•½ì‚¬í•­?

**ë³´ê³  ëŒ€ìƒ**: HW ì„¤ê³„ íŒ€ + SoC Integration íŒ€

---

## ê·¼ë³¸ ì›ì¸ ë¶„ì„ (Root Cause Hypothesis)

### ê°€ì„¤ 1: Bus Starvation (ê°€ëŠ¥ì„± ê°€ì¥ ë†’ìŒ)

**ë©”ì»¤ë‹ˆì¦˜**:

```
1. Core1-15ê°€ SRAMì„ intensiveí•˜ê²Œ ì½ìŒ (tight loop or DMA)
   â†’ Bus arbiterê°€ ê³„ì† Core1-15ì— grant

2. Core0ì´ PLIC ì´ˆê¸°í™”ë¥¼ ìœ„í•´ SRAM ì ‘ê·¼ ì‹œë„
   â†’ Bus request ë°œí–‰
   â†’ Arbiterê°€ ê³„ì† deny (ë˜ëŠ” ì‹¬ê°í•œ ì§€ì—°)

3. Core0ì˜ instruction fetch pipeline stall
   â†’ Program Counter ì§„í–‰ ì•ˆ ë¨
   â†’ Serial terminal ì¶œë ¥ ë©ˆì¶¤ (hangìœ¼ë¡œ ë³´ì„)

4. CVD attach ì‹œ:
   - ì˜µì…˜ A: Debug moduleì´ íŠ¹ì • power domain í™œì„±í™”
              â†’ Bus arbitration policy ì¼ì‹œ ë³€ê²½?
   - ì˜µì…˜ B: Core status ì½ê¸° ê³¼ì •ì—ì„œ core pipeline flush
              â†’ Instruction fetch retry ì„±ê³µ?
   - ì˜µì…˜ C: JTAG clock activity â†’ Clock gating í•´ì œ
              â†’ ì¼ë¶€ blocked path ë³µêµ¬?

```

**ì¦ê±°**:

- ìœ ì € ë¶„ì„: "Core1-15 keep reading â†’ Core0 starved"
- Core1-15 ë©ˆì¶”ë©´ Core0 ì •ìƒ ë™ì‘ (ì¶”ì •)

---

### ê°€ì„¤ 2: Clock Gating + JTAG Activity

**ë©”ì»¤ë‹ˆì¦˜**:

```
1. PLIC ì´ˆê¸°í™” ì¤‘ íŠ¹ì • clock domainì´ gatedë¨
   â†’ Core0ì˜ ì¼ë¶€ íšŒë¡œ ë™ì‘ ì¤‘ë‹¨

2. CVD attach ì‹œ:
   - JTAG TAP í™œì„±í™” â†’ Debug power domain ON
   - Debug moduleì´ clock enable signal ë°œìƒ
   â†’ Gated clock ë³µêµ¬

3. Core0 ë‹¤ì‹œ ë™ì‘ ì‹œì‘

```

**ê³¼ê±° ì‚¬ë¡€ ì¦ê±°**:

- HW ìˆ˜ì„: "JTAG clockìœ¼ë¡œ ì¸í•´ í•´ì†Œëë‹¤ëŠ” ì‚¬ë¡€ ìˆìŒ"

**í™•ì¸ í•„ìš”**:

- SoCì˜ clock gating policy
- Debug moduleê³¼ clock controllerì˜ ê´€ê³„

---

### ê°€ì„¤ 3: Debug Register Read Side-effect

**ë©”ì»¤ë‹ˆì¦˜**:

```
1. Core0 hang ì‹œ debug status registerê°€ íŠ¹ì • ìƒíƒœë¡œ ê³ ì •
   (ì˜ˆ: "halted" ë¹„íŠ¸ê°€ ì‹¤ìˆ˜ë¡œ setë¨)

2. CVD attach ì‹œ:
   - Debug status register ì½ê¸°
   - ì½ê¸° ë™ì‘ ìì²´ê°€ register ìƒíƒœë¥¼ clear (HW bug)
   â†’ Core0 ë³µêµ¬

3. ì´ëŠ” SoC HW ë²„ê·¸ì— í•´ë‹¹

```

**í™•ì¸ ë°©ë²•**:

- CVDê°€ ì½ëŠ” ì •í™•í•œ register address ë¡œê¹…
- í•´ë‹¹ registerì˜ read side-effect í™•ì¸ (RTL ë˜ëŠ” ë§¤ë‰´ì–¼)

---

## CVDì˜ ì—­í•  ë¶„ì„

### CVD `attach` ëª…ë ¹ì–´ì˜ ë‚´ë¶€ ë™ì‘

```
attach

```

ì‹¤í–‰ ì‹œ CVDê°€ ìˆ˜í–‰í•˜ëŠ” ë™ì‘:

1. **Debug module access**:
    - DMCONTROL register ì½ê¸°/ì“°ê¸°
    - DMSTATUS register ì½ê¸°
2. **Core status í™•ì¸**:
    - ê° coreì˜ halt/running ìƒíƒœ polling
    - PC (Program Counter) ì½ê¸°
3. **Breakpoint register ì½ê¸°**:
    - Hardware breakpoint ì„¤ì • í™•ì¸
    - Trigger module ìƒíƒœ ì½ê¸°
4. **Side-effect ê°€ëŠ¥ì„±**:
    - ìœ„ ë ˆì§€ìŠ¤í„° ì ‘ê·¼ ì‹œ SoC ë‚´ë¶€ state machine ë³€í™”?
    - Clock gating, power management ì˜í–¥?

### CVD `prepare` ëª…ë ¹ì–´ì™€ì˜ ì°¨ì´

```
prepare

```

- **Coreì— ì§ì ‘ ì ‘ê·¼í•˜ì§€ ì•ŠìŒ**
- **DAP (Debug Access Port) debug registerë§Œ ì½ìŒ**
- Side-effect ìµœì†Œí™”

**ì§„ë‹¨ í™œìš©**:

- `prepare`ë¡œ ë³µêµ¬ë˜ë©´ â†’ DAP register ì½ê¸°ê°€ trigger
- `prepare`ë¡œ ë³µêµ¬ ì•ˆ ë˜ë©´ â†’ `attach`ì˜ core accessê°€ trigger

---

## í•´ê²° ë°©ë²•

### ì„ì‹œ í•´ê²°ì±… (Workaround)

### Option 1: Boot Sequence ìˆ˜ì •

```c
// Core0 main boot code
void main() {
    // 1. Core1-15ë¥¼ WFI ìƒíƒœë¡œ ìœ ì§€
    halt_secondary_cores();

    // 2. PLIC ì´ˆê¸°í™” (Core0ë§Œ ë™ì‘)
    plic_init();

    // 3. Core1-15 í™œì„±í™”
    wakeup_secondary_cores();

    // 4. ì •ìƒ ë™ì‘ ì‹œì‘
    // ...
}

```

### Option 2: CVDë¥¼ Boot Processì— í¬í•¨

```bash
# Boot scriptì—ì„œ CVD attach ìë™ ì‹¤í–‰
#!/bin/bash
target_boot &
sleep 2  # PLIC init ì‹œì ê¹Œì§€ ëŒ€ê¸°
cvd -batch "attach; detach"  # Triggerë§Œ ì£¼ê³  detach

```

### Option 3: Bus Priority ì¡°ì • (ê°€ëŠ¥í•œ ê²½ìš°)

```c
// SoCì— bus priority registerê°€ ìˆë‹¤ë©´
void init_bus_priority() {
    BUS_PRIORITY_REG = 0x00;  // Core0ì— ìµœê³  ìš°ì„ ìˆœìœ„
}

```

---

### ê·¼ë³¸ í•´ê²° (HW ìˆ˜ì • í•„ìš”)

1. **Bus Arbitration Policy ê°œì„ **:
    - Core0 (boot core)ì— guaranteed bandwidth í• ë‹¹
    - Starvation ë°©ì§€ ë©”ì»¤ë‹ˆì¦˜ ì¶”ê°€ (timeout ê¸°ë°˜ ìš°ì„ ìˆœìœ„ ìƒìŠ¹)
2. **Clock Gating Logic ìˆ˜ì •**:
    - Debug moduleì´ í•­ìƒ clock enable ìœ ì§€
    - PLIC ì´ˆê¸°í™” ì¤‘ critical pathëŠ” clock gating ì œì™¸
3. **PLIC Design Review**:
    - ì´ˆê¸°í™” sequenceê°€ bus starvationì— ì·¨ì•½í•œì§€ ê²€í† 
    - Timeout ë©”ì»¤ë‹ˆì¦˜ ì¶”ê°€ (ì´ˆê¸°í™” ì‹¤íŒ¨ ì‹œ reset)

---

## ê´€ë ¨ CVD ëª…ë ¹ì–´

```
# attach (coreì— ì§ì ‘ ì ‘ê·¼)
attach

# prepare (DAP registerë§Œ ì½ê¸°, side-effect ìµœì†Œí™”)
prepare

# JTAG frequency ì¡°ì •
jtag_frequency <Hz>

# Debug log í™œì„±í™”
set debug on

# Core status í™•ì¸
info cores

```

---

## Known Limitations

1. **ì¬í˜„ ì¡°ê±´ ë¶ˆëª…í™•**:
    - ì •í™•íˆ ì–´ë–¤ ì½”ë“œ ì‹¤í–‰ ì‹œ ë°œìƒí•˜ëŠ”ì§€ ë¯¸ìƒ
    - Bus starvation ì¡°ê±´ì´ í™•ì •ì ì¸ì§€ í™•ë¥ ì ì¸ì§€ ë¶ˆëª…
2. **CVDì˜ ë³µêµ¬ ë©”ì»¤ë‹ˆì¦˜ ë¶ˆëª…**:
    - JTAG clock? Register read? Debug module activation?
    - ì—¬ëŸ¬ ê°€ì„¤ ì¡´ì¬í•˜ë‚˜ í™•ì • ë¶ˆê°€
3. **ìœ ì € ë¶„ì„ ì§„í–‰ ì¤‘**:
    - "Simulation environment êµ¬ì¶• ì¤‘"
    - ê²°ê³¼ ê³µìœ  ì—†ìŒ â†’ Root cause ë¯¸í™•ì •
4. **SoC ì„¤ê³„ ì •ë³´ ë¶€ì¡±**:
    - Bus interconnect topology ë¯¸ìƒ
    - Clock gating policy ë¯¸ìƒ
    - Debug moduleê³¼ power management ê´€ê³„ ë¯¸ìƒ

---

## ì°¸ê³  ìë£Œ

- RISC-V PLIC Specification
- RISC-V Debug Spec 0.13.2 - Debug Module ë™ì‘
- AMBA AXI/AHB Protocol - Bus Arbitration
- CVD ëª…ë ¹ì–´ ë ˆí¼ëŸ°ìŠ¤: `help attach`, `help prepare`

---

## ì´ìŠˆ íˆìŠ¤í† ë¦¬

- **2025-01-29**: ì´ˆê¸° ì‘ì„± (NXP ê³ ê° ì¼€ì´ìŠ¤)
- **Status**: ë¯¸í•´ê²° (ìœ ì € root cause ë¶„ì„ ì¤‘, HW íŒ€ ì§€ì› í•„ìš”)
- **í•´ê²° ê°€ëŠ¥ì„±**:
    - Workaround (boot sequence ìˆ˜ì •): 70%
    - ê·¼ë³¸ í•´ê²° (HW ì„¤ê³„ ìˆ˜ì •): 30%

---

## AI ì§„ë‹¨ ì œì•ˆ (ë©”íƒ€ ì •ë³´)

**âš ï¸ ì£¼ì˜: ì´ ì´ìŠˆëŠ” AI ë‹¨ë… í•´ê²° ë¶ˆê°€ëŠ¥**

- HW ì„¤ê³„ ì§€ì‹ í•„ìˆ˜
- Bus arbitration/clock gatingì€ SoC ì˜ì¡´ì 
- Root cause í™•ì • ë¶ˆê°€ (ê°€ì„¤ë§Œ ì¡´ì¬)

**AIê°€ ì œì‹œí•  ì§ˆë¬¸**:

1. "`prepare` ëª…ë ¹ì–´ë¡œë„ ë³µêµ¬ë˜ë‚˜ìš”?"
2. "Core1-15ë¥¼ ë¨¼ì € halt ì‹œì¼œë³´ì…¨ë‚˜ìš”?"
3. "PLIC ì´ˆê¸°í™” ì¤‘ ì •í™•íˆ ì–´ëŠ ë ˆì§€ìŠ¤í„° ì ‘ê·¼ ì‹œ hangì¸ê°€ìš”?"
4. "SoC ë§¤ë‰´ì–¼ì—ì„œ bus priority ì„¤ì • ê°€ëŠ¥í•œì§€ í™•ì¸ ê°€ëŠ¥í•œê°€ìš”?"

**AIê°€ ì œì•ˆí•  1ì°¨ ì¡°ì¹˜**:

```
ì´ ì¦ìƒì€ multi-core í™˜ê²½ì˜ bus starvationìœ¼ë¡œ ì¶”ì •ë©ë‹ˆë‹¤.
CVD attachê°€ ë³µêµ¬í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜ì€ ë¶ˆëª…í™•í•˜ë©°, HW ì„¤ê³„ ë ˆë²¨ ë¶„ì„ì´ í•„ìš”í•©ë‹ˆë‹¤.

[ì¦‰ì‹œ ì‹œë„ ê°€ëŠ¥]
1. `attach` ëŒ€ì‹  `prepare` ëª…ë ¹ì–´ë¡œ ë³µêµ¬ ì‹œë„
2. Boot code ìˆ˜ì •: Core1-15ë¥¼ WFI ìƒíƒœë¡œ ìœ ì§€ í›„ PLIC ì´ˆê¸°í™”

[í™•ì¸ í•„ìš”]
- SRAM interconnect êµ¬ì¡° (ë§¤ë‰´ì–¼ í™•ì¸)
- Bus priority ì„¤ì • ë ˆì§€ìŠ¤í„° ì¡´ì¬ ì—¬ë¶€
- Core1-15ê°€ ì‹¤í–‰ ì¤‘ì¸ ì½”ë“œ íŒ¨í„´

[HW íŒ€ ì—ìŠ¤ì»¬ë ˆì´ì…˜ ì¡°ê±´]
- Workaroundë¡œë„ í•´ê²° ì•ˆ ë˜ê±°ë‚˜
- Root cause í™•ì • í•„ìš” ì‹œ

```

---

## ì¶”ê°€ ì§„ë‹¨ ì²´í¬ë¦¬ìŠ¤íŠ¸

ì—”ì§€ë‹ˆì–´ê°€ ì´ ì´ìŠˆ ëŒ€ì‘ ì‹œ í™•ì¸í•  ì‚¬í•­:
[ ] Serial terminalì—ì„œ Core0ì˜ ë§ˆì§€ë§‰ ì¶œë ¥ ë©”ì‹œì§€ í™•ì¸
[ ] Core0ì˜ PC (Program Counter) ì½ê¸° - ê°™ì€ ì£¼ì†Œì— ë¨¸ë¬¼ëŸ¬ ìˆëŠ”ì§€?
[ ] `prepare` ëª…ë ¹ì–´ë¡œ ë³µêµ¬ ì‹œë„
[ ] `attach` ëª…ë ¹ì–´ë¡œ ë³µêµ¬ í™•ì¸
[ ] Core1-15 ìˆ˜ë™ halt í›„ Core0 ë™ì‘ í…ŒìŠ¤íŠ¸ (ê°€ëŠ¥í•˜ë‹¤ë©´)
[ ] CVD debug log í™œì„±í™” (`set debug on`)
[ ] SoC ë§¤ë‰´ì–¼ì—ì„œ ë‹¤ìŒ ê²€ìƒ‰:
    - "bus arbitration"
    - "bus priority"
    - "clock gating"
    - "debug module clock"
[ ] PLIC ì´ˆê¸°í™” ì½”ë“œì—ì„œ ì ‘ê·¼í•˜ëŠ” ë ˆì§€ìŠ¤í„° ì£¼ì†Œ ëª©ë¡ ì‘ì„±
[ ] Bus monitor ë„êµ¬ë¡œ SRAM access íŒ¨í„´ ë¶„ì„ (ê°€ëŠ¥í•˜ë‹¤ë©´)
[ ] HW íŒ€ì— ë‹¤ìŒ ë¬¸ì˜:
    - Bus starvation ë°©ì§€ ë©”ì»¤ë‹ˆì¦˜ ì¡´ì¬ ì—¬ë¶€
    - Debug moduleì˜ clock/power domain êµ¬ì¡°
    - JTAG activityê°€ SoC ë‚´ë¶€ì— ë¯¸ì¹˜ëŠ” ì˜í–¥