# HDL timing simulator

This tool currently displays 3 input timing diagrams and 1 output timing diagram.
The user may specify the combinational logic and input signals for the HDL module.
Once specified the user can run the simulation and an output timing diagram will be generated.

Options:
-language:
    'verilog': Displays the code block in Verilog HDL
    'vhdl': Displays the code block in VHDL