{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@99:109@HdlIdDef", "wire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\n\nreg [31:0] crc_check = 0;\n\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@96:106", "wire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\n\nreg [31:0] crc_check = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@97:107", "wire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\n\nreg [31:0] crc_check = 0;\n\n// internal datapath\nreg [63:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@94:104", "wire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\n\nreg [31:0] crc_check = 0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@98:108", "wire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@99:109", "\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tkeep = output_axis_tkeep_reg;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@97:107", "wire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\nwire crc_valid7 = crc_next7 == ~32'h2144df1c;\n\nreg crc_valid7_save = 0;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@95:105", "wire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\nwire crc_valid1 = crc_next1 == ~32'h2144df1c;\nwire crc_valid2 = crc_next2 == ~32'h2144df1c;\nwire crc_valid3 = crc_next3 == ~32'h2144df1c;\n\nreg [31:0] crc_check = 0;\n\n"]], "Diff Content": {"Delete": [[104, "reg [31:0] crc_check = 0;\n"]], "Add": []}}