-- hds header_start
--
-- VHDL Architecture MP2_2.AND2.untitled
--
-- Created:
--          by - skim41.stdt (glsn46.ews.uiuc.edu)
--          at - 17:50:08 10/15/04
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2001.5 (Build 170)
--
-- hds header_end
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


LIBRARY MP2_2;
USE MP2_2.LC3b_types.all;

ENTITY AND2 IS
   PORT( 
      Clk       : IN     std_logic;
      Comp_Out2 : IN     std_logic;
      Valid1    : IN     std_logic;
      tag1match : OUT    std_logic
   );

-- Declarations

END AND2 ;

-- hds interface_end
ARCHITECTURE untitled OF AND2 IS
BEGIN

 vhdl_AND2 : PROCESS(Comp_Out2, Valid1)

 BEGIN

 IF ((Comp_Out2 = '1') AND (Valid1 = '1')) then
     tag1match <= '1';
 ELSE
     tag1match <= '0';
 END IF;

 END PROCESS vhdl_AND2;

END untitled;
