Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: ns3acltest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3acltest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3acltest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3acltest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\remote_sources\_\_\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\remote_sources\_\_\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\acllcd.v" into library work
Parsing module <acllcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\peripherals\acl.v" into library work
Parsing module <acl>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" into library work
Parsing module <ns3acltest>.
Parsing module <genacl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3acltest>.

Elaborating module <acl>.

Elaborating module <acllcd>.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\remote_sources\_\_\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 46: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <genacl>.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 72: Signal <acl4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 73: Signal <acl3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 74: Signal <acl2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 75: Signal <acl1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 85: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 171: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 170: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 180: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 179: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 189: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 188: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" Line 44: Net <cmdlcd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3acltest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v" line 44: Output port <lcdcmd> of the instance <M2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ns3acltest> synthesized.

Synthesizing Unit <acl>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\peripherals\acl.v".
    Found 3-bit register for signal <aclstate>.
    Found 1-bit register for signal <wdavacl>.
    Found 1-bit register for signal <aclss>.
    Found 1-bit register for signal <aclsclk>.
    Found 8-bit register for signal <acldata>.
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <aclsdi>.
    Found 8-bit register for signal <aclcadr>.
    Found 1-bit register for signal <rdavacl>.
    Found 32-bit subtractor for signal <i[31]_GND_2_o_sub_15_OUT> created at line 62.
    Found 32-bit subtractor for signal <i[31]_GND_2_o_sub_42_OUT> created at line 112.
    Found 3-bit subtractor for signal <i[31]_GND_2_o_sub_12_OUT<2:0>> created at line 47.
    Found 3-bit subtractor for signal <i[31]_GND_2_o_sub_44_OUT<2:0>> created at line 117.
    Found 1-bit 8-to-1 multiplexer for signal <i[31]_aclcadr[7]_Mux_12_o> created at line 47.
    Found 1-bit 8-to-1 multiplexer for signal <i[31]_aclcadr[7]_Mux_38_o> created at line 102.
    Found 1-bit 8-to-1 multiplexer for signal <i[31]_aclwdata[7]_Mux_44_o> created at line 117.
    Found 32-bit comparator lessequal for signal <n0020> created at line 70
    Found 32-bit comparator lessequal for signal <n0022> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  67 Multiplexer(s).
Unit <acl> synthesized.

Synthesizing Unit <acllcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\acllcd.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <homelcd>.
    Found 1-bit register for signal <datalcd>.
    Found 5-bit register for signal <gstate>.
    Found 1-bit register for signal <lcddatin<7>>.
    Found 1-bit register for signal <lcddatin<6>>.
    Found 1-bit register for signal <lcddatin<5>>.
    Found 1-bit register for signal <lcddatin<4>>.
    Found 1-bit register for signal <lcddatin<3>>.
    Found 1-bit register for signal <lcddatin<2>>.
    Found 1-bit register for signal <lcddatin<1>>.
    Found 1-bit register for signal <lcddatin<0>>.
    Found 1-bit register for signal <initlcd>.
    Found 2-bit register for signal <digitmux>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <resetlcd>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <acllcd> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\remote_sources\_\_\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_4_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 164.
    Found 24-bit 4-to-1 multiplexer for signal <_n0457> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0467> created at line 203.
    Found 24-bit 4-to-1 multiplexer for signal <_n0478> created at line 242.
    Found 4-bit 4-to-1 multiplexer for signal <_n0488> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred 132 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <genacl>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\ns3acltest.v".
    Found 4-bit register for signal <acl1>.
    Found 1-bit register for signal <value<9>>.
    Found 1-bit register for signal <value<8>>.
    Found 1-bit register for signal <value<7>>.
    Found 1-bit register for signal <value<6>>.
    Found 1-bit register for signal <value<5>>.
    Found 1-bit register for signal <value<4>>.
    Found 1-bit register for signal <value<3>>.
    Found 1-bit register for signal <value<2>>.
    Found 1-bit register for signal <value<1>>.
    Found 1-bit register for signal <value<0>>.
    Found 4-bit register for signal <acl2>.
    Found 4-bit register for signal <acl3>.
    Found 4-bit register for signal <acl4>.
    Found 1-bit register for signal <aclrdav>.
    Found 1-bit register for signal <sign>.
    Found 6-bit register for signal <acladdr>.
    Found 1-bit register for signal <aclwdav>.
    Found 8-bit register for signal <aclwdata>.
    Found 14-bit register for signal <delay>.
    Found 4-bit register for signal <gstate>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 21                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | aclclk (rising_edge)                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <_n0521> created at line 85.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_45_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_50_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_55_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_60_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_65_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_70_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_75_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_80_OUT> created at line 170.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_89_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_94_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_99_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_104_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_109_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_114_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_119_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_124_OUT> created at line 179.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_133_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_138_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_143_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_148_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_153_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_158_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_163_OUT> created at line 188.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_168_OUT> created at line 188.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_42_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_47_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_52_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_57_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_62_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_67_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_72_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_77_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_82_OUT<9:0>> created at line 171.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_86_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_91_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_96_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_101_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_106_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_111_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_116_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_121_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_126_OUT<9:0>> created at line 180.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_130_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_135_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_140_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_145_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_150_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_155_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_160_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_165_OUT<9:0>> created at line 189.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_170_OUT<9:0>> created at line 189.
    Found 4-bit 4-to-1 multiplexer for signal <data> created at line 71.
    Found 10-bit comparator lessequal for signal <n0047> created at line 168
    Found 10-bit comparator lessequal for signal <n0052> created at line 168
    Found 10-bit comparator lessequal for signal <n0058> created at line 168
    Found 10-bit comparator lessequal for signal <n0064> created at line 168
    Found 10-bit comparator lessequal for signal <n0070> created at line 168
    Found 10-bit comparator lessequal for signal <n0076> created at line 168
    Found 10-bit comparator lessequal for signal <n0082> created at line 168
    Found 10-bit comparator lessequal for signal <n0088> created at line 168
    Found 10-bit comparator lessequal for signal <n0094> created at line 168
    Found 10-bit comparator lessequal for signal <n0100> created at line 177
    Found 10-bit comparator lessequal for signal <n0105> created at line 177
    Found 10-bit comparator lessequal for signal <n0111> created at line 177
    Found 10-bit comparator lessequal for signal <n0117> created at line 177
    Found 10-bit comparator lessequal for signal <n0123> created at line 177
    Found 10-bit comparator lessequal for signal <n0129> created at line 177
    Found 10-bit comparator lessequal for signal <n0135> created at line 177
    Found 10-bit comparator lessequal for signal <n0141> created at line 177
    Found 10-bit comparator lessequal for signal <n0147> created at line 177
    Found 10-bit comparator lessequal for signal <n0153> created at line 186
    Found 10-bit comparator lessequal for signal <n0158> created at line 186
    Found 10-bit comparator lessequal for signal <n0164> created at line 186
    Found 10-bit comparator lessequal for signal <n0170> created at line 186
    Found 10-bit comparator lessequal for signal <n0176> created at line 186
    Found 10-bit comparator lessequal for signal <n0182> created at line 186
    Found 10-bit comparator lessequal for signal <n0188> created at line 186
    Found 10-bit comparator lessequal for signal <n0194> created at line 186
    Found 10-bit comparator lessequal for signal <n0200> created at line 186
    Summary:
	inferred  52 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred  66 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <genacl> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 4\sensors\ns3acltest\remote_sources\_\_\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_6_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 58
 10-bit subtractor                                     : 27
 14-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 24
# Registers                                            : 58
 1-bit register                                        : 41
 14-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 5
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 30
 10-bit comparator lessequal                           : 27
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 296
 1-bit 2-to-1 multiplexer                              : 86
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 27
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 53
 4-bit 4-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 50
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <aclwdata_0> in Unit <M3> is equivalent to the following 6 FFs/Latches, which will be removed : <aclwdata_1> <aclwdata_2> <aclwdata_4> <aclwdata_5> <aclwdata_6> <aclwdata_7> 
WARNING:Xst:1710 - FF/Latch <aclwdata_0> (without init value) has a constant value of 0 in block <M3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <aclwdata<7:4>> (without init value) have a constant value of 0 in block <genacl>.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <genacl>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <genacl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 58
 10-bit subtractor                                     : 27
 14-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 24
# Counters                                             : 2
 14-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 161
 Flip-Flops                                            : 161
# Comparators                                          : 30
 10-bit comparator lessequal                           : 27
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 296
 1-bit 2-to-1 multiplexer                              : 86
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 27
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 53
 4-bit 4-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 50
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <aclwdata_0> (without init value) has a constant value of 0 in block <genacl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aclwdata_1> (without init value) has a constant value of 0 in block <genacl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aclwdata_2> (without init value) has a constant value of 0 in block <genacl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <acllcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <homelcd> (without init value) has a constant value of 0 in block <acllcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M3/FSM_0> on signal <gstate[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
WARNING:Xst:1710 - FF/Latch <acladdr_5> (without init value) has a constant value of 1 in block <genacl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ns3acltest> ...

Optimizing unit <genacl> ...
WARNING:Xst:1710 - FF/Latch <acl1_1> (without init value) has a constant value of 0 in block <genacl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <acl1_2> (without init value) has a constant value of 0 in block <genacl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <acl1_3> (without init value) has a constant value of 0 in block <genacl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <acllcd> ...

Optimizing unit <clplcd> ...

Optimizing unit <acl> ...
WARNING:Xst:1710 - FF/Latch <aclcadr_6> (without init value) has a constant value of 0 in block <acl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M2/lcdhome> of sequential type is unconnected in block <ns3acltest>.
WARNING:Xst:1293 - FF/Latch <M4/clkq_31> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_30> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_29> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_28> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_27> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_26> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_25> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_24> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_23> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_22> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_21> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_20> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_19> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_18> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_17> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_16> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_15> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_14> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_13> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_12> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_11> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_10> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_9> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_8> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_7> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_6> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_5> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_4> has a constant value of 0 in block <ns3acltest>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3acltest, actual ratio is 7.
FlipFlop M1/initlcd has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 173
 Flip-Flops                                            : 173

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3acltest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 914
#      GND                         : 1
#      INV                         : 41
#      LUT1                        : 55
#      LUT2                        : 56
#      LUT3                        : 27
#      LUT4                        : 52
#      LUT5                        : 82
#      LUT6                        : 328
#      MUXCY                       : 131
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 173
#      FD                          : 83
#      FDE                         : 79
#      FDR                         : 5
#      FDRE                        : 3
#      FDS                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             173  out of  18224     0%  
 Number of Slice LUTs:                  641  out of   9112     7%  
    Number used as Logic:               641  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    648
   Number with an unused Flip Flop:     475  out of    648    73%  
   Number with an unused LUT:             7  out of    648     1%  
   Number of fully used LUT-FF pairs:   166  out of    648    25%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 68    |
M4/sclclk                          | BUFG                   | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.802ns (Maximum Frequency: 84.731MHz)
   Minimum input arrival time before clock: 5.236ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.802ns (frequency: 84.731MHz)
  Total number of paths / destination ports: 1984366 / 101
-------------------------------------------------------------------------
Delay:               11.802ns (Levels of Logic = 29)
  Source:            M2/lcdcount_0 (FF)
  Destination:       M2/lcdd_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M2/lcdcount_0 to M2/lcdd_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M2/lcdcount_0 (M2/lcdcount_0)
     INV:I->O              1   0.206   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0 (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<0> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<1> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<2> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<4> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<5> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<6> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<8> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<9> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<10> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<12> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<13> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<14> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<16> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<17> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<18> (M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<18>)
     XORCY:CI->O           4   0.180   0.788  M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_xor<19> (M2/lcdcount[23]_GND_4_o_add_2_OUT<19>)
     LUT6:I4->O            9   0.203   1.058  M2/_n1268<0>115_SW1 (N86)
     LUT6:I3->O           17   0.205   1.028  M2/_n1268<0>115 (M2/_n1268<0>11)
     LUT6:I5->O            1   0.205   0.580  M2/Mmux__n03691111 (M2/Mmux__n0369111)
     LUT6:I5->O           13   0.205   0.933  M2/Mmux__n03691112 (M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<1>)
     LUT6:I5->O            6   0.205   0.973  M2/Mmux__n037813 (M2/_n0378<20>)
     LUT6:I3->O            6   0.205   0.745  M2/_n1606<0>1 (M2/_n1606)
     LUT6:I5->O           12   0.205   1.013  M2/Mmux__n03441111 (M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<1>)
     LUT6:I4->O            8   0.203   0.802  M2/_n1100_inv3 (M2/_n1100_inv)
     FDE:CE                    0.322          M2/lcdd_0
    ----------------------------------------
    Total                     11.802ns (3.305ns logic, 8.497ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/sclclk'
  Clock period: 10.093ns (frequency: 99.082MHz)
  Total number of paths / destination ports: 161394 / 162
-------------------------------------------------------------------------
Delay:               10.093ns (Levels of Logic = 12)
  Source:            M3/aclrdav (FF)
  Destination:       M0/i_3 (FF)
  Source Clock:      M4/sclclk rising
  Destination Clock: M4/sclclk rising

  Data Path: M3/aclrdav to M0/i_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.447   1.321  M3/aclrdav (M3/aclrdav)
     LUT5:I2->O           82   0.205   1.987  M0/Mmux_aclstate[2]_GND_2_o_mux_6_OUT31 (M0/aclstate[2]_GND_2_o_mux_6_OUT<2>)
     LUT5:I2->O            4   0.205   0.788  M0/Mmux_aclsclk_aclstate[2]_MUX_56_o13111 (M0/Mmux_aclsclk_aclstate[2]_MUX_56_o1311)
     LUT4:I2->O            1   0.203   0.000  M0/Mmux_aclsclk_aclstate[2]_MUX_56_o1611 (M0/Mmux_aclsclk_aclstate[2]_MUX_56_o161)
     MUXCY:S->O            1   0.172   0.000  M0/Msub_i[31]_GND_2_o_sub_42_OUT_cy<0> (M0/Msub_i[31]_GND_2_o_sub_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_i[31]_GND_2_o_sub_42_OUT_cy<1> (M0/Msub_i[31]_GND_2_o_sub_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M0/Msub_i[31]_GND_2_o_sub_42_OUT_cy<2> (M0/Msub_i[31]_GND_2_o_sub_42_OUT_cy<2>)
     XORCY:CI->O           2   0.180   0.961  M0/Msub_i[31]_GND_2_o_sub_42_OUT_xor<3> (M0/i[31]_GND_2_o_sub_42_OUT<3>)
     LUT6:I1->O            1   0.203   0.580  M0/i[31]_GND_2_o_equal_43_o<31>5 (M0/i[31]_GND_2_o_equal_43_o<31>4)
     LUT6:I5->O            1   0.205   0.580  M0/i[31]_GND_2_o_equal_43_o<31>6 (M0/i[31]_GND_2_o_equal_43_o<31>5)
     LUT6:I5->O            4   0.205   0.684  M0/i[31]_GND_2_o_equal_43_o<31>8 (M0/i[31]_GND_2_o_equal_43_o)
     LUT6:I5->O            2   0.205   0.617  M0/Mmux_aclsclk_aclstate[2]_MUX_102_o13131 (M0/Mmux_aclsclk_aclstate[2]_MUX_102_o1313)
     LUT6:I5->O            1   0.205   0.000  M0/Mmux_aclsclk_aclstate[2]_MUX_102_o161 (M0/i[31]_aclstate[2]_mux_54_OUT<0>)
     FD:D                      0.102          M0/i_0
    ----------------------------------------
    Total                     10.093ns (2.575ns logic, 7.518ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/sclclk'
  Total number of paths / destination ports: 14 / 10
-------------------------------------------------------------------------
Offset:              2.488ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       M3/acladdr_1 (FF)
  Destination Clock: M4/sclclk rising

  Data Path: SW<0> to M3/acladdr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  SW_0_IBUF (SW_0_IBUF)
     LUT5:I0->O            1   0.203   0.000  M3/Mmux_gstate[3]_acladdr[5]_wide_mux_180_OUT21 (M3/gstate[3]_acladdr[5]_wide_mux_180_OUT<1>)
     FDE:D                     0.102          M3/acladdr_1
    ----------------------------------------
    Total                      2.488ns (1.527ns logic, 0.961ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 61 / 36
-------------------------------------------------------------------------
Offset:              5.236ns (Levels of Logic = 4)
  Source:            BTND (PAD)
  Destination:       M1/gstate_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTND to M1/gstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.368  BTND_IBUF (BTND_IBUF)
     LUT2:I0->O            6   0.203   1.109  M1/Mmux_gstate[4]_GND_3_o_mux_2_OUT41 (M1/gstate[4]_GND_3_o_mux_2_OUT<3>)
     LUT6:I0->O            1   0.203   0.827  M1/gstate[4]_GND_3_o_wide_mux_21_OUT<5>3 (M1/gstate[4]_GND_3_o_wide_mux_21_OUT<5>2)
     LUT6:I2->O            1   0.203   0.000  M1/gstate[4]_GND_3_o_wide_mux_21_OUT<5>5 (M1/gstate[4]_GND_3_o_wide_mux_21_OUT<0>)
     FD:D                      0.102          M1/gstate_0
    ----------------------------------------
    Total                      5.236ns (1.933ns logic, 3.303ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M2/rslcd (FF)
  Destination:       JD7 (PAD)
  Source Clock:      CLK rising

  Data Path: M2/rslcd to JD7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  M2/rslcd (M2/rslcd)
     OBUF:I->O                 2.571          JD7_OBUF (JD7)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/sclclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M0/aclss (FF)
  Destination:       JA1 (PAD)
  Source Clock:      M4/sclclk rising

  Data Path: M0/aclss to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M0/aclss (M0/aclss)
     OBUF:I->O                 2.571          JA1_OBUF (JA1)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.802|         |         |         |
M4/sclclk      |    2.609|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/sclclk      |   10.093|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.40 secs
 
--> 

Total memory usage is 194540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    2 (   0 filtered)

