Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec 29 22:37:21 2024
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file battlefront_ww2_top_timing_summary_routed.rpt -pb battlefront_ww2_top_timing_summary_routed.pb -rpx battlefront_ww2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : battlefront_ww2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 48          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1009)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (76)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1009)
---------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_x_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: battelfront_ww2_unit/player_one_y_reg_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[0]_rep/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (76)
-------------------------------
 There are 76 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.709        0.000                      0                   81        0.061        0.000                      0                   81        3.000        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         10.709        0.000                      0                   81        0.169        0.000                      0                   81        9.500        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       10.714        0.000                      0                   81        0.169        0.000                      0                   81        9.500        0.000                       0                    78  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         10.709        0.000                      0                   81        0.061        0.000                      0                   81  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       10.709        0.000                      0                   81        0.061        0.000                      0                   81  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.312ns (14.425%)  route 7.784ns (85.575%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           1.047     4.450    battelfront_ww2_unit/rgb_reg[0]_i_2
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.574 r  battelfront_ww2_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.811     5.385    vga_sync_unit/rgb_reg_reg[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.509 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           1.009     6.518    vga_sync_unit/battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0][0]
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.642 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.642    vga_sync_unit_n_17
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X32Y35         FDSE (Setup_fdse_C_D)        0.029    17.351    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.351    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 1.312ns (14.667%)  route 7.633ns (85.333%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.607     5.103    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.124     5.227 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           1.141     6.368    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.492 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.492    vga_sync_unit_n_21
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.840ns (20.595%)  route 7.094ns (79.405%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=33, routed)          2.883     0.877    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[9]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     1.001 r  battelfront_ww2_unit/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.550     1.551    battelfront_ww2_unit/rgb_reg[7]_i_24_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     1.944 f  battelfront_ww2_unit/rgb_reg_reg[7]_i_12/CO[0]
                         net (fo=3, routed)           0.812     2.756    vga_sync_unit/rgb_reg_reg[7]_0[0]
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.395     3.151 f  vga_sync_unit/rgb_reg[7]_i_5/O
                         net (fo=10, routed)          1.747     4.899    vga_sync_unit/rgb_reg[7]_i_5_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.348     5.247 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           1.102     6.349    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.473 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.473    vga_sync_unit_n_19
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.410    17.516    
                         clock uncertainty           -0.108    17.409    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.081    17.490    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.490    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.312ns (15.021%)  route 7.423ns (84.979%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.898     5.393    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.517 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=1, routed)           0.640     6.157    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.281 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.281    vga_sync_unit_n_24
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X32Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.306ns (14.990%)  route 7.406ns (85.010%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.805     4.820    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.944 f  vga_sync_unit/rgb_reg[5]_i_4/O
                         net (fo=3, routed)           1.180     6.124    vga_sync_unit/rgb_reg[5]_i_4_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.248    vga_sync_unit_n_18
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.077    17.399    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.399    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.187ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.312ns (15.224%)  route 7.306ns (84.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.967     5.462    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.586 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.455     6.040    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.164 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.164    vga_sync_unit_n_20
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.029    17.352    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 11.187    

Slack (MET) :             11.244ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.306ns (15.231%)  route 7.269ns (84.769%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.836     4.851    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.975 f  vga_sync_unit/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           1.011     5.986    vga_sync_unit/rgb_reg[11]_i_9_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.110 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     6.110    vga_sync_unit_n_28
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 11.244    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 1.200ns (14.151%)  route 7.280ns (85.849%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.562    -2.457    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  battelfront_ww2_unit/player_one_y_reg_reg[1]/Q
                         net (fo=34, routed)          1.688    -0.312    battelfront_ww2_unit/Q[1]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124    -0.188 r  battelfront_ww2_unit/g0_b1__12_i_1/O
                         net (fo=126, routed)         2.536     2.348    battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  battelfront_ww2_unit/g0_b2__12/O
                         net (fo=1, routed)           0.670     3.142    battelfront_ww2_unit/data150
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.266 r  battelfront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.706     3.972    battelfront_ww2_unit/rgb_reg[10]_i_34_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  battelfront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.651     4.747    battelfront_ww2_unit/player_one_x_reg_reg[3]_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.871 f  battelfront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           1.029     5.899    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.023    vga_sync_unit_n_25
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.188ns (14.041%)  route 7.273ns (85.959%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.643     3.305    battelfront_ww2_unit/rgb_reg[10]_i_9_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.332     3.637 r  battelfront_ww2_unit/rgb_reg[9]_i_6/O
                         net (fo=1, routed)           0.956     4.593    vga_sync_unit/rgb_reg_reg[9]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.717 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           1.167     5.884    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.008 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.008    vga_sync_unit_n_26
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.032    17.355    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.084ns (24.516%)  route 6.417ns (75.484%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.944 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          2.672     0.728    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[2]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.124     0.852 r  battelfront_ww2_unit/rgb_reg[7]_i_65/O
                         net (fo=1, routed)           0.000     0.852    vga_sync_unit/rgb_reg_reg[7]_i_14_1[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.402 r  vga_sync_unit/rgb_reg_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.402    vga_sync_unit/rgb_reg_reg[7]_i_29_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.673 r  vga_sync_unit/rgb_reg_reg[7]_i_14/CO[0]
                         net (fo=3, routed)           0.962     2.635    battelfront_ww2_unit/rgb_reg_reg[0][0]
    SLICE_X38Y43         LUT4 (Prop_lut4_I1_O)        0.373     3.008 r  battelfront_ww2_unit/rgb_reg[6]_i_2/O
                         net (fo=14, routed)          1.864     4.873    vga_sync_unit/graph_rgb147_out
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.919     5.915    vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.039 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.039    vga_sync_unit_n_27
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.410    17.517    
                         clock uncertainty           -0.108    17.410    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.029    17.439    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 11.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.556    -0.573    vga_sync_unit/clk_out1
    SLICE_X32Y31         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=26, routed)          0.251    -0.181    vga_sync_unit/pixel_tick
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.346    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X36Y31         FDCE (Hold_fdce_C_CE)       -0.039    -0.350    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.134%)  route 0.205ns (51.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.049    -0.175 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=98, routed)          0.180    -0.248    vga_sync_unit/out[0]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.105    -0.464    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.009%)  route 0.201ns (51.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=27, routed)          0.201    -0.228    vga_sync_unit/out[4]
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.827    -0.342    vga_sync_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.195    -0.536    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092    -0.444    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.179 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092    -0.443    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.569%)  route 0.167ns (44.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=35, routed)          0.167    -0.240    vga_sync_unit/O11[7]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga_sync_unit/p_0_in
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.824    -0.345    vga_sync_unit/clk_out1
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.466    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.406%)  route 0.175ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.175    -0.232    vga_sync_unit/O11[2]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.558    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.092    -0.466    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.042    -0.182 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.105    -0.464    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=34, routed)          0.208    -0.222    vga_sync_unit/O11[6]
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.042    -0.180 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.228    -0.571    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.105    -0.466    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.883%)  route 0.211ns (53.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=167, routed)         0.211    -0.219    vga_sync_unit/DI[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.092    -0.463    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X32Y35    rgb_reg_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X33Y37    rgb_reg_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X33Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X30Y35    rgb_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X30Y35    rgb_reg_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X31Y37    rgb_reg_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X31Y37    rgb_reg_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X31Y37    rgb_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.714ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.312ns (14.425%)  route 7.784ns (85.575%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           1.047     4.450    battelfront_ww2_unit/rgb_reg[0]_i_2
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.574 r  battelfront_ww2_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.811     5.385    vga_sync_unit/rgb_reg_reg[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.509 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           1.009     6.518    vga_sync_unit/battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0][0]
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.642 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.642    vga_sync_unit_n_17
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.103    17.327    
    SLICE_X32Y35         FDSE (Setup_fdse_C_D)        0.029    17.356    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 10.714    

Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 1.312ns (14.667%)  route 7.633ns (85.333%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.607     5.103    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.124     5.227 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           1.141     6.368    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.492 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.492    vga_sync_unit_n_21
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.103    17.328    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.031    17.359    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.840ns (20.595%)  route 7.094ns (79.405%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=33, routed)          2.883     0.877    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[9]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     1.001 r  battelfront_ww2_unit/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.550     1.551    battelfront_ww2_unit/rgb_reg[7]_i_24_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     1.944 f  battelfront_ww2_unit/rgb_reg_reg[7]_i_12/CO[0]
                         net (fo=3, routed)           0.812     2.756    vga_sync_unit/rgb_reg_reg[7]_0[0]
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.395     3.151 f  vga_sync_unit/rgb_reg[7]_i_5/O
                         net (fo=10, routed)          1.747     4.899    vga_sync_unit/rgb_reg[7]_i_5_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.348     5.247 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           1.102     6.349    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.473 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.473    vga_sync_unit_n_19
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.410    17.516    
                         clock uncertainty           -0.103    17.414    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.081    17.495    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.078ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.312ns (15.021%)  route 7.423ns (84.979%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.898     5.393    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.517 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=1, routed)           0.640     6.157    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.281 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.281    vga_sync_unit_n_24
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.103    17.328    
    SLICE_X32Y37         FDSE (Setup_fdse_C_D)        0.031    17.359    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 11.078    

Slack (MET) :             11.156ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.306ns (14.990%)  route 7.406ns (85.010%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.805     4.820    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.944 f  vga_sync_unit/rgb_reg[5]_i_4/O
                         net (fo=3, routed)           1.180     6.124    vga_sync_unit/rgb_reg[5]_i_4_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.248    vga_sync_unit_n_18
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.103    17.327    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.077    17.404    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 11.156    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.312ns (15.224%)  route 7.306ns (84.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.967     5.462    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.586 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.455     6.040    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.164 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.164    vga_sync_unit_n_20
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.103    17.328    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.029    17.357    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.249ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.306ns (15.231%)  route 7.269ns (84.769%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.836     4.851    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.975 f  vga_sync_unit/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           1.011     5.986    vga_sync_unit/rgb_reg[11]_i_9_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.110 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     6.110    vga_sync_unit_n_28
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.103    17.328    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.359    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 11.249    

Slack (MET) :             11.335ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 1.200ns (14.151%)  route 7.280ns (85.849%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.562    -2.457    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  battelfront_ww2_unit/player_one_y_reg_reg[1]/Q
                         net (fo=34, routed)          1.688    -0.312    battelfront_ww2_unit/Q[1]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124    -0.188 r  battelfront_ww2_unit/g0_b1__12_i_1/O
                         net (fo=126, routed)         2.536     2.348    battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  battelfront_ww2_unit/g0_b2__12/O
                         net (fo=1, routed)           0.670     3.142    battelfront_ww2_unit/data150
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.266 r  battelfront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.706     3.972    battelfront_ww2_unit/rgb_reg[10]_i_34_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  battelfront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.651     4.747    battelfront_ww2_unit/player_one_x_reg_reg[3]_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.871 f  battelfront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           1.029     5.899    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.023    vga_sync_unit_n_25
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.103    17.328    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.359    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 11.335    

Slack (MET) :             11.352ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.188ns (14.041%)  route 7.273ns (85.959%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.643     3.305    battelfront_ww2_unit/rgb_reg[10]_i_9_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.332     3.637 r  battelfront_ww2_unit/rgb_reg[9]_i_6/O
                         net (fo=1, routed)           0.956     4.593    vga_sync_unit/rgb_reg_reg[9]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.717 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           1.167     5.884    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.008 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.008    vga_sync_unit_n_26
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.103    17.328    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.032    17.360    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 11.352    

Slack (MET) :             11.405ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.084ns (24.516%)  route 6.417ns (75.484%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.944 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          2.672     0.728    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[2]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.124     0.852 r  battelfront_ww2_unit/rgb_reg[7]_i_65/O
                         net (fo=1, routed)           0.000     0.852    vga_sync_unit/rgb_reg_reg[7]_i_14_1[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.402 r  vga_sync_unit/rgb_reg_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.402    vga_sync_unit/rgb_reg_reg[7]_i_29_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.673 r  vga_sync_unit/rgb_reg_reg[7]_i_14/CO[0]
                         net (fo=3, routed)           0.962     2.635    battelfront_ww2_unit/rgb_reg_reg[0][0]
    SLICE_X38Y43         LUT4 (Prop_lut4_I1_O)        0.373     3.008 r  battelfront_ww2_unit/rgb_reg[6]_i_2/O
                         net (fo=14, routed)          1.864     4.873    vga_sync_unit/graph_rgb147_out
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.919     5.915    vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.039 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.039    vga_sync_unit_n_27
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.410    17.517    
                         clock uncertainty           -0.103    17.415    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.029    17.444    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.444    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 11.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.556    -0.573    vga_sync_unit/clk_out1
    SLICE_X32Y31         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=26, routed)          0.251    -0.181    vga_sync_unit/pixel_tick
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.346    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X36Y31         FDCE (Hold_fdce_C_CE)       -0.039    -0.350    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.134%)  route 0.205ns (51.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.049    -0.175 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=98, routed)          0.180    -0.248    vga_sync_unit/out[0]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.105    -0.464    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.009%)  route 0.201ns (51.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=27, routed)          0.201    -0.228    vga_sync_unit/out[4]
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.827    -0.342    vga_sync_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.195    -0.536    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092    -0.444    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.179 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.195    -0.535    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092    -0.443    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.569%)  route 0.167ns (44.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=35, routed)          0.167    -0.240    vga_sync_unit/O11[7]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga_sync_unit/p_0_in
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.824    -0.345    vga_sync_unit/clk_out1
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.214    -0.558    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.466    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.406%)  route 0.175ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.175    -0.232    vga_sync_unit/O11[2]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.558    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.092    -0.466    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.042    -0.182 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.105    -0.464    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=34, routed)          0.208    -0.222    vga_sync_unit/O11[6]
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.042    -0.180 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.228    -0.571    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.105    -0.466    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.883%)  route 0.211ns (53.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=167, routed)         0.211    -0.219    vga_sync_unit/DI[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.092    -0.463    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X32Y35    rgb_reg_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X33Y37    rgb_reg_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X33Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X30Y35    rgb_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X30Y35    rgb_reg_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X31Y37    rgb_reg_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X31Y37    rgb_reg_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X31Y37    rgb_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X32Y35    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X33Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         10.000      9.500      SLICE_X30Y35    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.312ns (14.425%)  route 7.784ns (85.575%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           1.047     4.450    battelfront_ww2_unit/rgb_reg[0]_i_2
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.574 r  battelfront_ww2_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.811     5.385    vga_sync_unit/rgb_reg_reg[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.509 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           1.009     6.518    vga_sync_unit/battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0][0]
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.642 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.642    vga_sync_unit_n_17
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X32Y35         FDSE (Setup_fdse_C_D)        0.029    17.351    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.351    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 1.312ns (14.667%)  route 7.633ns (85.333%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.607     5.103    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.124     5.227 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           1.141     6.368    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.492 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.492    vga_sync_unit_n_21
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.840ns (20.595%)  route 7.094ns (79.405%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=33, routed)          2.883     0.877    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[9]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     1.001 r  battelfront_ww2_unit/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.550     1.551    battelfront_ww2_unit/rgb_reg[7]_i_24_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     1.944 f  battelfront_ww2_unit/rgb_reg_reg[7]_i_12/CO[0]
                         net (fo=3, routed)           0.812     2.756    vga_sync_unit/rgb_reg_reg[7]_0[0]
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.395     3.151 f  vga_sync_unit/rgb_reg[7]_i_5/O
                         net (fo=10, routed)          1.747     4.899    vga_sync_unit/rgb_reg[7]_i_5_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.348     5.247 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           1.102     6.349    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.473 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.473    vga_sync_unit_n_19
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.410    17.516    
                         clock uncertainty           -0.108    17.409    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.081    17.490    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.490    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.312ns (15.021%)  route 7.423ns (84.979%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.898     5.393    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.517 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=1, routed)           0.640     6.157    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.281 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.281    vga_sync_unit_n_24
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X32Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.306ns (14.990%)  route 7.406ns (85.010%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.805     4.820    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.944 f  vga_sync_unit/rgb_reg[5]_i_4/O
                         net (fo=3, routed)           1.180     6.124    vga_sync_unit/rgb_reg[5]_i_4_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.248    vga_sync_unit_n_18
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.077    17.399    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.399    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.187ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.312ns (15.224%)  route 7.306ns (84.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.967     5.462    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.586 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.455     6.040    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.164 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.164    vga_sync_unit_n_20
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.029    17.352    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 11.187    

Slack (MET) :             11.244ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.306ns (15.231%)  route 7.269ns (84.769%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.836     4.851    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.975 f  vga_sync_unit/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           1.011     5.986    vga_sync_unit/rgb_reg[11]_i_9_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.110 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     6.110    vga_sync_unit_n_28
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 11.244    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 1.200ns (14.151%)  route 7.280ns (85.849%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.562    -2.457    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  battelfront_ww2_unit/player_one_y_reg_reg[1]/Q
                         net (fo=34, routed)          1.688    -0.312    battelfront_ww2_unit/Q[1]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124    -0.188 r  battelfront_ww2_unit/g0_b1__12_i_1/O
                         net (fo=126, routed)         2.536     2.348    battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  battelfront_ww2_unit/g0_b2__12/O
                         net (fo=1, routed)           0.670     3.142    battelfront_ww2_unit/data150
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.266 r  battelfront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.706     3.972    battelfront_ww2_unit/rgb_reg[10]_i_34_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  battelfront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.651     4.747    battelfront_ww2_unit/player_one_x_reg_reg[3]_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.871 f  battelfront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           1.029     5.899    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.023    vga_sync_unit_n_25
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.188ns (14.041%)  route 7.273ns (85.959%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.643     3.305    battelfront_ww2_unit/rgb_reg[10]_i_9_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.332     3.637 r  battelfront_ww2_unit/rgb_reg[9]_i_6/O
                         net (fo=1, routed)           0.956     4.593    vga_sync_unit/rgb_reg_reg[9]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.717 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           1.167     5.884    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.008 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.008    vga_sync_unit_n_26
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.032    17.355    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.084ns (24.516%)  route 6.417ns (75.484%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.944 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          2.672     0.728    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[2]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.124     0.852 r  battelfront_ww2_unit/rgb_reg[7]_i_65/O
                         net (fo=1, routed)           0.000     0.852    vga_sync_unit/rgb_reg_reg[7]_i_14_1[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.402 r  vga_sync_unit/rgb_reg_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.402    vga_sync_unit/rgb_reg_reg[7]_i_29_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.673 r  vga_sync_unit/rgb_reg_reg[7]_i_14/CO[0]
                         net (fo=3, routed)           0.962     2.635    battelfront_ww2_unit/rgb_reg_reg[0][0]
    SLICE_X38Y43         LUT4 (Prop_lut4_I1_O)        0.373     3.008 r  battelfront_ww2_unit/rgb_reg[6]_i_2/O
                         net (fo=14, routed)          1.864     4.873    vga_sync_unit/graph_rgb147_out
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.919     5.915    vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.039 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.039    vga_sync_unit_n_27
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.410    17.517    
                         clock uncertainty           -0.108    17.410    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.029    17.439    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 11.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.556    -0.573    vga_sync_unit/clk_out1
    SLICE_X32Y31         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=26, routed)          0.251    -0.181    vga_sync_unit/pixel_tick
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.346    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.108    -0.204    
    SLICE_X36Y31         FDCE (Hold_fdce_C_CE)       -0.039    -0.243    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.134%)  route 0.205ns (51.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.049    -0.175 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.107    -0.321    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=98, routed)          0.180    -0.248    vga_sync_unit/out[0]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.105    -0.357    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.009%)  route 0.201ns (51.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=27, routed)          0.201    -0.228    vga_sync_unit/out[4]
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.827    -0.342    vga_sync_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.195    -0.536    
                         clock uncertainty            0.108    -0.429    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092    -0.337    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.179 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092    -0.336    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.569%)  route 0.167ns (44.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=35, routed)          0.167    -0.240    vga_sync_unit/O11[7]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga_sync_unit/p_0_in
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.824    -0.345    vga_sync_unit/clk_out1
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.214    -0.558    
                         clock uncertainty            0.108    -0.451    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.359    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.406%)  route 0.175ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.175    -0.232    vga_sync_unit/O11[2]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.108    -0.451    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.092    -0.359    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.042    -0.182 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.105    -0.357    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=34, routed)          0.208    -0.222    vga_sync_unit/O11[6]
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.042    -0.180 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.228    -0.571    
                         clock uncertainty            0.108    -0.464    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.105    -0.359    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.883%)  route 0.211ns (53.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=167, routed)         0.211    -0.219    vga_sync_unit/DI[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.555    
                         clock uncertainty            0.108    -0.448    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.092    -0.356    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.709ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.312ns (14.425%)  route 7.784ns (85.575%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           1.047     4.450    battelfront_ww2_unit/rgb_reg[0]_i_2
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.574 r  battelfront_ww2_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.811     5.385    vga_sync_unit/rgb_reg_reg[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I3_O)        0.124     5.509 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           1.009     6.518    vga_sync_unit/battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0][0]
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.642 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.642    vga_sync_unit_n_17
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X32Y35         FDSE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X32Y35         FDSE (Setup_fdse_C_D)        0.029    17.351    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.351    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                 10.709    

Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 1.312ns (14.667%)  route 7.633ns (85.333%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.607     5.103    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I1_O)        0.124     5.227 f  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           1.141     6.368    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.492 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.492    vga_sync_unit_n_21
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.840ns (20.595%)  route 7.094ns (79.405%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456    -2.006 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=33, routed)          2.883     0.877    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[9]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124     1.001 r  battelfront_ww2_unit/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.550     1.551    battelfront_ww2_unit/rgb_reg[7]_i_24_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     1.944 f  battelfront_ww2_unit/rgb_reg_reg[7]_i_12/CO[0]
                         net (fo=3, routed)           0.812     2.756    vga_sync_unit/rgb_reg_reg[7]_0[0]
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.395     3.151 f  vga_sync_unit/rgb_reg[7]_i_5/O
                         net (fo=10, routed)          1.747     4.899    vga_sync_unit/rgb_reg[7]_i_5_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.348     5.247 f  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           1.102     6.349    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.473 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.473    vga_sync_unit_n_19
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.410    17.516    
                         clock uncertainty           -0.108    17.409    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.081    17.490    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.490    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.312ns (15.021%)  route 7.423ns (84.979%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.898     5.393    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.517 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=1, routed)           0.640     6.157    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.281 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.281    vga_sync_unit_n_24
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X32Y37         FDSE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X32Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.306ns (14.990%)  route 7.406ns (85.010%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 17.927 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.805     4.820    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.944 f  vga_sync_unit/rgb_reg[5]_i_4/O
                         net (fo=3, routed)           1.180     6.124    vga_sync_unit/rgb_reg[5]_i_4_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.248 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.248    vga_sync_unit_n_18
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.440    17.927    clock
    SLICE_X30Y35         FDSE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.429    
                         clock uncertainty           -0.108    17.322    
    SLICE_X30Y35         FDSE (Setup_fdse_C_D)        0.077    17.399    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.399    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 11.151    

Slack (MET) :             11.187ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.312ns (15.224%)  route 7.306ns (84.776%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.409     3.071    vga_sync_unit/h_count_reg_reg[0]_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.332     3.403 r  vga_sync_unit/rgb_reg[7]_i_40/O
                         net (fo=2, routed)           0.969     4.371    vga_sync_unit/h_count_reg_reg[0]_2
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.495 f  vga_sync_unit/rgb_reg[7]_i_21/O
                         net (fo=3, routed)           0.967     5.462    vga_sync_unit/rgb_reg[7]_i_21_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124     5.586 f  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.455     6.040    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.164 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.164    vga_sync_unit_n_20
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X31Y37         FDSE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X31Y37         FDSE (Setup_fdse_C_D)        0.029    17.352    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 11.187    

Slack (MET) :             11.244ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.306ns (15.231%)  route 7.269ns (84.769%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.554    -2.465    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.009 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=115, routed)         2.711     0.702    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152     0.854 r  battelfront_ww2_unit/rgb_reg[11]_i_85/O
                         net (fo=40, routed)          2.260     3.114    battelfront_ww2_unit/sel0[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     3.440 r  battelfront_ww2_unit/rgb_reg[11]_i_89/O
                         net (fo=3, routed)           0.452     3.891    vga_sync_unit/rgb_reg[5]_i_4_1
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.015 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=4, routed)           0.836     4.851    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.975 f  vga_sync_unit/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           1.011     5.986    vga_sync_unit/rgb_reg[11]_i_9_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.110 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     6.110    vga_sync_unit_n_28
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 11.244    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 1.200ns (14.151%)  route 7.280ns (85.849%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.562    -2.457    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  battelfront_ww2_unit/player_one_y_reg_reg[1]/Q
                         net (fo=34, routed)          1.688    -0.312    battelfront_ww2_unit/Q[1]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.124    -0.188 r  battelfront_ww2_unit/g0_b1__12_i_1/O
                         net (fo=126, routed)         2.536     2.348    battelfront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  battelfront_ww2_unit/g0_b2__12/O
                         net (fo=1, routed)           0.670     3.142    battelfront_ww2_unit/data150
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.266 r  battelfront_ww2_unit/rgb_reg[10]_i_34/O
                         net (fo=1, routed)           0.706     3.972    battelfront_ww2_unit/rgb_reg[10]_i_34_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I1_O)        0.124     4.096 r  battelfront_ww2_unit/rgb_reg[10]_i_13/O
                         net (fo=2, routed)           0.651     4.747    battelfront_ww2_unit/player_one_x_reg_reg[3]_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.871 f  battelfront_ww2_unit/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           1.029     5.899    vga_sync_unit/rgb_reg_reg[8]
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.023    vga_sync_unit_n_25
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.031    17.354    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.188ns (14.041%)  route 7.273ns (85.959%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.998 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          2.507     0.510    vga_sync_unit/rgb_reg_reg[7]_i_14_0[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I1_O)        0.152     0.662 r  vga_sync_unit/rgb_reg[11]_i_92/O
                         net (fo=44, routed)          2.643     3.305    battelfront_ww2_unit/rgb_reg[10]_i_9_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.332     3.637 r  battelfront_ww2_unit/rgb_reg[9]_i_6/O
                         net (fo=1, routed)           0.956     4.593    vga_sync_unit/rgb_reg_reg[9]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.717 f  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           1.167     5.884    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.008 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.008    vga_sync_unit_n_26
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.430    
                         clock uncertainty           -0.108    17.323    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.032    17.355    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.084ns (24.516%)  route 6.417ns (75.484%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.557    -2.462    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.518    -1.944 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          2.672     0.728    battelfront_ww2_unit/rgb_reg_reg[11]_i_81[2]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.124     0.852 r  battelfront_ww2_unit/rgb_reg[7]_i_65/O
                         net (fo=1, routed)           0.000     0.852    vga_sync_unit/rgb_reg_reg[7]_i_14_1[1]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.402 r  vga_sync_unit/rgb_reg_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     1.402    vga_sync_unit/rgb_reg_reg[7]_i_29_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.673 r  vga_sync_unit/rgb_reg_reg[7]_i_14/CO[0]
                         net (fo=3, routed)           0.962     2.635    battelfront_ww2_unit/rgb_reg_reg[0][0]
    SLICE_X38Y43         LUT4 (Prop_lut4_I1_O)        0.373     3.008 r  battelfront_ww2_unit/rgb_reg[6]_i_2/O
                         net (fo=14, routed)          1.864     4.873    vga_sync_unit/graph_rgb147_out
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.997 f  vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.919     5.915    vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.039 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     6.039    vga_sync_unit_n_27
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.441    17.928    clock
    SLICE_X33Y37         FDSE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.410    17.517    
                         clock uncertainty           -0.108    17.410    
    SLICE_X33Y37         FDSE (Setup_fdse_C_D)        0.029    17.439    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                 11.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.956%)  route 0.251ns (64.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.556    -0.573    vga_sync_unit/clk_out1
    SLICE_X32Y31         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=26, routed)          0.251    -0.181    vga_sync_unit/pixel_tick
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.346    vga_sync_unit/clk_out1
    SLICE_X36Y31         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.108    -0.204    
    SLICE_X36Y31         FDCE (Hold_fdce_C_CE)       -0.039    -0.243    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.134%)  route 0.205ns (51.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.049    -0.175 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.107    -0.321    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=98, routed)          0.180    -0.248    vga_sync_unit/out[0]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X37Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.105    -0.357    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.009%)  route 0.201ns (51.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=27, routed)          0.201    -0.228    vga_sync_unit/out[4]
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.827    -0.342    vga_sync_unit/clk_out1
    SLICE_X39Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.195    -0.536    
                         clock uncertainty            0.108    -0.429    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.092    -0.337    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.179 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.195    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.092    -0.336    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.569%)  route 0.167ns (44.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=35, routed)          0.167    -0.240    vga_sync_unit/O11[7]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga_sync_unit/p_0_in
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.824    -0.345    vga_sync_unit/clk_out1
    SLICE_X31Y32         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.214    -0.558    
                         clock uncertainty            0.108    -0.451    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092    -0.359    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.406%)  route 0.175ns (45.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X30Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.175    -0.232    vga_sync_unit/O11[2]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.187 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X31Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.108    -0.451    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.092    -0.359    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.560    -0.569    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.205    -0.224    vga_sync_unit/out[3]
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.042    -0.182 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X39Y37         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.105    -0.357    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.558    -0.571    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=34, routed)          0.208    -0.222    vga_sync_unit/O11[6]
    SLICE_X32Y33         LUT3 (Prop_lut3_I0_O)        0.042    -0.180 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.825    -0.344    vga_sync_unit/clk_out1
    SLICE_X32Y33         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.228    -0.571    
                         clock uncertainty            0.108    -0.464    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.105    -0.359    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.883%)  route 0.211ns (53.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.559    -0.570    vga_sync_unit/clk_out1
    SLICE_X40Y36         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=167, routed)         0.211    -0.219    vga_sync_unit/DI[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.828    -0.341    vga_sync_unit/clk_out1
    SLICE_X40Y35         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.215    -0.555    
                         clock uncertainty            0.108    -0.448    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.092    -0.356    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.182    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.064ns (50.103%)  route 4.047ns (49.897%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         LDCE                         0.000     0.000 r  battelfront_ww2_unit/led_reg[0]/G
    SLICE_X45Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  battelfront_ww2_unit/led_reg[0]/Q
                         net (fo=1, routed)           4.047     4.606    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.111 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.111    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 4.060ns (54.039%)  route 3.453ns (45.961%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/led_reg[2]/G
    SLICE_X43Y42         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  battelfront_ww2_unit/led_reg[2]/Q
                         net (fo=1, routed)           3.453     4.012    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.513 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.513    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/led_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.068ns (55.508%)  route 3.261ns (44.492%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  battelfront_ww2_unit/led_reg[3]/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  battelfront_ww2_unit/led_reg[3]/Q
                         net (fo=1, routed)           3.261     3.820    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.329 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.329    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.359ns (62.774%)  route 2.585ns (37.226%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/led_reg[1]/G
    SLICE_X38Y43         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  battelfront_ww2_unit/led_reg[1]/Q
                         net (fo=1, routed)           2.585     3.414    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.944 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.944    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.913ns  (logic 1.576ns (22.803%)  route 5.337ns (77.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[3]_inst/O
                         net (fo=20, routed)          4.504     5.957    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.081 r  battelfront_ww2_unit/projectile_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.832     6.913    battelfront_ww2_unit/projectile_x_next_reg[6]_i_1_n_0
    SLICE_X40Y43         LDCE                                         r  battelfront_ww2_unit/projectile_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 1.576ns (23.322%)  route 5.183ns (76.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[3]_inst/O
                         net (fo=20, routed)          4.592     6.044    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.168 r  battelfront_ww2_unit/projectile_x_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.591     6.760    battelfront_ww2_unit/projectile_x_next_reg[8]_i_1_n_0
    SLICE_X40Y43         LDCE                                         r  battelfront_ww2_unit/projectile_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 1.576ns (24.357%)  route 4.896ns (75.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[3]_inst/O
                         net (fo=20, routed)          4.517     5.969    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.093 r  battelfront_ww2_unit/projectile_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.379     6.472    battelfront_ww2_unit/projectile_x_next_reg[9]_i_1_n_0
    SLICE_X41Y43         LDCE                                         r  battelfront_ww2_unit/projectile_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 1.578ns (24.508%)  route 4.860ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[2]_inst/O
                         net (fo=10, routed)          4.528     5.982    battelfront_ww2_unit/btn_IBUF[1]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.106 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     6.438    battelfront_ww2_unit/player_one_y_next_reg[9]_i_1_n_0
    SLICE_X46Y43         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 1.578ns (24.760%)  route 4.794ns (75.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[2]_inst/O
                         net (fo=10, routed)          4.207     5.661    battelfront_ww2_unit/btn_IBUF[1]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.785 r  battelfront_ww2_unit/player_one_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.587     6.372    battelfront_ww2_unit/player_one_y_next_reg[8]_i_1_n_0
    SLICE_X46Y43         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 1.576ns (24.936%)  route 4.746ns (75.064%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[3]_inst/O
                         net (fo=20, routed)          4.361     5.813    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X40Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.937 r  battelfront_ww2_unit/projectile_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.385     6.322    battelfront_ww2_unit/projectile_x_next_reg[7]_i_1_n_0
    SLICE_X40Y42         LDCE                                         r  battelfront_ww2_unit/projectile_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_right_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.273ns (63.778%)  route 0.155ns (36.222%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_right_reg/G
    SLICE_X41Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_right_reg/Q
                         net (fo=1, routed)           0.155     0.313    battelfront_ww2_unit/collision_margin_right
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.358 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     0.358    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.428 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.428    battelfront_ww2_unit/player_one_x_next__0[0]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.268ns (60.986%)  route 0.171ns (39.014%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.374 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     0.374    battelfront_ww2_unit/player_one_x_next_reg[3]_i_4_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.439 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.439    battelfront_ww2_unit/player_one_x_next__0[2]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_right_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.308ns (66.516%)  route 0.155ns (33.484%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_right_reg/G
    SLICE_X41Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_right_reg/Q
                         net (fo=1, routed)           0.155     0.313    battelfront_ww2_unit/collision_margin_right
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.358 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     0.358    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.463 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.463    battelfront_ww2_unit/player_one_x_next__0[1]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.303ns (63.864%)  route 0.171ns (36.136%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.096     0.474 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.474    battelfront_ww2_unit/player_one_x_next__0[3]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.344ns (66.739%)  route 0.171ns (33.261%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.462 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.462    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.515 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.515    battelfront_ww2_unit/player_one_x_next__0[4]
    SLICE_X42Y42         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.357ns (67.557%)  route 0.171ns (32.443%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.462 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.462    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.528 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.528    battelfront_ww2_unit/player_one_x_next__0[6]
    SLICE_X42Y42         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.380ns (68.910%)  route 0.171ns (31.090%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.462 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.462    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.551 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.551    battelfront_ww2_unit/player_one_x_next__0[5]
    SLICE_X42Y42         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.382ns (69.022%)  route 0.171ns (30.978%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.462 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.462    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.553 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.553    battelfront_ww2_unit/player_one_x_next__0[7]
    SLICE_X42Y42         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.384ns (69.134%)  route 0.171ns (30.866%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.462 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.462    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.502 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.502    battelfront_ww2_unit/player_one_x_next_reg[7]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.555 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.555    battelfront_ww2_unit/player_one_x_next__0[8]
    SLICE_X42Y43         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/collision_margin_left_reg/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.420ns (71.013%)  route 0.171ns (28.987%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  battelfront_ww2_unit/collision_margin_left_reg/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/collision_margin_left_reg/Q
                         net (fo=4, routed)           0.171     0.329    battelfront_ww2_unit/collision_margin_left
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.049     0.378 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.462 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.462    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.502 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.502    battelfront_ww2_unit/player_one_x_next_reg[7]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.591 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.591    battelfront_ww2_unit/player_one_x_next__0[9]
    SLICE_X42Y43         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.967ns  (logic 5.059ns (39.010%)  route 7.909ns (60.990%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 f  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.736     7.005    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.514 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.514    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.963ns  (logic 4.590ns (35.413%)  route 8.372ns (64.587%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.562    -2.457    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.001 f  battelfront_ww2_unit/player_one_y_reg_reg[1]/Q
                         net (fo=34, routed)          1.511    -0.489    battelfront_ww2_unit/Q[1]
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.124    -0.365 f  battelfront_ww2_unit/led_reg[1]_i_3/O
                         net (fo=5, routed)           0.968     0.603    battelfront_ww2_unit/led_reg[1]_i_3_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.727 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_27/O
                         net (fo=1, routed)           0.669     1.396    battelfront_ww2_unit/led_OBUF[5]_inst_i_27_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.520 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.959     2.479    battelfront_ww2_unit/led_OBUF[5]_inst_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.841     3.445    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.569 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.423     6.992    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.506 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.506    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 1.798ns (19.672%)  route 7.342ns (80.328%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.755     5.971    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I1_O)        0.124     6.095 r  battelfront_ww2_unit/player_one_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.591     6.686    battelfront_ww2_unit/player_one_y_next_reg[1]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 1.798ns (20.485%)  route 6.979ns (79.515%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.604     5.820    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.944 r  battelfront_ww2_unit/player_one_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     6.324    battelfront_ww2_unit/player_one_y_next_reg[2]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 1.798ns (20.749%)  route 6.867ns (79.251%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.871     6.088    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  battelfront_ww2_unit/player_one_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.212    battelfront_ww2_unit/player_one_y_next_reg[5]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 1.826ns (21.291%)  route 6.750ns (78.709%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.755     5.971    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.152     6.123 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.123    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 1.798ns (21.262%)  route 6.659ns (78.738%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.284     5.500    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.624 r  battelfront_ww2_unit/player_one_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     6.003    battelfront_ww2_unit/player_one_y_next_reg[4]_i_1_n_0
    SLICE_X46Y40         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 1.798ns (21.433%)  route 6.591ns (78.567%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.216     5.432    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  battelfront_ww2_unit/player_one_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     5.935    battelfront_ww2_unit/player_one_y_next_reg[3]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 1.798ns (22.257%)  route 6.280ns (77.743%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          0.906     5.122    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  battelfront_ww2_unit/player_one_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.379     5.625    battelfront_ww2_unit/player_one_y_next_reg[7]_i_1_n_0
    SLICE_X46Y40         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 1.798ns (22.541%)  route 6.178ns (77.459%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          0.595     4.812    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.936 r  battelfront_ww2_unit/player_one_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.587     5.523    battelfront_ww2_unit/player_one_y_next_reg[8]_i_1_n_0
    SLICE_X46Y43         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.728ns  (logic 0.462ns (63.435%)  route 0.266ns (36.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.443    -2.070    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.703 r  battelfront_ww2_unit/player_one_y_reg_reg[0]/Q
                         net (fo=122, routed)         0.266    -1.437    battelfront_ww2_unit/Q[0]
    SLICE_X44Y36         LUT4 (Prop_lut4_I3_O)        0.095    -1.342 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.342    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.467ns (60.991%)  route 0.299ns (39.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.444    -2.069    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.367    -1.702 r  battelfront_ww2_unit/player_one_y_reg_reg[2]/Q
                         net (fo=30, routed)          0.299    -1.403    battelfront_ww2_unit/Q[2]
    SLICE_X46Y37         LUT6 (Prop_lut6_I1_O)        0.100    -1.303 r  battelfront_ww2_unit/projectile_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.303    battelfront_ww2_unit/projectile_y_next_reg[3]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  battelfront_ww2_unit/projectile_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.467ns (60.965%)  route 0.299ns (39.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X47Y42         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_y_reg_reg[6]/Q
                         net (fo=37, routed)          0.299    -1.400    battelfront_ww2_unit/Q[6]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.100    -1.300 r  battelfront_ww2_unit/player_one_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.300    battelfront_ww2_unit/player_one_y_next_reg[6]_i_1_n_0
    SLICE_X46Y42         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.815ns  (logic 0.643ns (78.940%)  route 0.172ns (21.060%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=37, routed)          0.172    -1.528    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[8]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.100    -1.428 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -1.428    battelfront_ww2_unit/player_one_x_next_reg[9]_i_3_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -1.252 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.252    battelfront_ww2_unit/player_one_x_next__0[9]
    SLICE_X42Y43         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.659ns (79.155%)  route 0.174ns (20.845%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=37, routed)          0.174    -1.526    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[8]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.100    -1.426 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    -1.426    battelfront_ww2_unit/player_one_x_next_reg[9]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.234 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.234    battelfront_ww2_unit/player_one_x_next__0[8]
    SLICE_X42Y43         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.853ns  (logic 0.467ns (54.749%)  route 0.386ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.443    -2.070    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDPE (Prop_fdpe_C_Q)         0.367    -1.703 r  battelfront_ww2_unit/player_one_y_reg_reg[5]/Q
                         net (fo=36, routed)          0.386    -1.317    battelfront_ww2_unit/Q[5]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.100    -1.217 r  battelfront_ww2_unit/player_one_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.217    battelfront_ww2_unit/player_one_y_next_reg[5]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.896ns  (logic 0.662ns (73.919%)  route 0.234ns (26.081%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.446    -2.067    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  battelfront_ww2_unit/player_one_x_reg_reg[3]/Q
                         net (fo=45, routed)          0.234    -1.467    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[3]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.100    -1.367 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    -1.367    battelfront_ww2_unit/player_one_x_next_reg[3]_i_3_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -1.172 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.172    battelfront_ww2_unit/player_one_x_next__0[3]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.898ns  (logic 0.659ns (73.361%)  route 0.239ns (26.639%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.446    -2.067    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          0.239    -1.461    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[0]
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.100    -1.361 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    -1.361    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.169 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.169    battelfront_ww2_unit/player_one_x_next__0[0]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.967ns  (logic 0.467ns (48.312%)  route 0.500ns (51.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.446    -2.067    battelfront_ww2_unit/clk_out1
    SLICE_X47Y40         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDPE (Prop_fdpe_C_Q)         0.367    -1.700 r  battelfront_ww2_unit/player_one_y_reg_reg[7]/Q
                         net (fo=33, routed)          0.183    -1.517    battelfront_ww2_unit/Q[7]
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.100    -1.417 r  battelfront_ww2_unit/player_one_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.317    -1.100    battelfront_ww2_unit/player_one_y_next_reg[7]_i_1_n_0
    SLICE_X46Y40         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.643ns (66.067%)  route 0.330ns (33.933%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_x_reg_reg[4]/Q
                         net (fo=41, routed)          0.330    -1.369    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[4]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.100    -1.269 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    -1.269    battelfront_ww2_unit/player_one_x_next_reg[7]_i_4_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -1.093 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.093    battelfront_ww2_unit/player_one_x_next__0[5]
    SLICE_X42Y42         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.967ns  (logic 5.059ns (39.010%)  route 7.909ns (60.990%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 f  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.736     7.005    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.514 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.514    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.963ns  (logic 4.590ns (35.413%)  route 8.372ns (64.587%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.562    -2.457    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -2.001 f  battelfront_ww2_unit/player_one_y_reg_reg[1]/Q
                         net (fo=34, routed)          1.511    -0.489    battelfront_ww2_unit/Q[1]
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.124    -0.365 f  battelfront_ww2_unit/led_reg[1]_i_3/O
                         net (fo=5, routed)           0.968     0.603    battelfront_ww2_unit/led_reg[1]_i_3_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.727 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_27/O
                         net (fo=1, routed)           0.669     1.396    battelfront_ww2_unit/led_OBUF[5]_inst_i_27_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.520 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.959     2.479    battelfront_ww2_unit/led_OBUF[5]_inst_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124     2.603 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.841     3.445    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.569 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.423     6.992    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.506 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.506    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 1.798ns (19.672%)  route 7.342ns (80.328%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.755     5.971    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I1_O)        0.124     6.095 r  battelfront_ww2_unit/player_one_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.591     6.686    battelfront_ww2_unit/player_one_y_next_reg[1]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 1.798ns (20.485%)  route 6.979ns (79.515%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.604     5.820    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.944 r  battelfront_ww2_unit/player_one_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     6.324    battelfront_ww2_unit/player_one_y_next_reg[2]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 1.798ns (20.749%)  route 6.867ns (79.251%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.871     6.088    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.212 r  battelfront_ww2_unit/player_one_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.212    battelfront_ww2_unit/player_one_y_next_reg[5]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 1.826ns (21.291%)  route 6.750ns (78.709%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.755     5.971    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.152     6.123 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.123    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 1.798ns (21.262%)  route 6.659ns (78.738%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.284     5.500    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.624 r  battelfront_ww2_unit/player_one_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     6.003    battelfront_ww2_unit/player_one_y_next_reg[4]_i_1_n_0
    SLICE_X46Y40         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 1.798ns (21.433%)  route 6.591ns (78.567%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          1.216     5.432    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  battelfront_ww2_unit/player_one_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     5.935    battelfront_ww2_unit/player_one_y_next_reg[3]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 1.798ns (22.257%)  route 6.280ns (77.743%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          0.906     5.122    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  battelfront_ww2_unit/player_one_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.379     5.625    battelfront_ww2_unit/player_one_y_next_reg[7]_i_1_n_0
    SLICE_X46Y40         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 1.798ns (22.541%)  route 6.178ns (77.459%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.565    -2.454    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.419    -2.035 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=44, routed)          1.584    -0.451    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[6]
    SLICE_X46Y44         LUT5 (Prop_lut5_I2_O)        0.325    -0.126 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_19/O
                         net (fo=2, routed)           0.949     0.824    battelfront_ww2_unit/collision_top1215_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.356     1.180 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_20/O
                         net (fo=1, routed)           0.971     2.150    battelfront_ww2_unit/led_OBUF[4]_inst_i_20_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.326     2.476 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.146    battelfront_ww2_unit/led_OBUF[4]_inst_i_5_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     3.270 f  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.823     4.092    battelfront_ww2_unit/led_OBUF[4]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.216 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_3/O
                         net (fo=10, routed)          0.595     4.812    battelfront_ww2_unit/player_one_y_next_reg[9]_i_3_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.936 r  battelfront_ww2_unit/player_one_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.587     5.523    battelfront_ww2_unit/player_one_y_next_reg[8]_i_1_n_0
    SLICE_X46Y43         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.728ns  (logic 0.462ns (63.435%)  route 0.266ns (36.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.443    -2.070    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.703 r  battelfront_ww2_unit/player_one_y_reg_reg[0]/Q
                         net (fo=122, routed)         0.266    -1.437    battelfront_ww2_unit/Q[0]
    SLICE_X44Y36         LUT4 (Prop_lut4_I3_O)        0.095    -1.342 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.342    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/projectile_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.467ns (60.991%)  route 0.299ns (39.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.444    -2.069    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.367    -1.702 r  battelfront_ww2_unit/player_one_y_reg_reg[2]/Q
                         net (fo=30, routed)          0.299    -1.403    battelfront_ww2_unit/Q[2]
    SLICE_X46Y37         LUT6 (Prop_lut6_I1_O)        0.100    -1.303 r  battelfront_ww2_unit/projectile_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.303    battelfront_ww2_unit/projectile_y_next_reg[3]_i_1_n_0
    SLICE_X46Y37         LDCE                                         r  battelfront_ww2_unit/projectile_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.467ns (60.965%)  route 0.299ns (39.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X47Y42         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_y_reg_reg[6]/Q
                         net (fo=37, routed)          0.299    -1.400    battelfront_ww2_unit/Q[6]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.100    -1.300 r  battelfront_ww2_unit/player_one_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.300    battelfront_ww2_unit/player_one_y_next_reg[6]_i_1_n_0
    SLICE_X46Y42         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.815ns  (logic 0.643ns (78.940%)  route 0.172ns (21.060%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=37, routed)          0.172    -1.528    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[8]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.100    -1.428 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -1.428    battelfront_ww2_unit/player_one_x_next_reg[9]_i_3_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -1.252 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.252    battelfront_ww2_unit/player_one_x_next__0[9]
    SLICE_X42Y43         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.659ns (79.155%)  route 0.174ns (20.845%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=37, routed)          0.174    -1.526    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[8]
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.100    -1.426 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    -1.426    battelfront_ww2_unit/player_one_x_next_reg[9]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.234 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.234    battelfront_ww2_unit/player_one_x_next__0[8]
    SLICE_X42Y43         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.853ns  (logic 0.467ns (54.749%)  route 0.386ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.443    -2.070    battelfront_ww2_unit/clk_out1
    SLICE_X45Y36         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDPE (Prop_fdpe_C_Q)         0.367    -1.703 r  battelfront_ww2_unit/player_one_y_reg_reg[5]/Q
                         net (fo=36, routed)          0.386    -1.317    battelfront_ww2_unit/Q[5]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.100    -1.217 r  battelfront_ww2_unit/player_one_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.217    battelfront_ww2_unit/player_one_y_next_reg[5]_i_1_n_0
    SLICE_X44Y36         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.896ns  (logic 0.662ns (73.919%)  route 0.234ns (26.081%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.446    -2.067    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  battelfront_ww2_unit/player_one_x_reg_reg[3]/Q
                         net (fo=45, routed)          0.234    -1.467    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[3]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.100    -1.367 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    -1.367    battelfront_ww2_unit/player_one_x_next_reg[3]_i_3_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -1.172 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.172    battelfront_ww2_unit/player_one_x_next__0[3]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.898ns  (logic 0.659ns (73.361%)  route 0.239ns (26.639%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.446    -2.067    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.700 r  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=56, routed)          0.239    -1.461    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[0]
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.100    -1.361 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    -1.361    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.169 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.169    battelfront_ww2_unit/player_one_x_next__0[0]
    SLICE_X42Y41         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.967ns  (logic 0.467ns (48.312%)  route 0.500ns (51.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.446    -2.067    battelfront_ww2_unit/clk_out1
    SLICE_X47Y40         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDPE (Prop_fdpe_C_Q)         0.367    -1.700 r  battelfront_ww2_unit/player_one_y_reg_reg[7]/Q
                         net (fo=33, routed)          0.183    -1.517    battelfront_ww2_unit/Q[7]
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.100    -1.417 r  battelfront_ww2_unit/player_one_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.317    -1.100    battelfront_ww2_unit/player_one_y_next_reg[7]_i_1_n_0
    SLICE_X46Y40         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.643ns (66.067%)  route 0.330ns (33.933%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.367    -1.699 r  battelfront_ww2_unit/player_one_x_reg_reg[4]/Q
                         net (fo=41, routed)          0.330    -1.369    battelfront_ww2_unit/player_one_x_reg_reg[9]_0[4]
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.100    -1.269 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    -1.269    battelfront_ww2_unit/player_one_x_next_reg[7]_i_4_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -1.093 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.093    battelfront_ww2_unit/player_one_x_next__0[5]
    SLICE_X42Y42         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.441ns (20.390%)  route 5.627ns (79.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.627     7.069    battelfront_ww2_unit/AR[0]
    SLICE_X39Y42         FDCE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.444    -2.069    battelfront_ww2_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 1.441ns (20.825%)  route 5.480ns (79.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.480     6.921    battelfront_ww2_unit/AR[0]
    SLICE_X39Y43         FDPE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.445    -2.068    battelfront_ww2_unit/clk_out1
    SLICE_X39Y43         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 1.441ns (20.825%)  route 5.480ns (79.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.480     6.921    battelfront_ww2_unit/AR[0]
    SLICE_X39Y43         FDCE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.445    -2.068    battelfront_ww2_unit/clk_out1
    SLICE_X39Y43         FDCE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.771ns  (logic 1.441ns (21.287%)  route 5.329ns (78.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.329     6.771    battelfront_ww2_unit/AR[0]
    SLICE_X40Y44         FDPE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X40Y44         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 1.441ns (21.662%)  route 5.212ns (78.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.212     6.653    battelfront_ww2_unit/AR[0]
    SLICE_X45Y43         FDPE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.448    -2.065    battelfront_ww2_unit/clk_out1
    SLICE_X45Y43         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 1.441ns (21.662%)  route 5.212ns (78.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.212     6.653    battelfront_ww2_unit/AR[0]
    SLICE_X45Y43         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.448    -2.065    battelfront_ww2_unit/clk_out1
    SLICE_X45Y43         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDPE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDPE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDPE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDCE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[9]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_y_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.268    battelfront_ww2_unit/projectile_y_next[9]
    SLICE_X45Y39         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X45Y39         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[9]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[5]/G
    SLICE_X44Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_y_next_reg[5]/Q
                         net (fo=1, routed)           0.118     0.276    battelfront_ww2_unit/projectile_y_next[5]
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.830    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[5]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_x_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.964%)  route 0.119ns (43.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_x_next_reg[8]/G
    SLICE_X40Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_x_next_reg[8]/Q
                         net (fo=1, routed)           0.119     0.277    battelfront_ww2_unit/projectile_x_next[8]
    SLICE_X39Y43         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X39Y43         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[2]/G
    SLICE_X46Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_y_next_reg[2]/Q
                         net (fo=1, routed)           0.100     0.278    battelfront_ww2_unit/projectile_y_next[2]
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.830    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[2]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[3]/G
    SLICE_X46Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_y_next_reg[3]/Q
                         net (fo=1, routed)           0.100     0.278    battelfront_ww2_unit/projectile_y_next[3]
    SLICE_X45Y37         FDPE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.830    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[3]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[9]/G
    SLICE_X46Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/player_one_y_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.279    battelfront_ww2_unit/player_one_y_next[9]
    SLICE_X45Y43         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.834    -0.335    battelfront_ww2_unit/clk_out1
    SLICE_X45Y43         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_x_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_x_next_reg[1]/G
    SLICE_X42Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_x_next_reg[1]/Q
                         net (fo=1, routed)           0.101     0.279    battelfront_ww2_unit/projectile_x_next[1]
    SLICE_X41Y38         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.338    battelfront_ww2_unit/clk_out1
    SLICE_X41Y38         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[1]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_x_next_reg[6]/G
    SLICE_X40Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_x_next_reg[6]/Q
                         net (fo=1, routed)           0.121     0.279    battelfront_ww2_unit/projectile_x_next[6]
    SLICE_X40Y44         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.336    battelfront_ww2_unit/clk_out1
    SLICE_X40Y44         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[6]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.178ns (62.859%)  route 0.105ns (37.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_x_next_reg[0]/G
    SLICE_X42Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/player_one_x_next_reg[0]/Q
                         net (fo=1, routed)           0.105     0.283    battelfront_ww2_unit/player_one_x_next[0]
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_x_next_reg[9]/G
    SLICE_X42Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/player_one_x_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.288    battelfront_ww2_unit/player_one_x_next[9]
    SLICE_X43Y43         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.336    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.441ns (20.390%)  route 5.627ns (79.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.627     7.069    battelfront_ww2_unit/AR[0]
    SLICE_X39Y42         FDCE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.444    -2.069    battelfront_ww2_unit/clk_out1
    SLICE_X39Y42         FDCE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 1.441ns (20.825%)  route 5.480ns (79.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.480     6.921    battelfront_ww2_unit/AR[0]
    SLICE_X39Y43         FDPE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.445    -2.068    battelfront_ww2_unit/clk_out1
    SLICE_X39Y43         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 1.441ns (20.825%)  route 5.480ns (79.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.480     6.921    battelfront_ww2_unit/AR[0]
    SLICE_X39Y43         FDCE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.445    -2.068    battelfront_ww2_unit/clk_out1
    SLICE_X39Y43         FDCE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.771ns  (logic 1.441ns (21.287%)  route 5.329ns (78.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.329     6.771    battelfront_ww2_unit/AR[0]
    SLICE_X40Y44         FDPE                                         f  battelfront_ww2_unit/projectile_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X40Y44         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 1.441ns (21.662%)  route 5.212ns (78.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.212     6.653    battelfront_ww2_unit/AR[0]
    SLICE_X45Y43         FDPE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.448    -2.065    battelfront_ww2_unit/clk_out1
    SLICE_X45Y43         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.653ns  (logic 1.441ns (21.662%)  route 5.212ns (78.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.212     6.653    battelfront_ww2_unit/AR[0]
    SLICE_X45Y43         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.448    -2.065    battelfront_ww2_unit/clk_out1
    SLICE_X45Y43         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDPE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDPE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDPE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.441ns (21.741%)  route 5.188ns (78.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=65, routed)          5.188     6.629    battelfront_ww2_unit/AR[0]
    SLICE_X43Y43         FDCE                                         f  battelfront_ww2_unit/player_one_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          1.447    -2.066    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[9]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_y_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.268    battelfront_ww2_unit/projectile_y_next[9]
    SLICE_X45Y39         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X45Y39         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[9]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[5]/G
    SLICE_X44Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_y_next_reg[5]/Q
                         net (fo=1, routed)           0.118     0.276    battelfront_ww2_unit/projectile_y_next[5]
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.830    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[5]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_x_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.964%)  route 0.119ns (43.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_x_next_reg[8]/G
    SLICE_X40Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_x_next_reg[8]/Q
                         net (fo=1, routed)           0.119     0.277    battelfront_ww2_unit/projectile_x_next[8]
    SLICE_X39Y43         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X39Y43         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[2]/G
    SLICE_X46Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_y_next_reg[2]/Q
                         net (fo=1, routed)           0.100     0.278    battelfront_ww2_unit/projectile_y_next[2]
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.830    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDCE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[2]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_y_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_y_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_y_next_reg[3]/G
    SLICE_X46Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_y_next_reg[3]/Q
                         net (fo=1, routed)           0.100     0.278    battelfront_ww2_unit/projectile_y_next[3]
    SLICE_X45Y37         FDPE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.830    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X45Y37         FDPE                                         r  battelfront_ww2_unit/projectile_y_reg_reg[3]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[9]/G
    SLICE_X46Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/player_one_y_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.279    battelfront_ww2_unit/player_one_y_next[9]
    SLICE_X45Y43         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.834    -0.335    battelfront_ww2_unit/clk_out1
    SLICE_X45Y43         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_x_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_x_next_reg[1]/G
    SLICE_X42Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_x_next_reg[1]/Q
                         net (fo=1, routed)           0.101     0.279    battelfront_ww2_unit/projectile_x_next[1]
    SLICE_X41Y38         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.338    battelfront_ww2_unit/clk_out1
    SLICE_X41Y38         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[1]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_x_next_reg[6]/G
    SLICE_X40Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_x_next_reg[6]/Q
                         net (fo=1, routed)           0.121     0.279    battelfront_ww2_unit/projectile_x_next[6]
    SLICE_X40Y44         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.336    battelfront_ww2_unit/clk_out1
    SLICE_X40Y44         FDPE                                         r  battelfront_ww2_unit/projectile_x_reg_reg[6]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.178ns (62.859%)  route 0.105ns (37.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_x_next_reg[0]/G
    SLICE_X42Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/player_one_x_next_reg[0]/Q
                         net (fo=1, routed)           0.105     0.283    battelfront_ww2_unit/player_one_x_next[0]
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X43Y41         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_x_next_reg[9]/G
    SLICE_X42Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/player_one_x_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.288    battelfront_ww2_unit/player_one_x_next[9]
    SLICE_X43Y43         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.336    battelfront_ww2_unit/clk_out1
    SLICE_X43Y43         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/C





