
*** Running vivado
    with args -log tx_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tx_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Balaji/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source tx_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 302.629 ; gain = 33.898
Command: synth_design -top tx_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 401.695 ; gain = 99.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tx_wrapper' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/hdl/tx_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:13]
INFO: [Synth 8-6157] synthesizing module 'tx_axi_ethernetlite_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_axi_ethernetlite_0_0' (2#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernetlite_0' of module 'tx_axi_ethernetlite_0_0' requires 34 connections, but only 32 given [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:147]
INFO: [Synth 8-6157] synthesizing module 'tx_blk_mem_gen_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_blk_mem_gen_0_0' (3#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx_clk_wiz_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tx_clk_wiz_0_0' (4#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tx_debounce_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_debounce_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_debounce_0_0' (5#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_debounce_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:198]
INFO: [Synth 8-6157] synthesizing module 'tx_ila_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_ila_0_0' (6#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx_mii_to_rmii_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_mii_to_rmii_0_0' (7#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx_ov7670_capture_0_1' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_ov7670_capture_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_ov7670_capture_0_1' (8#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_ov7670_capture_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx_ov7670_controller_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_ov7670_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_ov7670_controller_0_0' (9#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_ov7670_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx_packetizer_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_packetizer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_packetizer_0_0' (10#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_packetizer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tx_proc_sys_reset_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_proc_sys_reset_0_0' (11#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'tx_proc_sys_reset_0_0' requires 10 connections, but only 6 given [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:279]
INFO: [Synth 8-6157] synthesizing module 'tx_streamer_0_0' [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_streamer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tx_streamer_0_0' (12#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/.Xil/Vivado-16728-BALAJI-DESKTOP/realtime/tx_streamer_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ethernetlite_0'. This will prevent further optimization [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'packetizer_0'. This will prevent further optimization [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:254]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:198]
INFO: [Synth 8-6155] done synthesizing module 'tx' (13#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/synth/tx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'tx_wrapper' (14#1) [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/hdl/tx_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 457.027 ; gain = 154.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 457.027 ; gain = 154.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 457.027 ; gain = 154.398
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0/tx_clk_wiz_0_0_in_context.xdc] for cell 'tx_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0/tx_clk_wiz_0_0_in_context.xdc] for cell 'tx_i/clk_wiz_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ov7670_controller_0_0/tx_ov7670_controller_0_0/tx_ov7670_controller_0_0_in_context.xdc] for cell 'tx_i/ov7670_controller_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ov7670_controller_0_0/tx_ov7670_controller_0_0/tx_ov7670_controller_0_0_in_context.xdc] for cell 'tx_i/ov7670_controller_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_debounce_0_0/tx_debounce_0_0/tx_debounce_0_0_in_context.xdc] for cell 'tx_i/debounce_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_debounce_0_0/tx_debounce_0_0/tx_debounce_0_0_in_context.xdc] for cell 'tx_i/debounce_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ov7670_capture_0_1/tx_ov7670_capture_0_1/tx_ov7670_capture_0_1_in_context.xdc] for cell 'tx_i/ov7670_capture_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ov7670_capture_0_1/tx_ov7670_capture_0_1/tx_ov7670_capture_0_1_in_context.xdc] for cell 'tx_i/ov7670_capture_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_streamer_0_0/tx_streamer_0_0/tx_streamer_0_0_in_context.xdc] for cell 'tx_i/streamer_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_streamer_0_0/tx_streamer_0_0/tx_streamer_0_0_in_context.xdc] for cell 'tx_i/streamer_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_packetizer_0_0/tx_packetizer_0_0/tx_packetizer_0_0_in_context.xdc] for cell 'tx_i/packetizer_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_packetizer_0_0/tx_packetizer_0_0/tx_packetizer_0_0_in_context.xdc] for cell 'tx_i/packetizer_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_axi_ethernetlite_0_0/tx_axi_ethernetlite_0_0/tx_axi_ethernetlite_0_0_in_context.xdc] for cell 'tx_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_axi_ethernetlite_0_0/tx_axi_ethernetlite_0_0/tx_axi_ethernetlite_0_0_in_context.xdc] for cell 'tx_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_mii_to_rmii_0_0/tx_mii_to_rmii_0_0/tx_mii_to_rmii_0_0_in_context.xdc] for cell 'tx_i/mii_to_rmii_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_mii_to_rmii_0_0/tx_mii_to_rmii_0_0/tx_mii_to_rmii_0_0_in_context.xdc] for cell 'tx_i/mii_to_rmii_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_blk_mem_gen_0_0/tx_blk_mem_gen_0_0/tx_blk_mem_gen_0_0_in_context.xdc] for cell 'tx_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_blk_mem_gen_0_0/tx_blk_mem_gen_0_0/tx_blk_mem_gen_0_0_in_context.xdc] for cell 'tx_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_proc_sys_reset_0_0/tx_proc_sys_reset_0_0/tx_proc_sys_reset_0_0_in_context.xdc] for cell 'tx_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_proc_sys_reset_0_0/tx_proc_sys_reset_0_0/tx_proc_sys_reset_0_0_in_context.xdc] for cell 'tx_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ila_0_0/tx_ila_0_0/tx_ila_0_0_in_context.xdc] for cell 'tx_i/ila_0'
Finished Parsing XDC File [c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ila_0_0/tx_ila_0_0/tx_ila_0_0_in_context.xdc] for cell 'tx_i/ila_0'
Parsing XDC File [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_0_IBUF'. [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/constrs_1/new/constraints.xdc:14]
Finished Parsing XDC File [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tx_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tx_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tx_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.586 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.586 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.586 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tx_i/blk_mem_gen_0' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 745.586 ; gain = 442.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 745.586 ; gain = 442.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0/tx_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0/tx_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for tx_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/ov7670_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/ov7670_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/streamer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/packetizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 745.586 ; gain = 442.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 745.586 ; gain = 442.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 745.586 ; gain = 442.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx_i/clk_wiz_0/clk_100' to pin 'tx_i/clk_wiz_0/bbstub_clk_100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx_i/clk_wiz_0/clk_50' to pin 'tx_i/clk_wiz_0/bbstub_clk_50/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx_i/axi_ethernetlite_0/phy_rx_clk' to pin 'tx_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx_i/axi_ethernetlite_0/phy_tx_clk' to pin 'tx_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 783.023 ; gain = 480.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 783.023 ; gain = 480.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |tx_axi_ethernetlite_0_0  |         1|
|2     |tx_blk_mem_gen_0_0       |         1|
|3     |tx_clk_wiz_0_0           |         1|
|4     |tx_debounce_0_0          |         1|
|5     |tx_ila_0_0               |         1|
|6     |tx_mii_to_rmii_0_0       |         1|
|7     |tx_ov7670_capture_0_1    |         1|
|8     |tx_ov7670_controller_0_0 |         1|
|9     |tx_packetizer_0_0        |         1|
|10    |tx_proc_sys_reset_0_0    |         1|
|11    |tx_streamer_0_0          |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |tx_axi_ethernetlite_0_0  |     1|
|2     |tx_blk_mem_gen_0_0       |     1|
|3     |tx_clk_wiz_0_0           |     1|
|4     |tx_debounce_0_0          |     1|
|5     |tx_ila_0_0               |     1|
|6     |tx_mii_to_rmii_0_0       |     1|
|7     |tx_ov7670_capture_0_1    |     1|
|8     |tx_ov7670_controller_0_0 |     1|
|9     |tx_packetizer_0_0        |     1|
|10    |tx_proc_sys_reset_0_0    |     1|
|11    |tx_streamer_0_0          |     1|
|12    |IBUF                     |    17|
|13    |IOBUF                    |     1|
|14    |OBUF                     |    10|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   270|
|2     |  tx_i   |tx     |   242|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 792.875 ; gain = 201.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 792.875 ; gain = 490.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 806.402 ; gain = 503.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.runs/synth_1/tx_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tx_wrapper_utilization_synth.rpt -pb tx_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 02:26:48 2024...
