Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Possignolo, R.T., Renau, J.","LiveSynth: Towards an Interactive Synthesis Flow",2017,"Proceedings - Design Automation Conference","Part 128280",, 74,"","",,,10.1145/3061639.3062275,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023614702&doi=10.1145%2f3061639.3062275&partnerID=40&md5=fe0989c2f5d856879520e6be374b75fc",Conference Paper,Scopus,2-s2.0-85023614702
"Possignolo, R.T., Renau, J.","LiveSynth: Towards an interactive synthesis flow",2017,"2016 IEEE Hot Chips 28 Symposium, HCS 2016",,, 7936229,"","",,,10.1109/HOTCHIPS.2016.7936229,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025821260&doi=10.1109%2fHOTCHIPS.2016.7936229&partnerID=40&md5=d389fcf0d78870de8883a42a707077cd",Conference Paper,Scopus,2-s2.0-85025821260
"Possignolo, R.T., Ebrahimi, E., Skinner, H., Renau, J.","Fluid Pipelines: Elastic circuitry meets Out-of-Order execution",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753285,"233","240",,,10.1109/ICCD.2016.7753285,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006797894&doi=10.1109%2fICCD.2016.7753285&partnerID=40&md5=c6188d85aca9e9a50d8027dbad361230",Conference Paper,Scopus,2-s2.0-85006797894
"Southern, G., Renau, J.","Overhead of deoptimization checks in the V8 javascript engine",2016,"Proceedings of the 2016 IEEE International Symposium on Workload Characterization, IISWC 2016",,, 7581268,"75","84",,,10.1109/IISWC.2016.7581268,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994710616&doi=10.1109%2fIISWC.2016.7581268&partnerID=40&md5=7ec5405802032d6611e8fea2592208ab",Conference Paper,Scopus,2-s2.0-84994710616
"Ebrahimi, E., Possignolo, R.T., Renau, J.","SRAM voltage stacking",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7538879,"1634","1637",,,10.1109/ISCAS.2016.7538879,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983454313&doi=10.1109%2fISCAS.2016.7538879&partnerID=40&md5=8106bc37302c6b4089e3f2e3f8ae0cc2",Conference Paper,Scopus,2-s2.0-84983454313
"Southern, G., Renau, J.","Analysis of PARSEC workload scalability",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482081,"133","142",,,10.1109/ISPASS.2016.7482081,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978732551&doi=10.1109%2fISPASS.2016.7482081&partnerID=40&md5=1b119e909e378a1f5fd6fbb5c778fdc9",Conference Paper,Scopus,2-s2.0-84978732551
"Ardestani, E.K., Southern, G., Doung, J., Ebrahimi, E., Renau, J.","ESESC: A fast performance, power, and temperature multicore simulator",2016,"2013 IEEE Hot Chips 25 Symposium, HCS 2013",,, 7478330,"","",,,10.1109/HOTCHIPS.2013.7478330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979266704&doi=10.1109%2fHOTCHIPS.2013.7478330&partnerID=40&md5=6625b2621316030e7686e2efd59d1a91",Conference Paper,Scopus,2-s2.0-84979266704
"Hassani, S., Southern, G., Renau, J.","LiveSim: Going live with microarchitecture simulation",2016,"Proceedings - International Symposium on High-Performance Computer Architecture","2016-April",, 7446098,"606","617",,3,10.1109/HPCA.2016.7446098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965078774&doi=10.1109%2fHPCA.2016.7446098&partnerID=40&md5=0d4ad5a54b3f8db0875cb9b25fdf51ef",Conference Paper,Scopus,2-s2.0-84965078774
"Ardestani, E.K., Possignolo, R.T., Briz, J.L., Renau, J.","Managing mismatches in voltage stacking with CoreUnfolding",2015,"ACM Transactions on Architecture and Code Optimization","12","4", 43,"","",,3,10.1145/2835178,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954120417&doi=10.1145%2f2835178&partnerID=40&md5=0f076a59522ce52b00d268f51ff05364",Article,Scopus,2-s2.0-84954120417
"Das, M., Southern, G., Renau, J.","Section-based program analysis to reduce overhead of detecting unsynchronized thread communication",2015,"ACM Transactions on Architecture and Code Optimization","12","2", 23,"","",,,10.1145/2766451,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937036390&doi=10.1145%2f2766451&partnerID=40&md5=eb3c9faa91ee8cf29a87d6c7bb059f6e",Article,Scopus,2-s2.0-84937036390
"Renau, J.","Message from the program chair",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095777,"vii","",,,10.1109/ISPASS.2015.7095777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937501591&doi=10.1109%2fISPASS.2015.7095777&partnerID=40&md5=a60c5499595b4aec7b2f3953b11ff901",Editorial,Scopus,2-s2.0-84937501591
"Das, M., Southern, G., Renau, J.","Section based program analysis to reduce overhead of detecting unsynchronized thread communication",2015,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP","2015-January",,,"283","284",,2,10.1145/2688500.2688552,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939132333&doi=10.1145%2f2688500.2688552&partnerID=40&md5=9ef16b0d461e5580936715c05592db4a",Conference Paper,Scopus,2-s2.0-84939132333
"Ziabari, A., Park, J.-H., Ardestani, E.K., Renau, J., Kang, S.-M., Shakouri, A.","Power blurring: Fast static and transient thermal analysis method for packaged integrated circuits and power devices",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","11", 6729105,"2366","2379",,11,10.1109/TVLSI.2013.2293422,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908461480&doi=10.1109%2fTVLSI.2013.2293422&partnerID=40&md5=92c41c845305d5319eccd1a59645a4d9",Article,Scopus,2-s2.0-84908461480
"Sankaranarayanan, A., Ardestani, E.K., Briz, J.L., Renau, J.","An energy efficient GPGPU memory hierarchy with tiny incoherent caches",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629259,"9","14",,7,10.1109/ISLPED.2013.6629259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889574877&doi=10.1109%2fISLPED.2013.6629259&partnerID=40&md5=ece37f138db99dc4e1d55910350cd1e2",Conference Paper,Scopus,2-s2.0-84889574877
"Ardestani, E.K., Mesa-Martinez, F.J., Southern, G., Ebrahimi, E., Renau, J.","Sampling in thermal simulation of processors: Measurement, characterization, and evaluation",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","8", 6560454,"1187","1200",,5,10.1109/TCAD.2013.2253156,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880865043&doi=10.1109%2fTCAD.2013.2253156&partnerID=40&md5=d1b904cf837efc06bfd7832fb58a6c8b",Article,Scopus,2-s2.0-84880865043
"Ardestani, E.K., Renau, J.","ESESC: A fast multicore simulator using Time-Based Sampling",2013,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6522340,"448","459",,49,10.1109/HPCA.2013.6522340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880272089&doi=10.1109%2fHPCA.2013.6522340&partnerID=40&md5=f376a47af017e1275e56c4cac1a6e386",Conference Paper,Scopus,2-s2.0-84880272089
"Ardestani, E.K., Ebrahimi, E., Southern, G., Renau, J.","Thermal-aware sampling in architectural simulation",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"33","38",,8,10.1145/2333660.2333670,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865567750&doi=10.1145%2f2333660.2333670&partnerID=40&md5=b9491eeb0210cb3d9881d3329e1f74c2",Conference Paper,Scopus,2-s2.0-84865567750
"Ardestani, E.K., Ziabari, A., Shakouri, A., Renau, J.","Enabling power density and thermal-aware floorplanning",2012,"Annual IEEE Semiconductor Thermal Measurement and Management Symposium",,, 6188864,"302","307",,6,10.1109/STHERM.2012.6188864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861149633&doi=10.1109%2fSTHERM.2012.6188864&partnerID=40&md5=9e591b55fd2fcb978d49130ef4e8550e",Conference Paper,Scopus,2-s2.0-84861149633
"Brown, M., Renau, J.","ReRack: Power simulation for data centers with renewable energy generation",2011,"Performance Evaluation Review","39","3",,"77","81",,10,10.1145/2160803.2160865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964777722&doi=10.1145%2f2160803.2160865&partnerID=40&md5=f96ee7923e009e57d9ed2609a5dfc919",Conference Paper,Scopus,2-s2.0-84964777722
"Sudhakrishnan, S., Dicochea, R., Renau, J.","Releasing efficient Beta Cores to market early",2011,"Proceedings - International Symposium on Computer Architecture",,,,"213","221",,2,10.1145/2000064.2000090,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052519580&doi=10.1145%2f2000064.2000090&partnerID=40&md5=42fb9fb4082f3ebd7d4d43d520873377",Conference Paper,Scopus,2-s2.0-80052519580
"Sudhakrishnan, S., Mesa-Martinez, F.J., Renau, J.","A design time simulator for computer architects",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770721,"164","173",,,10.1109/ISQED.2011.5770721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959221590&doi=10.1109%2fISQED.2011.5770721&partnerID=40&md5=5f322a37cabb4286f15cb75746e76a23",Conference Paper,Scopus,2-s2.0-79959221590
"Ziabari, A., Ardestani, E.K., Renau, J., Shakouri, A.","Fast thermal simulators for architecture level integrated circuit design",2011,"Annual IEEE Semiconductor Thermal Measurement and Management Symposium",,, 5767180,"70","75",,8,10.1109/STHERM.2011.5767180,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957654025&doi=10.1109%2fSTHERM.2011.5767180&partnerID=40&md5=6e2402abcae0dadc15cafa65847f6f82",Conference Paper,Scopus,2-s2.0-79957654025
"Renau, J., Eatherton, W.","Hot chips 22",2011,"IEEE Micro","31","2", 5751936,"4","5",,,10.1109/MM.2011.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955377963&doi=10.1109%2fMM.2011.27&partnerID=40&md5=f68ec7ebe0a727ee9eed665eb5aeee00",Editorial,Scopus,2-s2.0-79955377963
"Reinig, M., Gavel, D., Ardestani, E., Renau, J.","Real-time control for keck observatory next-generation adaptive optics",2010,"Proceedings of SPIE - The International Society for Optical Engineering","7736","PART 1", 77363J,"","",,3,10.1117/12.857579,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957846470&doi=10.1117%2f12.857579&partnerID=40&md5=be820c89aad9cdd80be2fbfbc21c3c03",Conference Paper,Scopus,2-s2.0-77957846470
"Ardestani, E.K., Mesa-Martínez, F.-J., Renau, J.","Cooling solutions for processor infrared thermography",2010,"Annual IEEE Semiconductor Thermal Measurement and Management Symposium",,, 5444292,"187","190",,9,10.1109/STHERM.2010.5444292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952650014&doi=10.1109%2fSTHERM.2010.5444292&partnerID=40&md5=7a9127d9421b23d704165ba7ba1fa827",Conference Paper,Scopus,2-s2.0-77952650014
"Mesa-Martínez, F.J., Ardestani, E.K., Renau, J.","Characterizing processor thermal behavior",2010,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"193","204",,31,10.1145/1736020.1736043,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952258085&doi=10.1145%2f1736020.1736043&partnerID=40&md5=c58b1e0951437e5250088528cefe277f",Conference Paper,Scopus,2-s2.0-77952258085
"Mesa-Martínez, F.J., Ardestani, E.K., Renau, J.","Characterizing processor thermal behavior",2010,"ACM SIGPLAN Notices","45","3",,"193","204",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949686169&partnerID=40&md5=d0195a926143b4601efd47f7027f37c3",Article,Scopus,2-s2.0-77949686169
"Nayfach-Battilana, J., Renau, J.","SOI, interconnect, package, and mainboard thermal characterization",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594314,"323","326",,7,10.1145/1594233.1594314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449715691&doi=10.1145%2f1594233.1594314&partnerID=40&md5=1e3803b44559910ed008963540997208",Conference Paper,Scopus,2-s2.0-70449715691
"Bazeghi, C., Mesa-Martinez, F.J., Renau, J.","System and procesor design effort estimation",2009,"IFIP International Federation for Information Processing","291",,,"249","269",,,10.1007/978-0-387-89558-1_14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64749106187&doi=10.1007%2f978-0-387-89558-1_14&partnerID=40&md5=5c4420b6894c50aad5cf94ef771a6c6d",Conference Paper,Scopus,2-s2.0-64749106187
"Sudhakrishnan, S., Madhavan, J.T., James Whitehead Jr., E., Renau, J.","Understanding bvbug fix patterns in verilog",2008,"Proceedings - International Conference on Software Engineering",,,,"39","42",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57049144208&partnerID=40&md5=91568da06a2e294607f576c7760adece",Conference Paper,Scopus,2-s2.0-57049144208
"Mesa-Martinez, F.J., Brown, M., Nayfach-Battilana, J., Renau, J.","Measuring power and temperature from real processors",2008,"IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM",,, 4536423,"","",,5,10.1109/IPDPS.2008.4536423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049095697&doi=10.1109%2fIPDPS.2008.4536423&partnerID=40&md5=95cbc057705e95a78efa5ce5734c701f",Conference Paper,Scopus,2-s2.0-51049095697
"Sudhakrishnan, S., Su, L., Renau, J.","Processor verification with hwBugHunt",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479730,"224","229",,3,10.1109/ISQED.2008.4479730,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749133945&doi=10.1109%2fISQED.2008.4479730&partnerID=40&md5=64a9f19325f1f12869f15e16c49c45b3",Conference Paper,Scopus,2-s2.0-49749133945
"Mesa-Martínez, F.J., Renau, J.","Effective optimistic-checker tandem core design through architectural pruning",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408259,"236","246",,10,10.1109/MICRO.2007.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349119719&doi=10.1109%2fMICRO.2007.23&partnerID=40&md5=9ebc70aefcff50abea067b8375d77c05",Conference Paper,Scopus,2-s2.0-47349119719
"Mesa-Martinez, F.J., Brown, M., Nayfach-Battilana, J., Renau, J.","Measuring performance, power, and temperature from real processors",2007,"Proceedings of the 2007 Workshop on Experimental Computer Science",,, 16,"","",,5,10.1145/1281700.1281716,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849015443&doi=10.1145%2f1281700.1281716&partnerID=40&md5=01ee064825e8a3aca152725cb53029de",Article,Scopus,2-s2.0-37849015443
"Bazeghi, C., Mesa-Martínez, F.J., Greskamp, B., Torrellas, J., Renau, J.","Estimating design time for system circuits",2007,"2007 IFIP International Conference on Very Large Scale Integration, VLSI-SoC",,, 4402473,"60","65",,,10.1109/VLSISOC.2007.4402473,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50149119081&doi=10.1109%2fVLSISOC.2007.4402473&partnerID=40&md5=0e1f13ee93cf64ee88a194dbe59e90e2",Conference Paper,Scopus,2-s2.0-50149119081
"Mesa-Martinez, F.J., Nayfach-Battilana, J., Renau, J.","Power model validation through thermal measurements",2007,"Proceedings - International Symposium on Computer Architecture",,,,"302","311",,45,10.1145/1250662.1250700,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348901933&doi=10.1145%2f1250662.1250700&partnerID=40&md5=b6243edfab3322a46aa17dd1dbe5b3e7",Conference Paper,Scopus,2-s2.0-35348901933
"Mesa-Martínez, F.J., Huang, M.C., Renau, J.","SEED: Scalable, efficient enforcement of dependences",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"254","264",,4,10.1145/1152154.1152193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247152208&doi=10.1145%2f1152154.1152193&partnerID=40&md5=814c25ec6f9f760c87e53be842ed072e",Conference Paper,Scopus,2-s2.0-34247152208
"Liu, W., Tuck, J., Ceze, L., Ahn, W., Strauss, K., Renau, J., Torrellas, J.","POSH: A TLS compiler that exploits program structure",2006,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP","2006",,,"158","167",,127,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751033680&partnerID=40&md5=c76cc94ec9be76115e06b73cdce6943b",Conference Paper,Scopus,2-s2.0-33751033680
"Ceze, L., Strauss, K., Tuck, J., Torrellas, J., Renau, J.","CAVA: Using Checkpoint-Assisted Value Prediction to Hide L2 Misses",2006,"ACM Transactions on Architecture and Code Optimization","3","2",,"182","208",,18,10.1145/1138035.1138038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006558464&doi=10.1145%2f1138035.1138038&partnerID=40&md5=d57aabbbec07a5f391d4b1230c3acf88",Article,Scopus,2-s2.0-85006558464
"Renau, J., Strauss, K., Ceze, L., Liu, W., Sarangi, S.R., Tuck, J., Torrellas, J.","Energy-efficient thread-level speculation",2006,"IEEE Micro","26","1",,"80","91",,13,10.1109/MM.2006.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644916639&doi=10.1109%2fMM.2006.11&partnerID=40&md5=e07b7d69020dd018d3115969f0e6536e",Article,Scopus,2-s2.0-33644916639
"Bazeghi, C., Mesa-Martinez, F.J., Renau, J.","μComplexity: Estimating processor design effort",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540961,"209","218",,9,10.1109/MICRO.2005.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749413981&doi=10.1109%2fMICRO.2005.37&partnerID=40&md5=d851bd2d97f692fe556a4e8ee587ee8a",Conference Paper,Scopus,2-s2.0-33749413981
"Renau, J., Strauss, K., Ceze, L., Liu, W., Sarangi, S., Tuck, J., Torrellas, J.","Thread-level speculation on a CMP can be energy efficient",2005,"Proceedings of the International Conference on Supercomputing",,,,"219","228",,20,10.1145/1088149.1088178,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844469955&doi=10.1145%2f1088149.1088178&partnerID=40&md5=35f80c1c1d405dc2925944cf1d91e2c7",Conference Paper,Scopus,2-s2.0-32844469955
"Renau, J., Tuck, J., Liu, W., Ceze, L., Strauss, K., Torrellas, J.","Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation",2005,"Proceedings of the International Conference on Supercomputing",,,,"179","188",,57,10.1145/1088149.1088173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844465384&doi=10.1145%2f1088149.1088173&partnerID=40&md5=8e8f0158a8a12ec91756e10a232ab951",Conference Paper,Scopus,2-s2.0-32844465384
"Fraguela, B.B., Renau, J., Featrier, P., Padua, D., Torrellas, J.","Programming the FlexRAM parallel intelligent memory system",2003,"ACM SIGPLAN Notices","38","10",,"49","60",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442264149&partnerID=40&md5=5820b9b73dd4d7e2c6c9fbdbd24e7c6c",Article,Scopus,2-s2.0-1442264149
"Fraguela, B.B., Renau, J., Feautrier, P., Padua, D., Torrellas, J.","Programming the FlexRAM parallel intelligent memory system",2003,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"49","60",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038378394&partnerID=40&md5=440a231b404023db4628a072164d724d",Conference Paper,Scopus,2-s2.0-0038378394
"Huang, M.C., Renau, J., Torrellas, J.","Positional adaptation of processors: Application to energy reduction",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"157","168",,111,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038346237&partnerID=40&md5=d636093aefe436422719f9397a507a56",Conference Paper,Scopus,2-s2.0-0038346237
"Huang, M., Renau, J., Torrellas, J.","Energy-efficient hybrid wakeup logic",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"196","201",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949790&partnerID=40&md5=9f4ec4d068e6eb8cf2106a81ecab1446",Conference Paper,Scopus,2-s2.0-0036949790
"Martinez, J.F., Renau, J., Huang, M.C., Prvulovic, M., Torrellas, J.","Cherry: Checkpointed early resource recycling in out-of-order microprocessors",2002,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2002-January",, 1176234,"3","14",,86,10.1109/MICRO.2002.1176234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948992629&doi=10.1109%2fMICRO.2002.1176234&partnerID=40&md5=012b6c776240f93ed7f4ea25767e0ad9",Conference Paper,Scopus,2-s2.0-84948992629
"Huang, M., Renau, J., Yoo, S.-M., Torrellas, J.","The design of DEETM: A framework for dynamic energy efficiency and temperature management",2001,"Journal of Instruction-Level Parallelism","3",,,"","",31,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242742096&partnerID=40&md5=11079f14a325f7e6192c47c286ca17fb",Article,Scopus,2-s2.0-3242742096
"Huang, M., Renau, J., Yoo, S.-M., Torrellas, J.","L1 data cache decomposition for energy efficiency",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"10","15",,51,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863715&partnerID=40&md5=6bc2a90ae24a0b6926d049be50377c5c",Conference Paper,Scopus,2-s2.0-0034863715
"Huang, M., Renau, J., Yoo, S.-M., Torrellas, J.","Energy/performance design of memory hierarchies for processor-in-memory chips",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2107",,,"152","159",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872077062&partnerID=40&md5=048c325a48ec53f20d53a648d4b466ab",Conference Paper,Scopus,2-s2.0-84872077062
"Huang, Michael, Renau, Jose, Yoo, Seung-Moon, Torrellas, Josep","Framework for dynamic energy efficiency and temperature management",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"202","213",,87,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034462496&partnerID=40&md5=a01648eb5f247e9b50ea98eb945f5eaf",Conference Paper,Scopus,2-s2.0-0034462496
