
---------- Begin Simulation Statistics ----------
final_tick                               7507651091000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117018                       # Simulator instruction rate (inst/s)
host_mem_usage                               40561188                       # Number of bytes of host memory used
host_op_rate                                   121463                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17091.42                       # Real time elapsed on the host
host_tick_rate                               87955913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2075976409                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.503292                       # Number of seconds simulated
sim_ticks                                1503291706500                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses       10860506                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  56                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    17                       # Number of vector alu accesses
system.cpu.num_vec_insts                           17                       # number of vector instructions
system.cpu.num_vec_register_reads                  26                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 17                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     10.00%     10.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     10.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     10.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       7     35.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       6     30.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      3                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     42989248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      82136609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          19798152                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         19798928                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2075976389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.503292                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.503292                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                  120598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        60624                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6751653                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 22815                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.837973                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1176824393                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          146185154                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       327533139                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     596275545                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          226                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    146492469                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2087760188                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1030639239                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       244036                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2519434298                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       18063469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     889396018                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         149282                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     928381219                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         9184                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          947                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        59677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1722828681                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2084541485                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.821169                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1414732691                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.693326                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2084790131                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2388029733                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       561002203                       # number of integer regfile writes
system.switch_cpus.ipc                       0.665207                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.665207                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           90      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     360550776     14.31%     14.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     34412781      1.37%     15.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      16527259      0.66%     16.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    242019255      9.61%     25.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            5      0.00%     25.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     25.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     76571805      3.04%     28.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     91383195      3.63%     32.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv    159447597      6.33%     38.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     13869498      0.55%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           34      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        23342      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            7      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    149148242      5.92%     45.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     85227574      3.38%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     14204592      0.56%     49.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     99432296      3.95%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1030667063     40.90%     94.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    146192919      5.80%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2519678342                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt          2632127865                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           1.044629                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           15210      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       27357346      1.04%      1.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv        37619157      1.43%      2.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         10472      0.00%      2.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    589696373     22.40%     24.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc    345893561     13.14%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     857871571     32.59%     70.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc    665964672     25.30%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1120418      0.04%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       899261      0.03%     95.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3175      0.00%     95.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2795878      0.11%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      101116111      3.84%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1764660      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      879974089                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4658767907                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    616380454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    620487056                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2087737147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2519678342                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     11760960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       692763                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     11276726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3006462797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.838087                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.553819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2027003135     67.42%     67.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    376169327     12.51%     79.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    211389201      7.03%     86.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    103422627      3.44%     90.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    135110491      4.49%     94.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     85166186      2.83%     97.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41687137      1.39%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     18050528      0.60%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8464165      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3006462797                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.838054                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     4271832028                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   6019872194                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses   1468161031                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes   1479020192                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      8538082                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2904397                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    596275545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    146492469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      9828988820                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      913766192                       # number of misc regfile writes
system.switch_cpus.numCycles               3006583395                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads              60                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes             20                       # number of predicate regfile writes
system.switch_cpus.timesIdled                    1067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       2111471381                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes      1390704053                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     73734529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     28418847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    137983133                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28418849                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    663005899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        663005900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    663005899                       # number of overall hits
system.cpu.dcache.overall_hits::total       663005900                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     94676776                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       94676780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     94676776                       # number of overall misses
system.cpu.dcache.overall_misses::total      94676780                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5183259703808                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5183259703808                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5183259703808                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5183259703808                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    757682675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    757682680                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    757682675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    757682680                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.124956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.124956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124956                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54746.896998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54746.894685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54746.896998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54746.894685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1224369005                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          43765058                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.975948                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses      9420179                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits              48480806                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs              2422863                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks    106610126                       # number of writebacks
system.cpu.dcache.writebacks::total         106610126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     20942958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20942958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     20942958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20942958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     73733818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     73733818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     73733818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     73733818                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 3824452245641                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3824452245641                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 3824452245641                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3824452245641                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.097315                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097315                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.097315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097315                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51868.360399                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51868.360399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51868.360399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51868.360399                       # average overall mshr miss latency
system.cpu.dcache.replacements               59333232                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    540492240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       540492241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     71648483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      71648487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3541913396000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3541913396000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    612140723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    612140728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.117046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49434.590206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49434.587446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      7629199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7629199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     64019284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     64019284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 3117774143500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 3117774143500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.104583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.104583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48700.546909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48700.546909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    122513659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      122513659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     23028224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23028224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 1641343897364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1641343897364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    145541883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    145541883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.158224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.158224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71275.314039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71275.314039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data     13313759                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     13313759                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      9714465                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9714465                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 706675760697                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 706675760697                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.066747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72744.691622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72744.691622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data           69                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           69                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data      2410444                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2410444                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           69                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           69                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 34933.971014                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34933.971014                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data           69                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           69                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data      2341444                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2341444                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 33933.971014                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33933.971014                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data        68000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        68000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data        34000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        34000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data        66000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        66000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data        33000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        33000                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -23543745.522230                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 6004359622500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 24850553.316029                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 776579.791126                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 776579.791126                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses    255328660                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    255328660                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -21375026.977581                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           771148237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         107894289                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.147257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      6004359385500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.524673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -21375027.502254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -41748.100590                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -41748.099566                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6119591480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6119591480                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136876020                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        136876038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136876020                       # number of overall hits
system.cpu.icache.overall_hits::total       136876038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1872                       # number of overall misses
system.cpu.icache.overall_misses::total          1874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    144327499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144327499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    144327499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144327499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136877892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    136877912                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136877892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    136877912                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77098.022970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77015.741195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77098.022970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77015.741195                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          736                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                   785                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks         1072                       # number of writebacks
system.cpu.icache.writebacks::total              1072                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          402                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          402                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          402                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          402                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1470                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    117138999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117138999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    117138999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117138999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79686.393878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79686.393878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79686.393878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79686.393878                       # average overall mshr miss latency
system.cpu.icache.replacements                    287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136876020                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       136876038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    144327499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144327499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136877892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    136877912                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77098.022970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77015.741195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          402                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          402                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    117138999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117138999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79686.393878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79686.393878                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse       -0.150946                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 6004359606500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst   107.888970                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst     3.371530                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total     3.371530                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses         5595                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses         5595                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           -45.564970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           136878295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2257                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          60646.120957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      6004359385000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.998912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   -47.563882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst    -0.092898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -0.088994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1095024084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1095024084                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 6004359394500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1503291696500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           27                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     37894292                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37894319                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           27                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     37894292                       # number of overall hits
system.l2.overall_hits::total                37894319                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1443                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     35772415                       # number of demand (read+write) misses
system.l2.demand_misses::total               35773864                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1443                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     35772415                       # number of overall misses
system.l2.overall_misses::total              35773864                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    114544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 3222895305495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3223009849995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    114544500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 3222895305495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3223009849995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         1470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     73666707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             73668183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     73666707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            73668183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.981633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.485598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.485608                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.981633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.485598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.485608                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79379.417879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90094.429059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90093.981740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79379.417879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90094.429059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90093.981740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              79396                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       321                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     247.339564                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     15562                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             9602217                       # number of writebacks
system.l2.writebacks::total                   9602217                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         1472                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1472                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         1472                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1472                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     35770943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          35772386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7438474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     35770943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         43210860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 2865102410998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2865202525498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 570065481476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 2865102410998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3435268006974                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.981633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.485578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.485588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.981633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.485578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.586561                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69379.417879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80095.803205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80095.370924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76637.423412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69379.417879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80095.803205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79500.107310                       # average overall mshr miss latency
system.l2.replacements                       36311678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9714093                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9714093                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9714093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9714093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48415499                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48415499                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48415499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48415499                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2797481                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2797481                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7438474                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7438474                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 570065481476                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 570065481476                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76637.423412                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76637.423412                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data        65797                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                65797                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          790                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                790                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      5932999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5932999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data        66587                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            66587                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.011864                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.011864                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  7510.125316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7510.125316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          790                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           790                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     16510000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16510000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.011864                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.011864                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20898.734177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20898.734177                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      2108847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2108847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      7538576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7538576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 663497926499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  663497926499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      9647423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9647423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.781408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.781408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88013.694695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88013.694695                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data          530                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              530                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      7538046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7538046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 588085529501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 588085529501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.781353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.781353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78015.646164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78015.646164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data     35785445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           35785472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data     28233839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         28235284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    114544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data 2559397378996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 2559511923496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data     64019284                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       64020756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.981633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.441021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.441033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79379.417879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 90649.995525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90649.413107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data          942                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           942                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data     28232897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     28234340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data 2277016881497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 2277116995997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.981633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.441006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.441019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69379.417879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 80651.195005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80650.618927                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.switch_cpus.data          459                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               459                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data          133                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             133                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data       426000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       426000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data          592                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           592                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.224662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.224662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data  3203.007519                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3203.007519                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data      2631500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2631500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.207770                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.207770                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 21394.308943                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21394.308943                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                66452290                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            66546700                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   44                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              94215                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              25207300                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130816.349594                       # Cycle average of tags in use
system.l2.tags.total_refs                   114296245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36443219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.136283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              6004359385000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   73280.715920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.017632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.041300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 28895.073058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.009826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 28640.491858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.319479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.125973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.124863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.570314                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         32283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         98789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        23183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         7520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        67473                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14025                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.140743                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.430686                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3899965623                       # Number of tag accesses
system.l2.tags.data_accesses               3899965623                       # Number of data accesses
system.l2.tags.repl_invalid                    131541                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data               36311678                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9602217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7347331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  35770418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160738652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       555334                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       555334                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            89440165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9067415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    43119528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9602217                       # Number of write requests accepted
system.mem_ctrls.readBursts                  43119528                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9602217                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    336                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              43119528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9602217                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16907026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12389175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7368598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3151925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  725290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  582817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  501048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  434270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  315170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  217678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 120654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 136754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  73756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  79262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  57871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  33128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 224320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 248499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 456072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 527143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 550780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 560558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 564812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 573807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 582685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 592871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 598903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 610935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 644730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 570732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 566190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 563891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 562136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 561603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   9584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   4210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   1495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       555334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.645460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.194911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.032316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       555333    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        555334                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       555334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.290785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.203466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.854324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303224     54.60%     54.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            13909      2.50%     57.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           138552     24.95%     82.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            56003     10.08%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            16423      2.96%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             8294      1.49%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             5683      1.02%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             4454      0.80%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3175      0.57%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2104      0.38%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             1368      0.25%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              806      0.15%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              506      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              311      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              169      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              113      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               68      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               51      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               38      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        555334                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2759649792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            614541888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1835.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    408.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1503291617500                       # Total gap between requests
system.mem_ctrls.avgGap                      28513.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    470229184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        92352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data   2289306752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    614538304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 312799692.811981856823                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 61433.186653451412                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1522862623.469146490097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 408795113.644831359386                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      7347341                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1443                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data     35770744                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9602217                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 333006997809                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     37468850                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 1303007120902                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 84270676584603                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     45323.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25965.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36426.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8776168.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    470229824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        92352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data   2289327616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2759650176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        92352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        92480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    614541888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    614541888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      7347341                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data     35770744                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       43119534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9602217                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9602217                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst           85                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    312800119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        61433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1522876502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1835738310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst           85                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        61433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        61518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    408797498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       408797498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    408797498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst           85                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    312800119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        61433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1522876502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2244535807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             43119192                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9602161                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1348551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1347288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1347545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1345934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1347401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1348575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1347111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1346832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1348118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1347327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1347743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1348779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1347933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1347012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1346995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1347262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1346698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1347338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1346420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1347485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1348038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1348081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1348200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1347328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1347812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1346784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1347594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1347191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1348649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1346461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1346797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1347910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       300125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       300094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       300053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       300079                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       300126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       300043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       300097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       299999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       300098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       300099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       300060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       300006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       299987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       300076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       299903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       300049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       299872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       299937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       299937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       299976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       300054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       300005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       300004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       299980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       300039                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       299975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       300028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       300067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       301064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       300150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       300095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       300084                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            881810681097                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          143673147744                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       1636051587561                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20450.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37942.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            30678717                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             692578                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            7.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     21350052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.040115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.690258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.968356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     14509733     67.96%     67.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      3570387     16.72%     84.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       880504      4.12%     88.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       565118      2.65%     91.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       435979      2.04%     93.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       336122      1.57%     95.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       259911      1.22%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023       196232      0.92%     97.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       596066      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     21350052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2759628288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          614538304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1835.723749                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              408.795114                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    16649323445.664181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    29392448455.941158                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   59138089362.371368                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  11325577796.070072                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 130494189517.251984                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 700122982618.581177                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 7340755706.755093                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  954463366901.971680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   634.915607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16815091015                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  67578000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1418898605485                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    16643444598.144194                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    29382075534.769547                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   59133645860.483795                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  11326457723.958565                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 130494189517.251984                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 700000685888.845581                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 7425154541.712015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  954405653664.515625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   634.877216                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  17076413304                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  67578000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1418637283196                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           35581687                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9602217                       # Transaction distribution
system.membus.trans_dist::CleanEvict         29413746                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              989                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7537847                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7537847                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       28234339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7347348                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    125256143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              125256143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   3374192064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              3374192064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          43120646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                43120646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            43120646                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        132737442798                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       226740577660                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         6766473                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      6655952                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        61018                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      6610473                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6608768                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.974208                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           23241                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        22659                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        22444                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          215                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     11645241                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          122                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        60533                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   3004942508                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.690861                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.069470                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   2617666554     87.11%     87.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     62193257      2.07%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     39655218      1.32%     90.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     34652549      1.15%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     19017426      0.63%     92.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     16304637      0.54%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     15063657      0.50%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     20551586      0.68%     94.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    179837624      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   3004942508                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000021877                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2075998265                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           738821335                       # Number of memory references committed
system.switch_cpus.commit.loads             593279351                       # Number of loads committed
system.switch_cpus.commit.amos                     26                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.branches            6678782                       # Number of branches committed
system.switch_cpus.commit.vector           1461671961                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1141843682                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         21588                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass           89      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    358948626     17.29%     17.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     34292037      1.65%     18.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv     16353861      0.79%     19.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    240100740     11.57%     31.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            4      0.00%     31.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     31.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult     76072484      3.66%     34.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc     91097737      4.39%     39.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv    158482668      7.63%     46.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     13793898      0.66%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           10      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           30      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        22236      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            6      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd    149148216      7.18%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv     85227552      4.11%     58.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     14204592      0.68%     59.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc     99432144      4.79%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    593279351     28.58%     92.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    145541984      7.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2075998265                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    179837624                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         60972894                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles    2679163132                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         134511996                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles     131665482                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         149282                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      6601099                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           493                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2089085704                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1637                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                    12                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    137036024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2017576295                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             6766473                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6654453                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            2869276723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          299536                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          257                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         136877892                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         20309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   3006462797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.696616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.140313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       2677594268     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         17413173      0.58%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         24354656      0.81%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         26511862      0.88%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          2925183      0.10%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         30380865      1.01%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         11573843      0.38%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         10026998      0.33%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        205681949      6.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   3006462797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002251                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.671053                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                    12                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             9745698                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2996193                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          438                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         9184                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         950477                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      3329266                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache       42178907                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1503291706500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         149282                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        104981044                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles      1350823345                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         5009                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         207238402                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles    1343265704                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2088240705                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        232325                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      252753753                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents     1117590385                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       25543037                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2893549623                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          7746445774                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1751569933                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       2115098469                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           48                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2876914086                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16635503                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             109                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           14                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         819820723                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4911694779                       # The number of ROB reads
system.switch_cpus.rob.writes              4176807862                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2075976389                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          64020760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19316310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48415514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        61061776                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11602977                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           66587                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          66587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9647423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9647423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      64020756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          592                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3915                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    211714392                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             211718307                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   8434945984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             8435058560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        76148994                       # Total snoops (count)
system.tol2bus.snoopTraffic                 614541888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        149884365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.189605                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              121465514     81.04%     81.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28418849     18.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          149884365                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 7507651091000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       140350756803                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2205499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      110533650499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
