// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/19/2021 13:46:40"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	keyData,
	fromData,
	instr,
	clock,
	clock2,
	printEnable,
	keyEnable,
	DataWriteFlag,
	dataAD,
	toData,
	printCode,
	printData,
	instructionAD,
	regOUT);
input 	[15:0] keyData;
input 	[15:0] fromData;
input 	[15:0] instr;
input 	clock;
input 	clock2;
output 	printEnable;
output 	keyEnable;
output 	DataWriteFlag;
output 	[15:0] dataAD;
output 	[15:0] toData;
output 	[15:0] printCode;
output 	[15:0] printData;
output 	[15:0] instructionAD;
output 	[143:0] regOUT;

// Design Ports Information
// printEnable	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// keyEnable	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataWriteFlag	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[5]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[6]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[7]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[9]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[10]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[12]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[13]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataAD[15]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[0]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[1]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[2]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[3]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[4]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[5]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[9]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[10]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[11]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[12]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[13]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[14]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toData[15]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[4]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[5]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[6]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[7]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[8]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[10]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[11]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[12]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[13]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[14]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printCode[15]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[1]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[2]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[3]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[4]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[5]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[6]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[7]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[8]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[9]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[10]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[11]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[12]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[13]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[14]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printData[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[0]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[2]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[3]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[4]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[6]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[7]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[8]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[9]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[10]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[12]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[13]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[14]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionAD[15]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[0]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[1]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[3]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[6]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[7]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[8]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[9]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[10]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[11]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[12]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[13]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[14]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[15]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[16]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[17]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[18]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[19]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[20]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[21]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[22]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[23]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[24]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[25]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[26]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[27]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[28]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[29]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[30]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[31]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[32]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[33]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[34]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[35]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[36]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[37]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[38]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[39]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[40]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[41]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[42]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[43]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[44]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[45]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[46]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[47]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[48]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[49]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[50]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[51]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[52]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[53]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[54]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[55]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[56]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[57]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[58]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[59]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[60]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[61]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[62]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[63]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[64]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[65]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[66]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[67]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[68]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[69]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[70]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[71]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[72]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[73]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[74]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[75]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[76]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[77]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[78]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[79]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[80]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[81]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[82]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[83]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[84]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[85]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[86]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[87]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[88]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[89]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[90]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[91]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[92]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[93]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[94]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[95]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[96]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[97]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[98]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[99]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[100]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[101]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[102]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[103]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[104]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[105]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[106]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[107]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[108]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[109]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[110]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[111]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[112]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[113]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[114]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[115]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[116]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[117]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[118]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[119]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[120]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[121]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[122]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[123]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[124]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[125]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[126]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[127]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[128]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[129]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[130]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[131]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[132]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[133]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[134]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[135]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[136]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[137]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[138]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[139]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[140]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[141]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[142]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// regOUT[143]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[0]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[15]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[15]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[12]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[12]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[3]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[3]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[4]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[4]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[5]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[5]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[2]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[2]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[14]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[14]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[7]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[8]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[9]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[11]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[11]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[13]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[13]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[10]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[10]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[1]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// keyData[6]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fromData[6]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[12]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[14]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[13]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[15]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[10]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[4]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[11]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[5]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[8]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[6]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[1]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[0]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock2	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU|G0|Add0~2_combout ;
wire \PCRegister|output[1]~18_combout ;
wire \PCRegister|output[7]~30_combout ;
wire \PCRegister|output[10]~36_combout ;
wire \PCRegister|output[11]~38_combout ;
wire \RIFID|Add0~6_combout ;
wire \RIFID|Add0~12_combout ;
wire \RIFID|Add0~16_combout ;
wire \RIFID|Add0~20_combout ;
wire \RIFID|Add0~22_combout ;
wire \RIFID|Add0~24_combout ;
wire \RIFID|Add0~27 ;
wire \RIFID|Add0~28_combout ;
wire \RIDEX|R2Reg_IDEX[1]~8_combout ;
wire \RIDEX|R2Reg_IDEX[2]~13_combout ;
wire \RIDEX|R2Reg_IDEX[2]~14_combout ;
wire \RIDEX|R2Reg_IDEX[2]~15_combout ;
wire \RIDEX|R2Reg_IDEX[3]~18_combout ;
wire \RIDEX|R2Reg_IDEX[3]~19_combout ;
wire \RIDEX|R2Reg_IDEX[3]~20_combout ;
wire \RIDEX|R2Reg_IDEX[4]~23_combout ;
wire \RIDEX|R2Reg_IDEX[4]~24_combout ;
wire \RIDEX|R2Reg_IDEX[4]~25_combout ;
wire \RIDEX|R2Reg_IDEX[5]~28_combout ;
wire \RIDEX|R2Reg_IDEX[5]~29_combout ;
wire \RIDEX|R2Reg_IDEX[5]~30_combout ;
wire \RIDEX|R2Reg_IDEX[6]~33_combout ;
wire \RIDEX|R2Reg_IDEX[6]~34_combout ;
wire \RIDEX|R2Reg_IDEX[7]~38_combout ;
wire \RIDEX|R2Reg_IDEX[7]~39_combout ;
wire \RIDEX|R2Reg_IDEX[7]~40_combout ;
wire \RIDEX|R2Reg_IDEX[8]~43_combout ;
wire \RIDEX|R2Reg_IDEX[8]~44_combout ;
wire \RIDEX|R2Reg_IDEX[8]~45_combout ;
wire \RIDEX|R2Reg_IDEX[9]~48_combout ;
wire \RIDEX|R2Reg_IDEX[9]~49_combout ;
wire \RIDEX|R2Reg_IDEX[9]~50_combout ;
wire \RIDEX|R2Reg_IDEX[10]~53_combout ;
wire \RIDEX|R2Reg_IDEX[11]~58_combout ;
wire \RIDEX|R2Reg_IDEX[11]~59_combout ;
wire \RIDEX|R2Reg_IDEX[11]~60_combout ;
wire \RIDEX|R2Reg_IDEX[12]~63_combout ;
wire \RIDEX|R2Reg_IDEX[12]~64_combout ;
wire \RIDEX|R2Reg_IDEX[12]~65_combout ;
wire \RIDEX|R2Reg_IDEX[13]~68_combout ;
wire \RIDEX|R2Reg_IDEX[14]~73_combout ;
wire \RIDEX|R2Reg_IDEX[14]~74_combout ;
wire \RIDEX|R2Reg_IDEX[14]~75_combout ;
wire \RIDEX|R2Reg_IDEX[15]~78_combout ;
wire \RIDEX|R2Reg_IDEX[15]~79_combout ;
wire \RIDEX|R2Reg_IDEX[15]~80_combout ;
wire \Forward|Equal2~1_combout ;
wire \RIDEX|R2AD_IDEX[2]~0_combout ;
wire \ALU|V5|Mux15~2_combout ;
wire \MEM_WB_Out[12]~4_combout ;
wire \MEM_WB_Out[5]~10_combout ;
wire \ALU_Input1[2]~72_combout ;
wire \ALU_Input1[8]~87_combout ;
wire \ALU_Input1[9]~92_combout ;
wire \MEM_WB_Out[11]~22_combout ;
wire \ALU_Input1[13]~102_combout ;
wire \ALU|V5|Mux15~6_combout ;
wire \ALU|V5|Mux15~7_combout ;
wire \ALU|V5|Mux12~0_combout ;
wire \ALU_Input2[4]~8_combout ;
wire \ALU|V0|V3|V4|out1~1_combout ;
wire \ALU_Input2[7]~11_combout ;
wire \ALU|V0|V6|V4|out1~1_combout ;
wire \ALU|V0|V9|V4|out1~1_combout ;
wire \ALU_Input2[11]~15_combout ;
wire \ALU|V0|V12|V4|out1~1_combout ;
wire \ALU|V0|V12|V4|out1~2_combout ;
wire \ALU_Input2[14]~18_combout ;
wire \ALU_Input2[15]~19_combout ;
wire \ALU|V5|Mux0~2_combout ;
wire \ALU|V5|Mux0~3_combout ;
wire \ALU|V0|Overflow|out1~0_combout ;
wire \ALU|V0|Overflow|out1~1_combout ;
wire \ALU|V0|Overflow|out1~2_combout ;
wire \RIDEX|jumpShortAddr_IDEX[9]~0_combout ;
wire \comb~3_combout ;
wire \comb~4_combout ;
wire \comb~5_combout ;
wire \FileRegister|G2|G0|P1~0_combout ;
wire \FileRegister|G2|G5|P1~0_combout ;
wire \FileRegister|G2|G7|P1~0_combout ;
wire \FileRegister|G2|G9|P1~0_combout ;
wire \FileRegister|G2|G10|P1~0_combout ;
wire \FileRegister|G2|G11|P1~0_combout ;
wire \FileRegister|G2|G12|P1~0_combout ;
wire \FileRegister|G2|G14|P1~0_combout ;
wire \FileRegister|G2|G15|P1~0_combout ;
wire \FileRegister|G3|G0|P1~0_combout ;
wire \FileRegister|G3|G1|P1~0_combout ;
wire \FileRegister|G3|G2|P1~0_combout ;
wire \FileRegister|G3|G6|P1~0_combout ;
wire \FileRegister|G3|G7|P1~0_combout ;
wire \FileRegister|G3|G9|P1~0_combout ;
wire \FileRegister|G3|G10|P1~0_combout ;
wire \FileRegister|G3|G12|P1~0_combout ;
wire \FileRegister|G4|G4|P1~0_combout ;
wire \FileRegister|G4|G5|P1~0_combout ;
wire \FileRegister|G4|G6|P1~0_combout ;
wire \FileRegister|G4|G8|P1~0_combout ;
wire \FileRegister|G4|G10|P1~0_combout ;
wire \FileRegister|G4|G11|P1~0_combout ;
wire \FileRegister|G4|G12|P1~0_combout ;
wire \FileRegister|G4|G13|P1~0_combout ;
wire \FileRegister|G4|G14|P1~0_combout ;
wire \FileRegister|G4|G15|P1~0_combout ;
wire \FileRegister|G5|G0|P1~0_combout ;
wire \FileRegister|G5|G2|P1~0_combout ;
wire \FileRegister|G5|G3|P1~0_combout ;
wire \FileRegister|G5|G4|P1~0_combout ;
wire \FileRegister|G5|G9|P1~0_combout ;
wire \FileRegister|G5|G12|P1~0_combout ;
wire \FileRegister|G5|G14|P1~0_combout ;
wire \FileRegister|G5|G15|P1~0_combout ;
wire \FileRegister|G6|G1|P1~0_combout ;
wire \FileRegister|G6|G3|P1~0_combout ;
wire \FileRegister|G6|G5|P1~0_combout ;
wire \FileRegister|G6|G6|P1~0_combout ;
wire \FileRegister|G6|G7|P1~0_combout ;
wire \FileRegister|G6|G9|P1~0_combout ;
wire \FileRegister|G6|G10|P1~0_combout ;
wire \FileRegister|G6|G11|P1~0_combout ;
wire \FileRegister|G6|G12|P1~0_combout ;
wire \FileRegister|G6|G15|P1~0_combout ;
wire \FileRegister|G7|G3|P1~0_combout ;
wire \FileRegister|G7|G8|P1~0_combout ;
wire \FileRegister|G7|G9|P1~0_combout ;
wire \FileRegister|G7|G10|P1~0_combout ;
wire \FileRegister|G7|G11|P1~0_combout ;
wire \FileRegister|G7|G12|P1~0_combout ;
wire \FileRegister|G7|G13|P1~0_combout ;
wire \FileRegister|G7|G14|P1~0_combout ;
wire \FileRegister|G8|G0|P1~0_combout ;
wire \FileRegister|G8|G2|P1~0_combout ;
wire \FileRegister|G8|G3|P1~0_combout ;
wire \FileRegister|G8|G4|P1~0_combout ;
wire \FileRegister|G8|G5|P1~0_combout ;
wire \FileRegister|G8|G6|P1~0_combout ;
wire \FileRegister|G8|G8|P1~0_combout ;
wire \FileRegister|G8|G9|P1~0_combout ;
wire \FileRegister|G8|G10|P1~0_combout ;
wire \FileRegister|G8|G11|P1~0_combout ;
wire \FileRegister|G8|G12|P1~0_combout ;
wire \FileRegister|G8|G13|P1~0_combout ;
wire \FileRegister|G8|G15|P1~0_combout ;
wire \ALU_Input1[2]~124_combout ;
wire \ALU_Input1[8]~127_combout ;
wire \ALU_Input1[9]~128_combout ;
wire \ALU_Input1[13]~130_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \RIDEX|isPrintDigit_IDEX~0_combout ;
wire \RIDEX|isPrintDigit_IDEX~1_combout ;
wire \REXMEM|PrintDigit_EXMEM~regout ;
wire \RIDEX|isReadDigit_IDEX~0_combout ;
wire \REXMEM|ReadDigit_EXMEM~regout ;
wire \RIDEX|isSW_IDEX~0_combout ;
wire \REXMEM|WriteEnable_EXMEM~regout ;
wire \RIDEX|isLW_IDEX~0_combout ;
wire \REXMEM|isLW_EXMEM~regout ;
wire \MEM_WB_Out[0]~0_combout ;
wire \MEM_WB_Out[0]~1_combout ;
wire \clock2~combout ;
wire \Control|Mux0~0_combout ;
wire \RIDEX|R2AD_IDEX[2]~1_combout ;
wire \R2AD[1]~0_combout ;
wire \RIDEX|R2AD_IDEX[1]~2_combout ;
wire \FileRegister|G0|Mux3~2_combout ;
wire \FileRegister|G4|G0|P1~0_combout ;
wire \FileRegister|G4|G0|P2~0_combout ;
wire \FileRegister|G4|G0|P5~0_combout ;
wire \R2AD[2]~1_combout ;
wire \RIDEX|R2Reg_IDEX[1]~4_combout ;
wire \FileRegister|G0|Mux3~0_combout ;
wire \FileRegister|G2|G0|P2~0_combout ;
wire \FileRegister|G2|G0|P5~0_combout ;
wire \FileRegister|G0|Mux3~6_combout ;
wire \FileRegister|G8|G0|P2~0_combout ;
wire \FileRegister|G8|G0|P5~0_combout ;
wire \FileRegister|G0|Mux3~5_combout ;
wire \FileRegister|G7|G0|P1~0_combout ;
wire \FileRegister|G7|G0|P2~0_combout ;
wire \FileRegister|G7|G0|P5~0_combout ;
wire \R2AD[0]~2_combout ;
wire \FileRegister|G0|Mux3~3_combout ;
wire \FileRegister|G5|G0|P2~0_combout ;
wire \FileRegister|G5|G0|P5~0_combout ;
wire \FileRegister|G0|Mux3~4_combout ;
wire \FileRegister|G6|G0|P1~0_combout ;
wire \FileRegister|G6|G0|P2~0_combout ;
wire \FileRegister|G6|G0|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[0]~1_combout ;
wire \RIDEX|R2Reg_IDEX[0]~2_combout ;
wire \RIDEX|R2Reg_IDEX[0]~5_combout ;
wire \FileRegister|G0|Mux3~1_combout ;
wire \FileRegister|G3|G0|P2~0_combout ;
wire \FileRegister|G3|G0|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[0]~6_combout ;
wire \RIDEX|R2Reg_IDEX[0]~7_combout ;
wire \MEM_WB_Out[1]~28_combout ;
wire \MEM_WB_Out[1]~29_combout ;
wire \RMEMWB|writeData[1]~feeder_combout ;
wire \FileRegister|G7|G1|P1~0_combout ;
wire \FileRegister|G7|G1|P2~0_combout ;
wire \FileRegister|G7|G1|P5~0_combout ;
wire \FileRegister|G8|G1|P1~0_combout ;
wire \FileRegister|G8|G1|P2~0_combout ;
wire \FileRegister|G8|G1|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[1]~9_combout ;
wire \FileRegister|G2|G1|P1~0_combout ;
wire \FileRegister|G2|G1|P2~0_combout ;
wire \FileRegister|G2|G1|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[1]~3_combout ;
wire \RIDEX|R2Reg_IDEX[1]~10_combout ;
wire \FileRegister|G4|G1|P1~0_combout ;
wire \FileRegister|G4|G1|P2~0_combout ;
wire \FileRegister|G4|G1|P5~0_combout ;
wire \FileRegister|G3|G1|P2~0_combout ;
wire \FileRegister|G3|G1|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[1]~11_combout ;
wire \RIDEX|R2Reg_IDEX[1]~12_combout ;
wire \RIDEX|R2Reg_IDEX[1]~0_combout ;
wire \ALU_Input2[12]~0_combout ;
wire \Forward|Equal2~2_combout ;
wire \Forward|Equal2~0_combout ;
wire \ALU_Input2[12]~1_combout ;
wire \RIDEX|R2AD_IDEX[0]~3_combout ;
wire \Forward|Equal3~0_combout ;
wire \ALU_Input2[12]~2_combout ;
wire \ALU_Input2[12]~3_combout ;
wire \RIDEX|immediate16_IDEX[2]~2_combout ;
wire \ALU_Input2[2]~6_combout ;
wire \RIDEX|ALUFunc_IDEX[2]~4_combout ;
wire \ALU|V5|Mux15~11_combout ;
wire \REXMEM|Result_EXMEM[3]~1_combout ;
wire \RIDEX|ALUFunc_IDEX[0]~5_combout ;
wire \REXMEM|Result_EXMEM[3]~0_combout ;
wire \RIDEX|isMFPC_IDEX~0_combout ;
wire \RIDEX|immediate16_IDEX[0]~0_combout ;
wire \RIDEX|isMFPC_IDEX~1_combout ;
wire \RIDEX|R1AD_IDEX[0]~2_combout ;
wire \ALU_Input1[12]~39_combout ;
wire \RIDEX|R1AD_IDEX[1]~0_combout ;
wire \RIDEX|R1AD_IDEX[2]~1_combout ;
wire \Forward|S1[0]~0_combout ;
wire \Forward|Equal0~0_combout ;
wire \Forward|Equal0~1_combout ;
wire \Forward|S1[0]~1_combout ;
wire \ALU_Input1[12]~40_combout ;
wire \FileRegister|G3|G2|P2~0_combout ;
wire \FileRegister|G3|G2|P5~0_combout ;
wire \ALU_Input1[12]~36_combout ;
wire \FileRegister|G2|G2|P1~0_combout ;
wire \FileRegister|G2|G2|P2~0_combout ;
wire \FileRegister|G2|G2|P5~0_combout ;
wire \FileRegister|G6|G2|P1~0_combout ;
wire \FileRegister|G6|G2|P2~0_combout ;
wire \FileRegister|G6|G2|P5~0_combout ;
wire \FileRegister|G8|G2|P2~0_combout ;
wire \FileRegister|G8|G2|P5~0_combout ;
wire \FileRegister|G7|G2|P1~0_combout ;
wire \FileRegister|G7|G2|P2~0_combout ;
wire \FileRegister|G7|G2|P5~0_combout ;
wire \ALU_Input1[2]~68_combout ;
wire \ALU_Input1[2]~69_combout ;
wire \ALU_Input1[2]~70_combout ;
wire \ALU_Input1[2]~71_combout ;
wire \RIDEX|immediate16_IDEX[1]~1_combout ;
wire \ALU_Input2[1]~5_combout ;
wire \ALU_Input2[0]~4_combout ;
wire \ALU|G0|Add0~0_combout ;
wire \RIDEX|ALUFunc_IDEX[3]~1_combout ;
wire \RIDEX|ALUFunc_IDEX[1]~3_combout ;
wire \RIDEX|ALUFunc_IDEX[0]~0_combout ;
wire \ALU|G0|Mux15~0_combout ;
wire \ALU|G0|Add0~1_combout ;
wire \ALU|G0|Add0~3 ;
wire \ALU|G0|Add0~5 ;
wire \ALU|G0|Add0~6_combout ;
wire \ALU_Input1[12]~41_combout ;
wire \Trap|Equal0~0_combout ;
wire \comb~1_combout ;
wire \RIDEX|immediate16_IDEX[15]~5_combout ;
wire \ALU_Input2[13]~17_combout ;
wire \MEM_WB_Out[8]~18_combout ;
wire \MEM_WB_Out[8]~19_combout ;
wire \FileRegister|G3|G8|P1~0_combout ;
wire \FileRegister|G3|G8|P2~0_combout ;
wire \FileRegister|G3|G8|P5~0_combout ;
wire \FileRegister|G4|G8|P2~0_combout ;
wire \FileRegister|G4|G8|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[8]~46_combout ;
wire \RIDEX|R2Reg_IDEX[8]~47_combout ;
wire \ALU_Input2[8]~12_combout ;
wire \ALU|V0|V3|V4|out1~2_combout ;
wire \PCRegister|output[1]~19 ;
wire \PCRegister|output[2]~21 ;
wire \PCRegister|output[3]~22_combout ;
wire \PCRegister|output[3]~feeder_combout ;
wire \Hazard|JRopcode[0]~0_combout ;
wire \JRSelect|Mux12~0_combout ;
wire \PCRegister|output[2]~20_combout ;
wire \PCRegister|output[2]~feeder_combout ;
wire \PCRegister|output[1]~feeder_combout ;
wire \RIFID|Add0~0_combout ;
wire \JRSelect|Mux14~0_combout ;
wire \RIFID|Add0~1 ;
wire \RIFID|Add0~2_combout ;
wire \JRSelect|Mux13~0_combout ;
wire \RIFID|Add0~3 ;
wire \RIFID|Add0~4_combout ;
wire \RIDEX|immediate16_IDEX[3]~3_combout ;
wire \ALU_Input2[3]~7_combout ;
wire \MEM_WB_Out[3]~7_combout ;
wire \FileRegister|G4|G3|P1~0_combout ;
wire \FileRegister|G4|G3|P2~0_combout ;
wire \FileRegister|G4|G3|P5~0_combout ;
wire \FileRegister|G3|G3|P1~0_combout ;
wire \FileRegister|G3|G3|P2~0_combout ;
wire \FileRegister|G3|G3|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[3]~21_combout ;
wire \RIDEX|R2Reg_IDEX[3]~22_combout ;
wire \ALU|V5|Mux12~2_combout ;
wire \ALU|G0|Add0~7 ;
wire \ALU|G0|Add0~8_combout ;
wire \ALU|V5|Mux12~1_combout ;
wire \ALU|V5|Mux12~3_combout ;
wire \MEM_WB_Out[3]~6_combout ;
wire \ALU_Input1[3]~121_combout ;
wire \ALU_Input1[3]~57_combout ;
wire \ALU_Input1[12]~32_combout ;
wire \FileRegister|G2|G3|P1~0_combout ;
wire \FileRegister|G2|G3|P2~0_combout ;
wire \FileRegister|G2|G3|P5~0_combout ;
wire \FileRegister|G8|G3|P2~0_combout ;
wire \FileRegister|G8|G3|P5~0_combout ;
wire \FileRegister|G7|G3|P2~0_combout ;
wire \FileRegister|G7|G3|P5~0_combout ;
wire \FileRegister|G6|G3|P2~0_combout ;
wire \FileRegister|G6|G3|P5~0_combout ;
wire \ALU_Input1[3]~53_combout ;
wire \ALU_Input1[3]~54_combout ;
wire \ALU_Input1[12]~35_combout ;
wire \ALU_Input1[3]~55_combout ;
wire \ALU_Input1[3]~56_combout ;
wire \ALU|V0|V3|V4|out1~0_combout ;
wire \ALU|V0|V4|V0|out1~combout ;
wire \ALU|V5|Mux11~2_combout ;
wire \ALU|V5|Mux11~3_combout ;
wire \ALU|V5|Mux11~4_combout ;
wire \MEM_WB_Out[4]~8_combout ;
wire \MEM_WB_Out[4]~9_combout ;
wire \FileRegister|G4|G4|P2~0_combout ;
wire \FileRegister|G4|G4|P5~0_combout ;
wire \FileRegister|G3|G4|P1~0_combout ;
wire \FileRegister|G3|G4|P2~0_combout ;
wire \FileRegister|G3|G4|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[4]~26_combout ;
wire \RIDEX|R2Reg_IDEX[4]~27_combout ;
wire \ALU|G0|Add0~9 ;
wire \ALU|G0|Add0~10_combout ;
wire \ALU|V0|V4|V4|out1~0_combout ;
wire \RMEMWB|writeData[6]~feeder_combout ;
wire \RIDEX|immediate16_IDEX[4]~4_combout ;
wire \PCRegister|output[3]~23 ;
wire \PCRegister|output[4]~25 ;
wire \PCRegister|output[5]~27 ;
wire \PCRegister|output[6]~28_combout ;
wire \PCRegister|output[6]~feeder_combout ;
wire \JRSelect|Mux9~0_combout ;
wire \PCRegister|output[4]~24_combout ;
wire \PCRegister|output[4]~feeder_combout ;
wire \JRSelect|Mux11~0_combout ;
wire \RIFID|Add0~5 ;
wire \RIFID|Add0~7 ;
wire \RIFID|Add0~9 ;
wire \RIFID|Add0~10_combout ;
wire \ALU_Input1[6]~133_combout ;
wire \ALU_Input1[6]~117_combout ;
wire \FileRegister|G4|G6|P2~0_combout ;
wire \FileRegister|G4|G6|P5~0_combout ;
wire \FileRegister|G7|G6|P1~0_combout ;
wire \FileRegister|G7|G6|P2~0_combout ;
wire \FileRegister|G7|G6|P5~0_combout ;
wire \FileRegister|G5|G6|P1~0_combout ;
wire \FileRegister|G5|G6|P2~0_combout ;
wire \FileRegister|G5|G6|P5~0_combout ;
wire \ALU_Input1[6]~113_combout ;
wire \ALU_Input1[6]~114_combout ;
wire \ALU_Input1[6]~115_combout ;
wire \ALU_Input1[6]~116_combout ;
wire \ALU|G0|Add0~11 ;
wire \ALU|G0|Add0~13 ;
wire \ALU|G0|Add0~14_combout ;
wire \ALU|V0|V6|V0|out1~0_combout ;
wire \RIFID|Add0~8_combout ;
wire \ALU_Input1[5]~123_combout ;
wire \ALU_Input1[5]~67_combout ;
wire \MEM_WB_Out[5]~11_combout ;
wire \RMEMWB|writeData[5]~feeder_combout ;
wire \FileRegister|G3|G5|P1~0_combout ;
wire \FileRegister|G3|G5|P2~0_combout ;
wire \FileRegister|G3|G5|P5~0_combout ;
wire \FileRegister|G2|G5|P2~0_combout ;
wire \FileRegister|G2|G5|P5~0_combout ;
wire \FileRegister|G8|G5|P2~0_combout ;
wire \FileRegister|G8|G5|P5~0_combout ;
wire \FileRegister|G6|G5|P2~0_combout ;
wire \FileRegister|G6|G5|P5~0_combout ;
wire \ALU_Input1[5]~63_combout ;
wire \ALU_Input1[5]~64_combout ;
wire \ALU_Input1[5]~65_combout ;
wire \ALU_Input1[5]~66_combout ;
wire \ALU|V0|V6|V0|out1~combout ;
wire \ALU|V5|Mux9~2_combout ;
wire \ALU|V5|Mux9~3_combout ;
wire \ALU|V5|Mux9~4_combout ;
wire \MEM_WB_Out[6]~30_combout ;
wire \MEM_WB_Out[6]~31_combout ;
wire \ALU_Input2[6]~10_combout ;
wire \FileRegister|G2|G6|P1~0_combout ;
wire \FileRegister|G2|G6|P2~0_combout ;
wire \FileRegister|G2|G6|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[6]~35_combout ;
wire \FileRegister|G3|G6|P2~0_combout ;
wire \FileRegister|G3|G6|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[6]~36_combout ;
wire \RIDEX|R2Reg_IDEX[6]~37_combout ;
wire \ALU|G0|Add0~15 ;
wire \ALU|G0|Add0~17 ;
wire \ALU|G0|Add0~19 ;
wire \ALU|G0|Add0~21 ;
wire \ALU|G0|Add0~23 ;
wire \ALU|G0|Add0~25 ;
wire \ALU|G0|Add0~27 ;
wire \ALU|G0|Add0~29 ;
wire \ALU|G0|Add0~30_combout ;
wire \ALU|V5|Mux1~0_combout ;
wire \RIDEX|jumpShortAddr_IDEX[11]~2_combout ;
wire \RIDEX|jumpShortAddr_IDEX[10]~1_combout ;
wire \PCRegister|output[6]~29 ;
wire \PCRegister|output[7]~31 ;
wire \PCRegister|output[8]~33 ;
wire \PCRegister|output[9]~35 ;
wire \PCRegister|output[10]~37 ;
wire \PCRegister|output[11]~39 ;
wire \PCRegister|output[12]~41 ;
wire \PCRegister|output[13]~43 ;
wire \PCRegister|output[14]~44_combout ;
wire \PCRegister|output[14]~feeder_combout ;
wire \JRSelect|Mux1~0_combout ;
wire \PCRegister|output[12]~40_combout ;
wire \PCRegister|output[12]~feeder_combout ;
wire \JRSelect|Mux3~0_combout ;
wire \PCRegister|output[11]~feeder_combout ;
wire \JRSelect|Mux4~0_combout ;
wire \PCRegister|output[7]~feeder_combout ;
wire \JRSelect|Mux8~0_combout ;
wire \RIFID|Add0~11 ;
wire \RIFID|Add0~13 ;
wire \RIFID|Add0~15 ;
wire \RIFID|Add0~17 ;
wire \RIFID|Add0~19 ;
wire \RIFID|Add0~21 ;
wire \RIFID|Add0~23 ;
wire \RIFID|Add0~25 ;
wire \RIFID|Add0~26_combout ;
wire \ALU_Input1[14]~125_combout ;
wire \ALU_Input1[14]~77_combout ;
wire \FileRegister|G3|G14|P1~0_combout ;
wire \FileRegister|G3|G14|P2~0_combout ;
wire \FileRegister|G3|G14|P5~0_combout ;
wire \FileRegister|G8|G14|P1~0_combout ;
wire \FileRegister|G8|G14|P2~0_combout ;
wire \FileRegister|G8|G14|P5~0_combout ;
wire \FileRegister|G7|G14|P2~0_combout ;
wire \FileRegister|G7|G14|P5~0_combout ;
wire \FileRegister|G6|G14|P1~0_combout ;
wire \FileRegister|G6|G14|P2~0_combout ;
wire \FileRegister|G6|G14|P5~0_combout ;
wire \ALU_Input1[14]~73_combout ;
wire \ALU_Input1[14]~74_combout ;
wire \ALU_Input1[14]~75_combout ;
wire \ALU_Input1[14]~76_combout ;
wire \ALU|V5|Mux1~1_combout ;
wire \ALU|V5|Mux1~2_combout ;
wire \MEM_WB_Out[14]~14_combout ;
wire \MEM_WB_Out[14]~15_combout ;
wire \FileRegister|G4|G14|P2~0_combout ;
wire \FileRegister|G4|G14|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[14]~76_combout ;
wire \RIDEX|R2Reg_IDEX[14]~77_combout ;
wire \ALU|G0|Add0~31 ;
wire \ALU|G0|Add0~32_combout ;
wire \ALU|V5|Mux0~4_combout ;
wire \ALU|V5|Mux0~5_combout ;
wire \ALU|V5|Mux0~6_combout ;
wire \MEM_WB_Out[15]~2_combout ;
wire \ALU_Input1[15]~119_combout ;
wire \ALU_Input1[15]~47_combout ;
wire \MEM_WB_Out[15]~3_combout ;
wire \FileRegister|G3|G15|P1~0_combout ;
wire \FileRegister|G3|G15|P2~0_combout ;
wire \FileRegister|G3|G15|P5~0_combout ;
wire \FileRegister|G7|G15|P1~0_combout ;
wire \FileRegister|G7|G15|P2~0_combout ;
wire \FileRegister|G7|G15|P5~0_combout ;
wire \FileRegister|G6|G15|P2~0_combout ;
wire \FileRegister|G6|G15|P5~0_combout ;
wire \ALU_Input1[15]~43_combout ;
wire \ALU_Input1[15]~44_combout ;
wire \ALU_Input1[15]~45_combout ;
wire \ALU_Input1[15]~46_combout ;
wire \ALU|V5|Mux15~12_combout ;
wire \ALU|V5|Mux2~4_combout ;
wire \ALU_Input1[12]~120_combout ;
wire \ALU_Input1[12]~52_combout ;
wire \MEM_WB_Out[12]~5_combout ;
wire \FileRegister|G4|G12|P2~0_combout ;
wire \FileRegister|G4|G12|P5~0_combout ;
wire \FileRegister|G6|G12|P2~0_combout ;
wire \FileRegister|G6|G12|P5~0_combout ;
wire \FileRegister|G7|G12|P2~0_combout ;
wire \FileRegister|G7|G12|P5~0_combout ;
wire \ALU_Input1[12]~48_combout ;
wire \FileRegister|G8|G12|P2~0_combout ;
wire \FileRegister|G8|G12|P5~0_combout ;
wire \ALU_Input1[12]~49_combout ;
wire \ALU_Input1[12]~50_combout ;
wire \ALU_Input1[12]~51_combout ;
wire \ALU|G0|Add0~28_combout ;
wire \ALU|G0|Add0~26_combout ;
wire \ALU|V5|Mux2~7_combout ;
wire \ALU|V5|Mux2~5_combout ;
wire \ALU|V5|Mux2~6_combout ;
wire \ALU|V5|Mux2~8_combout ;
wire \MEM_WB_Out[13]~24_combout ;
wire \MEM_WB_Out[13]~25_combout ;
wire \FileRegister|G4|G13|P2~0_combout ;
wire \FileRegister|G4|G13|P5~0_combout ;
wire \FileRegister|G8|G13|P2~0_combout ;
wire \FileRegister|G8|G13|P5~0_combout ;
wire \FileRegister|G5|G13|P1~0_combout ;
wire \FileRegister|G5|G13|P2~0_combout ;
wire \FileRegister|G5|G13|P5~0_combout ;
wire \ALU_Input1[13]~98_combout ;
wire \ALU_Input1[13]~99_combout ;
wire \ALU_Input1[13]~100_combout ;
wire \ALU_Input1[13]~101_combout ;
wire \ALU|V0|V12|V4|out1~0_combout ;
wire \ALU|V0|V13|V4|out1~0_combout ;
wire \ALU|V0|Overflow|out1~3_combout ;
wire \ALU|V0|Overflow|out1~4_combout ;
wire \comb~2_combout ;
wire \PCRegister|output[0]~16_combout ;
wire \PCRegister|output[0]~15_combout ;
wire \PCRegister|output[0]~17_combout ;
wire \ALU_Input1[0]~118_combout ;
wire \ALU_Input1[0]~42_combout ;
wire \ALU_Input1[0]~33_combout ;
wire \ALU_Input1[0]~34_combout ;
wire \ALU_Input1[0]~37_combout ;
wire \ALU_Input1[0]~38_combout ;
wire \ALU|G0|Add0~4_combout ;
wire \ALU_Input1[1]~132_combout ;
wire \ALU_Input1[1]~112_combout ;
wire \FileRegister|G6|G1|P2~0_combout ;
wire \FileRegister|G6|G1|P5~0_combout ;
wire \ALU_Input1[1]~108_combout ;
wire \ALU_Input1[1]~109_combout ;
wire \ALU_Input1[1]~110_combout ;
wire \ALU_Input1[1]~111_combout ;
wire \ALU|V0|V1|V4|out1~0_combout ;
wire \ALU|V0|V2|V0|out1~0_combout ;
wire \ALU|V5|Mux13~2_combout ;
wire \ALU|V5|Mux13~3_combout ;
wire \ALU|V5|Mux13~4_combout ;
wire \MEM_WB_Out[2]~12_combout ;
wire \MEM_WB_Out[2]~13_combout ;
wire \FileRegister|G4|G2|P1~0_combout ;
wire \FileRegister|G4|G2|P2~0_combout ;
wire \FileRegister|G4|G2|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[2]~16_combout ;
wire \RIDEX|R2Reg_IDEX[2]~17_combout ;
wire \FileRegister|G4|G5|P2~0_combout ;
wire \FileRegister|G4|G5|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[5]~31_combout ;
wire \RIDEX|R2Reg_IDEX[5]~32_combout ;
wire \ALU|V5|Mux8~4_combout ;
wire \ALU_Input1[7]~126_combout ;
wire \ALU_Input1[7]~82_combout ;
wire \FileRegister|G2|G7|P2~0_combout ;
wire \FileRegister|G2|G7|P5~0_combout ;
wire \FileRegister|G8|G7|P1~0_combout ;
wire \FileRegister|G8|G7|P2~0_combout ;
wire \FileRegister|G8|G7|P5~0_combout ;
wire \FileRegister|G5|G7|P1~0_combout ;
wire \FileRegister|G5|G7|P2~0_combout ;
wire \FileRegister|G5|G7|P5~0_combout ;
wire \ALU_Input1[7]~78_combout ;
wire \ALU_Input1[7]~79_combout ;
wire \ALU_Input1[7]~80_combout ;
wire \ALU_Input1[7]~81_combout ;
wire \ALU|G0|Add0~12_combout ;
wire \ALU|V0|V6|V4|out1~2_combout ;
wire \ALU|G0|Add0~16_combout ;
wire \ALU|V5|Mux8~7_combout ;
wire \ALU|V5|Mux8~5_combout ;
wire \ALU|V5|Mux8~6_combout ;
wire \ALU|V5|Mux8~8_combout ;
wire \MEM_WB_Out[7]~16_combout ;
wire \MEM_WB_Out[7]~17_combout ;
wire \RMEMWB|writeData[7]~feeder_combout ;
wire \FileRegister|G4|G7|P1~0_combout ;
wire \FileRegister|G4|G7|P2~0_combout ;
wire \FileRegister|G4|G7|P5~0_combout ;
wire \FileRegister|G3|G7|P2~0_combout ;
wire \FileRegister|G3|G7|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[7]~41_combout ;
wire \RIDEX|R2Reg_IDEX[7]~42_combout ;
wire \FileRegister|G2|G9|P2~0_combout ;
wire \FileRegister|G2|G9|P5~0_combout ;
wire \FileRegister|G6|G9|P2~0_combout ;
wire \FileRegister|G6|G9|P5~0_combout ;
wire \FileRegister|G8|G9|P2~0_combout ;
wire \FileRegister|G8|G9|P5~0_combout ;
wire \FileRegister|G7|G9|P2~0_combout ;
wire \FileRegister|G7|G9|P5~0_combout ;
wire \ALU_Input1[9]~88_combout ;
wire \ALU_Input1[9]~89_combout ;
wire \ALU_Input1[9]~90_combout ;
wire \ALU_Input1[9]~91_combout ;
wire \ALU_Input2[9]~13_combout ;
wire \ALU|V5|Mux6~2_combout ;
wire \FileRegister|G2|G8|P1~0_combout ;
wire \FileRegister|G2|G8|P2~0_combout ;
wire \FileRegister|G2|G8|P5~0_combout ;
wire \FileRegister|G7|G8|P2~0_combout ;
wire \FileRegister|G7|G8|P5~0_combout ;
wire \FileRegister|G5|G8|P1~0_combout ;
wire \FileRegister|G5|G8|P2~0_combout ;
wire \FileRegister|G5|G8|P5~0_combout ;
wire \ALU_Input1[8]~83_combout ;
wire \ALU_Input1[8]~84_combout ;
wire \ALU_Input1[8]~85_combout ;
wire \ALU_Input1[8]~86_combout ;
wire \ALU|G0|Add0~18_combout ;
wire \ALU|V0|V6|V4|out1~0_combout ;
wire \ALU|V0|V7|V4|out1~0_combout ;
wire \ALU|V5|Mux6~0_combout ;
wire \ALU|G0|Add0~20_combout ;
wire \ALU|V5|Mux6~1_combout ;
wire \ALU|V5|Mux6~3_combout ;
wire \MEM_WB_Out[9]~20_combout ;
wire \MEM_WB_Out[9]~21_combout ;
wire \FileRegister|G3|G9|P2~0_combout ;
wire \FileRegister|G3|G9|P5~0_combout ;
wire \FileRegister|G4|G9|P1~0_combout ;
wire \FileRegister|G4|G9|P2~0_combout ;
wire \FileRegister|G4|G9|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[9]~51_combout ;
wire \RIDEX|R2Reg_IDEX[9]~52_combout ;
wire \RIFID|Add0~18_combout ;
wire \ALU_Input1[10]~131_combout ;
wire \ALU_Input1[10]~107_combout ;
wire \FileRegister|G4|G10|P2~0_combout ;
wire \FileRegister|G4|G10|P5~0_combout ;
wire \FileRegister|G2|G10|P2~0_combout ;
wire \FileRegister|G2|G10|P5~0_combout ;
wire \FileRegister|G8|G10|P2~0_combout ;
wire \FileRegister|G8|G10|P5~0_combout ;
wire \FileRegister|G5|G10|P1~0_combout ;
wire \FileRegister|G5|G10|P2~0_combout ;
wire \FileRegister|G5|G10|P5~0_combout ;
wire \ALU_Input1[10]~103_combout ;
wire \ALU_Input1[10]~104_combout ;
wire \ALU_Input1[10]~105_combout ;
wire \ALU_Input1[10]~106_combout ;
wire \ALU_Input2[10]~14_combout ;
wire \ALU|G0|Add0~22_combout ;
wire \ALU|V0|V9|V4|out1~0_combout ;
wire \ALU|V0|V10|V0|out1~combout ;
wire \ALU|V5|Mux5~2_combout ;
wire \ALU|V5|Mux5~3_combout ;
wire \ALU|V5|Mux5~4_combout ;
wire \MEM_WB_Out[10]~26_combout ;
wire \MEM_WB_Out[10]~27_combout ;
wire \FileRegister|G6|G10|P2~0_combout ;
wire \FileRegister|G6|G10|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[10]~54_combout ;
wire \RIDEX|R2Reg_IDEX[10]~55_combout ;
wire \FileRegister|G3|G10|P2~0_combout ;
wire \FileRegister|G3|G10|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[10]~56_combout ;
wire \RIDEX|R2Reg_IDEX[10]~57_combout ;
wire \MEM_WB_Out[11]~23_combout ;
wire \FileRegister|G4|G11|P2~0_combout ;
wire \FileRegister|G4|G11|P5~0_combout ;
wire \FileRegister|G3|G11|P1~0_combout ;
wire \FileRegister|G3|G11|P2~0_combout ;
wire \FileRegister|G3|G11|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[11]~61_combout ;
wire \RIDEX|R2Reg_IDEX[11]~62_combout ;
wire \FileRegister|G3|G12|P2~0_combout ;
wire \FileRegister|G3|G12|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[12]~66_combout ;
wire \RIDEX|R2Reg_IDEX[12]~67_combout ;
wire \FileRegister|G7|G13|P2~0_combout ;
wire \FileRegister|G7|G13|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[13]~69_combout ;
wire \FileRegister|G2|G13|P1~0_combout ;
wire \FileRegister|G2|G13|P2~0_combout ;
wire \FileRegister|G2|G13|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[13]~70_combout ;
wire \FileRegister|G3|G13|P1~0_combout ;
wire \FileRegister|G3|G13|P2~0_combout ;
wire \FileRegister|G3|G13|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[13]~71_combout ;
wire \RIDEX|R2Reg_IDEX[13]~72_combout ;
wire \FileRegister|G4|G15|P2~0_combout ;
wire \FileRegister|G4|G15|P5~0_combout ;
wire \RIDEX|R2Reg_IDEX[15]~81_combout ;
wire \RIDEX|R2Reg_IDEX[15]~82_combout ;
wire \ALU_Input1[4]~122_combout ;
wire \ALU_Input1[4]~62_combout ;
wire \FileRegister|G2|G4|P1~0_combout ;
wire \FileRegister|G2|G4|P2~0_combout ;
wire \FileRegister|G2|G4|P5~0_combout ;
wire \FileRegister|G6|G4|P1~0_combout ;
wire \FileRegister|G6|G4|P2~0_combout ;
wire \FileRegister|G6|G4|P5~0_combout ;
wire \FileRegister|G5|G4|P2~0_combout ;
wire \FileRegister|G5|G4|P5~0_combout ;
wire \ALU_Input1[4]~58_combout ;
wire \ALU_Input1[4]~59_combout ;
wire \ALU_Input1[4]~60_combout ;
wire \ALU_Input1[4]~61_combout ;
wire \ALU|V5|Mux15~4_combout ;
wire \ALU|V5|Mux15~5_combout ;
wire \RIDEX|ALUFunc_IDEX[2]~2_combout ;
wire \ALU|V5|Mux15~3_combout ;
wire \ALU|V5|Mux15~8_combout ;
wire \ALU|V5|Mux15~9_combout ;
wire \ALU|V5|Mux15~10_combout ;
wire \ALU|V5|Mux15~13_combout ;
wire \ALU|V5|Mux14~3_combout ;
wire \ALU|V5|Mux14~4_combout ;
wire \ALU|V5|Mux14~2_combout ;
wire \ALU|V5|Mux14~5_combout ;
wire \ALU|V5|Mux14~6_combout ;
wire \ALU|V5|Mux10~0_combout ;
wire \ALU_Input2[5]~9_combout ;
wire \ALU|V5|Mux10~1_combout ;
wire \ALU|V5|Mux10~2_combout ;
wire \ALU|V0|V8|V0|out1~combout ;
wire \ALU|V5|Mux7~2_combout ;
wire \ALU|V5|Mux7~3_combout ;
wire \ALU|V5|Mux7~4_combout ;
wire \ALU_Input1[11]~129_combout ;
wire \ALU_Input1[11]~97_combout ;
wire \FileRegister|G7|G11|P2~0_combout ;
wire \FileRegister|G7|G11|P5~0_combout ;
wire \FileRegister|G8|G11|P2~0_combout ;
wire \FileRegister|G8|G11|P5~0_combout ;
wire \FileRegister|G5|G11|P1~0_combout ;
wire \FileRegister|G5|G11|P2~0_combout ;
wire \FileRegister|G5|G11|P5~0_combout ;
wire \ALU_Input1[11]~93_combout ;
wire \ALU_Input1[11]~94_combout ;
wire \ALU_Input1[11]~95_combout ;
wire \ALU_Input1[11]~96_combout ;
wire \ALU|V5|Mux4~1_combout ;
wire \ALU|G0|Add0~24_combout ;
wire \ALU|V0|V9|V4|out1~2_combout ;
wire \ALU|V0|V10|V4|out1~0_combout ;
wire \ALU|V5|Mux4~0_combout ;
wire \ALU|V5|Mux4~2_combout ;
wire \ALU_Input2[12]~16_combout ;
wire \ALU|V0|V12|V0|out1~0_combout ;
wire \ALU|V0|V12|V0|out1~combout ;
wire \ALU|V5|Mux3~2_combout ;
wire \ALU|V5|Mux3~3_combout ;
wire \ALU|V5|Mux3~4_combout ;
wire \PCRegister|output[5]~26_combout ;
wire \PCRegister|output[5]~feeder_combout ;
wire \JRSelect|Mux10~0_combout ;
wire \PCRegister|output[8]~32_combout ;
wire \PCRegister|output[8]~feeder_combout ;
wire \RIFID|Add0~14_combout ;
wire \JRSelect|Mux7~0_combout ;
wire \PCRegister|output[9]~34_combout ;
wire \PCRegister|output[9]~feeder_combout ;
wire \JRSelect|Mux6~0_combout ;
wire \PCRegister|output[10]~feeder_combout ;
wire \JRSelect|Mux5~0_combout ;
wire \PCRegister|output[13]~42_combout ;
wire \PCRegister|output[13]~feeder_combout ;
wire \JRSelect|Mux2~0_combout ;
wire \PCRegister|output[14]~45 ;
wire \PCRegister|output[15]~46_combout ;
wire \PCRegister|output[15]~feeder_combout ;
wire \JRSelect|Mux0~0_combout ;
wire \FileRegister|G2|G11|P2~0_combout ;
wire \FileRegister|G2|G11|P5~0_combout ;
wire \FileRegister|G2|G12|P2~0_combout ;
wire \FileRegister|G2|G12|P5~0_combout ;
wire \FileRegister|G2|G14|P2~0_combout ;
wire \FileRegister|G2|G14|P5~0_combout ;
wire \FileRegister|G2|G15|P2~0_combout ;
wire \FileRegister|G2|G15|P5~0_combout ;
wire \FileRegister|G5|G1|P1~0_combout ;
wire \FileRegister|G5|G1|P2~0_combout ;
wire \FileRegister|G5|G1|P5~0_combout ;
wire \FileRegister|G5|G2|P2~0_combout ;
wire \FileRegister|G5|G2|P5~0_combout ;
wire \FileRegister|G5|G3|P2~0_combout ;
wire \FileRegister|G5|G3|P5~0_combout ;
wire \FileRegister|G5|G5|P1~0_combout ;
wire \FileRegister|G5|G5|P2~0_combout ;
wire \FileRegister|G5|G5|P5~0_combout ;
wire \FileRegister|G5|G9|P2~0_combout ;
wire \FileRegister|G5|G9|P5~0_combout ;
wire \FileRegister|G5|G12|P2~0_combout ;
wire \FileRegister|G5|G12|P5~0_combout ;
wire \FileRegister|G5|G14|P2~0_combout ;
wire \FileRegister|G5|G14|P5~0_combout ;
wire \FileRegister|G5|G15|P2~0_combout ;
wire \FileRegister|G5|G15|P5~0_combout ;
wire \FileRegister|G6|G6|P2~0_combout ;
wire \FileRegister|G6|G6|P5~0_combout ;
wire \FileRegister|G6|G7|P2~0_combout ;
wire \FileRegister|G6|G7|P5~0_combout ;
wire \FileRegister|G6|G8|P1~0_combout ;
wire \FileRegister|G6|G8|P2~0_combout ;
wire \FileRegister|G6|G8|P5~0_combout ;
wire \FileRegister|G6|G11|P2~0_combout ;
wire \FileRegister|G6|G11|P5~0_combout ;
wire \FileRegister|G6|G13|P1~0_combout ;
wire \FileRegister|G6|G13|P2~0_combout ;
wire \FileRegister|G6|G13|P5~0_combout ;
wire \FileRegister|G7|G4|P1~0_combout ;
wire \FileRegister|G7|G4|P2~0_combout ;
wire \FileRegister|G7|G4|P5~0_combout ;
wire \FileRegister|G7|G5|P1~0_combout ;
wire \FileRegister|G7|G5|P2~0_combout ;
wire \FileRegister|G7|G5|P5~0_combout ;
wire \FileRegister|G7|G7|P1~0_combout ;
wire \FileRegister|G7|G7|P2~0_combout ;
wire \FileRegister|G7|G7|P5~0_combout ;
wire \FileRegister|G7|G10|P2~0_combout ;
wire \FileRegister|G7|G10|P5~0_combout ;
wire \FileRegister|G8|G4|P2~0_combout ;
wire \FileRegister|G8|G4|P5~0_combout ;
wire \FileRegister|G8|G6|P2~0_combout ;
wire \FileRegister|G8|G6|P5~0_combout ;
wire \FileRegister|G8|G8|P2~0_combout ;
wire \FileRegister|G8|G8|P5~0_combout ;
wire \FileRegister|G8|G15|P2~0_combout ;
wire \FileRegister|G8|G15|P5~0_combout ;
wire [15:0] ALU_Input2;
wire [15:0] ALU_Input1;
wire [15:0] \PCRegister|output ;
wire [15:0] \RMEMWB|writeData ;
wire [2:0] \RMEMWB|writeAD ;
wire [15:0] \RIFID|outPC ;
wire [15:0] \RIFID|outInstruction ;
wire [15:0] \REXMEM|Result_EXMEM ;
wire [2:0] \REXMEM|RegAD_EXMEM ;
wire [15:0] \REXMEM|R2Reg_EXMEM ;
wire [15:0] \keyData~combout ;
wire [15:0] \instr~combout ;
wire [15:0] \fromData~combout ;


// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \ALU|G0|Add0~2 (
// Equation(s):
// \ALU|G0|Add0~2_combout  = (\ALU|G0|Mux15~0_combout  & (\ALU|G0|Add0~1_combout  $ (VCC))) # (!\ALU|G0|Mux15~0_combout  & (\ALU|G0|Add0~1_combout  & VCC))
// \ALU|G0|Add0~3  = CARRY((\ALU|G0|Mux15~0_combout  & \ALU|G0|Add0~1_combout ))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(\ALU|G0|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|G0|Add0~2_combout ),
	.cout(\ALU|G0|Add0~3 ));
// synopsys translate_off
defparam \ALU|G0|Add0~2 .lut_mask = 16'h6688;
defparam \ALU|G0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneii_lcell_comb \PCRegister|output[1]~18 (
// Equation(s):
// \PCRegister|output[1]~18_combout  = (\RIFID|outInstruction [1] & (\RIDEX|immediate16_IDEX[0]~0_combout  $ (VCC))) # (!\RIFID|outInstruction [1] & (\RIDEX|immediate16_IDEX[0]~0_combout  & VCC))
// \PCRegister|output[1]~19  = CARRY((\RIFID|outInstruction [1] & \RIDEX|immediate16_IDEX[0]~0_combout ))

	.dataa(\RIFID|outInstruction [1]),
	.datab(\RIDEX|immediate16_IDEX[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[1]~18_combout ),
	.cout(\PCRegister|output[1]~19 ));
// synopsys translate_off
defparam \PCRegister|output[1]~18 .lut_mask = 16'h6688;
defparam \PCRegister|output[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneii_lcell_comb \PCRegister|output[7]~30 (
// Equation(s):
// \PCRegister|output[7]~30_combout  = ((\RIDEX|R1AD_IDEX[0]~2_combout  $ (\RIFID|outInstruction [7] $ (!\PCRegister|output[6]~29 )))) # (GND)
// \PCRegister|output[7]~31  = CARRY((\RIDEX|R1AD_IDEX[0]~2_combout  & ((\RIFID|outInstruction [7]) # (!\PCRegister|output[6]~29 ))) # (!\RIDEX|R1AD_IDEX[0]~2_combout  & (\RIFID|outInstruction [7] & !\PCRegister|output[6]~29 )))

	.dataa(\RIDEX|R1AD_IDEX[0]~2_combout ),
	.datab(\RIFID|outInstruction [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[6]~29 ),
	.combout(\PCRegister|output[7]~30_combout ),
	.cout(\PCRegister|output[7]~31 ));
// synopsys translate_off
defparam \PCRegister|output[7]~30 .lut_mask = 16'h698E;
defparam \PCRegister|output[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneii_lcell_comb \PCRegister|output[10]~36 (
// Equation(s):
// \PCRegister|output[10]~36_combout  = (\RIDEX|jumpShortAddr_IDEX[9]~0_combout  & ((\RIFID|outInstruction [10] & (\PCRegister|output[9]~35  & VCC)) # (!\RIFID|outInstruction [10] & (!\PCRegister|output[9]~35 )))) # (!\RIDEX|jumpShortAddr_IDEX[9]~0_combout  
// & ((\RIFID|outInstruction [10] & (!\PCRegister|output[9]~35 )) # (!\RIFID|outInstruction [10] & ((\PCRegister|output[9]~35 ) # (GND)))))
// \PCRegister|output[10]~37  = CARRY((\RIDEX|jumpShortAddr_IDEX[9]~0_combout  & (!\RIFID|outInstruction [10] & !\PCRegister|output[9]~35 )) # (!\RIDEX|jumpShortAddr_IDEX[9]~0_combout  & ((!\PCRegister|output[9]~35 ) # (!\RIFID|outInstruction [10]))))

	.dataa(\RIDEX|jumpShortAddr_IDEX[9]~0_combout ),
	.datab(\RIFID|outInstruction [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[9]~35 ),
	.combout(\PCRegister|output[10]~36_combout ),
	.cout(\PCRegister|output[10]~37 ));
// synopsys translate_off
defparam \PCRegister|output[10]~36 .lut_mask = 16'h9617;
defparam \PCRegister|output[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneii_lcell_comb \PCRegister|output[11]~38 (
// Equation(s):
// \PCRegister|output[11]~38_combout  = ((\RIFID|outInstruction [11] $ (\RIDEX|jumpShortAddr_IDEX[10]~1_combout  $ (!\PCRegister|output[10]~37 )))) # (GND)
// \PCRegister|output[11]~39  = CARRY((\RIFID|outInstruction [11] & ((\RIDEX|jumpShortAddr_IDEX[10]~1_combout ) # (!\PCRegister|output[10]~37 ))) # (!\RIFID|outInstruction [11] & (\RIDEX|jumpShortAddr_IDEX[10]~1_combout  & !\PCRegister|output[10]~37 )))

	.dataa(\RIFID|outInstruction [11]),
	.datab(\RIDEX|jumpShortAddr_IDEX[10]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[10]~37 ),
	.combout(\PCRegister|output[11]~38_combout ),
	.cout(\PCRegister|output[11]~39 ));
// synopsys translate_off
defparam \PCRegister|output[11]~38 .lut_mask = 16'h698E;
defparam \PCRegister|output[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneii_lcell_comb \RIFID|Add0~6 (
// Equation(s):
// \RIFID|Add0~6_combout  = (\PCRegister|output [4] & (!\RIFID|Add0~5 )) # (!\PCRegister|output [4] & ((\RIFID|Add0~5 ) # (GND)))
// \RIFID|Add0~7  = CARRY((!\RIFID|Add0~5 ) # (!\PCRegister|output [4]))

	.dataa(vcc),
	.datab(\PCRegister|output [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~5 ),
	.combout(\RIFID|Add0~6_combout ),
	.cout(\RIFID|Add0~7 ));
// synopsys translate_off
defparam \RIFID|Add0~6 .lut_mask = 16'h3C3F;
defparam \RIFID|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneii_lcell_comb \RIFID|Add0~12 (
// Equation(s):
// \RIFID|Add0~12_combout  = (\PCRegister|output [7] & (\RIFID|Add0~11  $ (GND))) # (!\PCRegister|output [7] & (!\RIFID|Add0~11  & VCC))
// \RIFID|Add0~13  = CARRY((\PCRegister|output [7] & !\RIFID|Add0~11 ))

	.dataa(vcc),
	.datab(\PCRegister|output [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~11 ),
	.combout(\RIFID|Add0~12_combout ),
	.cout(\RIFID|Add0~13 ));
// synopsys translate_off
defparam \RIFID|Add0~12 .lut_mask = 16'hC30C;
defparam \RIFID|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneii_lcell_comb \RIFID|Add0~16 (
// Equation(s):
// \RIFID|Add0~16_combout  = (\PCRegister|output [9] & (\RIFID|Add0~15  $ (GND))) # (!\PCRegister|output [9] & (!\RIFID|Add0~15  & VCC))
// \RIFID|Add0~17  = CARRY((\PCRegister|output [9] & !\RIFID|Add0~15 ))

	.dataa(\PCRegister|output [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~15 ),
	.combout(\RIFID|Add0~16_combout ),
	.cout(\RIFID|Add0~17 ));
// synopsys translate_off
defparam \RIFID|Add0~16 .lut_mask = 16'hA50A;
defparam \RIFID|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneii_lcell_comb \RIFID|Add0~20 (
// Equation(s):
// \RIFID|Add0~20_combout  = (\PCRegister|output [11] & (\RIFID|Add0~19  $ (GND))) # (!\PCRegister|output [11] & (!\RIFID|Add0~19  & VCC))
// \RIFID|Add0~21  = CARRY((\PCRegister|output [11] & !\RIFID|Add0~19 ))

	.dataa(vcc),
	.datab(\PCRegister|output [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~19 ),
	.combout(\RIFID|Add0~20_combout ),
	.cout(\RIFID|Add0~21 ));
// synopsys translate_off
defparam \RIFID|Add0~20 .lut_mask = 16'hC30C;
defparam \RIFID|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneii_lcell_comb \RIFID|Add0~22 (
// Equation(s):
// \RIFID|Add0~22_combout  = (\PCRegister|output [12] & (!\RIFID|Add0~21 )) # (!\PCRegister|output [12] & ((\RIFID|Add0~21 ) # (GND)))
// \RIFID|Add0~23  = CARRY((!\RIFID|Add0~21 ) # (!\PCRegister|output [12]))

	.dataa(vcc),
	.datab(\PCRegister|output [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~21 ),
	.combout(\RIFID|Add0~22_combout ),
	.cout(\RIFID|Add0~23 ));
// synopsys translate_off
defparam \RIFID|Add0~22 .lut_mask = 16'h3C3F;
defparam \RIFID|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneii_lcell_comb \RIFID|Add0~24 (
// Equation(s):
// \RIFID|Add0~24_combout  = (\PCRegister|output [13] & (\RIFID|Add0~23  $ (GND))) # (!\PCRegister|output [13] & (!\RIFID|Add0~23  & VCC))
// \RIFID|Add0~25  = CARRY((\PCRegister|output [13] & !\RIFID|Add0~23 ))

	.dataa(\PCRegister|output [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~23 ),
	.combout(\RIFID|Add0~24_combout ),
	.cout(\RIFID|Add0~25 ));
// synopsys translate_off
defparam \RIFID|Add0~24 .lut_mask = 16'hA50A;
defparam \RIFID|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneii_lcell_comb \RIFID|Add0~26 (
// Equation(s):
// \RIFID|Add0~26_combout  = (\PCRegister|output [14] & (!\RIFID|Add0~25 )) # (!\PCRegister|output [14] & ((\RIFID|Add0~25 ) # (GND)))
// \RIFID|Add0~27  = CARRY((!\RIFID|Add0~25 ) # (!\PCRegister|output [14]))

	.dataa(vcc),
	.datab(\PCRegister|output [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~25 ),
	.combout(\RIFID|Add0~26_combout ),
	.cout(\RIFID|Add0~27 ));
// synopsys translate_off
defparam \RIFID|Add0~26 .lut_mask = 16'h3C3F;
defparam \RIFID|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneii_lcell_comb \RIFID|Add0~28 (
// Equation(s):
// \RIFID|Add0~28_combout  = \RIFID|Add0~27  $ (!\PCRegister|output [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output [15]),
	.cin(\RIFID|Add0~27 ),
	.combout(\RIFID|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \RIFID|Add0~28 .lut_mask = 16'hF00F;
defparam \RIFID|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~8 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~8_combout  = (\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout ) # ((!\FileRegister|G6|G1|P5~0_combout )))) # (!\R2AD[0]~2_combout  & (!\R2AD[1]~0_combout  & ((!\FileRegister|G5|G1|P5~0_combout ))))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G6|G1|P5~0_combout ),
	.datad(\FileRegister|G5|G1|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~8 .lut_mask = 16'h8A9B;
defparam \RIDEX|R2Reg_IDEX[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[2]~13 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[2]~13_combout  = (\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout ) # ((!\FileRegister|G7|G2|P5~0_combout )))) # (!\R2AD[1]~0_combout  & (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G2|P5~0_combout )))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G2|P5~0_combout ),
	.datad(\FileRegister|G7|G2|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[2]~13 .lut_mask = 16'h89AB;
defparam \RIDEX|R2Reg_IDEX[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[2]~14 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[2]~14_combout  = (\RIDEX|R2Reg_IDEX[2]~13_combout  & (((!\FileRegister|G8|G2|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[2]~13_combout  & (\R2AD[0]~2_combout  & ((!\FileRegister|G6|G2|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[2]~13_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G8|G2|P5~0_combout ),
	.datad(\FileRegister|G6|G2|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[2]~14 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[2]~15 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[2]~15_combout  = (\RIDEX|R2Reg_IDEX[1]~3_combout  & ((\RIDEX|R2Reg_IDEX[1]~4_combout  & (\RIDEX|R2Reg_IDEX[2]~14_combout )) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & ((!\FileRegister|G2|G2|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~3_combout  & (((\RIDEX|R2Reg_IDEX[1]~4_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datab(\RIDEX|R2Reg_IDEX[2]~14_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datad(\FileRegister|G2|G2|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[2]~15 .lut_mask = 16'hD0DA;
defparam \RIDEX|R2Reg_IDEX[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[3]~18 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[3]~18_combout  = (\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout ) # ((!\FileRegister|G6|G3|P5~0_combout )))) # (!\R2AD[0]~2_combout  & (!\R2AD[1]~0_combout  & ((!\FileRegister|G5|G3|P5~0_combout ))))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G6|G3|P5~0_combout ),
	.datad(\FileRegister|G5|G3|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[3]~18 .lut_mask = 16'h8A9B;
defparam \RIDEX|R2Reg_IDEX[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[3]~19 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[3]~19_combout  = (\R2AD[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[3]~18_combout  & ((!\FileRegister|G8|G3|P5~0_combout ))) # (!\RIDEX|R2Reg_IDEX[3]~18_combout  & (!\FileRegister|G7|G3|P5~0_combout )))) # (!\R2AD[1]~0_combout  & 
// (\RIDEX|R2Reg_IDEX[3]~18_combout ))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\RIDEX|R2Reg_IDEX[3]~18_combout ),
	.datac(\FileRegister|G7|G3|P5~0_combout ),
	.datad(\FileRegister|G8|G3|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[3]~19 .lut_mask = 16'h46CE;
defparam \RIDEX|R2Reg_IDEX[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[3]~20 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[3]~20_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[3]~19_combout )) # (!\RIDEX|R2Reg_IDEX[1]~3_combout ))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (\RIDEX|R2Reg_IDEX[1]~3_combout  & ((!\FileRegister|G2|G3|P5~0_combout 
// ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datac(\RIDEX|R2Reg_IDEX[3]~19_combout ),
	.datad(\FileRegister|G2|G3|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[3]~20 .lut_mask = 16'hA2E6;
defparam \RIDEX|R2Reg_IDEX[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[4]~23 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[4]~23_combout  = (\R2AD[0]~2_combout  & (\R2AD[1]~0_combout )) # (!\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout  & (!\FileRegister|G7|G4|P5~0_combout )) # (!\R2AD[1]~0_combout  & ((!\FileRegister|G5|G4|P5~0_combout )))))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G7|G4|P5~0_combout ),
	.datad(\FileRegister|G5|G4|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[4]~23 .lut_mask = 16'h8C9D;
defparam \RIDEX|R2Reg_IDEX[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[4]~24 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[4]~24_combout  = (\RIDEX|R2Reg_IDEX[4]~23_combout  & (((!\FileRegister|G8|G4|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[4]~23_combout  & (\R2AD[0]~2_combout  & (!\FileRegister|G6|G4|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[4]~23_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G6|G4|P5~0_combout ),
	.datad(\FileRegister|G8|G4|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[4]~24 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[4]~25 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[4]~25_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[4]~24_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[1]~3_combout  & !\FileRegister|G2|G4|P5~0_combout 
// ))))

	.dataa(\RIDEX|R2Reg_IDEX[4]~24_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datad(\FileRegister|G2|G4|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[4]~25 .lut_mask = 16'h8CBC;
defparam \RIDEX|R2Reg_IDEX[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[5]~28 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[5]~28_combout  = (\R2AD[1]~0_combout  & (\R2AD[0]~2_combout )) # (!\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout  & ((!\FileRegister|G6|G5|P5~0_combout ))) # (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G5|P5~0_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G5|P5~0_combout ),
	.datad(\FileRegister|G6|G5|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[5]~28 .lut_mask = 16'h89CD;
defparam \RIDEX|R2Reg_IDEX[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[5]~29 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[5]~29_combout  = (\R2AD[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[5]~28_combout  & ((!\FileRegister|G8|G5|P5~0_combout ))) # (!\RIDEX|R2Reg_IDEX[5]~28_combout  & (!\FileRegister|G7|G5|P5~0_combout )))) # (!\R2AD[1]~0_combout  & 
// (\RIDEX|R2Reg_IDEX[5]~28_combout ))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\RIDEX|R2Reg_IDEX[5]~28_combout ),
	.datac(\FileRegister|G7|G5|P5~0_combout ),
	.datad(\FileRegister|G8|G5|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[5]~29 .lut_mask = 16'h46CE;
defparam \RIDEX|R2Reg_IDEX[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[5]~30 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[5]~30_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[5]~29_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((!\FileRegister|G2|G5|P5~0_combout  & \RIDEX|R2Reg_IDEX[1]~3_combout 
// ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[5]~29_combout ),
	.datac(\FileRegister|G2|G5|P5~0_combout ),
	.datad(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[5]~30 .lut_mask = 16'h8DAA;
defparam \RIDEX|R2Reg_IDEX[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[6]~33 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[6]~33_combout  = (\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout ) # ((!\FileRegister|G7|G6|P5~0_combout )))) # (!\R2AD[1]~0_combout  & (!\R2AD[0]~2_combout  & ((!\FileRegister|G5|G6|P5~0_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G7|G6|P5~0_combout ),
	.datad(\FileRegister|G5|G6|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[6]~33 .lut_mask = 16'h8A9B;
defparam \RIDEX|R2Reg_IDEX[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[6]~34 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[6]~34_combout  = (\RIDEX|R2Reg_IDEX[6]~33_combout  & (((!\FileRegister|G8|G6|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[6]~33_combout  & (\R2AD[0]~2_combout  & (!\FileRegister|G6|G6|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[6]~33_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G6|G6|P5~0_combout ),
	.datad(\FileRegister|G8|G6|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[6]~34 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[7]~38 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[7]~38_combout  = (\R2AD[1]~0_combout  & (\R2AD[0]~2_combout )) # (!\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout  & ((!\FileRegister|G6|G7|P5~0_combout ))) # (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G7|P5~0_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G7|P5~0_combout ),
	.datad(\FileRegister|G6|G7|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[7]~38 .lut_mask = 16'h89CD;
defparam \RIDEX|R2Reg_IDEX[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[7]~39 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[7]~39_combout  = (\RIDEX|R2Reg_IDEX[7]~38_combout  & (((!\FileRegister|G8|G7|P5~0_combout )) # (!\R2AD[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[7]~38_combout  & (\R2AD[1]~0_combout  & (!\FileRegister|G7|G7|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[7]~38_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G7|G7|P5~0_combout ),
	.datad(\FileRegister|G8|G7|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[7]~39 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[7]~40 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[7]~40_combout  = (\RIDEX|R2Reg_IDEX[1]~3_combout  & ((\RIDEX|R2Reg_IDEX[1]~4_combout  & (\RIDEX|R2Reg_IDEX[7]~39_combout )) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & ((!\FileRegister|G2|G7|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~3_combout  & (((\RIDEX|R2Reg_IDEX[1]~4_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[7]~39_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datad(\FileRegister|G2|G7|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[7]~40 .lut_mask = 16'hB0BC;
defparam \RIDEX|R2Reg_IDEX[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[8]~43 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[8]~43_combout  = (\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout ) # ((!\FileRegister|G7|G8|P5~0_combout )))) # (!\R2AD[1]~0_combout  & (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G8|P5~0_combout )))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G8|P5~0_combout ),
	.datad(\FileRegister|G7|G8|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[8]~43 .lut_mask = 16'h89AB;
defparam \RIDEX|R2Reg_IDEX[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[8]~44 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[8]~44_combout  = (\RIDEX|R2Reg_IDEX[8]~43_combout  & (((!\FileRegister|G8|G8|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[8]~43_combout  & (\R2AD[0]~2_combout  & ((!\FileRegister|G6|G8|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[8]~43_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G8|G8|P5~0_combout ),
	.datad(\FileRegister|G6|G8|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[8]~44 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[8]~45 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[8]~45_combout  = (\RIDEX|R2Reg_IDEX[1]~3_combout  & ((\RIDEX|R2Reg_IDEX[1]~4_combout  & (\RIDEX|R2Reg_IDEX[8]~44_combout )) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & ((!\FileRegister|G2|G8|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~3_combout  & (((\RIDEX|R2Reg_IDEX[1]~4_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[8]~44_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datad(\FileRegister|G2|G8|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[8]~45 .lut_mask = 16'hB0BC;
defparam \RIDEX|R2Reg_IDEX[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[9]~48 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[9]~48_combout  = (\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout ) # ((!\FileRegister|G6|G9|P5~0_combout )))) # (!\R2AD[0]~2_combout  & (!\R2AD[1]~0_combout  & (!\FileRegister|G5|G9|P5~0_combout )))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G5|G9|P5~0_combout ),
	.datad(\FileRegister|G6|G9|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[9]~48 .lut_mask = 16'h89AB;
defparam \RIDEX|R2Reg_IDEX[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[9]~49 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[9]~49_combout  = (\RIDEX|R2Reg_IDEX[9]~48_combout  & (((!\FileRegister|G8|G9|P5~0_combout )) # (!\R2AD[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[9]~48_combout  & (\R2AD[1]~0_combout  & ((!\FileRegister|G7|G9|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[9]~48_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G8|G9|P5~0_combout ),
	.datad(\FileRegister|G7|G9|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[9]~49 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[9]~50 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[9]~50_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[9]~49_combout )) # (!\RIDEX|R2Reg_IDEX[1]~3_combout ))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (\RIDEX|R2Reg_IDEX[1]~3_combout  & (!\FileRegister|G2|G9|P5~0_combout 
// )))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datac(\FileRegister|G2|G9|P5~0_combout ),
	.datad(\RIDEX|R2Reg_IDEX[9]~49_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[9]~50 .lut_mask = 16'hAE26;
defparam \RIDEX|R2Reg_IDEX[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[10]~53 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[10]~53_combout  = (\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout ) # ((!\FileRegister|G7|G10|P5~0_combout )))) # (!\R2AD[1]~0_combout  & (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G10|P5~0_combout )))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G10|P5~0_combout ),
	.datad(\FileRegister|G7|G10|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[10]~53 .lut_mask = 16'h89AB;
defparam \RIDEX|R2Reg_IDEX[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[11]~58 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[11]~58_combout  = (\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout ) # ((!\FileRegister|G6|G11|P5~0_combout )))) # (!\R2AD[0]~2_combout  & (!\R2AD[1]~0_combout  & (!\FileRegister|G5|G11|P5~0_combout )))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G5|G11|P5~0_combout ),
	.datad(\FileRegister|G6|G11|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[11]~58 .lut_mask = 16'h89AB;
defparam \RIDEX|R2Reg_IDEX[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[11]~59 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[11]~59_combout  = (\RIDEX|R2Reg_IDEX[11]~58_combout  & (((!\FileRegister|G8|G11|P5~0_combout )) # (!\R2AD[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[11]~58_combout  & (\R2AD[1]~0_combout  & ((!\FileRegister|G7|G11|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[11]~58_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G8|G11|P5~0_combout ),
	.datad(\FileRegister|G7|G11|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[11]~59 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[11]~60 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[11]~60_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[11]~59_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[1]~3_combout  & 
// !\FileRegister|G2|G11|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[11]~59_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datad(\FileRegister|G2|G11|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[11]~60 .lut_mask = 16'h8ADA;
defparam \RIDEX|R2Reg_IDEX[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[12]~63 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[12]~63_combout  = (\R2AD[0]~2_combout  & (\R2AD[1]~0_combout )) # (!\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout  & ((!\FileRegister|G7|G12|P5~0_combout ))) # (!\R2AD[1]~0_combout  & (!\FileRegister|G5|G12|P5~0_combout ))))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G5|G12|P5~0_combout ),
	.datad(\FileRegister|G7|G12|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[12]~63 .lut_mask = 16'h89CD;
defparam \RIDEX|R2Reg_IDEX[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[12]~64 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[12]~64_combout  = (\RIDEX|R2Reg_IDEX[12]~63_combout  & (((!\FileRegister|G8|G12|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[12]~63_combout  & (\R2AD[0]~2_combout  & ((!\FileRegister|G6|G12|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[12]~63_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G8|G12|P5~0_combout ),
	.datad(\FileRegister|G6|G12|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[12]~64 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[12]~65 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[12]~65_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[12]~64_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[1]~3_combout  & 
// !\FileRegister|G2|G12|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[12]~64_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datad(\FileRegister|G2|G12|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[12]~65 .lut_mask = 16'h8CBC;
defparam \RIDEX|R2Reg_IDEX[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[13]~68 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[13]~68_combout  = (\R2AD[0]~2_combout  & ((\R2AD[1]~0_combout ) # ((!\FileRegister|G6|G13|P5~0_combout )))) # (!\R2AD[0]~2_combout  & (!\R2AD[1]~0_combout  & (!\FileRegister|G5|G13|P5~0_combout )))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G5|G13|P5~0_combout ),
	.datad(\FileRegister|G6|G13|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[13]~68 .lut_mask = 16'h89AB;
defparam \RIDEX|R2Reg_IDEX[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[14]~73 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[14]~73_combout  = (\R2AD[1]~0_combout  & (((\R2AD[0]~2_combout )) # (!\FileRegister|G7|G14|P5~0_combout ))) # (!\R2AD[1]~0_combout  & (((!\FileRegister|G5|G14|P5~0_combout  & !\R2AD[0]~2_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\FileRegister|G7|G14|P5~0_combout ),
	.datac(\FileRegister|G5|G14|P5~0_combout ),
	.datad(\R2AD[0]~2_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[14]~73 .lut_mask = 16'hAA27;
defparam \RIDEX|R2Reg_IDEX[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[14]~74 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[14]~74_combout  = (\RIDEX|R2Reg_IDEX[14]~73_combout  & (((!\FileRegister|G8|G14|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[14]~73_combout  & (\R2AD[0]~2_combout  & (!\FileRegister|G6|G14|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[14]~73_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G6|G14|P5~0_combout ),
	.datad(\FileRegister|G8|G14|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[14]~74 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[14]~75 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[14]~75_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[14]~74_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[1]~3_combout  & 
// !\FileRegister|G2|G14|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[14]~74_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datad(\FileRegister|G2|G14|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[14]~75 .lut_mask = 16'h8ADA;
defparam \RIDEX|R2Reg_IDEX[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[15]~78 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[15]~78_combout  = (\R2AD[1]~0_combout  & (\R2AD[0]~2_combout )) # (!\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout  & ((!\FileRegister|G6|G15|P5~0_combout ))) # (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G15|P5~0_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G15|P5~0_combout ),
	.datad(\FileRegister|G6|G15|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[15]~78 .lut_mask = 16'h89CD;
defparam \RIDEX|R2Reg_IDEX[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[15]~79 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[15]~79_combout  = (\RIDEX|R2Reg_IDEX[15]~78_combout  & (((!\FileRegister|G8|G15|P5~0_combout )) # (!\R2AD[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[15]~78_combout  & (\R2AD[1]~0_combout  & (!\FileRegister|G7|G15|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[15]~78_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G7|G15|P5~0_combout ),
	.datad(\FileRegister|G8|G15|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[15]~79 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[15]~80 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[15]~80_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[15]~79_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[1]~3_combout  & 
// !\FileRegister|G2|G15|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[15]~79_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datad(\FileRegister|G2|G15|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[15]~80 .lut_mask = 16'h8ADA;
defparam \RIDEX|R2Reg_IDEX[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \Forward|Equal2~1 (
// Equation(s):
// \Forward|Equal2~1_combout  = \REXMEM|RegAD_EXMEM [1] $ (((\R2AD[1]~0_combout  & \clock~combout )))

	.dataa(\REXMEM|RegAD_EXMEM [1]),
	.datab(\R2AD[1]~0_combout ),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\Forward|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|Equal2~1 .lut_mask = 16'h66AA;
defparam \Forward|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \RIDEX|R2AD_IDEX[2]~0 (
// Equation(s):
// \RIDEX|R2AD_IDEX[2]~0_combout  = (\comb~5_combout  & ((\RIFID|outInstruction [11]))) # (!\comb~5_combout  & (\RIFID|outInstruction [5]))

	.dataa(\comb~5_combout ),
	.datab(\RIFID|outInstruction [5]),
	.datac(vcc),
	.datad(\RIFID|outInstruction [11]),
	.cin(gnd),
	.combout(\RIDEX|R2AD_IDEX[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2AD_IDEX[2]~0 .lut_mask = 16'hEE44;
defparam \RIDEX|R2AD_IDEX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneii_lcell_comb \ALU|V5|Mux15~2 (
// Equation(s):
// \ALU|V5|Mux15~2_combout  = (!\RIDEX|ALUFunc_IDEX[1]~3_combout  & (!\RIDEX|ALUFunc_IDEX[2]~2_combout  & (\ALU|G0|Add0~2_combout  $ (ALU_Input1[0]))))

	.dataa(\ALU|G0|Add0~2_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[1]~3_combout ),
	.datac(\RIDEX|ALUFunc_IDEX[2]~2_combout ),
	.datad(ALU_Input1[0]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~2 .lut_mask = 16'h0102;
defparam \ALU|V5|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneii_lcell_comb \MEM_WB_Out[12]~4 (
// Equation(s):
// \MEM_WB_Out[12]~4_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [12])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [12])))))

	.dataa(\keyData~combout [12]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\REXMEM|Result_EXMEM [12]),
	.cin(gnd),
	.combout(\MEM_WB_Out[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[12]~4 .lut_mask = 16'h0B08;
defparam \MEM_WB_Out[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneii_lcell_comb \MEM_WB_Out[5]~10 (
// Equation(s):
// \MEM_WB_Out[5]~10_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [5])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [5])))))

	.dataa(\keyData~combout [5]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [5]),
	.datad(\REXMEM|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[5]~10 .lut_mask = 16'h2230;
defparam \MEM_WB_Out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneii_lcell_comb \ALU_Input1[2]~72 (
// Equation(s):
// \ALU_Input1[2]~72_combout  = (\ALU_Input1[12]~41_combout  & ((\ALU_Input1[12]~39_combout ) # ((\ALU_Input1[2]~124_combout )))) # (!\ALU_Input1[12]~41_combout  & (!\ALU_Input1[12]~39_combout  & (\RIFID|outPC [2])))

	.dataa(\ALU_Input1[12]~41_combout ),
	.datab(\ALU_Input1[12]~39_combout ),
	.datac(\RIFID|outPC [2]),
	.datad(\ALU_Input1[2]~124_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2]~72 .lut_mask = 16'hBA98;
defparam \ALU_Input1[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \ALU_Input1[8]~87 (
// Equation(s):
// \ALU_Input1[8]~87_combout  = (\ALU_Input1[12]~39_combout  & (\ALU_Input1[12]~41_combout )) # (!\ALU_Input1[12]~39_combout  & ((\ALU_Input1[12]~41_combout  & ((\ALU_Input1[8]~127_combout ))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [8]))))

	.dataa(\ALU_Input1[12]~39_combout ),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\RIFID|outPC [8]),
	.datad(\ALU_Input1[8]~127_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8]~87 .lut_mask = 16'hDC98;
defparam \ALU_Input1[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \ALU_Input1[9]~92 (
// Equation(s):
// \ALU_Input1[9]~92_combout  = (\ALU_Input1[12]~39_combout  & (\ALU_Input1[12]~41_combout )) # (!\ALU_Input1[12]~39_combout  & ((\ALU_Input1[12]~41_combout  & ((\ALU_Input1[9]~128_combout ))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [9]))))

	.dataa(\ALU_Input1[12]~39_combout ),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\RIFID|outPC [9]),
	.datad(\ALU_Input1[9]~128_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[9]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9]~92 .lut_mask = 16'hDC98;
defparam \ALU_Input1[9]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneii_lcell_comb \MEM_WB_Out[11]~22 (
// Equation(s):
// \MEM_WB_Out[11]~22_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & ((\keyData~combout [11]))) # (!\REXMEM|ReadDigit_EXMEM~regout  & (\REXMEM|Result_EXMEM [11]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\REXMEM|Result_EXMEM [11]),
	.datac(\keyData~combout [11]),
	.datad(\REXMEM|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[11]~22 .lut_mask = 16'h5044;
defparam \MEM_WB_Out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneii_lcell_comb \ALU_Input1[13]~102 (
// Equation(s):
// \ALU_Input1[13]~102_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[13]~130_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [13] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\ALU_Input1[12]~41_combout ),
	.datab(\RIFID|outPC [13]),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[13]~130_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13]~102 .lut_mask = 16'hAEA4;
defparam \ALU_Input1[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneii_lcell_comb \ALU|V5|Mux15~6 (
// Equation(s):
// \ALU|V5|Mux15~6_combout  = (!ALU_Input1[8] & (!ALU_Input1[9] & (!ALU_Input1[11] & !ALU_Input1[13])))

	.dataa(ALU_Input1[8]),
	.datab(ALU_Input1[9]),
	.datac(ALU_Input1[11]),
	.datad(ALU_Input1[13]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~6 .lut_mask = 16'h0001;
defparam \ALU|V5|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneii_lcell_comb \ALU|V5|Mux15~7 (
// Equation(s):
// \ALU|V5|Mux15~7_combout  = (!ALU_Input1[10] & (\ALU|V5|Mux15~6_combout  & (!ALU_Input1[6] & !ALU_Input1[1])))

	.dataa(ALU_Input1[10]),
	.datab(\ALU|V5|Mux15~6_combout ),
	.datac(ALU_Input1[6]),
	.datad(ALU_Input1[1]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~7 .lut_mask = 16'h0004;
defparam \ALU|V5|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneii_lcell_comb \ALU|V5|Mux12~0 (
// Equation(s):
// \ALU|V5|Mux12~0_combout  = (ALU_Input1[2] & ((\ALU|G0|Add0~6_combout ) # (\ALU|V0|V1|V4|out1~0_combout ))) # (!ALU_Input1[2] & (\ALU|G0|Add0~6_combout  & \ALU|V0|V1|V4|out1~0_combout ))

	.dataa(vcc),
	.datab(ALU_Input1[2]),
	.datac(\ALU|G0|Add0~6_combout ),
	.datad(\ALU|V0|V1|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux12~0 .lut_mask = 16'hFCC0;
defparam \ALU|V5|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \ALU_Input2[4]~8 (
// Equation(s):
// \ALU_Input2[4]~8_combout  = (\ALU_Input2[12]~3_combout  & ((\ALU_Input2[12]~1_combout ) # ((\RIDEX|immediate16_IDEX[4]~4_combout )))) # (!\ALU_Input2[12]~3_combout  & (!\ALU_Input2[12]~1_combout  & ((\MEM_WB_Out[4]~9_combout ))))

	.dataa(\ALU_Input2[12]~3_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RIDEX|immediate16_IDEX[4]~4_combout ),
	.datad(\MEM_WB_Out[4]~9_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[4]~8 .lut_mask = 16'hB9A8;
defparam \ALU_Input2[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \ALU|V0|V3|V4|out1~1 (
// Equation(s):
// \ALU|V0|V3|V4|out1~1_combout  = (\ALU|G0|Add0~8_combout ) # (ALU_Input1[3])

	.dataa(\ALU|G0|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(ALU_Input1[3]),
	.cin(gnd),
	.combout(\ALU|V0|V3|V4|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V3|V4|out1~1 .lut_mask = 16'hFFAA;
defparam \ALU|V0|V3|V4|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \ALU_Input2[7]~11 (
// Equation(s):
// \ALU_Input2[7]~11_combout  = (\ALU_Input2[12]~1_combout  & (\ALU_Input2[12]~3_combout )) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[7]~17_combout ))))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\MEM_WB_Out[7]~17_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[7]~11 .lut_mask = 16'hDC98;
defparam \ALU_Input2[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \ALU|V0|V6|V4|out1~1 (
// Equation(s):
// \ALU|V0|V6|V4|out1~1_combout  = (\ALU|G0|Add0~14_combout ) # (ALU_Input1[6])

	.dataa(vcc),
	.datab(\ALU|G0|Add0~14_combout ),
	.datac(ALU_Input1[6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|V0|V6|V4|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V6|V4|out1~1 .lut_mask = 16'hFCFC;
defparam \ALU|V0|V6|V4|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneii_lcell_comb \ALU|V0|V9|V4|out1~1 (
// Equation(s):
// \ALU|V0|V9|V4|out1~1_combout  = (\ALU|G0|Add0~20_combout ) # (ALU_Input1[9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|G0|Add0~20_combout ),
	.datad(ALU_Input1[9]),
	.cin(gnd),
	.combout(\ALU|V0|V9|V4|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V9|V4|out1~1 .lut_mask = 16'hFFF0;
defparam \ALU|V0|V9|V4|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \ALU_Input2[11]~15 (
// Equation(s):
// \ALU_Input2[11]~15_combout  = (\ALU_Input2[12]~3_combout  & (((\ALU_Input2[12]~1_combout ) # (\RIDEX|immediate16_IDEX[15]~5_combout )))) # (!\ALU_Input2[12]~3_combout  & (\MEM_WB_Out[11]~23_combout  & (!\ALU_Input2[12]~1_combout )))

	.dataa(\MEM_WB_Out[11]~23_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[11]~15 .lut_mask = 16'hCEC2;
defparam \ALU_Input2[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneii_lcell_comb \ALU|V0|V12|V4|out1~1 (
// Equation(s):
// \ALU|V0|V12|V4|out1~1_combout  = (\ALU|G0|Add0~26_combout ) # (ALU_Input1[12])

	.dataa(\ALU|G0|Add0~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(ALU_Input1[12]),
	.cin(gnd),
	.combout(\ALU|V0|V12|V4|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V12|V4|out1~1 .lut_mask = 16'hFFAA;
defparam \ALU|V0|V12|V4|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneii_lcell_comb \ALU|V0|V12|V4|out1~2 (
// Equation(s):
// \ALU|V0|V12|V4|out1~2_combout  = (\ALU|V0|V12|V4|out1~1_combout  & ((\ALU|V0|V10|V4|out1~0_combout  & ((ALU_Input1[11]) # (\ALU|G0|Add0~24_combout ))) # (!\ALU|V0|V10|V4|out1~0_combout  & (ALU_Input1[11] & \ALU|G0|Add0~24_combout ))))

	.dataa(\ALU|V0|V10|V4|out1~0_combout ),
	.datab(\ALU|V0|V12|V4|out1~1_combout ),
	.datac(ALU_Input1[11]),
	.datad(\ALU|G0|Add0~24_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V12|V4|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V12|V4|out1~2 .lut_mask = 16'hC880;
defparam \ALU|V0|V12|V4|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \ALU_Input2[14]~18 (
// Equation(s):
// \ALU_Input2[14]~18_combout  = (\ALU_Input2[12]~3_combout  & (((\ALU_Input2[12]~1_combout ) # (\RIDEX|immediate16_IDEX[15]~5_combout )))) # (!\ALU_Input2[12]~3_combout  & (\MEM_WB_Out[14]~15_combout  & (!\ALU_Input2[12]~1_combout )))

	.dataa(\MEM_WB_Out[14]~15_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[14]~18 .lut_mask = 16'hCEC2;
defparam \ALU_Input2[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneii_lcell_comb \ALU_Input2[15]~19 (
// Equation(s):
// \ALU_Input2[15]~19_combout  = (\ALU_Input2[12]~1_combout  & (\ALU_Input2[12]~3_combout )) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[15]~3_combout ))))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\MEM_WB_Out[15]~3_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[15]~19 .lut_mask = 16'hDC98;
defparam \ALU_Input2[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneii_lcell_comb \ALU_Input2[15] (
// Equation(s):
// ALU_Input2[15] = (\ALU_Input2[15]~19_combout  & (((\RMEMWB|writeData [15]) # (!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[15]~19_combout  & (\RIDEX|R2Reg_IDEX[15]~82_combout  & (\ALU_Input2[12]~1_combout )))

	.dataa(\ALU_Input2[15]~19_combout ),
	.datab(\RIDEX|R2Reg_IDEX[15]~82_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(ALU_Input2[15]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[15] .lut_mask = 16'hEA4A;
defparam \ALU_Input2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \ALU|V5|Mux0~2 (
// Equation(s):
// \ALU|V5|Mux0~2_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & (\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((ALU_Input2[15])))

	.dataa(\ALU|V5|Mux15~12_combout ),
	.datab(vcc),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(ALU_Input2[15]),
	.cin(gnd),
	.combout(\ALU|V5|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux0~2 .lut_mask = 16'hAFA0;
defparam \ALU|V5|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneii_lcell_comb \ALU|V5|Mux0~3 (
// Equation(s):
// \ALU|V5|Mux0~3_combout  = (ALU_Input1[14] & ((\ALU|G0|Add0~30_combout ) # (\ALU|V0|V13|V4|out1~0_combout ))) # (!ALU_Input1[14] & (\ALU|G0|Add0~30_combout  & \ALU|V0|V13|V4|out1~0_combout ))

	.dataa(vcc),
	.datab(ALU_Input1[14]),
	.datac(\ALU|G0|Add0~30_combout ),
	.datad(\ALU|V0|V13|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux0~3 .lut_mask = 16'hFCC0;
defparam \ALU|V5|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cycloneii_lcell_comb \ALU|V0|Overflow|out1~0 (
// Equation(s):
// \ALU|V0|Overflow|out1~0_combout  = (ALU_Input1[15]) # (\ALU|G0|Add0~32_combout )

	.dataa(ALU_Input1[15]),
	.datab(vcc),
	.datac(\ALU|G0|Add0~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|V0|Overflow|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|Overflow|out1~0 .lut_mask = 16'hFAFA;
defparam \ALU|V0|Overflow|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \ALU|V0|Overflow|out1~1 (
// Equation(s):
// \ALU|V0|Overflow|out1~1_combout  = (ALU_Input1[13] & ((\ALU|V0|V12|V4|out1~2_combout ) # ((\ALU|V0|V12|V4|out1~0_combout ) # (\ALU|G0|Add0~28_combout )))) # (!ALU_Input1[13] & (\ALU|G0|Add0~28_combout  & ((\ALU|V0|V12|V4|out1~2_combout ) # 
// (\ALU|V0|V12|V4|out1~0_combout ))))

	.dataa(\ALU|V0|V12|V4|out1~2_combout ),
	.datab(ALU_Input1[13]),
	.datac(\ALU|V0|V12|V4|out1~0_combout ),
	.datad(\ALU|G0|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU|V0|Overflow|out1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|Overflow|out1~1 .lut_mask = 16'hFEC8;
defparam \ALU|V0|Overflow|out1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
cycloneii_lcell_comb \ALU|V0|Overflow|out1~2 (
// Equation(s):
// \ALU|V0|Overflow|out1~2_combout  = (!\ALU|V0|Overflow|out1~0_combout  & ((ALU_Input1[14] & ((\ALU|G0|Add0~30_combout ) # (\ALU|V0|Overflow|out1~1_combout ))) # (!ALU_Input1[14] & (\ALU|G0|Add0~30_combout  & \ALU|V0|Overflow|out1~1_combout ))))

	.dataa(ALU_Input1[14]),
	.datab(\ALU|G0|Add0~30_combout ),
	.datac(\ALU|V0|Overflow|out1~1_combout ),
	.datad(\ALU|V0|Overflow|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|Overflow|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|Overflow|out1~2 .lut_mask = 16'h00E8;
defparam \ALU|V0|Overflow|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneii_lcell_comb \RIDEX|jumpShortAddr_IDEX[9]~0 (
// Equation(s):
// \RIDEX|jumpShortAddr_IDEX[9]~0_combout  = (\clock~combout  & \RIFID|outInstruction [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [9]),
	.cin(gnd),
	.combout(\RIDEX|jumpShortAddr_IDEX[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|jumpShortAddr_IDEX[9]~0 .lut_mask = 16'hF000;
defparam \RIDEX|jumpShortAddr_IDEX[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cycloneii_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (!\comb~5_combout  & (\comb~1_combout  & !\RIFID|outInstruction [15]))

	.dataa(\comb~5_combout ),
	.datab(vcc),
	.datac(\comb~1_combout ),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'h0050;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
cycloneii_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (\comb~3_combout  & ((\ALU|V0|Overflow|out1~4_combout ) # (\ALU|V0|Overflow|out1~2_combout )))

	.dataa(vcc),
	.datab(\comb~3_combout ),
	.datac(\ALU|V0|Overflow|out1~4_combout ),
	.datad(\ALU|V0|Overflow|out1~2_combout ),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'hCCC0;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
cycloneii_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ((\clock~combout  & ((\comb~4_combout ) # (!\Trap|Equal0~0_combout )))) # (!\Hazard|JRopcode[0]~0_combout )

	.dataa(\comb~4_combout ),
	.datab(\Hazard|JRopcode[0]~0_combout ),
	.datac(\clock~combout ),
	.datad(\Trap|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb~5 .lut_mask = 16'hB3F3;
defparam \comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \FileRegister|G2|G0|P1~0 (
// Equation(s):
// \FileRegister|G2|G0|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G0|P1~0_combout ) # ((!\FileRegister|G2|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G2|G0|P1~0_combout ),
	.datab(\FileRegister|G2|G0|P2~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G0|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneii_lcell_comb \FileRegister|G2|G5|P1~0 (
// Equation(s):
// \FileRegister|G2|G5|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G5|P1~0_combout ) # ((!\FileRegister|G2|G5|P2~0_combout  & \RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G2|G5|P1~0_combout ),
	.datab(\FileRegister|G2|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G5|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \FileRegister|G2|G7|P1~0 (
// Equation(s):
// \FileRegister|G2|G7|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G7|P1~0_combout ) # ((!\FileRegister|G2|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G2|G7|P1~0_combout ),
	.datab(\FileRegister|G2|G7|P2~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G7|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \FileRegister|G2|G9|P1~0 (
// Equation(s):
// \FileRegister|G2|G9|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G9|P1~0_combout ) # ((!\FileRegister|G2|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G2|G9|P1~0_combout ),
	.datab(\FileRegister|G2|G9|P2~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G9|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneii_lcell_comb \FileRegister|G2|G10|P1~0 (
// Equation(s):
// \FileRegister|G2|G10|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G10|P1~0_combout ) # ((!\FileRegister|G2|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G2|G10|P1~0_combout ),
	.datab(\FileRegister|G2|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G10|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneii_lcell_comb \FileRegister|G2|G11|P1~0 (
// Equation(s):
// \FileRegister|G2|G11|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G11|P1~0_combout ) # ((!\FileRegister|G2|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G2|G11|P1~0_combout ),
	.datab(\FileRegister|G2|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G11|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \FileRegister|G2|G12|P1~0 (
// Equation(s):
// \FileRegister|G2|G12|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G12|P1~0_combout ) # ((!\FileRegister|G2|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G2|G12|P1~0_combout ),
	.datab(\FileRegister|G2|G12|P2~0_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G12|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G2|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneii_lcell_comb \FileRegister|G2|G14|P1~0 (
// Equation(s):
// \FileRegister|G2|G14|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G14|P1~0_combout ) # ((!\FileRegister|G2|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G2|G14|P1~0_combout ),
	.datab(\FileRegister|G2|G14|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G2|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G14|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G2|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneii_lcell_comb \FileRegister|G2|G15|P1~0 (
// Equation(s):
// \FileRegister|G2|G15|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G15|P1~0_combout ) # ((!\FileRegister|G2|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G2|G15|P1~0_combout ),
	.datab(\FileRegister|G2|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G2|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G15|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G2|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneii_lcell_comb \FileRegister|G3|G0|P1~0 (
// Equation(s):
// \FileRegister|G3|G0|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G0|P1~0_combout ) # ((!\FileRegister|G3|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G3|G0|P1~0_combout ),
	.datab(\FileRegister|G3|G0|P2~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G0|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G3|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneii_lcell_comb \FileRegister|G3|G1|P1~0 (
// Equation(s):
// \FileRegister|G3|G1|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G1|P1~0_combout ) # ((!\FileRegister|G3|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G3|G1|P1~0_combout ),
	.datab(\FileRegister|G3|G1|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G3|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G1|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G3|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \FileRegister|G3|G2|P1~0 (
// Equation(s):
// \FileRegister|G3|G2|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G2|P1~0_combout ) # ((!\FileRegister|G3|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G3|G2|P1~0_combout ),
	.datab(\FileRegister|G3|G2|P2~0_combout ),
	.datac(\RMEMWB|writeData [2]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G2|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G3|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneii_lcell_comb \FileRegister|G3|G6|P1~0 (
// Equation(s):
// \FileRegister|G3|G6|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G6|P1~0_combout ) # ((!\FileRegister|G3|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G3|G6|P1~0_combout ),
	.datab(\FileRegister|G3|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G6|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G3|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \FileRegister|G3|G7|P1~0 (
// Equation(s):
// \FileRegister|G3|G7|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G7|P1~0_combout ) # ((!\FileRegister|G3|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G3|G7|P1~0_combout ),
	.datab(\FileRegister|G3|G7|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [7]),
	.cin(gnd),
	.combout(\FileRegister|G3|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G7|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G3|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneii_lcell_comb \FileRegister|G3|G9|P1~0 (
// Equation(s):
// \FileRegister|G3|G9|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G9|P1~0_combout ) # ((!\FileRegister|G3|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G3|G9|P1~0_combout ),
	.datab(\FileRegister|G3|G9|P2~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G9|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G3|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneii_lcell_comb \FileRegister|G3|G10|P1~0 (
// Equation(s):
// \FileRegister|G3|G10|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G10|P1~0_combout ) # ((!\FileRegister|G3|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G3|G10|P1~0_combout ),
	.datab(\FileRegister|G3|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G10|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G3|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneii_lcell_comb \FileRegister|G3|G12|P1~0 (
// Equation(s):
// \FileRegister|G3|G12|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G12|P1~0_combout ) # ((!\FileRegister|G3|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G3|G12|P1~0_combout ),
	.datab(\FileRegister|G3|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G3|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G12|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G3|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \FileRegister|G4|G4|P1~0 (
// Equation(s):
// \FileRegister|G4|G4|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G4|P1~0_combout ) # ((!\FileRegister|G4|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G4|G4|P1~0_combout ),
	.datab(\FileRegister|G4|G4|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G4|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G4|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G4|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneii_lcell_comb \FileRegister|G4|G5|P1~0 (
// Equation(s):
// \FileRegister|G4|G5|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G5|P1~0_combout ) # ((!\FileRegister|G4|G5|P2~0_combout  & \RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G4|G5|P1~0_combout ),
	.datab(\FileRegister|G4|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G5|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G4|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneii_lcell_comb \FileRegister|G4|G6|P1~0 (
// Equation(s):
// \FileRegister|G4|G6|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G6|P1~0_combout ) # ((!\FileRegister|G4|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G4|G6|P1~0_combout ),
	.datab(\FileRegister|G4|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G6|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G4|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneii_lcell_comb \FileRegister|G4|G8|P1~0 (
// Equation(s):
// \FileRegister|G4|G8|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G8|P1~0_combout ) # ((!\FileRegister|G4|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G4|G8|P1~0_combout ),
	.datab(\FileRegister|G4|G8|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G4|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G8|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G4|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneii_lcell_comb \FileRegister|G4|G10|P1~0 (
// Equation(s):
// \FileRegister|G4|G10|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G10|P1~0_combout ) # ((!\FileRegister|G4|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G4|G10|P1~0_combout ),
	.datab(\FileRegister|G4|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G10|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G4|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneii_lcell_comb \FileRegister|G4|G11|P1~0 (
// Equation(s):
// \FileRegister|G4|G11|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G11|P1~0_combout ) # ((!\FileRegister|G4|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G4|G11|P1~0_combout ),
	.datab(\FileRegister|G4|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G11|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G4|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneii_lcell_comb \FileRegister|G4|G12|P1~0 (
// Equation(s):
// \FileRegister|G4|G12|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G12|P1~0_combout ) # ((!\FileRegister|G4|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G4|G12|P1~0_combout ),
	.datab(\FileRegister|G4|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G4|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G12|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G4|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneii_lcell_comb \FileRegister|G4|G13|P1~0 (
// Equation(s):
// \FileRegister|G4|G13|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G13|P1~0_combout ) # ((!\FileRegister|G4|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G4|G13|P1~0_combout ),
	.datab(\FileRegister|G4|G13|P2~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G13|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G4|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneii_lcell_comb \FileRegister|G4|G14|P1~0 (
// Equation(s):
// \FileRegister|G4|G14|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G14|P1~0_combout ) # ((!\FileRegister|G4|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G4|G14|P1~0_combout ),
	.datab(\FileRegister|G0|Mux3~2_combout ),
	.datac(\FileRegister|G4|G14|P2~0_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G4|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G14|P1~0 .lut_mask = 16'h8C88;
defparam \FileRegister|G4|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneii_lcell_comb \FileRegister|G4|G15|P1~0 (
// Equation(s):
// \FileRegister|G4|G15|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G15|P1~0_combout ) # ((!\FileRegister|G4|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G4|G15|P1~0_combout ),
	.datab(\FileRegister|G4|G15|P2~0_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G15|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G4|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \FileRegister|G5|G0|P1~0 (
// Equation(s):
// \FileRegister|G5|G0|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G0|P1~0_combout ) # ((!\FileRegister|G5|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G5|G0|P1~0_combout ),
	.datab(\FileRegister|G5|G0|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [0]),
	.cin(gnd),
	.combout(\FileRegister|G5|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G0|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G5|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \FileRegister|G5|G2|P1~0 (
// Equation(s):
// \FileRegister|G5|G2|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G2|P1~0_combout ) # ((!\FileRegister|G5|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G5|G2|P1~0_combout ),
	.datab(\FileRegister|G5|G2|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G5|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G2|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G5|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \FileRegister|G5|G3|P1~0 (
// Equation(s):
// \FileRegister|G5|G3|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G3|P1~0_combout ) # ((!\FileRegister|G5|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G5|G3|P1~0_combout ),
	.datab(\FileRegister|G5|G3|P2~0_combout ),
	.datac(\RMEMWB|writeData [3]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G3|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G5|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \FileRegister|G5|G4|P1~0 (
// Equation(s):
// \FileRegister|G5|G4|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G4|P1~0_combout ) # ((!\FileRegister|G5|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G5|G4|P1~0_combout ),
	.datab(\FileRegister|G5|G4|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G5|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G4|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G5|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \FileRegister|G5|G9|P1~0 (
// Equation(s):
// \FileRegister|G5|G9|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G9|P1~0_combout ) # ((!\FileRegister|G5|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G5|G9|P1~0_combout ),
	.datab(\FileRegister|G5|G9|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(\FileRegister|G5|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G9|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G5|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \FileRegister|G5|G12|P1~0 (
// Equation(s):
// \FileRegister|G5|G12|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G12|P1~0_combout ) # ((!\FileRegister|G5|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G5|G12|P1~0_combout ),
	.datab(\FileRegister|G5|G12|P2~0_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G12|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G5|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \FileRegister|G5|G14|P1~0 (
// Equation(s):
// \FileRegister|G5|G14|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G14|P1~0_combout ) # ((!\FileRegister|G5|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G5|G14|P1~0_combout ),
	.datab(\FileRegister|G5|G14|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G5|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G14|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G5|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneii_lcell_comb \FileRegister|G5|G15|P1~0 (
// Equation(s):
// \FileRegister|G5|G15|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G15|P1~0_combout ) # ((!\FileRegister|G5|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G5|G15|P1~0_combout ),
	.datab(\FileRegister|G5|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G5|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G15|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G5|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneii_lcell_comb \FileRegister|G6|G1|P1~0 (
// Equation(s):
// \FileRegister|G6|G1|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G1|P1~0_combout ) # ((!\FileRegister|G6|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G6|G1|P1~0_combout ),
	.datab(\FileRegister|G6|G1|P2~0_combout ),
	.datac(\RMEMWB|writeData [1]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G1|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G6|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneii_lcell_comb \FileRegister|G6|G3|P1~0 (
// Equation(s):
// \FileRegister|G6|G3|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G3|P1~0_combout ) # ((!\FileRegister|G6|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G6|G3|P1~0_combout ),
	.datab(\FileRegister|G6|G3|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G6|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G3|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G6|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneii_lcell_comb \FileRegister|G6|G5|P1~0 (
// Equation(s):
// \FileRegister|G6|G5|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G5|P1~0_combout ) # ((!\FileRegister|G6|G5|P2~0_combout  & \RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G6|G5|P1~0_combout ),
	.datab(\FileRegister|G6|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G5|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G6|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneii_lcell_comb \FileRegister|G6|G6|P1~0 (
// Equation(s):
// \FileRegister|G6|G6|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G6|P1~0_combout ) # ((!\FileRegister|G6|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G6|G6|P1~0_combout ),
	.datab(\FileRegister|G6|G6|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [6]),
	.cin(gnd),
	.combout(\FileRegister|G6|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G6|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G6|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneii_lcell_comb \FileRegister|G6|G7|P1~0 (
// Equation(s):
// \FileRegister|G6|G7|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G7|P1~0_combout ) # ((!\FileRegister|G6|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G6|G7|P1~0_combout ),
	.datab(\FileRegister|G6|G7|P2~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G7|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G6|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \FileRegister|G6|G9|P1~0 (
// Equation(s):
// \FileRegister|G6|G9|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G9|P1~0_combout ) # ((!\FileRegister|G6|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G6|G9|P1~0_combout ),
	.datab(\FileRegister|G6|G9|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(\FileRegister|G6|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G9|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G6|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \FileRegister|G6|G10|P1~0 (
// Equation(s):
// \FileRegister|G6|G10|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G10|P1~0_combout ) # ((!\FileRegister|G6|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G6|G10|P1~0_combout ),
	.datab(\FileRegister|G6|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G10|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G6|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneii_lcell_comb \FileRegister|G6|G11|P1~0 (
// Equation(s):
// \FileRegister|G6|G11|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G11|P1~0_combout ) # ((!\FileRegister|G6|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G6|G11|P1~0_combout ),
	.datab(\FileRegister|G6|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G11|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G6|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \FileRegister|G6|G12|P1~0 (
// Equation(s):
// \FileRegister|G6|G12|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G12|P1~0_combout ) # ((!\FileRegister|G6|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G6|G12|P1~0_combout ),
	.datab(\FileRegister|G6|G12|P2~0_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G12|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G6|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneii_lcell_comb \FileRegister|G6|G15|P1~0 (
// Equation(s):
// \FileRegister|G6|G15|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G15|P1~0_combout ) # ((!\FileRegister|G6|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G6|G15|P1~0_combout ),
	.datab(\FileRegister|G6|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G6|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G15|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G6|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneii_lcell_comb \FileRegister|G7|G3|P1~0 (
// Equation(s):
// \FileRegister|G7|G3|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G3|P1~0_combout ) # ((!\FileRegister|G7|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G7|G3|P1~0_combout ),
	.datab(\FileRegister|G7|G3|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G7|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G3|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G7|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \FileRegister|G7|G8|P1~0 (
// Equation(s):
// \FileRegister|G7|G8|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G8|P1~0_combout ) # ((!\FileRegister|G7|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G7|G8|P1~0_combout ),
	.datab(\FileRegister|G7|G8|P2~0_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G8|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G7|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \FileRegister|G7|G9|P1~0 (
// Equation(s):
// \FileRegister|G7|G9|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G9|P1~0_combout ) # ((!\FileRegister|G7|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G7|G9|P1~0_combout ),
	.datab(\FileRegister|G7|G9|P2~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G9|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G7|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneii_lcell_comb \FileRegister|G7|G10|P1~0 (
// Equation(s):
// \FileRegister|G7|G10|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G10|P1~0_combout ) # ((!\FileRegister|G7|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G7|G10|P1~0_combout ),
	.datab(\FileRegister|G7|G10|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [10]),
	.cin(gnd),
	.combout(\FileRegister|G7|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G10|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G7|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneii_lcell_comb \FileRegister|G7|G11|P1~0 (
// Equation(s):
// \FileRegister|G7|G11|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G11|P1~0_combout ) # ((!\FileRegister|G7|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G7|G11|P1~0_combout ),
	.datab(\FileRegister|G7|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G11|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G7|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \FileRegister|G7|G12|P1~0 (
// Equation(s):
// \FileRegister|G7|G12|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G12|P1~0_combout ) # ((!\FileRegister|G7|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G7|G12|P1~0_combout ),
	.datab(\FileRegister|G7|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G7|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G12|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G7|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \FileRegister|G7|G13|P1~0 (
// Equation(s):
// \FileRegister|G7|G13|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G13|P1~0_combout ) # ((!\FileRegister|G7|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G7|G13|P1~0_combout ),
	.datab(\FileRegister|G7|G13|P2~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G13|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G7|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \FileRegister|G7|G14|P1~0 (
// Equation(s):
// \FileRegister|G7|G14|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G14|P1~0_combout ) # ((!\FileRegister|G7|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G7|G14|P1~0_combout ),
	.datab(\FileRegister|G7|G14|P2~0_combout ),
	.datac(\RMEMWB|writeData [14]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G14|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G7|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneii_lcell_comb \FileRegister|G8|G0|P1~0 (
// Equation(s):
// \FileRegister|G8|G0|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G0|P1~0_combout ) # ((!\FileRegister|G8|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G8|G0|P1~0_combout ),
	.datab(\FileRegister|G8|G0|P2~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G0|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G8|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \FileRegister|G8|G2|P1~0 (
// Equation(s):
// \FileRegister|G8|G2|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G2|P1~0_combout ) # ((!\FileRegister|G8|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G8|G2|P1~0_combout ),
	.datab(\FileRegister|G8|G2|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G8|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G2|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneii_lcell_comb \FileRegister|G8|G3|P1~0 (
// Equation(s):
// \FileRegister|G8|G3|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G3|P1~0_combout ) # ((!\FileRegister|G8|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G8|G3|P1~0_combout ),
	.datab(\FileRegister|G8|G3|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G8|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G3|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \FileRegister|G8|G4|P1~0 (
// Equation(s):
// \FileRegister|G8|G4|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G4|P1~0_combout ) # ((!\FileRegister|G8|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G8|G4|P1~0_combout ),
	.datab(\FileRegister|G8|G4|P2~0_combout ),
	.datac(\RMEMWB|writeData [4]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G4|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G8|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \FileRegister|G8|G5|P1~0 (
// Equation(s):
// \FileRegister|G8|G5|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G5|P1~0_combout ) # ((!\FileRegister|G8|G5|P2~0_combout  & \RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G8|G5|P1~0_combout ),
	.datab(\FileRegister|G8|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G5|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G8|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneii_lcell_comb \FileRegister|G8|G6|P1~0 (
// Equation(s):
// \FileRegister|G8|G6|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G6|P1~0_combout ) # ((!\FileRegister|G8|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G8|G6|P1~0_combout ),
	.datab(\FileRegister|G8|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G6|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G8|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneii_lcell_comb \FileRegister|G8|G8|P1~0 (
// Equation(s):
// \FileRegister|G8|G8|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G8|P1~0_combout ) # ((!\FileRegister|G8|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G8|G8|P1~0_combout ),
	.datab(\FileRegister|G8|G8|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G8|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G8|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \FileRegister|G8|G9|P1~0 (
// Equation(s):
// \FileRegister|G8|G9|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G9|P1~0_combout ) # ((!\FileRegister|G8|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G8|G9|P1~0_combout ),
	.datab(\FileRegister|G8|G9|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(\FileRegister|G8|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G9|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneii_lcell_comb \FileRegister|G8|G10|P1~0 (
// Equation(s):
// \FileRegister|G8|G10|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G10|P1~0_combout ) # ((!\FileRegister|G8|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G8|G10|P1~0_combout ),
	.datab(\FileRegister|G8|G10|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [10]),
	.cin(gnd),
	.combout(\FileRegister|G8|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G10|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneii_lcell_comb \FileRegister|G8|G11|P1~0 (
// Equation(s):
// \FileRegister|G8|G11|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G11|P1~0_combout ) # ((!\FileRegister|G8|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G8|G11|P1~0_combout ),
	.datab(\FileRegister|G8|G11|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [11]),
	.cin(gnd),
	.combout(\FileRegister|G8|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G11|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \FileRegister|G8|G12|P1~0 (
// Equation(s):
// \FileRegister|G8|G12|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G12|P1~0_combout ) # ((!\FileRegister|G8|G12|P2~0_combout  & \RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G8|G12|P1~0_combout ),
	.datab(\FileRegister|G8|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G8|G12|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G12|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G12|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \FileRegister|G8|G13|P1~0 (
// Equation(s):
// \FileRegister|G8|G13|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G13|P1~0_combout ) # ((!\FileRegister|G8|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G8|G13|P1~0_combout ),
	.datab(\FileRegister|G8|G13|P2~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G13|P1~0 .lut_mask = 16'hBA00;
defparam \FileRegister|G8|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneii_lcell_comb \FileRegister|G8|G15|P1~0 (
// Equation(s):
// \FileRegister|G8|G15|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G15|P1~0_combout ) # ((!\FileRegister|G8|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G8|G15|P1~0_combout ),
	.datab(\FileRegister|G8|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G8|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G15|P1~0 .lut_mask = 16'hB0A0;
defparam \FileRegister|G8|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneii_lcell_comb \ALU_Input1[2]~124 (
// Equation(s):
// \ALU_Input1[2]~124_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[2]~12_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [2]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\MEM_WB_Out[2]~12_combout ),
	.datac(\fromData~combout [2]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[2]~124_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2]~124 .lut_mask = 16'h00EC;
defparam \ALU_Input1[2]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \ALU_Input1[8]~127 (
// Equation(s):
// \ALU_Input1[8]~127_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[8]~18_combout ) # ((\fromData~combout [8] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\MEM_WB_Out[8]~18_combout ),
	.datab(\fromData~combout [8]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[8]~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8]~127 .lut_mask = 16'h00EA;
defparam \ALU_Input1[8]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \ALU_Input1[9]~128 (
// Equation(s):
// \ALU_Input1[9]~128_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[9]~20_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [9]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\MEM_WB_Out[9]~20_combout ),
	.datac(\fromData~combout [9]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[9]~128_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9]~128 .lut_mask = 16'h00EC;
defparam \ALU_Input1[9]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneii_lcell_comb \ALU_Input1[13]~130 (
// Equation(s):
// \ALU_Input1[13]~130_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[13]~24_combout ) # ((\fromData~combout [13] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\fromData~combout [13]),
	.datab(\MEM_WB_Out[13]~24_combout ),
	.datac(\Forward|S1[0]~1_combout ),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\ALU_Input1[13]~130_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13]~130 .lut_mask = 16'h0E0C;
defparam \ALU_Input1[13]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneii_lcell_comb \RIFID|outPC[12] (
// Equation(s):
// \RIFID|outPC [12] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~22_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [12]))

	.dataa(\RIFID|outPC [12]),
	.datab(\RIFID|Add0~22_combout ),
	.datac(vcc),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [12]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[12] .lut_mask = 16'hCCAA;
defparam \RIFID|outPC[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \RIFID|outPC[4] (
// Equation(s):
// \RIFID|outPC [4] = (GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|Add0~6_combout )) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [4])))

	.dataa(\RIFID|Add0~6_combout ),
	.datab(vcc),
	.datac(\RIFID|outPC [4]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [4]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[4] .lut_mask = 16'hAAF0;
defparam \RIFID|outPC[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \RIFID|outPC[7] (
// Equation(s):
// \RIFID|outPC [7] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~12_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [7]))

	.dataa(vcc),
	.datab(\RIFID|outPC [7]),
	.datac(\RIFID|Add0~12_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [7]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[7] .lut_mask = 16'hF0CC;
defparam \RIFID|outPC[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneii_lcell_comb \RIFID|outPC[11] (
// Equation(s):
// \RIFID|outPC [11] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~20_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [11]))

	.dataa(\RIFID|outPC [11]),
	.datab(vcc),
	.datac(\RIFID|Add0~20_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [11]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[11] .lut_mask = 16'hF0AA;
defparam \RIFID|outPC[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneii_lcell_comb \RIFID|outPC[13] (
// Equation(s):
// \RIFID|outPC [13] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~24_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [13]))

	.dataa(vcc),
	.datab(\RIFID|outPC [13]),
	.datac(\RIFID|Add0~24_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [13]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[13] .lut_mask = 16'hF0CC;
defparam \RIFID|outPC[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[0]));
// synopsys translate_off
defparam \fromData[0]~I .input_async_reset = "none";
defparam \fromData[0]~I .input_power_up = "low";
defparam \fromData[0]~I .input_register_mode = "none";
defparam \fromData[0]~I .input_sync_reset = "none";
defparam \fromData[0]~I .oe_async_reset = "none";
defparam \fromData[0]~I .oe_power_up = "low";
defparam \fromData[0]~I .oe_register_mode = "none";
defparam \fromData[0]~I .oe_sync_reset = "none";
defparam \fromData[0]~I .operation_mode = "input";
defparam \fromData[0]~I .output_async_reset = "none";
defparam \fromData[0]~I .output_power_up = "low";
defparam \fromData[0]~I .output_register_mode = "none";
defparam \fromData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[15]));
// synopsys translate_off
defparam \keyData[15]~I .input_async_reset = "none";
defparam \keyData[15]~I .input_power_up = "low";
defparam \keyData[15]~I .input_register_mode = "none";
defparam \keyData[15]~I .input_sync_reset = "none";
defparam \keyData[15]~I .oe_async_reset = "none";
defparam \keyData[15]~I .oe_power_up = "low";
defparam \keyData[15]~I .oe_register_mode = "none";
defparam \keyData[15]~I .oe_sync_reset = "none";
defparam \keyData[15]~I .operation_mode = "input";
defparam \keyData[15]~I .output_async_reset = "none";
defparam \keyData[15]~I .output_power_up = "low";
defparam \keyData[15]~I .output_register_mode = "none";
defparam \keyData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[12]));
// synopsys translate_off
defparam \keyData[12]~I .input_async_reset = "none";
defparam \keyData[12]~I .input_power_up = "low";
defparam \keyData[12]~I .input_register_mode = "none";
defparam \keyData[12]~I .input_sync_reset = "none";
defparam \keyData[12]~I .oe_async_reset = "none";
defparam \keyData[12]~I .oe_power_up = "low";
defparam \keyData[12]~I .oe_register_mode = "none";
defparam \keyData[12]~I .oe_sync_reset = "none";
defparam \keyData[12]~I .operation_mode = "input";
defparam \keyData[12]~I .output_async_reset = "none";
defparam \keyData[12]~I .output_power_up = "low";
defparam \keyData[12]~I .output_register_mode = "none";
defparam \keyData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[3]));
// synopsys translate_off
defparam \keyData[3]~I .input_async_reset = "none";
defparam \keyData[3]~I .input_power_up = "low";
defparam \keyData[3]~I .input_register_mode = "none";
defparam \keyData[3]~I .input_sync_reset = "none";
defparam \keyData[3]~I .oe_async_reset = "none";
defparam \keyData[3]~I .oe_power_up = "low";
defparam \keyData[3]~I .oe_register_mode = "none";
defparam \keyData[3]~I .oe_sync_reset = "none";
defparam \keyData[3]~I .operation_mode = "input";
defparam \keyData[3]~I .output_async_reset = "none";
defparam \keyData[3]~I .output_power_up = "low";
defparam \keyData[3]~I .output_register_mode = "none";
defparam \keyData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[4]));
// synopsys translate_off
defparam \keyData[4]~I .input_async_reset = "none";
defparam \keyData[4]~I .input_power_up = "low";
defparam \keyData[4]~I .input_register_mode = "none";
defparam \keyData[4]~I .input_sync_reset = "none";
defparam \keyData[4]~I .oe_async_reset = "none";
defparam \keyData[4]~I .oe_power_up = "low";
defparam \keyData[4]~I .oe_register_mode = "none";
defparam \keyData[4]~I .oe_sync_reset = "none";
defparam \keyData[4]~I .operation_mode = "input";
defparam \keyData[4]~I .output_async_reset = "none";
defparam \keyData[4]~I .output_power_up = "low";
defparam \keyData[4]~I .output_register_mode = "none";
defparam \keyData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[4]));
// synopsys translate_off
defparam \fromData[4]~I .input_async_reset = "none";
defparam \fromData[4]~I .input_power_up = "low";
defparam \fromData[4]~I .input_register_mode = "none";
defparam \fromData[4]~I .input_sync_reset = "none";
defparam \fromData[4]~I .oe_async_reset = "none";
defparam \fromData[4]~I .oe_power_up = "low";
defparam \fromData[4]~I .oe_register_mode = "none";
defparam \fromData[4]~I .oe_sync_reset = "none";
defparam \fromData[4]~I .operation_mode = "input";
defparam \fromData[4]~I .output_async_reset = "none";
defparam \fromData[4]~I .output_power_up = "low";
defparam \fromData[4]~I .output_register_mode = "none";
defparam \fromData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[5]));
// synopsys translate_off
defparam \keyData[5]~I .input_async_reset = "none";
defparam \keyData[5]~I .input_power_up = "low";
defparam \keyData[5]~I .input_register_mode = "none";
defparam \keyData[5]~I .input_sync_reset = "none";
defparam \keyData[5]~I .oe_async_reset = "none";
defparam \keyData[5]~I .oe_power_up = "low";
defparam \keyData[5]~I .oe_register_mode = "none";
defparam \keyData[5]~I .oe_sync_reset = "none";
defparam \keyData[5]~I .operation_mode = "input";
defparam \keyData[5]~I .output_async_reset = "none";
defparam \keyData[5]~I .output_power_up = "low";
defparam \keyData[5]~I .output_register_mode = "none";
defparam \keyData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[2]));
// synopsys translate_off
defparam \keyData[2]~I .input_async_reset = "none";
defparam \keyData[2]~I .input_power_up = "low";
defparam \keyData[2]~I .input_register_mode = "none";
defparam \keyData[2]~I .input_sync_reset = "none";
defparam \keyData[2]~I .oe_async_reset = "none";
defparam \keyData[2]~I .oe_power_up = "low";
defparam \keyData[2]~I .oe_register_mode = "none";
defparam \keyData[2]~I .oe_sync_reset = "none";
defparam \keyData[2]~I .operation_mode = "input";
defparam \keyData[2]~I .output_async_reset = "none";
defparam \keyData[2]~I .output_power_up = "low";
defparam \keyData[2]~I .output_register_mode = "none";
defparam \keyData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[7]));
// synopsys translate_off
defparam \keyData[7]~I .input_async_reset = "none";
defparam \keyData[7]~I .input_power_up = "low";
defparam \keyData[7]~I .input_register_mode = "none";
defparam \keyData[7]~I .input_sync_reset = "none";
defparam \keyData[7]~I .oe_async_reset = "none";
defparam \keyData[7]~I .oe_power_up = "low";
defparam \keyData[7]~I .oe_register_mode = "none";
defparam \keyData[7]~I .oe_sync_reset = "none";
defparam \keyData[7]~I .operation_mode = "input";
defparam \keyData[7]~I .output_async_reset = "none";
defparam \keyData[7]~I .output_power_up = "low";
defparam \keyData[7]~I .output_register_mode = "none";
defparam \keyData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[9]));
// synopsys translate_off
defparam \keyData[9]~I .input_async_reset = "none";
defparam \keyData[9]~I .input_power_up = "low";
defparam \keyData[9]~I .input_register_mode = "none";
defparam \keyData[9]~I .input_sync_reset = "none";
defparam \keyData[9]~I .oe_async_reset = "none";
defparam \keyData[9]~I .oe_power_up = "low";
defparam \keyData[9]~I .oe_register_mode = "none";
defparam \keyData[9]~I .oe_sync_reset = "none";
defparam \keyData[9]~I .operation_mode = "input";
defparam \keyData[9]~I .output_async_reset = "none";
defparam \keyData[9]~I .output_power_up = "low";
defparam \keyData[9]~I .output_register_mode = "none";
defparam \keyData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[11]));
// synopsys translate_off
defparam \keyData[11]~I .input_async_reset = "none";
defparam \keyData[11]~I .input_power_up = "low";
defparam \keyData[11]~I .input_register_mode = "none";
defparam \keyData[11]~I .input_sync_reset = "none";
defparam \keyData[11]~I .oe_async_reset = "none";
defparam \keyData[11]~I .oe_power_up = "low";
defparam \keyData[11]~I .oe_register_mode = "none";
defparam \keyData[11]~I .oe_sync_reset = "none";
defparam \keyData[11]~I .operation_mode = "input";
defparam \keyData[11]~I .output_async_reset = "none";
defparam \keyData[11]~I .output_power_up = "low";
defparam \keyData[11]~I .output_register_mode = "none";
defparam \keyData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[13]));
// synopsys translate_off
defparam \keyData[13]~I .input_async_reset = "none";
defparam \keyData[13]~I .input_power_up = "low";
defparam \keyData[13]~I .input_register_mode = "none";
defparam \keyData[13]~I .input_sync_reset = "none";
defparam \keyData[13]~I .oe_async_reset = "none";
defparam \keyData[13]~I .oe_power_up = "low";
defparam \keyData[13]~I .oe_register_mode = "none";
defparam \keyData[13]~I .oe_sync_reset = "none";
defparam \keyData[13]~I .operation_mode = "input";
defparam \keyData[13]~I .output_async_reset = "none";
defparam \keyData[13]~I .output_power_up = "low";
defparam \keyData[13]~I .output_register_mode = "none";
defparam \keyData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[13]));
// synopsys translate_off
defparam \fromData[13]~I .input_async_reset = "none";
defparam \fromData[13]~I .input_power_up = "low";
defparam \fromData[13]~I .input_register_mode = "none";
defparam \fromData[13]~I .input_sync_reset = "none";
defparam \fromData[13]~I .oe_async_reset = "none";
defparam \fromData[13]~I .oe_power_up = "low";
defparam \fromData[13]~I .oe_register_mode = "none";
defparam \fromData[13]~I .oe_sync_reset = "none";
defparam \fromData[13]~I .operation_mode = "input";
defparam \fromData[13]~I .output_async_reset = "none";
defparam \fromData[13]~I .output_power_up = "low";
defparam \fromData[13]~I .output_register_mode = "none";
defparam \fromData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[10]));
// synopsys translate_off
defparam \keyData[10]~I .input_async_reset = "none";
defparam \keyData[10]~I .input_power_up = "low";
defparam \keyData[10]~I .input_register_mode = "none";
defparam \keyData[10]~I .input_sync_reset = "none";
defparam \keyData[10]~I .oe_async_reset = "none";
defparam \keyData[10]~I .oe_power_up = "low";
defparam \keyData[10]~I .oe_register_mode = "none";
defparam \keyData[10]~I .oe_sync_reset = "none";
defparam \keyData[10]~I .operation_mode = "input";
defparam \keyData[10]~I .output_async_reset = "none";
defparam \keyData[10]~I .output_power_up = "low";
defparam \keyData[10]~I .output_register_mode = "none";
defparam \keyData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[1]));
// synopsys translate_off
defparam \fromData[1]~I .input_async_reset = "none";
defparam \fromData[1]~I .input_power_up = "low";
defparam \fromData[1]~I .input_register_mode = "none";
defparam \fromData[1]~I .input_sync_reset = "none";
defparam \fromData[1]~I .oe_async_reset = "none";
defparam \fromData[1]~I .oe_power_up = "low";
defparam \fromData[1]~I .oe_register_mode = "none";
defparam \fromData[1]~I .oe_sync_reset = "none";
defparam \fromData[1]~I .operation_mode = "input";
defparam \fromData[1]~I .output_async_reset = "none";
defparam \fromData[1]~I .output_power_up = "low";
defparam \fromData[1]~I .output_register_mode = "none";
defparam \fromData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[12]));
// synopsys translate_off
defparam \instr[12]~I .input_async_reset = "none";
defparam \instr[12]~I .input_power_up = "low";
defparam \instr[12]~I .input_register_mode = "none";
defparam \instr[12]~I .input_sync_reset = "none";
defparam \instr[12]~I .oe_async_reset = "none";
defparam \instr[12]~I .oe_power_up = "low";
defparam \instr[12]~I .oe_register_mode = "none";
defparam \instr[12]~I .oe_sync_reset = "none";
defparam \instr[12]~I .operation_mode = "input";
defparam \instr[12]~I .output_async_reset = "none";
defparam \instr[12]~I .output_power_up = "low";
defparam \instr[12]~I .output_register_mode = "none";
defparam \instr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[10]));
// synopsys translate_off
defparam \instr[10]~I .input_async_reset = "none";
defparam \instr[10]~I .input_power_up = "low";
defparam \instr[10]~I .input_register_mode = "none";
defparam \instr[10]~I .input_sync_reset = "none";
defparam \instr[10]~I .oe_async_reset = "none";
defparam \instr[10]~I .oe_power_up = "low";
defparam \instr[10]~I .oe_register_mode = "none";
defparam \instr[10]~I .oe_sync_reset = "none";
defparam \instr[10]~I .operation_mode = "input";
defparam \instr[10]~I .output_async_reset = "none";
defparam \instr[10]~I .output_power_up = "low";
defparam \instr[10]~I .output_register_mode = "none";
defparam \instr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[11]));
// synopsys translate_off
defparam \instr[11]~I .input_async_reset = "none";
defparam \instr[11]~I .input_power_up = "low";
defparam \instr[11]~I .input_register_mode = "none";
defparam \instr[11]~I .input_sync_reset = "none";
defparam \instr[11]~I .oe_async_reset = "none";
defparam \instr[11]~I .oe_power_up = "low";
defparam \instr[11]~I .oe_register_mode = "none";
defparam \instr[11]~I .oe_sync_reset = "none";
defparam \instr[11]~I .operation_mode = "input";
defparam \instr[11]~I .output_async_reset = "none";
defparam \instr[11]~I .output_power_up = "low";
defparam \instr[11]~I .output_register_mode = "none";
defparam \instr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[3]));
// synopsys translate_off
defparam \instr[3]~I .input_async_reset = "none";
defparam \instr[3]~I .input_power_up = "low";
defparam \instr[3]~I .input_register_mode = "none";
defparam \instr[3]~I .input_sync_reset = "none";
defparam \instr[3]~I .oe_async_reset = "none";
defparam \instr[3]~I .oe_power_up = "low";
defparam \instr[3]~I .oe_register_mode = "none";
defparam \instr[3]~I .oe_sync_reset = "none";
defparam \instr[3]~I .operation_mode = "input";
defparam \instr[3]~I .output_async_reset = "none";
defparam \instr[3]~I .output_power_up = "low";
defparam \instr[3]~I .output_register_mode = "none";
defparam \instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[8]));
// synopsys translate_off
defparam \instr[8]~I .input_async_reset = "none";
defparam \instr[8]~I .input_power_up = "low";
defparam \instr[8]~I .input_register_mode = "none";
defparam \instr[8]~I .input_sync_reset = "none";
defparam \instr[8]~I .oe_async_reset = "none";
defparam \instr[8]~I .oe_power_up = "low";
defparam \instr[8]~I .oe_register_mode = "none";
defparam \instr[8]~I .oe_sync_reset = "none";
defparam \instr[8]~I .operation_mode = "input";
defparam \instr[8]~I .output_async_reset = "none";
defparam \instr[8]~I .output_power_up = "low";
defparam \instr[8]~I .output_register_mode = "none";
defparam \instr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[1]));
// synopsys translate_off
defparam \instr[1]~I .input_async_reset = "none";
defparam \instr[1]~I .input_power_up = "low";
defparam \instr[1]~I .input_register_mode = "none";
defparam \instr[1]~I .input_sync_reset = "none";
defparam \instr[1]~I .oe_async_reset = "none";
defparam \instr[1]~I .oe_power_up = "low";
defparam \instr[1]~I .oe_register_mode = "none";
defparam \instr[1]~I .oe_sync_reset = "none";
defparam \instr[1]~I .operation_mode = "input";
defparam \instr[1]~I .output_async_reset = "none";
defparam \instr[1]~I .output_power_up = "low";
defparam \instr[1]~I .output_register_mode = "none";
defparam \instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[15]));
// synopsys translate_off
defparam \instr[15]~I .input_async_reset = "none";
defparam \instr[15]~I .input_power_up = "low";
defparam \instr[15]~I .input_register_mode = "none";
defparam \instr[15]~I .input_sync_reset = "none";
defparam \instr[15]~I .oe_async_reset = "none";
defparam \instr[15]~I .oe_power_up = "low";
defparam \instr[15]~I .oe_register_mode = "none";
defparam \instr[15]~I .oe_sync_reset = "none";
defparam \instr[15]~I .operation_mode = "input";
defparam \instr[15]~I .output_async_reset = "none";
defparam \instr[15]~I .output_power_up = "low";
defparam \instr[15]~I .output_register_mode = "none";
defparam \instr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneii_lcell_comb \RIFID|outInstruction[15] (
// Equation(s):
// \RIFID|outInstruction [15] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [15]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [15]))

	.dataa(\RIFID|outInstruction [15]),
	.datab(\instr~combout [15]),
	.datac(vcc),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [15]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[15] .lut_mask = 16'hCCAA;
defparam \RIFID|outInstruction[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cycloneii_lcell_comb \RIDEX|isPrintDigit_IDEX~0 (
// Equation(s):
// \RIDEX|isPrintDigit_IDEX~0_combout  = (!\comb~5_combout  & (\clock~combout  & !\RIFID|outInstruction [15]))

	.dataa(\comb~5_combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\RIDEX|isPrintDigit_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isPrintDigit_IDEX~0 .lut_mask = 16'h0050;
defparam \RIDEX|isPrintDigit_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneii_lcell_comb \RIFID|outInstruction[12] (
// Equation(s):
// \RIFID|outInstruction [12] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [12])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [12])))

	.dataa(\instr~combout [12]),
	.datab(vcc),
	.datac(\clock~clkctrl_outclk ),
	.datad(\RIFID|outInstruction [12]),
	.cin(gnd),
	.combout(\RIFID|outInstruction [12]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[12] .lut_mask = 16'hAFA0;
defparam \RIFID|outInstruction[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[14]));
// synopsys translate_off
defparam \instr[14]~I .input_async_reset = "none";
defparam \instr[14]~I .input_power_up = "low";
defparam \instr[14]~I .input_register_mode = "none";
defparam \instr[14]~I .input_sync_reset = "none";
defparam \instr[14]~I .oe_async_reset = "none";
defparam \instr[14]~I .oe_power_up = "low";
defparam \instr[14]~I .oe_register_mode = "none";
defparam \instr[14]~I .oe_sync_reset = "none";
defparam \instr[14]~I .operation_mode = "input";
defparam \instr[14]~I .output_async_reset = "none";
defparam \instr[14]~I .output_power_up = "low";
defparam \instr[14]~I .output_register_mode = "none";
defparam \instr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneii_lcell_comb \RIFID|outInstruction[14] (
// Equation(s):
// \RIFID|outInstruction [14] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [14])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [14])))

	.dataa(vcc),
	.datab(\instr~combout [14]),
	.datac(\RIFID|outInstruction [14]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [14]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[14] .lut_mask = 16'hCCF0;
defparam \RIFID|outInstruction[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneii_lcell_comb \RIDEX|isPrintDigit_IDEX~1 (
// Equation(s):
// \RIDEX|isPrintDigit_IDEX~1_combout  = (\RIFID|outInstruction [13] & (\RIDEX|isPrintDigit_IDEX~0_combout  & (\RIFID|outInstruction [12] & \RIFID|outInstruction [14])))

	.dataa(\RIFID|outInstruction [13]),
	.datab(\RIDEX|isPrintDigit_IDEX~0_combout ),
	.datac(\RIFID|outInstruction [12]),
	.datad(\RIFID|outInstruction [14]),
	.cin(gnd),
	.combout(\RIDEX|isPrintDigit_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isPrintDigit_IDEX~1 .lut_mask = 16'h8000;
defparam \RIDEX|isPrintDigit_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N21
cycloneii_lcell_ff \REXMEM|PrintDigit_EXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|isPrintDigit_IDEX~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|PrintDigit_EXMEM~regout ));

// Location: LCCOMB_X12_Y21_N26
cycloneii_lcell_comb \RIDEX|isReadDigit_IDEX~0 (
// Equation(s):
// \RIDEX|isReadDigit_IDEX~0_combout  = (\RIFID|outInstruction [13] & (\RIDEX|isPrintDigit_IDEX~0_combout  & (!\RIFID|outInstruction [12] & \RIFID|outInstruction [14])))

	.dataa(\RIFID|outInstruction [13]),
	.datab(\RIDEX|isPrintDigit_IDEX~0_combout ),
	.datac(\RIFID|outInstruction [12]),
	.datad(\RIFID|outInstruction [14]),
	.cin(gnd),
	.combout(\RIDEX|isReadDigit_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isReadDigit_IDEX~0 .lut_mask = 16'h0800;
defparam \RIDEX|isReadDigit_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N27
cycloneii_lcell_ff \REXMEM|ReadDigit_EXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|isReadDigit_IDEX~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|ReadDigit_EXMEM~regout ));

// Location: LCCOMB_X12_Y21_N28
cycloneii_lcell_comb \RIDEX|isSW_IDEX~0 (
// Equation(s):
// \RIDEX|isSW_IDEX~0_combout  = (\RIFID|outInstruction [13] & (\RIDEX|isPrintDigit_IDEX~0_combout  & (!\RIFID|outInstruction [12] & !\RIFID|outInstruction [14])))

	.dataa(\RIFID|outInstruction [13]),
	.datab(\RIDEX|isPrintDigit_IDEX~0_combout ),
	.datac(\RIFID|outInstruction [12]),
	.datad(\RIFID|outInstruction [14]),
	.cin(gnd),
	.combout(\RIDEX|isSW_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isSW_IDEX~0 .lut_mask = 16'h0008;
defparam \RIDEX|isSW_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N29
cycloneii_lcell_ff \REXMEM|WriteEnable_EXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|isSW_IDEX~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|WriteEnable_EXMEM~regout ));

// Location: LCCOMB_X12_Y21_N22
cycloneii_lcell_comb \RIDEX|isLW_IDEX~0 (
// Equation(s):
// \RIDEX|isLW_IDEX~0_combout  = (!\RIFID|outInstruction [13] & (\RIDEX|isPrintDigit_IDEX~0_combout  & (\RIFID|outInstruction [12] & !\RIFID|outInstruction [14])))

	.dataa(\RIFID|outInstruction [13]),
	.datab(\RIDEX|isPrintDigit_IDEX~0_combout ),
	.datac(\RIFID|outInstruction [12]),
	.datad(\RIFID|outInstruction [14]),
	.cin(gnd),
	.combout(\RIDEX|isLW_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isLW_IDEX~0 .lut_mask = 16'h0040;
defparam \RIDEX|isLW_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N23
cycloneii_lcell_ff \REXMEM|isLW_EXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|isLW_IDEX~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|isLW_EXMEM~regout ));

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[0]));
// synopsys translate_off
defparam \keyData[0]~I .input_async_reset = "none";
defparam \keyData[0]~I .input_power_up = "low";
defparam \keyData[0]~I .input_register_mode = "none";
defparam \keyData[0]~I .input_sync_reset = "none";
defparam \keyData[0]~I .oe_async_reset = "none";
defparam \keyData[0]~I .oe_power_up = "low";
defparam \keyData[0]~I .oe_register_mode = "none";
defparam \keyData[0]~I .oe_sync_reset = "none";
defparam \keyData[0]~I .operation_mode = "input";
defparam \keyData[0]~I .output_async_reset = "none";
defparam \keyData[0]~I .output_power_up = "low";
defparam \keyData[0]~I .output_register_mode = "none";
defparam \keyData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneii_lcell_comb \MEM_WB_Out[0]~0 (
// Equation(s):
// \MEM_WB_Out[0]~0_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & ((\keyData~combout [0]))) # (!\REXMEM|ReadDigit_EXMEM~regout  & (\REXMEM|Result_EXMEM [0]))))

	.dataa(\REXMEM|Result_EXMEM [0]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\keyData~combout [0]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[0]~0 .lut_mask = 16'h00E2;
defparam \MEM_WB_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneii_lcell_comb \MEM_WB_Out[0]~1 (
// Equation(s):
// \MEM_WB_Out[0]~1_combout  = (\MEM_WB_Out[0]~0_combout ) # ((\fromData~combout [0] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [0]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\MEM_WB_Out[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_WB_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[0]~1 .lut_mask = 16'hF8F8;
defparam \MEM_WB_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N25
cycloneii_lcell_ff \RMEMWB|writeData[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Out[0]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [0]));

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock2));
// synopsys translate_off
defparam \clock2~I .input_async_reset = "none";
defparam \clock2~I .input_power_up = "low";
defparam \clock2~I .input_register_mode = "none";
defparam \clock2~I .input_sync_reset = "none";
defparam \clock2~I .oe_async_reset = "none";
defparam \clock2~I .oe_power_up = "low";
defparam \clock2~I .oe_register_mode = "none";
defparam \clock2~I .oe_sync_reset = "none";
defparam \clock2~I .operation_mode = "input";
defparam \clock2~I .output_async_reset = "none";
defparam \clock2~I .output_power_up = "low";
defparam \clock2~I .output_register_mode = "none";
defparam \clock2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneii_lcell_comb \RIFID|outInstruction[11] (
// Equation(s):
// \RIFID|outInstruction [11] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [11])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [11])))

	.dataa(\instr~combout [11]),
	.datab(\RIFID|outInstruction [11]),
	.datac(vcc),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [11]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[11] .lut_mask = 16'hAACC;
defparam \RIFID|outInstruction[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[13]));
// synopsys translate_off
defparam \instr[13]~I .input_async_reset = "none";
defparam \instr[13]~I .input_power_up = "low";
defparam \instr[13]~I .input_register_mode = "none";
defparam \instr[13]~I .input_sync_reset = "none";
defparam \instr[13]~I .oe_async_reset = "none";
defparam \instr[13]~I .oe_power_up = "low";
defparam \instr[13]~I .oe_register_mode = "none";
defparam \instr[13]~I .oe_sync_reset = "none";
defparam \instr[13]~I .operation_mode = "input";
defparam \instr[13]~I .output_async_reset = "none";
defparam \instr[13]~I .output_power_up = "low";
defparam \instr[13]~I .output_register_mode = "none";
defparam \instr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneii_lcell_comb \RIFID|outInstruction[13] (
// Equation(s):
// \RIFID|outInstruction [13] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [13])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [13])))

	.dataa(vcc),
	.datab(\instr~combout [13]),
	.datac(\RIFID|outInstruction [13]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [13]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[13] .lut_mask = 16'hCCF0;
defparam \RIFID|outInstruction[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneii_lcell_comb \Control|Mux0~0 (
// Equation(s):
// \Control|Mux0~0_combout  = (!\RIFID|outInstruction [12] & (!\RIFID|outInstruction [13] & (!\RIFID|outInstruction [14] & !\RIFID|outInstruction [15])))

	.dataa(\RIFID|outInstruction [12]),
	.datab(\RIFID|outInstruction [13]),
	.datac(\RIFID|outInstruction [14]),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux0~0 .lut_mask = 16'h0001;
defparam \Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \RIDEX|R2AD_IDEX[2]~1 (
// Equation(s):
// \RIDEX|R2AD_IDEX[2]~1_combout  = (\clock~combout  & ((\Control|Mux0~0_combout  & (\RIDEX|R2AD_IDEX[2]~0_combout )) # (!\Control|Mux0~0_combout  & ((\RIFID|outInstruction [11])))))

	.dataa(\RIDEX|R2AD_IDEX[2]~0_combout ),
	.datab(\RIFID|outInstruction [11]),
	.datac(\Control|Mux0~0_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2AD_IDEX[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2AD_IDEX[2]~1 .lut_mask = 16'hAC00;
defparam \RIDEX|R2AD_IDEX[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N31
cycloneii_lcell_ff \REXMEM|RegAD_EXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2AD_IDEX[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|RegAD_EXMEM [2]));

// Location: LCFF_X19_Y19_N5
cycloneii_lcell_ff \RMEMWB|writeAD[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REXMEM|RegAD_EXMEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeAD [2]));

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \RIFID|outInstruction[10] (
// Equation(s):
// \RIFID|outInstruction [10] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [10])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [10])))

	.dataa(\instr~combout [10]),
	.datab(vcc),
	.datac(\RIFID|outInstruction [10]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [10]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[10] .lut_mask = 16'hAAF0;
defparam \RIFID|outInstruction[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[4]));
// synopsys translate_off
defparam \instr[4]~I .input_async_reset = "none";
defparam \instr[4]~I .input_power_up = "low";
defparam \instr[4]~I .input_register_mode = "none";
defparam \instr[4]~I .input_sync_reset = "none";
defparam \instr[4]~I .oe_async_reset = "none";
defparam \instr[4]~I .oe_power_up = "low";
defparam \instr[4]~I .oe_register_mode = "none";
defparam \instr[4]~I .oe_sync_reset = "none";
defparam \instr[4]~I .operation_mode = "input";
defparam \instr[4]~I .output_async_reset = "none";
defparam \instr[4]~I .output_power_up = "low";
defparam \instr[4]~I .output_register_mode = "none";
defparam \instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \RIFID|outInstruction[4] (
// Equation(s):
// \RIFID|outInstruction [4] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [4]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [4]))

	.dataa(\RIFID|outInstruction [4]),
	.datab(\instr~combout [4]),
	.datac(vcc),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [4]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[4] .lut_mask = 16'hCCAA;
defparam \RIFID|outInstruction[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \R2AD[1]~0 (
// Equation(s):
// \R2AD[1]~0_combout  = (\comb~5_combout  & (\RIFID|outInstruction [10])) # (!\comb~5_combout  & ((\Control|Mux0~0_combout  & ((\RIFID|outInstruction [4]))) # (!\Control|Mux0~0_combout  & (\RIFID|outInstruction [10]))))

	.dataa(\comb~5_combout ),
	.datab(\RIFID|outInstruction [10]),
	.datac(\Control|Mux0~0_combout ),
	.datad(\RIFID|outInstruction [4]),
	.cin(gnd),
	.combout(\R2AD[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD[1]~0 .lut_mask = 16'hDC8C;
defparam \R2AD[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \RIDEX|R2AD_IDEX[1]~2 (
// Equation(s):
// \RIDEX|R2AD_IDEX[1]~2_combout  = (\R2AD[1]~0_combout  & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R2AD[1]~0_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2AD_IDEX[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2AD_IDEX[1]~2 .lut_mask = 16'hF000;
defparam \RIDEX|R2AD_IDEX[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \REXMEM|RegAD_EXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2AD_IDEX[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|RegAD_EXMEM [1]));

// Location: LCFF_X19_Y19_N11
cycloneii_lcell_ff \RMEMWB|writeAD[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REXMEM|RegAD_EXMEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeAD [1]));

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \FileRegister|G0|Mux3~2 (
// Equation(s):
// \FileRegister|G0|Mux3~2_combout  = (\RMEMWB|writeAD [0] & (\clock2~combout  & (!\RMEMWB|writeAD [2] & \RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~2 .lut_mask = 16'h0800;
defparam \FileRegister|G0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneii_lcell_comb \FileRegister|G4|G0|P1~0 (
// Equation(s):
// \FileRegister|G4|G0|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G0|P1~0_combout ) # ((!\FileRegister|G4|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G4|G0|P2~0_combout ),
	.datab(\FileRegister|G4|G0|P1~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G0|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G4|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneii_lcell_comb \FileRegister|G4|G0|P2~0 (
// Equation(s):
// \FileRegister|G4|G0|P2~0_combout  = (!\FileRegister|G4|G0|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G4|G0|P2~0_combout ),
	.datab(\FileRegister|G4|G0|P1~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G0|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G4|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneii_lcell_comb \FileRegister|G4|G0|P5~0 (
// Equation(s):
// \FileRegister|G4|G0|P5~0_combout  = (\FileRegister|G4|G0|P5~0_combout  & !\FileRegister|G4|G0|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G4|G0|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G4|G0|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G0|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G4|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[5]));
// synopsys translate_off
defparam \instr[5]~I .input_async_reset = "none";
defparam \instr[5]~I .input_power_up = "low";
defparam \instr[5]~I .input_register_mode = "none";
defparam \instr[5]~I .input_sync_reset = "none";
defparam \instr[5]~I .oe_async_reset = "none";
defparam \instr[5]~I .oe_power_up = "low";
defparam \instr[5]~I .oe_register_mode = "none";
defparam \instr[5]~I .oe_sync_reset = "none";
defparam \instr[5]~I .operation_mode = "input";
defparam \instr[5]~I .output_async_reset = "none";
defparam \instr[5]~I .output_power_up = "low";
defparam \instr[5]~I .output_register_mode = "none";
defparam \instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \RIFID|outInstruction[5] (
// Equation(s):
// \RIFID|outInstruction [5] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [5]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [5]))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [5]),
	.datac(\instr~combout [5]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [5]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[5] .lut_mask = 16'hF0CC;
defparam \RIFID|outInstruction[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneii_lcell_comb \R2AD[2]~1 (
// Equation(s):
// \R2AD[2]~1_combout  = (\comb~5_combout  & (\RIFID|outInstruction [11])) # (!\comb~5_combout  & ((\Control|Mux0~0_combout  & ((\RIFID|outInstruction [5]))) # (!\Control|Mux0~0_combout  & (\RIFID|outInstruction [11]))))

	.dataa(\comb~5_combout ),
	.datab(\RIFID|outInstruction [11]),
	.datac(\Control|Mux0~0_combout ),
	.datad(\RIFID|outInstruction [5]),
	.cin(gnd),
	.combout(\R2AD[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD[2]~1 .lut_mask = 16'hDC8C;
defparam \R2AD[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~4 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~4_combout  = (\R2AD[2]~1_combout ) # ((\R2AD[0]~2_combout  & \R2AD[1]~0_combout ))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[2]~1_combout ),
	.datac(vcc),
	.datad(\R2AD[1]~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~4 .lut_mask = 16'hEECC;
defparam \RIDEX|R2Reg_IDEX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \FileRegister|G0|Mux3~0 (
// Equation(s):
// \FileRegister|G0|Mux3~0_combout  = (\RMEMWB|writeAD [0] & (\clock2~combout  & (!\RMEMWB|writeAD [2] & !\RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~0 .lut_mask = 16'h0008;
defparam \FileRegister|G0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \FileRegister|G2|G0|P2~0 (
// Equation(s):
// \FileRegister|G2|G0|P2~0_combout  = (!\FileRegister|G2|G0|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G2|G0|P1~0_combout ),
	.datab(\FileRegister|G2|G0|P2~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G0|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \FileRegister|G2|G0|P5~0 (
// Equation(s):
// \FileRegister|G2|G0|P5~0_combout  = (\FileRegister|G2|G0|P5~0_combout  & !\FileRegister|G2|G0|P2~0_combout )

	.dataa(\FileRegister|G2|G0|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G2|G0|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G0|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G2|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \FileRegister|G0|Mux3~6 (
// Equation(s):
// \FileRegister|G0|Mux3~6_combout  = (\RMEMWB|writeAD [0] & (\clock2~combout  & (\RMEMWB|writeAD [2] & \RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~6 .lut_mask = 16'h8000;
defparam \FileRegister|G0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneii_lcell_comb \FileRegister|G8|G0|P2~0 (
// Equation(s):
// \FileRegister|G8|G0|P2~0_combout  = (!\FileRegister|G8|G0|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G8|G0|P1~0_combout ),
	.datab(\FileRegister|G8|G0|P2~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G0|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G8|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneii_lcell_comb \FileRegister|G8|G0|P5~0 (
// Equation(s):
// \FileRegister|G8|G0|P5~0_combout  = (\FileRegister|G8|G0|P5~0_combout  & !\FileRegister|G8|G0|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G0|P5~0_combout ),
	.datad(\FileRegister|G8|G0|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G0|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \FileRegister|G0|Mux3~5 (
// Equation(s):
// \FileRegister|G0|Mux3~5_combout  = (!\RMEMWB|writeAD [0] & (\clock2~combout  & (\RMEMWB|writeAD [2] & \RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~5 .lut_mask = 16'h4000;
defparam \FileRegister|G0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneii_lcell_comb \FileRegister|G7|G0|P1~0 (
// Equation(s):
// \FileRegister|G7|G0|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G0|P1~0_combout ) # ((!\FileRegister|G7|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G7|G0|P2~0_combout ),
	.datab(\FileRegister|G7|G0|P1~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G0|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G7|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneii_lcell_comb \FileRegister|G7|G0|P2~0 (
// Equation(s):
// \FileRegister|G7|G0|P2~0_combout  = (!\FileRegister|G7|G0|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G7|G0|P2~0_combout ),
	.datab(\FileRegister|G7|G0|P1~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G0|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G7|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneii_lcell_comb \FileRegister|G7|G0|P5~0 (
// Equation(s):
// \FileRegister|G7|G0|P5~0_combout  = (\FileRegister|G7|G0|P5~0_combout  & !\FileRegister|G7|G0|P2~0_combout )

	.dataa(\FileRegister|G7|G0|P5~0_combout ),
	.datab(vcc),
	.datac(\FileRegister|G7|G0|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G0|P5~0 .lut_mask = 16'h0A0A;
defparam \FileRegister|G7|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneii_lcell_comb \RIFID|outInstruction[3] (
// Equation(s):
// \RIFID|outInstruction [3] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [3])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [3])))

	.dataa(\instr~combout [3]),
	.datab(vcc),
	.datac(\RIFID|outInstruction [3]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [3]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[3] .lut_mask = 16'hAAF0;
defparam \RIFID|outInstruction[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[9]));
// synopsys translate_off
defparam \instr[9]~I .input_async_reset = "none";
defparam \instr[9]~I .input_power_up = "low";
defparam \instr[9]~I .input_register_mode = "none";
defparam \instr[9]~I .input_sync_reset = "none";
defparam \instr[9]~I .oe_async_reset = "none";
defparam \instr[9]~I .oe_power_up = "low";
defparam \instr[9]~I .oe_register_mode = "none";
defparam \instr[9]~I .oe_sync_reset = "none";
defparam \instr[9]~I .operation_mode = "input";
defparam \instr[9]~I .output_async_reset = "none";
defparam \instr[9]~I .output_power_up = "low";
defparam \instr[9]~I .output_register_mode = "none";
defparam \instr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneii_lcell_comb \RIFID|outInstruction[9] (
// Equation(s):
// \RIFID|outInstruction [9] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [9]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [9]))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [9]),
	.datac(\instr~combout [9]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [9]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[9] .lut_mask = 16'hF0CC;
defparam \RIFID|outInstruction[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneii_lcell_comb \R2AD[0]~2 (
// Equation(s):
// \R2AD[0]~2_combout  = (\comb~5_combout  & (((\RIFID|outInstruction [9])))) # (!\comb~5_combout  & ((\Control|Mux0~0_combout  & (\RIFID|outInstruction [3])) # (!\Control|Mux0~0_combout  & ((\RIFID|outInstruction [9])))))

	.dataa(\comb~5_combout ),
	.datab(\RIFID|outInstruction [3]),
	.datac(\Control|Mux0~0_combout ),
	.datad(\RIFID|outInstruction [9]),
	.cin(gnd),
	.combout(\R2AD[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD[0]~2 .lut_mask = 16'hEF40;
defparam \R2AD[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \FileRegister|G0|Mux3~3 (
// Equation(s):
// \FileRegister|G0|Mux3~3_combout  = (!\RMEMWB|writeAD [0] & (\clock2~combout  & (\RMEMWB|writeAD [2] & !\RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~3 .lut_mask = 16'h0040;
defparam \FileRegister|G0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \FileRegister|G5|G0|P2~0 (
// Equation(s):
// \FileRegister|G5|G0|P2~0_combout  = (!\FileRegister|G5|G0|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G5|G0|P1~0_combout ),
	.datab(\FileRegister|G5|G0|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [0]),
	.cin(gnd),
	.combout(\FileRegister|G5|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G0|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G5|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneii_lcell_comb \FileRegister|G5|G0|P5~0 (
// Equation(s):
// \FileRegister|G5|G0|P5~0_combout  = (\FileRegister|G5|G0|P5~0_combout  & !\FileRegister|G5|G0|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G0|P5~0_combout ),
	.datad(\FileRegister|G5|G0|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G0|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \FileRegister|G0|Mux3~4 (
// Equation(s):
// \FileRegister|G0|Mux3~4_combout  = (\RMEMWB|writeAD [0] & (\clock2~combout  & (\RMEMWB|writeAD [2] & !\RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~4 .lut_mask = 16'h0080;
defparam \FileRegister|G0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \FileRegister|G6|G0|P1~0 (
// Equation(s):
// \FileRegister|G6|G0|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G0|P1~0_combout ) # ((!\FileRegister|G6|G0|P2~0_combout  & \RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G6|G0|P2~0_combout ),
	.datab(\FileRegister|G6|G0|P1~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G0|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G0|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G6|G0|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \FileRegister|G6|G0|P2~0 (
// Equation(s):
// \FileRegister|G6|G0|P2~0_combout  = (!\FileRegister|G6|G0|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G6|G0|P2~0_combout ),
	.datab(\FileRegister|G6|G0|P1~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G0|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G6|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneii_lcell_comb \FileRegister|G6|G0|P5~0 (
// Equation(s):
// \FileRegister|G6|G0|P5~0_combout  = (\FileRegister|G6|G0|P5~0_combout  & !\FileRegister|G6|G0|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G6|G0|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G6|G0|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G0|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G6|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[0]~1 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[0]~1_combout  = (\R2AD[1]~0_combout  & (\R2AD[0]~2_combout )) # (!\R2AD[1]~0_combout  & ((\R2AD[0]~2_combout  & ((!\FileRegister|G6|G0|P5~0_combout ))) # (!\R2AD[0]~2_combout  & (!\FileRegister|G5|G0|P5~0_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G5|G0|P5~0_combout ),
	.datad(\FileRegister|G6|G0|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[0]~1 .lut_mask = 16'h89CD;
defparam \RIDEX|R2Reg_IDEX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[0]~2 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[0]~2_combout  = (\R2AD[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[0]~1_combout  & (!\FileRegister|G8|G0|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[0]~1_combout  & ((!\FileRegister|G7|G0|P5~0_combout ))))) # (!\R2AD[1]~0_combout  & 
// (((\RIDEX|R2Reg_IDEX[0]~1_combout ))))

	.dataa(\R2AD[1]~0_combout ),
	.datab(\FileRegister|G8|G0|P5~0_combout ),
	.datac(\FileRegister|G7|G0|P5~0_combout ),
	.datad(\RIDEX|R2Reg_IDEX[0]~1_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[0]~2 .lut_mask = 16'h770A;
defparam \RIDEX|R2Reg_IDEX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[0]~5 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[0]~5_combout  = (\RIDEX|R2Reg_IDEX[1]~3_combout  & ((\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (!\FileRegister|G2|G0|P5~0_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~3_combout  
// & (\RIDEX|R2Reg_IDEX[1]~4_combout ))

	.dataa(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datac(\FileRegister|G2|G0|P5~0_combout ),
	.datad(\RIDEX|R2Reg_IDEX[0]~2_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[0]~5 .lut_mask = 16'hCE46;
defparam \RIDEX|R2Reg_IDEX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \FileRegister|G0|Mux3~1 (
// Equation(s):
// \FileRegister|G0|Mux3~1_combout  = (!\RMEMWB|writeAD [0] & (\clock2~combout  & (!\RMEMWB|writeAD [2] & \RMEMWB|writeAD [1])))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\clock2~combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RMEMWB|writeAD [1]),
	.cin(gnd),
	.combout(\FileRegister|G0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G0|Mux3~1 .lut_mask = 16'h0400;
defparam \FileRegister|G0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneii_lcell_comb \FileRegister|G3|G0|P2~0 (
// Equation(s):
// \FileRegister|G3|G0|P2~0_combout  = (!\FileRegister|G3|G0|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G0|P2~0_combout ) # (!\RMEMWB|writeData [0]))))

	.dataa(\FileRegister|G3|G0|P1~0_combout ),
	.datab(\FileRegister|G3|G0|P2~0_combout ),
	.datac(\RMEMWB|writeData [0]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G0|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G0|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G3|G0|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneii_lcell_comb \FileRegister|G3|G0|P5~0 (
// Equation(s):
// \FileRegister|G3|G0|P5~0_combout  = (\FileRegister|G3|G0|P5~0_combout  & !\FileRegister|G3|G0|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G0|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G0|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G0|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G0|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G0|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[0]~6 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[0]~6_combout  = (\RIDEX|R2Reg_IDEX[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[0]~5_combout  & (!\FileRegister|G4|G0|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[0]~5_combout  & ((!\FileRegister|G3|G0|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~0_combout  & (((\RIDEX|R2Reg_IDEX[0]~5_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datab(\FileRegister|G4|G0|P5~0_combout ),
	.datac(\RIDEX|R2Reg_IDEX[0]~5_combout ),
	.datad(\FileRegister|G3|G0|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[0]~6 .lut_mask = 16'h707A;
defparam \RIDEX|R2Reg_IDEX[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[0]~7 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[0]~7_combout  = (\RIDEX|R2Reg_IDEX[0]~6_combout  & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[0]~6_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[0]~7 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N25
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [0]));

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[1]));
// synopsys translate_off
defparam \keyData[1]~I .input_async_reset = "none";
defparam \keyData[1]~I .input_power_up = "low";
defparam \keyData[1]~I .input_register_mode = "none";
defparam \keyData[1]~I .input_sync_reset = "none";
defparam \keyData[1]~I .oe_async_reset = "none";
defparam \keyData[1]~I .oe_power_up = "low";
defparam \keyData[1]~I .oe_register_mode = "none";
defparam \keyData[1]~I .oe_sync_reset = "none";
defparam \keyData[1]~I .operation_mode = "input";
defparam \keyData[1]~I .output_async_reset = "none";
defparam \keyData[1]~I .output_power_up = "low";
defparam \keyData[1]~I .output_register_mode = "none";
defparam \keyData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneii_lcell_comb \MEM_WB_Out[1]~28 (
// Equation(s):
// \MEM_WB_Out[1]~28_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & ((\keyData~combout [1]))) # (!\REXMEM|ReadDigit_EXMEM~regout  & (\REXMEM|Result_EXMEM [1]))))

	.dataa(\REXMEM|Result_EXMEM [1]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\keyData~combout [1]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[1]~28 .lut_mask = 16'h00E2;
defparam \MEM_WB_Out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneii_lcell_comb \MEM_WB_Out[1]~29 (
// Equation(s):
// \MEM_WB_Out[1]~29_combout  = (\MEM_WB_Out[1]~28_combout ) # ((\fromData~combout [1] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [1]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\MEM_WB_Out[1]~28_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_WB_Out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[1]~29 .lut_mask = 16'hF8F8;
defparam \MEM_WB_Out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneii_lcell_comb \RMEMWB|writeData[1]~feeder (
// Equation(s):
// \RMEMWB|writeData[1]~feeder_combout  = \MEM_WB_Out[1]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_WB_Out[1]~29_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RMEMWB|writeData[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|writeData[1]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|writeData[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N17
cycloneii_lcell_ff \RMEMWB|writeData[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RMEMWB|writeData[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [1]));

// Location: LCCOMB_X18_Y21_N8
cycloneii_lcell_comb \FileRegister|G7|G1|P1~0 (
// Equation(s):
// \FileRegister|G7|G1|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G1|P1~0_combout ) # ((!\FileRegister|G7|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G7|G1|P2~0_combout ),
	.datab(\FileRegister|G7|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G7|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G1|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G7|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneii_lcell_comb \FileRegister|G7|G1|P2~0 (
// Equation(s):
// \FileRegister|G7|G1|P2~0_combout  = (!\FileRegister|G7|G1|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G7|G1|P2~0_combout ),
	.datab(\FileRegister|G7|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G7|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G1|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G7|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneii_lcell_comb \FileRegister|G7|G1|P5~0 (
// Equation(s):
// \FileRegister|G7|G1|P5~0_combout  = (\FileRegister|G7|G1|P5~0_combout  & !\FileRegister|G7|G1|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G7|G1|P5~0_combout ),
	.datac(\FileRegister|G7|G1|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G1|P5~0 .lut_mask = 16'h0C0C;
defparam \FileRegister|G7|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneii_lcell_comb \FileRegister|G8|G1|P1~0 (
// Equation(s):
// \FileRegister|G8|G1|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G1|P1~0_combout ) # ((!\FileRegister|G8|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G8|G1|P2~0_combout ),
	.datab(\FileRegister|G8|G1|P1~0_combout ),
	.datac(\RMEMWB|writeData [1]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G1|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G8|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneii_lcell_comb \FileRegister|G8|G1|P2~0 (
// Equation(s):
// \FileRegister|G8|G1|P2~0_combout  = (!\FileRegister|G8|G1|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G8|G1|P2~0_combout ),
	.datab(\FileRegister|G8|G1|P1~0_combout ),
	.datac(\RMEMWB|writeData [1]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G1|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G8|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneii_lcell_comb \FileRegister|G8|G1|P5~0 (
// Equation(s):
// \FileRegister|G8|G1|P5~0_combout  = (\FileRegister|G8|G1|P5~0_combout  & !\FileRegister|G8|G1|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G8|G1|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G8|G1|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G1|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G8|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~9 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~9_combout  = (\RIDEX|R2Reg_IDEX[1]~8_combout  & (((!\FileRegister|G8|G1|P5~0_combout )) # (!\R2AD[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[1]~8_combout  & (\R2AD[1]~0_combout  & (!\FileRegister|G7|G1|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[1]~8_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G7|G1|P5~0_combout ),
	.datad(\FileRegister|G8|G1|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~9 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneii_lcell_comb \FileRegister|G2|G1|P1~0 (
// Equation(s):
// \FileRegister|G2|G1|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G1|P1~0_combout ) # ((!\FileRegister|G2|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G2|G1|P2~0_combout ),
	.datab(\FileRegister|G2|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G2|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G1|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G2|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneii_lcell_comb \FileRegister|G2|G1|P2~0 (
// Equation(s):
// \FileRegister|G2|G1|P2~0_combout  = (!\FileRegister|G2|G1|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G2|G1|P2~0_combout ),
	.datab(\FileRegister|G2|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G2|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G1|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G2|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneii_lcell_comb \FileRegister|G2|G1|P5~0 (
// Equation(s):
// \FileRegister|G2|G1|P5~0_combout  = (\FileRegister|G2|G1|P5~0_combout  & !\FileRegister|G2|G1|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G2|G1|P5~0_combout ),
	.datad(\FileRegister|G2|G1|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G1|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G2|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~3 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~3_combout  = (\R2AD[2]~1_combout ) # ((\R2AD[0]~2_combout  & !\R2AD[1]~0_combout ))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\R2AD[2]~1_combout ),
	.datac(vcc),
	.datad(\R2AD[1]~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~3 .lut_mask = 16'hCCEE;
defparam \RIDEX|R2Reg_IDEX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~10 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~10_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[1]~9_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((!\FileRegister|G2|G1|P5~0_combout  & \RIDEX|R2Reg_IDEX[1]~3_combout 
// ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~9_combout ),
	.datac(\FileRegister|G2|G1|P5~0_combout ),
	.datad(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~10 .lut_mask = 16'h8DAA;
defparam \RIDEX|R2Reg_IDEX[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneii_lcell_comb \FileRegister|G4|G1|P1~0 (
// Equation(s):
// \FileRegister|G4|G1|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G1|P1~0_combout ) # ((!\FileRegister|G4|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G4|G1|P2~0_combout ),
	.datab(\FileRegister|G4|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G4|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G1|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G4|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneii_lcell_comb \FileRegister|G4|G1|P2~0 (
// Equation(s):
// \FileRegister|G4|G1|P2~0_combout  = (!\FileRegister|G4|G1|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G4|G1|P2~0_combout ),
	.datab(\FileRegister|G4|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G4|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G1|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G4|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneii_lcell_comb \FileRegister|G4|G1|P5~0 (
// Equation(s):
// \FileRegister|G4|G1|P5~0_combout  = (\FileRegister|G4|G1|P5~0_combout  & !\FileRegister|G4|G1|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G1|P5~0_combout ),
	.datad(\FileRegister|G4|G1|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G1|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \FileRegister|G3|G1|P2~0 (
// Equation(s):
// \FileRegister|G3|G1|P2~0_combout  = (!\FileRegister|G3|G1|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G3|G1|P1~0_combout ),
	.datab(\FileRegister|G3|G1|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G3|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G1|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G3|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneii_lcell_comb \FileRegister|G3|G1|P5~0 (
// Equation(s):
// \FileRegister|G3|G1|P5~0_combout  = (\FileRegister|G3|G1|P5~0_combout  & !\FileRegister|G3|G1|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G1|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G1|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G1|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~11 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~11_combout  = (\RIDEX|R2Reg_IDEX[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[1]~10_combout  & (!\FileRegister|G4|G1|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~10_combout  & ((!\FileRegister|G3|G1|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~0_combout  & (\RIDEX|R2Reg_IDEX[1]~10_combout ))

	.dataa(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~10_combout ),
	.datac(\FileRegister|G4|G1|P5~0_combout ),
	.datad(\FileRegister|G3|G1|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~11 .lut_mask = 16'h4C6E;
defparam \RIDEX|R2Reg_IDEX[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~12 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~12_combout  = (\RIDEX|R2Reg_IDEX[1]~11_combout  & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[1]~11_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~12 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N5
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [1]));

// Location: LCCOMB_X20_Y21_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[1]~0 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[1]~0_combout  = (!\R2AD[2]~1_combout  & \R2AD[1]~0_combout )

	.dataa(vcc),
	.datab(\R2AD[2]~1_combout ),
	.datac(vcc),
	.datad(\R2AD[1]~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[1]~0 .lut_mask = 16'h3300;
defparam \RIDEX|R2Reg_IDEX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[2]));
// synopsys translate_off
defparam \fromData[2]~I .input_async_reset = "none";
defparam \fromData[2]~I .input_power_up = "low";
defparam \fromData[2]~I .input_register_mode = "none";
defparam \fromData[2]~I .input_sync_reset = "none";
defparam \fromData[2]~I .oe_async_reset = "none";
defparam \fromData[2]~I .oe_power_up = "low";
defparam \fromData[2]~I .oe_register_mode = "none";
defparam \fromData[2]~I .oe_sync_reset = "none";
defparam \fromData[2]~I .operation_mode = "input";
defparam \fromData[2]~I .output_async_reset = "none";
defparam \fromData[2]~I .output_power_up = "low";
defparam \fromData[2]~I .output_register_mode = "none";
defparam \fromData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \ALU_Input2[12]~0 (
// Equation(s):
// \ALU_Input2[12]~0_combout  = (!\comb~5_combout  & (\Control|Mux0~0_combout  & \clock~combout ))

	.dataa(\comb~5_combout ),
	.datab(vcc),
	.datac(\Control|Mux0~0_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\ALU_Input2[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[12]~0 .lut_mask = 16'h5000;
defparam \ALU_Input2[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \Forward|Equal2~2 (
// Equation(s):
// \Forward|Equal2~2_combout  = \REXMEM|RegAD_EXMEM [2] $ (((\R2AD[2]~1_combout  & \clock~combout )))

	.dataa(\REXMEM|RegAD_EXMEM [2]),
	.datab(vcc),
	.datac(\R2AD[2]~1_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\Forward|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|Equal2~2 .lut_mask = 16'h5AAA;
defparam \Forward|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \Forward|Equal2~0 (
// Equation(s):
// \Forward|Equal2~0_combout  = \REXMEM|RegAD_EXMEM [0] $ (((\R2AD[0]~2_combout  & \clock~combout )))

	.dataa(\REXMEM|RegAD_EXMEM [0]),
	.datab(\R2AD[0]~2_combout ),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\Forward|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|Equal2~0 .lut_mask = 16'h66AA;
defparam \Forward|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneii_lcell_comb \ALU_Input2[12]~1 (
// Equation(s):
// \ALU_Input2[12]~1_combout  = (\ALU_Input2[12]~0_combout  & ((\Forward|Equal2~1_combout ) # ((\Forward|Equal2~2_combout ) # (\Forward|Equal2~0_combout ))))

	.dataa(\Forward|Equal2~1_combout ),
	.datab(\ALU_Input2[12]~0_combout ),
	.datac(\Forward|Equal2~2_combout ),
	.datad(\Forward|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[12]~1 .lut_mask = 16'hCCC8;
defparam \ALU_Input2[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \RIDEX|R2AD_IDEX[0]~3 (
// Equation(s):
// \RIDEX|R2AD_IDEX[0]~3_combout  = (\clock~combout  & \R2AD[0]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R2AD[0]~2_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2AD_IDEX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2AD_IDEX[0]~3 .lut_mask = 16'hF000;
defparam \RIDEX|R2AD_IDEX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N7
cycloneii_lcell_ff \REXMEM|RegAD_EXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2AD_IDEX[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|RegAD_EXMEM [0]));

// Location: LCFF_X19_Y19_N13
cycloneii_lcell_ff \RMEMWB|writeAD[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\REXMEM|RegAD_EXMEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeAD [0]));

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \Forward|Equal3~0 (
// Equation(s):
// \Forward|Equal3~0_combout  = \RMEMWB|writeAD [0] $ (((\R2AD[0]~2_combout  & \clock~combout )))

	.dataa(\R2AD[0]~2_combout ),
	.datab(\RMEMWB|writeAD [0]),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\Forward|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|Equal3~0 .lut_mask = 16'h66CC;
defparam \Forward|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \ALU_Input2[12]~2 (
// Equation(s):
// \ALU_Input2[12]~2_combout  = (\RMEMWB|writeAD [1] & (\RIDEX|R2AD_IDEX[1]~2_combout  & (\RIDEX|R2AD_IDEX[2]~1_combout  $ (!\RMEMWB|writeAD [2])))) # (!\RMEMWB|writeAD [1] & (!\RIDEX|R2AD_IDEX[1]~2_combout  & (\RIDEX|R2AD_IDEX[2]~1_combout  $ 
// (!\RMEMWB|writeAD [2]))))

	.dataa(\RMEMWB|writeAD [1]),
	.datab(\RIDEX|R2AD_IDEX[2]~1_combout ),
	.datac(\RIDEX|R2AD_IDEX[1]~2_combout ),
	.datad(\RMEMWB|writeAD [2]),
	.cin(gnd),
	.combout(\ALU_Input2[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[12]~2 .lut_mask = 16'h8421;
defparam \ALU_Input2[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \ALU_Input2[12]~3 (
// Equation(s):
// \ALU_Input2[12]~3_combout  = ((\ALU_Input2[12]~1_combout  & (!\Forward|Equal3~0_combout  & \ALU_Input2[12]~2_combout ))) # (!\ALU_Input2[12]~0_combout )

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[12]~0_combout ),
	.datac(\Forward|Equal3~0_combout ),
	.datad(\ALU_Input2[12]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[12]~3 .lut_mask = 16'h3B33;
defparam \ALU_Input2[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[2]));
// synopsys translate_off
defparam \instr[2]~I .input_async_reset = "none";
defparam \instr[2]~I .input_power_up = "low";
defparam \instr[2]~I .input_register_mode = "none";
defparam \instr[2]~I .input_sync_reset = "none";
defparam \instr[2]~I .oe_async_reset = "none";
defparam \instr[2]~I .oe_power_up = "low";
defparam \instr[2]~I .oe_register_mode = "none";
defparam \instr[2]~I .oe_sync_reset = "none";
defparam \instr[2]~I .operation_mode = "input";
defparam \instr[2]~I .output_async_reset = "none";
defparam \instr[2]~I .output_power_up = "low";
defparam \instr[2]~I .output_register_mode = "none";
defparam \instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneii_lcell_comb \RIFID|outInstruction[2] (
// Equation(s):
// \RIFID|outInstruction [2] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [2])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [2])))

	.dataa(vcc),
	.datab(\instr~combout [2]),
	.datac(\clock~clkctrl_outclk ),
	.datad(\RIFID|outInstruction [2]),
	.cin(gnd),
	.combout(\RIFID|outInstruction [2]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[2] .lut_mask = 16'hCFC0;
defparam \RIFID|outInstruction[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneii_lcell_comb \RIDEX|immediate16_IDEX[2]~2 (
// Equation(s):
// \RIDEX|immediate16_IDEX[2]~2_combout  = (\clock~combout  & \RIFID|outInstruction [2])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(vcc),
	.datad(\RIFID|outInstruction [2]),
	.cin(gnd),
	.combout(\RIDEX|immediate16_IDEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|immediate16_IDEX[2]~2 .lut_mask = 16'hCC00;
defparam \RIDEX|immediate16_IDEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneii_lcell_comb \ALU_Input2[2]~6 (
// Equation(s):
// \ALU_Input2[2]~6_combout  = (\ALU_Input2[12]~1_combout  & (((\ALU_Input2[12]~3_combout )))) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[2]~2_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[2]~13_combout ))))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\MEM_WB_Out[2]~13_combout ),
	.datac(\ALU_Input2[12]~3_combout ),
	.datad(\RIDEX|immediate16_IDEX[2]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[2]~6 .lut_mask = 16'hF4A4;
defparam \ALU_Input2[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneii_lcell_comb \ALU_Input2[2] (
// Equation(s):
// ALU_Input2[2] = (\ALU_Input2[12]~1_combout  & ((\ALU_Input2[2]~6_combout  & ((\RMEMWB|writeData [2]))) # (!\ALU_Input2[2]~6_combout  & (\RIDEX|R2Reg_IDEX[2]~17_combout )))) # (!\ALU_Input2[12]~1_combout  & (((\ALU_Input2[2]~6_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[2]~17_combout ),
	.datab(\RMEMWB|writeData [2]),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\ALU_Input2[2]~6_combout ),
	.cin(gnd),
	.combout(ALU_Input2[2]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[2] .lut_mask = 16'hCFA0;
defparam \ALU_Input2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneii_lcell_comb \RIDEX|ALUFunc_IDEX[2]~4 (
// Equation(s):
// \RIDEX|ALUFunc_IDEX[2]~4_combout  = (\RIFID|outInstruction [14]) # ((\Control|Mux0~0_combout  & \RIFID|outInstruction [2]))

	.dataa(vcc),
	.datab(\Control|Mux0~0_combout ),
	.datac(\RIFID|outInstruction [14]),
	.datad(\RIFID|outInstruction [2]),
	.cin(gnd),
	.combout(\RIDEX|ALUFunc_IDEX[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|ALUFunc_IDEX[2]~4 .lut_mask = 16'hFCF0;
defparam \RIDEX|ALUFunc_IDEX[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneii_lcell_comb \RIFID|outInstruction[1] (
// Equation(s):
// \RIFID|outInstruction [1] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [1])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [1])))

	.dataa(\instr~combout [1]),
	.datab(\RIFID|outInstruction [1]),
	.datac(vcc),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [1]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[1] .lut_mask = 16'hAACC;
defparam \RIFID|outInstruction[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneii_lcell_comb \ALU|V5|Mux15~11 (
// Equation(s):
// \ALU|V5|Mux15~11_combout  = (!\RIFID|outInstruction [13] & ((!\RIFID|outInstruction [1]) # (!\Control|Mux0~0_combout )))

	.dataa(vcc),
	.datab(\Control|Mux0~0_combout ),
	.datac(\RIFID|outInstruction [13]),
	.datad(\RIFID|outInstruction [1]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~11 .lut_mask = 16'h030F;
defparam \ALU|V5|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneii_lcell_comb \REXMEM|Result_EXMEM[3]~1 (
// Equation(s):
// \REXMEM|Result_EXMEM[3]~1_combout  = (\clock~combout  & ((\RIDEX|ALUFunc_IDEX[2]~4_combout ) # (!\ALU|V5|Mux15~11_combout )))

	.dataa(vcc),
	.datab(\RIDEX|ALUFunc_IDEX[2]~4_combout ),
	.datac(\clock~combout ),
	.datad(\ALU|V5|Mux15~11_combout ),
	.cin(gnd),
	.combout(\REXMEM|Result_EXMEM[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REXMEM|Result_EXMEM[3]~1 .lut_mask = 16'hC0F0;
defparam \REXMEM|Result_EXMEM[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[0]));
// synopsys translate_off
defparam \instr[0]~I .input_async_reset = "none";
defparam \instr[0]~I .input_power_up = "low";
defparam \instr[0]~I .input_register_mode = "none";
defparam \instr[0]~I .input_sync_reset = "none";
defparam \instr[0]~I .oe_async_reset = "none";
defparam \instr[0]~I .oe_power_up = "low";
defparam \instr[0]~I .oe_register_mode = "none";
defparam \instr[0]~I .oe_sync_reset = "none";
defparam \instr[0]~I .operation_mode = "input";
defparam \instr[0]~I .output_async_reset = "none";
defparam \instr[0]~I .output_power_up = "low";
defparam \instr[0]~I .output_register_mode = "none";
defparam \instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneii_lcell_comb \RIFID|outInstruction[0] (
// Equation(s):
// \RIFID|outInstruction [0] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [0]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [0]))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [0]),
	.datac(\instr~combout [0]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [0]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[0] .lut_mask = 16'hF0CC;
defparam \RIFID|outInstruction[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneii_lcell_comb \RIDEX|ALUFunc_IDEX[0]~5 (
// Equation(s):
// \RIDEX|ALUFunc_IDEX[0]~5_combout  = (\RIFID|outInstruction [12]) # ((\Control|Mux0~0_combout  & \RIFID|outInstruction [0]))

	.dataa(vcc),
	.datab(\Control|Mux0~0_combout ),
	.datac(\RIFID|outInstruction [12]),
	.datad(\RIFID|outInstruction [0]),
	.cin(gnd),
	.combout(\RIDEX|ALUFunc_IDEX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|ALUFunc_IDEX[0]~5 .lut_mask = 16'hFCF0;
defparam \RIDEX|ALUFunc_IDEX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneii_lcell_comb \REXMEM|Result_EXMEM[3]~0 (
// Equation(s):
// \REXMEM|Result_EXMEM[3]~0_combout  = (\clock~combout  & ((\RIDEX|ALUFunc_IDEX[2]~4_combout ) # ((\ALU|V5|Mux15~11_combout  & \RIDEX|ALUFunc_IDEX[0]~5_combout ))))

	.dataa(\ALU|V5|Mux15~11_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[0]~5_combout ),
	.datac(\clock~combout ),
	.datad(\RIDEX|ALUFunc_IDEX[2]~4_combout ),
	.cin(gnd),
	.combout(\REXMEM|Result_EXMEM[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REXMEM|Result_EXMEM[3]~0 .lut_mask = 16'hF080;
defparam \REXMEM|Result_EXMEM[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneii_lcell_comb \RIDEX|isMFPC_IDEX~0 (
// Equation(s):
// \RIDEX|isMFPC_IDEX~0_combout  = (!\RIFID|outInstruction [1]) # (!\RIFID|outInstruction [2])

	.dataa(vcc),
	.datab(\RIFID|outInstruction [2]),
	.datac(vcc),
	.datad(\RIFID|outInstruction [1]),
	.cin(gnd),
	.combout(\RIDEX|isMFPC_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isMFPC_IDEX~0 .lut_mask = 16'h33FF;
defparam \RIDEX|isMFPC_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneii_lcell_comb \RIDEX|immediate16_IDEX[0]~0 (
// Equation(s):
// \RIDEX|immediate16_IDEX[0]~0_combout  = (\clock~combout  & \RIFID|outInstruction [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [0]),
	.cin(gnd),
	.combout(\RIDEX|immediate16_IDEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|immediate16_IDEX[0]~0 .lut_mask = 16'hF000;
defparam \RIDEX|immediate16_IDEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneii_lcell_comb \RIDEX|isMFPC_IDEX~1 (
// Equation(s):
// \RIDEX|isMFPC_IDEX~1_combout  = (\comb~5_combout ) # ((\RIDEX|isMFPC_IDEX~0_combout ) # ((!\RIDEX|immediate16_IDEX[0]~0_combout ) # (!\Control|Mux0~0_combout )))

	.dataa(\comb~5_combout ),
	.datab(\RIDEX|isMFPC_IDEX~0_combout ),
	.datac(\Control|Mux0~0_combout ),
	.datad(\RIDEX|immediate16_IDEX[0]~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|isMFPC_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|isMFPC_IDEX~1 .lut_mask = 16'hEFFF;
defparam \RIDEX|isMFPC_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[6]));
// synopsys translate_off
defparam \instr[6]~I .input_async_reset = "none";
defparam \instr[6]~I .input_power_up = "low";
defparam \instr[6]~I .input_register_mode = "none";
defparam \instr[6]~I .input_sync_reset = "none";
defparam \instr[6]~I .oe_async_reset = "none";
defparam \instr[6]~I .oe_power_up = "low";
defparam \instr[6]~I .oe_register_mode = "none";
defparam \instr[6]~I .oe_sync_reset = "none";
defparam \instr[6]~I .operation_mode = "input";
defparam \instr[6]~I .output_async_reset = "none";
defparam \instr[6]~I .output_power_up = "low";
defparam \instr[6]~I .output_register_mode = "none";
defparam \instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \RIFID|outInstruction[6] (
// Equation(s):
// \RIFID|outInstruction [6] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [6]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [6]))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [6]),
	.datac(\instr~combout [6]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [6]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[6] .lut_mask = 16'hF0CC;
defparam \RIFID|outInstruction[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \RIDEX|R1AD_IDEX[0]~2 (
// Equation(s):
// \RIDEX|R1AD_IDEX[0]~2_combout  = (\RIFID|outInstruction [6] & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIFID|outInstruction [6]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R1AD_IDEX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R1AD_IDEX[0]~2 .lut_mask = 16'hF000;
defparam \RIDEX|R1AD_IDEX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \ALU_Input1[12]~39 (
// Equation(s):
// \ALU_Input1[12]~39_combout  = (\RIDEX|isMFPC_IDEX~1_combout  & ((\Forward|Equal0~0_combout ) # (\REXMEM|RegAD_EXMEM [0] $ (\RIDEX|R1AD_IDEX[0]~2_combout ))))

	.dataa(\Forward|Equal0~0_combout ),
	.datab(\RIDEX|isMFPC_IDEX~1_combout ),
	.datac(\REXMEM|RegAD_EXMEM [0]),
	.datad(\RIDEX|R1AD_IDEX[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~39 .lut_mask = 16'h8CC8;
defparam \ALU_Input1[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[7]));
// synopsys translate_off
defparam \instr[7]~I .input_async_reset = "none";
defparam \instr[7]~I .input_power_up = "low";
defparam \instr[7]~I .input_register_mode = "none";
defparam \instr[7]~I .input_sync_reset = "none";
defparam \instr[7]~I .oe_async_reset = "none";
defparam \instr[7]~I .oe_power_up = "low";
defparam \instr[7]~I .oe_register_mode = "none";
defparam \instr[7]~I .oe_sync_reset = "none";
defparam \instr[7]~I .operation_mode = "input";
defparam \instr[7]~I .output_async_reset = "none";
defparam \instr[7]~I .output_power_up = "low";
defparam \instr[7]~I .output_register_mode = "none";
defparam \instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneii_lcell_comb \RIFID|outInstruction[7] (
// Equation(s):
// \RIFID|outInstruction [7] = (GLOBAL(\clock~clkctrl_outclk ) & ((\instr~combout [7]))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outInstruction [7]))

	.dataa(\RIFID|outInstruction [7]),
	.datab(\instr~combout [7]),
	.datac(vcc),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [7]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[7] .lut_mask = 16'hCCAA;
defparam \RIFID|outInstruction[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneii_lcell_comb \RIDEX|R1AD_IDEX[1]~0 (
// Equation(s):
// \RIDEX|R1AD_IDEX[1]~0_combout  = (\clock~combout  & \RIFID|outInstruction [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [7]),
	.cin(gnd),
	.combout(\RIDEX|R1AD_IDEX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R1AD_IDEX[1]~0 .lut_mask = 16'hF000;
defparam \RIDEX|R1AD_IDEX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \RIFID|outInstruction[8] (
// Equation(s):
// \RIFID|outInstruction [8] = (GLOBAL(\clock~clkctrl_outclk ) & (\instr~combout [8])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outInstruction [8])))

	.dataa(\instr~combout [8]),
	.datab(vcc),
	.datac(\RIFID|outInstruction [8]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outInstruction [8]),
	.cout());
// synopsys translate_off
defparam \RIFID|outInstruction[8] .lut_mask = 16'hAAF0;
defparam \RIFID|outInstruction[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \RIDEX|R1AD_IDEX[2]~1 (
// Equation(s):
// \RIDEX|R1AD_IDEX[2]~1_combout  = (\RIFID|outInstruction [8] & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIFID|outInstruction [8]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R1AD_IDEX[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R1AD_IDEX[2]~1 .lut_mask = 16'hF000;
defparam \RIDEX|R1AD_IDEX[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneii_lcell_comb \Forward|S1[0]~0 (
// Equation(s):
// \Forward|S1[0]~0_combout  = (\RMEMWB|writeAD [1] & (\RIDEX|R1AD_IDEX[1]~0_combout  & (\RMEMWB|writeAD [2] $ (!\RIDEX|R1AD_IDEX[2]~1_combout )))) # (!\RMEMWB|writeAD [1] & (!\RIDEX|R1AD_IDEX[1]~0_combout  & (\RMEMWB|writeAD [2] $ 
// (!\RIDEX|R1AD_IDEX[2]~1_combout ))))

	.dataa(\RMEMWB|writeAD [1]),
	.datab(\RIDEX|R1AD_IDEX[1]~0_combout ),
	.datac(\RMEMWB|writeAD [2]),
	.datad(\RIDEX|R1AD_IDEX[2]~1_combout ),
	.cin(gnd),
	.combout(\Forward|S1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|S1[0]~0 .lut_mask = 16'h9009;
defparam \Forward|S1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \Forward|Equal0~0 (
// Equation(s):
// \Forward|Equal0~0_combout  = (\REXMEM|RegAD_EXMEM [2] & ((\RIDEX|R1AD_IDEX[1]~0_combout  $ (\REXMEM|RegAD_EXMEM [1])) # (!\RIDEX|R1AD_IDEX[2]~1_combout ))) # (!\REXMEM|RegAD_EXMEM [2] & ((\RIDEX|R1AD_IDEX[2]~1_combout ) # (\RIDEX|R1AD_IDEX[1]~0_combout  $ 
// (\REXMEM|RegAD_EXMEM [1]))))

	.dataa(\REXMEM|RegAD_EXMEM [2]),
	.datab(\RIDEX|R1AD_IDEX[1]~0_combout ),
	.datac(\REXMEM|RegAD_EXMEM [1]),
	.datad(\RIDEX|R1AD_IDEX[2]~1_combout ),
	.cin(gnd),
	.combout(\Forward|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|Equal0~0 .lut_mask = 16'h7DBE;
defparam \Forward|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneii_lcell_comb \Forward|Equal0~1 (
// Equation(s):
// \Forward|Equal0~1_combout  = (\Forward|Equal0~0_combout ) # (\REXMEM|RegAD_EXMEM [0] $ (((\clock~combout  & \RIFID|outInstruction [6]))))

	.dataa(\REXMEM|RegAD_EXMEM [0]),
	.datab(\clock~combout ),
	.datac(\RIFID|outInstruction [6]),
	.datad(\Forward|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Forward|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|Equal0~1 .lut_mask = 16'hFF6A;
defparam \Forward|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \Forward|S1[0]~1 (
// Equation(s):
// \Forward|S1[0]~1_combout  = (\Forward|S1[0]~0_combout  & (\Forward|Equal0~1_combout  & (\RMEMWB|writeAD [0] $ (!\RIDEX|R1AD_IDEX[0]~2_combout ))))

	.dataa(\RMEMWB|writeAD [0]),
	.datab(\RIDEX|R1AD_IDEX[0]~2_combout ),
	.datac(\Forward|S1[0]~0_combout ),
	.datad(\Forward|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Forward|S1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Forward|S1[0]~1 .lut_mask = 16'h9000;
defparam \Forward|S1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \ALU_Input1[12]~40 (
// Equation(s):
// \ALU_Input1[12]~40_combout  = (\ALU_Input1[12]~39_combout  & ((\clock~combout ) # (\Forward|S1[0]~1_combout )))

	.dataa(vcc),
	.datab(\ALU_Input1[12]~39_combout ),
	.datac(\clock~combout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~40 .lut_mask = 16'hCCC0;
defparam \ALU_Input1[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \FileRegister|G3|G2|P2~0 (
// Equation(s):
// \FileRegister|G3|G2|P2~0_combout  = (!\FileRegister|G3|G2|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G3|G2|P1~0_combout ),
	.datab(\FileRegister|G3|G2|P2~0_combout ),
	.datac(\RMEMWB|writeData [2]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G2|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G3|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \FileRegister|G3|G2|P5~0 (
// Equation(s):
// \FileRegister|G3|G2|P5~0_combout  = (\FileRegister|G3|G2|P5~0_combout  & !\FileRegister|G3|G2|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G2|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G2|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G2|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneii_lcell_comb \ALU_Input1[12]~36 (
// Equation(s):
// \ALU_Input1[12]~36_combout  = (\RIFID|outInstruction [8]) # ((\RIFID|outInstruction [6] & \RIFID|outInstruction [7]))

	.dataa(\RIFID|outInstruction [8]),
	.datab(vcc),
	.datac(\RIFID|outInstruction [6]),
	.datad(\RIFID|outInstruction [7]),
	.cin(gnd),
	.combout(\ALU_Input1[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~36 .lut_mask = 16'hFAAA;
defparam \ALU_Input1[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \FileRegister|G2|G2|P1~0 (
// Equation(s):
// \FileRegister|G2|G2|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G2|P1~0_combout ) # ((!\FileRegister|G2|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G2|G2|P2~0_combout ),
	.datab(\FileRegister|G2|G2|P1~0_combout ),
	.datac(\RMEMWB|writeData [2]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G2|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G2|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \FileRegister|G2|G2|P2~0 (
// Equation(s):
// \FileRegister|G2|G2|P2~0_combout  = (!\FileRegister|G2|G2|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G2|G2|P2~0_combout ),
	.datab(\FileRegister|G2|G2|P1~0_combout ),
	.datac(\RMEMWB|writeData [2]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G2|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G2|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \FileRegister|G2|G2|P5~0 (
// Equation(s):
// \FileRegister|G2|G2|P5~0_combout  = (\FileRegister|G2|G2|P5~0_combout  & !\FileRegister|G2|G2|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G2|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G2|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G2|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \FileRegister|G6|G2|P1~0 (
// Equation(s):
// \FileRegister|G6|G2|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G2|P1~0_combout ) # ((!\FileRegister|G6|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G6|G2|P2~0_combout ),
	.datab(\FileRegister|G6|G2|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G6|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G2|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G6|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \FileRegister|G6|G2|P2~0 (
// Equation(s):
// \FileRegister|G6|G2|P2~0_combout  = (!\FileRegister|G6|G2|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G6|G2|P2~0_combout ),
	.datab(\FileRegister|G6|G2|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G6|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G2|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G6|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \FileRegister|G6|G2|P5~0 (
// Equation(s):
// \FileRegister|G6|G2|P5~0_combout  = (\FileRegister|G6|G2|P5~0_combout  & !\FileRegister|G6|G2|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G6|G2|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G6|G2|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G2|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G6|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \FileRegister|G8|G2|P2~0 (
// Equation(s):
// \FileRegister|G8|G2|P2~0_combout  = (!\FileRegister|G8|G2|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G8|G2|P1~0_combout ),
	.datab(\FileRegister|G8|G2|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G8|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G2|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \FileRegister|G8|G2|P5~0 (
// Equation(s):
// \FileRegister|G8|G2|P5~0_combout  = (\FileRegister|G8|G2|P5~0_combout  & !\FileRegister|G8|G2|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G2|P5~0_combout ),
	.datad(\FileRegister|G8|G2|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G2|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \FileRegister|G7|G2|P1~0 (
// Equation(s):
// \FileRegister|G7|G2|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G2|P1~0_combout ) # ((!\FileRegister|G7|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G7|G2|P2~0_combout ),
	.datab(\FileRegister|G7|G2|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G7|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G2|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G7|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \FileRegister|G7|G2|P2~0 (
// Equation(s):
// \FileRegister|G7|G2|P2~0_combout  = (!\FileRegister|G7|G2|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G7|G2|P2~0_combout ),
	.datab(\FileRegister|G7|G2|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G7|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G2|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G7|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \FileRegister|G7|G2|P5~0 (
// Equation(s):
// \FileRegister|G7|G2|P5~0_combout  = (\FileRegister|G7|G2|P5~0_combout  & !\FileRegister|G7|G2|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G7|G2|P5~0_combout ),
	.datac(\FileRegister|G7|G2|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G2|P5~0 .lut_mask = 16'h0C0C;
defparam \FileRegister|G7|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \ALU_Input1[2]~68 (
// Equation(s):
// \ALU_Input1[2]~68_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6]) # (!\FileRegister|G7|G2|P5~0_combout )))) # (!\RIFID|outInstruction [7] & (!\FileRegister|G5|G2|P5~0_combout  & ((!\RIFID|outInstruction [6]))))

	.dataa(\FileRegister|G5|G2|P5~0_combout ),
	.datab(\FileRegister|G7|G2|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2]~68 .lut_mask = 16'hF035;
defparam \ALU_Input1[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \ALU_Input1[2]~69 (
// Equation(s):
// \ALU_Input1[2]~69_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[2]~68_combout  & ((!\FileRegister|G8|G2|P5~0_combout ))) # (!\ALU_Input1[2]~68_combout  & (!\FileRegister|G6|G2|P5~0_combout )))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[2]~68_combout ))))

	.dataa(\RIFID|outInstruction [6]),
	.datab(\FileRegister|G6|G2|P5~0_combout ),
	.datac(\FileRegister|G8|G2|P5~0_combout ),
	.datad(\ALU_Input1[2]~68_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2]~69 .lut_mask = 16'h5F22;
defparam \ALU_Input1[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \ALU_Input1[2]~70 (
// Equation(s):
// \ALU_Input1[2]~70_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[2]~69_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G2|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (\ALU_Input1[12]~36_combout ))

	.dataa(\ALU_Input1[12]~35_combout ),
	.datab(\ALU_Input1[12]~36_combout ),
	.datac(\FileRegister|G2|G2|P5~0_combout ),
	.datad(\ALU_Input1[2]~69_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2]~70 .lut_mask = 16'hCE46;
defparam \ALU_Input1[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneii_lcell_comb \ALU_Input1[2]~71 (
// Equation(s):
// \ALU_Input1[2]~71_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[2]~70_combout  & ((!\FileRegister|G4|G2|P5~0_combout ))) # (!\ALU_Input1[2]~70_combout  & (!\FileRegister|G3|G2|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[2]~70_combout ))))

	.dataa(\ALU_Input1[12]~32_combout ),
	.datab(\FileRegister|G3|G2|P5~0_combout ),
	.datac(\FileRegister|G4|G2|P5~0_combout ),
	.datad(\ALU_Input1[2]~70_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2]~71 .lut_mask = 16'h5F22;
defparam \ALU_Input1[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneii_lcell_comb \ALU_Input1[2] (
// Equation(s):
// ALU_Input1[2] = (\ALU_Input1[2]~72_combout  & (((\RMEMWB|writeData [2])) # (!\ALU_Input1[12]~40_combout ))) # (!\ALU_Input1[2]~72_combout  & (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[2]~71_combout ))))

	.dataa(\ALU_Input1[2]~72_combout ),
	.datab(\ALU_Input1[12]~40_combout ),
	.datac(\RMEMWB|writeData [2]),
	.datad(\ALU_Input1[2]~71_combout ),
	.cin(gnd),
	.combout(ALU_Input1[2]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[2] .lut_mask = 16'hE6A2;
defparam \ALU_Input1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneii_lcell_comb \RIDEX|immediate16_IDEX[1]~1 (
// Equation(s):
// \RIDEX|immediate16_IDEX[1]~1_combout  = (\clock~combout  & \RIFID|outInstruction [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [1]),
	.cin(gnd),
	.combout(\RIDEX|immediate16_IDEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|immediate16_IDEX[1]~1 .lut_mask = 16'hF000;
defparam \RIDEX|immediate16_IDEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneii_lcell_comb \ALU_Input2[1]~5 (
// Equation(s):
// \ALU_Input2[1]~5_combout  = (\ALU_Input2[12]~1_combout  & (\ALU_Input2[12]~3_combout )) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[1]~1_combout ))) # (!\ALU_Input2[12]~3_combout  & (\MEM_WB_Out[1]~29_combout 
// ))))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\MEM_WB_Out[1]~29_combout ),
	.datad(\RIDEX|immediate16_IDEX[1]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[1]~5 .lut_mask = 16'hDC98;
defparam \ALU_Input2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneii_lcell_comb \ALU_Input2[1] (
// Equation(s):
// ALU_Input2[1] = (\ALU_Input2[1]~5_combout  & ((\RMEMWB|writeData [1]) # ((!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[1]~5_combout  & (((\RIDEX|R2Reg_IDEX[1]~12_combout  & \ALU_Input2[12]~1_combout ))))

	.dataa(\RMEMWB|writeData [1]),
	.datab(\ALU_Input2[1]~5_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~12_combout ),
	.datad(\ALU_Input2[12]~1_combout ),
	.cin(gnd),
	.combout(ALU_Input2[1]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[1] .lut_mask = 16'hB8CC;
defparam \ALU_Input2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneii_lcell_comb \ALU_Input2[0]~4 (
// Equation(s):
// \ALU_Input2[0]~4_combout  = (\ALU_Input2[12]~3_combout  & ((\ALU_Input2[12]~1_combout ) # ((\RIDEX|immediate16_IDEX[0]~0_combout )))) # (!\ALU_Input2[12]~3_combout  & (!\ALU_Input2[12]~1_combout  & (\MEM_WB_Out[0]~1_combout )))

	.dataa(\ALU_Input2[12]~3_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\MEM_WB_Out[0]~1_combout ),
	.datad(\RIDEX|immediate16_IDEX[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[0]~4 .lut_mask = 16'hBA98;
defparam \ALU_Input2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneii_lcell_comb \ALU|G0|Add0~0 (
// Equation(s):
// \ALU|G0|Add0~0_combout  = (\ALU_Input2[0]~4_combout  & (!\RMEMWB|writeData [0] & \ALU_Input2[12]~1_combout )) # (!\ALU_Input2[0]~4_combout  & ((!\ALU_Input2[12]~1_combout )))

	.dataa(\RMEMWB|writeData [0]),
	.datab(\ALU_Input2[0]~4_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|G0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|G0|Add0~0 .lut_mask = 16'h4343;
defparam \ALU|G0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneii_lcell_comb \RIDEX|ALUFunc_IDEX[3]~1 (
// Equation(s):
// \RIDEX|ALUFunc_IDEX[3]~1_combout  = (\clock~combout  & \RIFID|outInstruction [15])

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|ALUFunc_IDEX[3]~1 .lut_mask = 16'hAA00;
defparam \RIDEX|ALUFunc_IDEX[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneii_lcell_comb \RIDEX|ALUFunc_IDEX[1]~3 (
// Equation(s):
// \RIDEX|ALUFunc_IDEX[1]~3_combout  = ((!\RIFID|outInstruction [13] & ((!\Control|Mux0~0_combout ) # (!\RIFID|outInstruction [1])))) # (!\clock~combout )

	.dataa(\RIFID|outInstruction [13]),
	.datab(\clock~combout ),
	.datac(\RIFID|outInstruction [1]),
	.datad(\Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|ALUFunc_IDEX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|ALUFunc_IDEX[1]~3 .lut_mask = 16'h3777;
defparam \RIDEX|ALUFunc_IDEX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneii_lcell_comb \RIDEX|ALUFunc_IDEX[0]~0 (
// Equation(s):
// \RIDEX|ALUFunc_IDEX[0]~0_combout  = (\clock~combout  & ((\RIFID|outInstruction [12]) # ((\RIFID|outInstruction [0] & \Control|Mux0~0_combout ))))

	.dataa(\clock~combout ),
	.datab(\RIFID|outInstruction [0]),
	.datac(\RIFID|outInstruction [12]),
	.datad(\Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|ALUFunc_IDEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|ALUFunc_IDEX[0]~0 .lut_mask = 16'hA8A0;
defparam \RIDEX|ALUFunc_IDEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneii_lcell_comb \ALU|G0|Mux15~0 (
// Equation(s):
// \ALU|G0|Mux15~0_combout  = (!\RIDEX|ALUFunc_IDEX[2]~2_combout  & (!\RIDEX|ALUFunc_IDEX[3]~1_combout  & (!\RIDEX|ALUFunc_IDEX[1]~3_combout  & \RIDEX|ALUFunc_IDEX[0]~0_combout )))

	.dataa(\RIDEX|ALUFunc_IDEX[2]~2_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.datac(\RIDEX|ALUFunc_IDEX[1]~3_combout ),
	.datad(\RIDEX|ALUFunc_IDEX[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|G0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|G0|Mux15~0 .lut_mask = 16'h0100;
defparam \ALU|G0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneii_lcell_comb \ALU|G0|Add0~1 (
// Equation(s):
// \ALU|G0|Add0~1_combout  = \ALU|G0|Mux15~0_combout  $ (((!\ALU|G0|Add0~0_combout  & ((\RIDEX|R2Reg_IDEX[0]~7_combout ) # (\ALU_Input2[0]~4_combout )))))

	.dataa(\RIDEX|R2Reg_IDEX[0]~7_combout ),
	.datab(\ALU|G0|Add0~0_combout ),
	.datac(\ALU_Input2[0]~4_combout ),
	.datad(\ALU|G0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|G0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|G0|Add0~1 .lut_mask = 16'hCD32;
defparam \ALU|G0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneii_lcell_comb \ALU|G0|Add0~4 (
// Equation(s):
// \ALU|G0|Add0~4_combout  = (\ALU|G0|Add0~3  & (\ALU|G0|Mux15~0_combout  $ ((!ALU_Input2[1])))) # (!\ALU|G0|Add0~3  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[1])) # (GND)))
// \ALU|G0|Add0~5  = CARRY((\ALU|G0|Mux15~0_combout  $ (!ALU_Input2[1])) # (!\ALU|G0|Add0~3 ))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~3 ),
	.combout(\ALU|G0|Add0~4_combout ),
	.cout(\ALU|G0|Add0~5 ));
// synopsys translate_off
defparam \ALU|G0|Add0~4 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneii_lcell_comb \ALU|G0|Add0~6 (
// Equation(s):
// \ALU|G0|Add0~6_combout  = (\ALU|G0|Add0~5  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[2])))) # (!\ALU|G0|Add0~5  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[2] $ (VCC))))
// \ALU|G0|Add0~7  = CARRY((!\ALU|G0|Add0~5  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[2]))))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~5 ),
	.combout(\ALU|G0|Add0~6_combout ),
	.cout(\ALU|G0|Add0~7 ));
// synopsys translate_off
defparam \ALU|G0|Add0~6 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \ALU_Input1[12]~41 (
// Equation(s):
// \ALU_Input1[12]~41_combout  = (\RIDEX|isMFPC_IDEX~1_combout  & ((\Forward|S1[0]~1_combout ) # (!\Forward|Equal0~1_combout )))

	.dataa(\RIDEX|isMFPC_IDEX~1_combout ),
	.datab(\Forward|Equal0~1_combout ),
	.datac(vcc),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~41 .lut_mask = 16'hAA22;
defparam \ALU_Input1[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneii_lcell_comb \Trap|Equal0~0 (
// Equation(s):
// \Trap|Equal0~0_combout  = (((\RIFID|outInstruction [12]) # (!\RIFID|outInstruction [14])) # (!\RIFID|outInstruction [13])) # (!\RIFID|outInstruction [15])

	.dataa(\RIFID|outInstruction [15]),
	.datab(\RIFID|outInstruction [13]),
	.datac(\RIFID|outInstruction [14]),
	.datad(\RIFID|outInstruction [12]),
	.cin(gnd),
	.combout(\Trap|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Trap|Equal0~0 .lut_mask = 16'hFF7F;
defparam \Trap|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneii_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (!\RIFID|outInstruction [13] & (\RIFID|outInstruction [14] & !\RIFID|outInstruction [12]))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [13]),
	.datac(\RIFID|outInstruction [14]),
	.datad(\RIFID|outInstruction [12]),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h0030;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneii_lcell_comb \RIFID|outPC[15] (
// Equation(s):
// \RIFID|outPC [15] = (GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|Add0~28_combout )) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [15])))

	.dataa(\RIFID|Add0~28_combout ),
	.datab(vcc),
	.datac(\RIFID|outPC [15]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [15]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[15] .lut_mask = 16'hAAF0;
defparam \RIFID|outPC[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[14]));
// synopsys translate_off
defparam \keyData[14]~I .input_async_reset = "none";
defparam \keyData[14]~I .input_power_up = "low";
defparam \keyData[14]~I .input_register_mode = "none";
defparam \keyData[14]~I .input_sync_reset = "none";
defparam \keyData[14]~I .oe_async_reset = "none";
defparam \keyData[14]~I .oe_power_up = "low";
defparam \keyData[14]~I .oe_register_mode = "none";
defparam \keyData[14]~I .oe_sync_reset = "none";
defparam \keyData[14]~I .operation_mode = "input";
defparam \keyData[14]~I .output_async_reset = "none";
defparam \keyData[14]~I .output_power_up = "low";
defparam \keyData[14]~I .output_register_mode = "none";
defparam \keyData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \RIDEX|immediate16_IDEX[15]~5 (
// Equation(s):
// \RIDEX|immediate16_IDEX[15]~5_combout  = (\clock~combout  & \RIFID|outInstruction [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [5]),
	.cin(gnd),
	.combout(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|immediate16_IDEX[15]~5 .lut_mask = 16'hF000;
defparam \RIDEX|immediate16_IDEX[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneii_lcell_comb \ALU_Input2[13]~17 (
// Equation(s):
// \ALU_Input2[13]~17_combout  = (\ALU_Input2[12]~1_combout  & (((\ALU_Input2[12]~3_combout )))) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[13]~25_combout ))))

	.dataa(\MEM_WB_Out[13]~25_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\ALU_Input2[12]~3_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[13]~17 .lut_mask = 16'hF2C2;
defparam \ALU_Input2[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneii_lcell_comb \ALU_Input2[13] (
// Equation(s):
// ALU_Input2[13] = (\ALU_Input2[12]~1_combout  & ((\ALU_Input2[13]~17_combout  & ((\RMEMWB|writeData [13]))) # (!\ALU_Input2[13]~17_combout  & (\RIDEX|R2Reg_IDEX[13]~72_combout )))) # (!\ALU_Input2[12]~1_combout  & (((\ALU_Input2[13]~17_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[13]~72_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\ALU_Input2[13]~17_combout ),
	.datad(\RMEMWB|writeData [13]),
	.cin(gnd),
	.combout(ALU_Input2[13]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[13] .lut_mask = 16'hF838;
defparam \ALU_Input2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[8]));
// synopsys translate_off
defparam \fromData[8]~I .input_async_reset = "none";
defparam \fromData[8]~I .input_power_up = "low";
defparam \fromData[8]~I .input_register_mode = "none";
defparam \fromData[8]~I .input_sync_reset = "none";
defparam \fromData[8]~I .oe_async_reset = "none";
defparam \fromData[8]~I .oe_power_up = "low";
defparam \fromData[8]~I .oe_register_mode = "none";
defparam \fromData[8]~I .oe_sync_reset = "none";
defparam \fromData[8]~I .operation_mode = "input";
defparam \fromData[8]~I .output_async_reset = "none";
defparam \fromData[8]~I .output_power_up = "low";
defparam \fromData[8]~I .output_register_mode = "none";
defparam \fromData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[8]));
// synopsys translate_off
defparam \keyData[8]~I .input_async_reset = "none";
defparam \keyData[8]~I .input_power_up = "low";
defparam \keyData[8]~I .input_register_mode = "none";
defparam \keyData[8]~I .input_sync_reset = "none";
defparam \keyData[8]~I .oe_async_reset = "none";
defparam \keyData[8]~I .oe_power_up = "low";
defparam \keyData[8]~I .oe_register_mode = "none";
defparam \keyData[8]~I .oe_sync_reset = "none";
defparam \keyData[8]~I .operation_mode = "input";
defparam \keyData[8]~I .output_async_reset = "none";
defparam \keyData[8]~I .output_power_up = "low";
defparam \keyData[8]~I .output_register_mode = "none";
defparam \keyData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneii_lcell_comb \MEM_WB_Out[8]~18 (
// Equation(s):
// \MEM_WB_Out[8]~18_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & ((\keyData~combout [8]))) # (!\REXMEM|ReadDigit_EXMEM~regout  & (\REXMEM|Result_EXMEM [8]))))

	.dataa(\REXMEM|Result_EXMEM [8]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\keyData~combout [8]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[8]~18 .lut_mask = 16'h00E2;
defparam \MEM_WB_Out[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \MEM_WB_Out[8]~19 (
// Equation(s):
// \MEM_WB_Out[8]~19_combout  = (\MEM_WB_Out[8]~18_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [8]))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\fromData~combout [8]),
	.datac(vcc),
	.datad(\MEM_WB_Out[8]~18_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[8]~19 .lut_mask = 16'hFF88;
defparam \MEM_WB_Out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N25
cycloneii_lcell_ff \RMEMWB|writeData[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Out[8]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [8]));

// Location: LCCOMB_X19_Y22_N0
cycloneii_lcell_comb \FileRegister|G3|G8|P1~0 (
// Equation(s):
// \FileRegister|G3|G8|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G8|P1~0_combout ) # ((!\FileRegister|G3|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G3|G8|P2~0_combout ),
	.datab(\FileRegister|G3|G8|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G3|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G8|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G3|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneii_lcell_comb \FileRegister|G3|G8|P2~0 (
// Equation(s):
// \FileRegister|G3|G8|P2~0_combout  = (!\FileRegister|G3|G8|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G3|G8|P2~0_combout ),
	.datab(\FileRegister|G3|G8|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G3|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G8|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G3|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \FileRegister|G3|G8|P5~0 (
// Equation(s):
// \FileRegister|G3|G8|P5~0_combout  = (\FileRegister|G3|G8|P5~0_combout  & !\FileRegister|G3|G8|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G3|G8|P5~0_combout ),
	.datad(\FileRegister|G3|G8|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G8|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G3|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneii_lcell_comb \FileRegister|G4|G8|P2~0 (
// Equation(s):
// \FileRegister|G4|G8|P2~0_combout  = (!\FileRegister|G4|G8|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G4|G8|P1~0_combout ),
	.datab(\FileRegister|G4|G8|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G4|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G8|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G4|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneii_lcell_comb \FileRegister|G4|G8|P5~0 (
// Equation(s):
// \FileRegister|G4|G8|P5~0_combout  = (\FileRegister|G4|G8|P5~0_combout  & !\FileRegister|G4|G8|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G8|P5~0_combout ),
	.datad(\FileRegister|G4|G8|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G8|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[8]~46 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[8]~46_combout  = (\RIDEX|R2Reg_IDEX[8]~45_combout  & (((!\FileRegister|G4|G8|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[8]~45_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// (!\FileRegister|G3|G8|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[8]~45_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G3|G8|P5~0_combout ),
	.datad(\FileRegister|G4|G8|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[8]~46 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[8]~47 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[8]~47_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[8]~46_combout )

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[8]~46_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[8]~47 .lut_mask = 16'hA0A0;
defparam \RIDEX|R2Reg_IDEX[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \ALU_Input2[8]~12 (
// Equation(s):
// \ALU_Input2[8]~12_combout  = (\ALU_Input2[12]~1_combout  & (((\ALU_Input2[12]~3_combout )))) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[8]~19_combout ))))

	.dataa(\MEM_WB_Out[8]~19_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datad(\ALU_Input2[12]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[8]~12 .lut_mask = 16'hFC22;
defparam \ALU_Input2[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneii_lcell_comb \ALU_Input2[8] (
// Equation(s):
// ALU_Input2[8] = (\ALU_Input2[12]~1_combout  & ((\ALU_Input2[8]~12_combout  & (\RMEMWB|writeData [8])) # (!\ALU_Input2[8]~12_combout  & ((\RIDEX|R2Reg_IDEX[8]~47_combout ))))) # (!\ALU_Input2[12]~1_combout  & (((\ALU_Input2[8]~12_combout ))))

	.dataa(\RMEMWB|writeData [8]),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RIDEX|R2Reg_IDEX[8]~47_combout ),
	.datad(\ALU_Input2[8]~12_combout ),
	.cin(gnd),
	.combout(ALU_Input2[8]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[8] .lut_mask = 16'hBBC0;
defparam \ALU_Input2[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[6]));
// synopsys translate_off
defparam \fromData[6]~I .input_async_reset = "none";
defparam \fromData[6]~I .input_power_up = "low";
defparam \fromData[6]~I .input_register_mode = "none";
defparam \fromData[6]~I .input_sync_reset = "none";
defparam \fromData[6]~I .oe_async_reset = "none";
defparam \fromData[6]~I .oe_power_up = "low";
defparam \fromData[6]~I .oe_register_mode = "none";
defparam \fromData[6]~I .oe_sync_reset = "none";
defparam \fromData[6]~I .operation_mode = "input";
defparam \fromData[6]~I .output_async_reset = "none";
defparam \fromData[6]~I .output_power_up = "low";
defparam \fromData[6]~I .output_register_mode = "none";
defparam \fromData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneii_lcell_comb \ALU|V0|V3|V4|out1~2 (
// Equation(s):
// \ALU|V0|V3|V4|out1~2_combout  = (\ALU|V0|V3|V4|out1~1_combout  & ((\ALU|G0|Add0~6_combout  & ((ALU_Input1[2]) # (\ALU|V0|V1|V4|out1~0_combout ))) # (!\ALU|G0|Add0~6_combout  & (ALU_Input1[2] & \ALU|V0|V1|V4|out1~0_combout ))))

	.dataa(\ALU|V0|V3|V4|out1~1_combout ),
	.datab(\ALU|G0|Add0~6_combout ),
	.datac(ALU_Input1[2]),
	.datad(\ALU|V0|V1|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V3|V4|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V3|V4|out1~2 .lut_mask = 16'hA880;
defparam \ALU|V0|V3|V4|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneii_lcell_comb \PCRegister|output[2]~20 (
// Equation(s):
// \PCRegister|output[2]~20_combout  = (\RIDEX|immediate16_IDEX[1]~1_combout  & ((\RIFID|outInstruction [2] & (\PCRegister|output[1]~19  & VCC)) # (!\RIFID|outInstruction [2] & (!\PCRegister|output[1]~19 )))) # (!\RIDEX|immediate16_IDEX[1]~1_combout  & 
// ((\RIFID|outInstruction [2] & (!\PCRegister|output[1]~19 )) # (!\RIFID|outInstruction [2] & ((\PCRegister|output[1]~19 ) # (GND)))))
// \PCRegister|output[2]~21  = CARRY((\RIDEX|immediate16_IDEX[1]~1_combout  & (!\RIFID|outInstruction [2] & !\PCRegister|output[1]~19 )) # (!\RIDEX|immediate16_IDEX[1]~1_combout  & ((!\PCRegister|output[1]~19 ) # (!\RIFID|outInstruction [2]))))

	.dataa(\RIDEX|immediate16_IDEX[1]~1_combout ),
	.datab(\RIFID|outInstruction [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[1]~19 ),
	.combout(\PCRegister|output[2]~20_combout ),
	.cout(\PCRegister|output[2]~21 ));
// synopsys translate_off
defparam \PCRegister|output[2]~20 .lut_mask = 16'h9617;
defparam \PCRegister|output[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneii_lcell_comb \PCRegister|output[3]~22 (
// Equation(s):
// \PCRegister|output[3]~22_combout  = ((\RIDEX|immediate16_IDEX[2]~2_combout  $ (\RIFID|outInstruction [3] $ (!\PCRegister|output[2]~21 )))) # (GND)
// \PCRegister|output[3]~23  = CARRY((\RIDEX|immediate16_IDEX[2]~2_combout  & ((\RIFID|outInstruction [3]) # (!\PCRegister|output[2]~21 ))) # (!\RIDEX|immediate16_IDEX[2]~2_combout  & (\RIFID|outInstruction [3] & !\PCRegister|output[2]~21 )))

	.dataa(\RIDEX|immediate16_IDEX[2]~2_combout ),
	.datab(\RIFID|outInstruction [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[2]~21 ),
	.combout(\PCRegister|output[3]~22_combout ),
	.cout(\PCRegister|output[3]~23 ));
// synopsys translate_off
defparam \PCRegister|output[3]~22 .lut_mask = 16'h698E;
defparam \PCRegister|output[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \PCRegister|output[3]~feeder (
// Equation(s):
// \PCRegister|output[3]~feeder_combout  = \PCRegister|output[3]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output[3]~22_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[3]~feeder .lut_mask = 16'hFF00;
defparam \PCRegister|output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneii_lcell_comb \Hazard|JRopcode[0]~0 (
// Equation(s):
// \Hazard|JRopcode[0]~0_combout  = (\comb~5_combout ) # (((!\RIFID|outInstruction [15]) # (!\RIFID|outInstruction [14])) # (!\RIFID|outInstruction [12]))

	.dataa(\comb~5_combout ),
	.datab(\RIFID|outInstruction [12]),
	.datac(\RIFID|outInstruction [14]),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\Hazard|JRopcode[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard|JRopcode[0]~0 .lut_mask = 16'hBFFF;
defparam \Hazard|JRopcode[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneii_lcell_comb \JRSelect|Mux12~0 (
// Equation(s):
// \JRSelect|Mux12~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & (\RIDEX|immediate16_IDEX[3]~3_combout )) # (!\comb~2_combout  & ((\RIFID|outPC [3]))))) # (!\Hazard|JRopcode[0]~0_combout  & (\RIDEX|immediate16_IDEX[3]~3_combout ))

	.dataa(\RIDEX|immediate16_IDEX[3]~3_combout ),
	.datab(\RIFID|outPC [3]),
	.datac(\Hazard|JRopcode[0]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux12~0 .lut_mask = 16'hAACA;
defparam \JRSelect|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N5
cycloneii_lcell_ff \PCRegister|output[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[3]~feeder_combout ),
	.sdata(\JRSelect|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [3]));

// Location: LCCOMB_X15_Y21_N12
cycloneii_lcell_comb \PCRegister|output[2]~feeder (
// Equation(s):
// \PCRegister|output[2]~feeder_combout  = \PCRegister|output[2]~20_combout 

	.dataa(vcc),
	.datab(\PCRegister|output[2]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[2]~feeder .lut_mask = 16'hCCCC;
defparam \PCRegister|output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneii_lcell_comb \PCRegister|output[1]~feeder (
// Equation(s):
// \PCRegister|output[1]~feeder_combout  = \PCRegister|output[1]~18_combout 

	.dataa(\PCRegister|output[1]~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[1]~feeder .lut_mask = 16'hAAAA;
defparam \PCRegister|output[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneii_lcell_comb \RIFID|Add0~0 (
// Equation(s):
// \RIFID|Add0~0_combout  = \PCRegister|output [1] $ (VCC)
// \RIFID|Add0~1  = CARRY(\PCRegister|output [1])

	.dataa(vcc),
	.datab(\PCRegister|output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\RIFID|Add0~0_combout ),
	.cout(\RIFID|Add0~1 ));
// synopsys translate_off
defparam \RIFID|Add0~0 .lut_mask = 16'h33CC;
defparam \RIFID|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneii_lcell_comb \RIFID|outPC[1] (
// Equation(s):
// \RIFID|outPC [1] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~0_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [1]))

	.dataa(vcc),
	.datab(\RIFID|outPC [1]),
	.datac(\RIFID|Add0~0_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [1]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[1] .lut_mask = 16'hF0CC;
defparam \RIFID|outPC[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneii_lcell_comb \JRSelect|Mux14~0 (
// Equation(s):
// \JRSelect|Mux14~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[1]~1_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [1])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[1]~1_combout ))))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\RIFID|outPC [1]),
	.datac(\RIDEX|immediate16_IDEX[1]~1_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux14~0 .lut_mask = 16'hF0D8;
defparam \JRSelect|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N21
cycloneii_lcell_ff \PCRegister|output[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[1]~feeder_combout ),
	.sdata(\JRSelect|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [1]));

// Location: LCCOMB_X11_Y18_N4
cycloneii_lcell_comb \RIFID|Add0~2 (
// Equation(s):
// \RIFID|Add0~2_combout  = (\PCRegister|output [2] & (!\RIFID|Add0~1 )) # (!\PCRegister|output [2] & ((\RIFID|Add0~1 ) # (GND)))
// \RIFID|Add0~3  = CARRY((!\RIFID|Add0~1 ) # (!\PCRegister|output [2]))

	.dataa(vcc),
	.datab(\PCRegister|output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~1 ),
	.combout(\RIFID|Add0~2_combout ),
	.cout(\RIFID|Add0~3 ));
// synopsys translate_off
defparam \RIFID|Add0~2 .lut_mask = 16'h3C3F;
defparam \RIFID|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneii_lcell_comb \RIFID|outPC[2] (
// Equation(s):
// \RIFID|outPC [2] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~2_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [2]))

	.dataa(\RIFID|outPC [2]),
	.datab(vcc),
	.datac(\RIFID|Add0~2_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [2]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[2] .lut_mask = 16'hF0AA;
defparam \RIFID|outPC[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
cycloneii_lcell_comb \JRSelect|Mux13~0 (
// Equation(s):
// \JRSelect|Mux13~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & (\RIDEX|immediate16_IDEX[2]~2_combout )) # (!\comb~2_combout  & ((\RIFID|outPC [2]))))) # (!\Hazard|JRopcode[0]~0_combout  & (\RIDEX|immediate16_IDEX[2]~2_combout ))

	.dataa(\RIDEX|immediate16_IDEX[2]~2_combout ),
	.datab(\Hazard|JRopcode[0]~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\RIFID|outPC [2]),
	.cin(gnd),
	.combout(\JRSelect|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux13~0 .lut_mask = 16'hAEA2;
defparam \JRSelect|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N13
cycloneii_lcell_ff \PCRegister|output[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[2]~feeder_combout ),
	.sdata(\JRSelect|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [2]));

// Location: LCCOMB_X11_Y18_N6
cycloneii_lcell_comb \RIFID|Add0~4 (
// Equation(s):
// \RIFID|Add0~4_combout  = (\PCRegister|output [3] & (\RIFID|Add0~3  $ (GND))) # (!\PCRegister|output [3] & (!\RIFID|Add0~3  & VCC))
// \RIFID|Add0~5  = CARRY((\PCRegister|output [3] & !\RIFID|Add0~3 ))

	.dataa(vcc),
	.datab(\PCRegister|output [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~3 ),
	.combout(\RIFID|Add0~4_combout ),
	.cout(\RIFID|Add0~5 ));
// synopsys translate_off
defparam \RIFID|Add0~4 .lut_mask = 16'hC30C;
defparam \RIFID|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneii_lcell_comb \RIFID|outPC[3] (
// Equation(s):
// \RIFID|outPC [3] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~4_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [3]))

	.dataa(vcc),
	.datab(\RIFID|outPC [3]),
	.datac(\RIFID|Add0~4_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [3]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[3] .lut_mask = 16'hF0CC;
defparam \RIFID|outPC[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[3]));
// synopsys translate_off
defparam \fromData[3]~I .input_async_reset = "none";
defparam \fromData[3]~I .input_power_up = "low";
defparam \fromData[3]~I .input_register_mode = "none";
defparam \fromData[3]~I .input_sync_reset = "none";
defparam \fromData[3]~I .oe_async_reset = "none";
defparam \fromData[3]~I .oe_power_up = "low";
defparam \fromData[3]~I .oe_register_mode = "none";
defparam \fromData[3]~I .oe_sync_reset = "none";
defparam \fromData[3]~I .operation_mode = "input";
defparam \fromData[3]~I .output_async_reset = "none";
defparam \fromData[3]~I .output_power_up = "low";
defparam \fromData[3]~I .output_register_mode = "none";
defparam \fromData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \RIDEX|immediate16_IDEX[3]~3 (
// Equation(s):
// \RIDEX|immediate16_IDEX[3]~3_combout  = (\RIFID|outInstruction [3] & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIFID|outInstruction [3]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|immediate16_IDEX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|immediate16_IDEX[3]~3 .lut_mask = 16'hF000;
defparam \RIDEX|immediate16_IDEX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneii_lcell_comb \ALU_Input2[3]~7 (
// Equation(s):
// \ALU_Input2[3]~7_combout  = (\ALU_Input2[12]~1_combout  & (((\ALU_Input2[12]~3_combout )))) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[3]~3_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[3]~7_combout ))))

	.dataa(\MEM_WB_Out[3]~7_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\ALU_Input2[12]~3_combout ),
	.datad(\RIDEX|immediate16_IDEX[3]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[3]~7 .lut_mask = 16'hF2C2;
defparam \ALU_Input2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \MEM_WB_Out[3]~7 (
// Equation(s):
// \MEM_WB_Out[3]~7_combout  = (\MEM_WB_Out[3]~6_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [3]))

	.dataa(\MEM_WB_Out[3]~6_combout ),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\fromData~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_WB_Out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[3]~7 .lut_mask = 16'hEAEA;
defparam \MEM_WB_Out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N9
cycloneii_lcell_ff \RMEMWB|writeData[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[3]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [3]));

// Location: LCCOMB_X19_Y21_N30
cycloneii_lcell_comb \FileRegister|G4|G3|P1~0 (
// Equation(s):
// \FileRegister|G4|G3|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G3|P1~0_combout ) # ((!\FileRegister|G4|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G4|G3|P2~0_combout ),
	.datab(\FileRegister|G4|G3|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G4|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G3|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G4|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneii_lcell_comb \FileRegister|G4|G3|P2~0 (
// Equation(s):
// \FileRegister|G4|G3|P2~0_combout  = (!\FileRegister|G4|G3|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G4|G3|P2~0_combout ),
	.datab(\FileRegister|G4|G3|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G4|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G3|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G4|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneii_lcell_comb \FileRegister|G4|G3|P5~0 (
// Equation(s):
// \FileRegister|G4|G3|P5~0_combout  = (\FileRegister|G4|G3|P5~0_combout  & !\FileRegister|G4|G3|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G4|G3|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G4|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G3|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G4|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneii_lcell_comb \FileRegister|G3|G3|P1~0 (
// Equation(s):
// \FileRegister|G3|G3|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G3|P1~0_combout ) # ((!\FileRegister|G3|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G3|G3|P2~0_combout ),
	.datab(\FileRegister|G3|G3|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G3|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G3|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G3|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneii_lcell_comb \FileRegister|G3|G3|P2~0 (
// Equation(s):
// \FileRegister|G3|G3|P2~0_combout  = (!\FileRegister|G3|G3|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G3|G3|P2~0_combout ),
	.datab(\FileRegister|G3|G3|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G3|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G3|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G3|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneii_lcell_comb \FileRegister|G3|G3|P5~0 (
// Equation(s):
// \FileRegister|G3|G3|P5~0_combout  = (\FileRegister|G3|G3|P5~0_combout  & !\FileRegister|G3|G3|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G3|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G3|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[3]~21 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[3]~21_combout  = (\RIDEX|R2Reg_IDEX[3]~20_combout  & (((!\RIDEX|R2Reg_IDEX[1]~0_combout )) # (!\FileRegister|G4|G3|P5~0_combout ))) # (!\RIDEX|R2Reg_IDEX[3]~20_combout  & (((\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// !\FileRegister|G3|G3|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[3]~20_combout ),
	.datab(\FileRegister|G4|G3|P5~0_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datad(\FileRegister|G3|G3|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[3]~21 .lut_mask = 16'h2A7A;
defparam \RIDEX|R2Reg_IDEX[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[3]~22 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[3]~22_combout  = (\RIDEX|R2Reg_IDEX[3]~21_combout  & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[3]~21_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[3]~22 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneii_lcell_comb \ALU_Input2[3] (
// Equation(s):
// ALU_Input2[3] = (\ALU_Input2[3]~7_combout  & ((\RMEMWB|writeData [3]) # ((!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[3]~7_combout  & (((\ALU_Input2[12]~1_combout  & \RIDEX|R2Reg_IDEX[3]~22_combout ))))

	.dataa(\RMEMWB|writeData [3]),
	.datab(\ALU_Input2[3]~7_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\RIDEX|R2Reg_IDEX[3]~22_combout ),
	.cin(gnd),
	.combout(ALU_Input2[3]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[3] .lut_mask = 16'hBC8C;
defparam \ALU_Input2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneii_lcell_comb \ALU|V5|Mux12~2 (
// Equation(s):
// \ALU|V5|Mux12~2_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # ((ALU_Input2[3]) # (ALU_Input1[3])))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (ALU_Input1[3] & ((\REXMEM|Result_EXMEM[3]~1_combout ) # 
// (ALU_Input2[3]))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(ALU_Input2[3]),
	.datad(ALU_Input1[3]),
	.cin(gnd),
	.combout(\ALU|V5|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux12~2 .lut_mask = 16'hFEC8;
defparam \ALU|V5|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneii_lcell_comb \ALU|G0|Add0~8 (
// Equation(s):
// \ALU|G0|Add0~8_combout  = (\ALU|G0|Add0~7  & (ALU_Input2[3] $ ((!\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~7  & ((ALU_Input2[3] $ (\ALU|G0|Mux15~0_combout )) # (GND)))
// \ALU|G0|Add0~9  = CARRY((ALU_Input2[3] $ (!\ALU|G0|Mux15~0_combout )) # (!\ALU|G0|Add0~7 ))

	.dataa(ALU_Input2[3]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~7 ),
	.combout(\ALU|G0|Add0~8_combout ),
	.cout(\ALU|G0|Add0~9 ));
// synopsys translate_off
defparam \ALU|G0|Add0~8 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneii_lcell_comb \ALU|V5|Mux12~1 (
// Equation(s):
// \ALU|V5|Mux12~1_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (((\ALU|V5|Mux15~12_combout )))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux12~0_combout  $ (((\ALU|G0|Add0~8_combout )))))

	.dataa(\ALU|V5|Mux12~0_combout ),
	.datab(\ALU|V5|Mux15~12_combout ),
	.datac(\ALU|G0|Add0~8_combout ),
	.datad(\REXMEM|Result_EXMEM[3]~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux12~1 .lut_mask = 16'hCC5A;
defparam \ALU|V5|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneii_lcell_comb \ALU|V5|Mux12~3 (
// Equation(s):
// \ALU|V5|Mux12~3_combout  = (!\RIDEX|ALUFunc_IDEX[3]~1_combout  & (\ALU|V5|Mux12~2_combout  $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux12~1_combout )))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.datac(\ALU|V5|Mux12~2_combout ),
	.datad(\ALU|V5|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux12~3 .lut_mask = 16'h1230;
defparam \ALU|V5|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N31
cycloneii_lcell_ff \REXMEM|Result_EXMEM[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux12~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [3]));

// Location: LCCOMB_X12_Y21_N18
cycloneii_lcell_comb \MEM_WB_Out[3]~6 (
// Equation(s):
// \MEM_WB_Out[3]~6_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [3])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [3])))))

	.dataa(\keyData~combout [3]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [3]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[3]~6 .lut_mask = 16'h00B8;
defparam \MEM_WB_Out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneii_lcell_comb \ALU_Input1[3]~121 (
// Equation(s):
// \ALU_Input1[3]~121_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[3]~6_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [3]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\fromData~combout [3]),
	.datac(\MEM_WB_Out[3]~6_combout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3]~121 .lut_mask = 16'h00F8;
defparam \ALU_Input1[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneii_lcell_comb \ALU_Input1[3]~57 (
// Equation(s):
// \ALU_Input1[3]~57_combout  = (\ALU_Input1[12]~39_combout  & (((\ALU_Input1[12]~41_combout )))) # (!\ALU_Input1[12]~39_combout  & ((\ALU_Input1[12]~41_combout  & ((\ALU_Input1[3]~121_combout ))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [3]))))

	.dataa(\ALU_Input1[12]~39_combout ),
	.datab(\RIFID|outPC [3]),
	.datac(\ALU_Input1[12]~41_combout ),
	.datad(\ALU_Input1[3]~121_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3]~57 .lut_mask = 16'hF4A4;
defparam \ALU_Input1[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \ALU_Input1[12]~32 (
// Equation(s):
// \ALU_Input1[12]~32_combout  = (!\RIFID|outInstruction [8] & \RIFID|outInstruction [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIFID|outInstruction [8]),
	.datad(\RIFID|outInstruction [7]),
	.cin(gnd),
	.combout(\ALU_Input1[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~32 .lut_mask = 16'h0F00;
defparam \ALU_Input1[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \FileRegister|G2|G3|P1~0 (
// Equation(s):
// \FileRegister|G2|G3|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G3|P1~0_combout ) # ((!\FileRegister|G2|G3|P2~0_combout  & \RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G2|G3|P2~0_combout ),
	.datab(\FileRegister|G2|G3|P1~0_combout ),
	.datac(\RMEMWB|writeData [3]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G3|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G3|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G2|G3|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneii_lcell_comb \FileRegister|G2|G3|P2~0 (
// Equation(s):
// \FileRegister|G2|G3|P2~0_combout  = (!\FileRegister|G2|G3|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G2|G3|P2~0_combout ),
	.datab(\FileRegister|G2|G3|P1~0_combout ),
	.datac(\RMEMWB|writeData [3]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G3|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G2|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \FileRegister|G2|G3|P5~0 (
// Equation(s):
// \FileRegister|G2|G3|P5~0_combout  = (\FileRegister|G2|G3|P5~0_combout  & !\FileRegister|G2|G3|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G3|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G3|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneii_lcell_comb \FileRegister|G8|G3|P2~0 (
// Equation(s):
// \FileRegister|G8|G3|P2~0_combout  = (!\FileRegister|G8|G3|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G8|G3|P1~0_combout ),
	.datab(\FileRegister|G8|G3|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G8|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G3|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneii_lcell_comb \FileRegister|G8|G3|P5~0 (
// Equation(s):
// \FileRegister|G8|G3|P5~0_combout  = (\FileRegister|G8|G3|P5~0_combout  & !\FileRegister|G8|G3|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G8|G3|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G8|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G3|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G8|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneii_lcell_comb \FileRegister|G7|G3|P2~0 (
// Equation(s):
// \FileRegister|G7|G3|P2~0_combout  = (!\FileRegister|G7|G3|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G7|G3|P1~0_combout ),
	.datab(\FileRegister|G7|G3|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G7|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G3|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G7|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneii_lcell_comb \FileRegister|G7|G3|P5~0 (
// Equation(s):
// \FileRegister|G7|G3|P5~0_combout  = (\FileRegister|G7|G3|P5~0_combout  & !\FileRegister|G7|G3|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G3|P5~0_combout ),
	.datad(\FileRegister|G7|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G3|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneii_lcell_comb \FileRegister|G6|G3|P2~0 (
// Equation(s):
// \FileRegister|G6|G3|P2~0_combout  = (!\FileRegister|G6|G3|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G6|G3|P1~0_combout ),
	.datab(\FileRegister|G6|G3|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [3]),
	.cin(gnd),
	.combout(\FileRegister|G6|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G3|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G6|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneii_lcell_comb \FileRegister|G6|G3|P5~0 (
// Equation(s):
// \FileRegister|G6|G3|P5~0_combout  = (\FileRegister|G6|G3|P5~0_combout  & !\FileRegister|G6|G3|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G3|P5~0_combout ),
	.datad(\FileRegister|G6|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G3|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \ALU_Input1[3]~53 (
// Equation(s):
// \ALU_Input1[3]~53_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & ((!\FileRegister|G6|G3|P5~0_combout ))) # (!\RIFID|outInstruction [6] & 
// (!\FileRegister|G5|G3|P5~0_combout ))))

	.dataa(\FileRegister|G5|G3|P5~0_combout ),
	.datab(\FileRegister|G6|G3|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3]~53 .lut_mask = 16'hF305;
defparam \ALU_Input1[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \ALU_Input1[3]~54 (
// Equation(s):
// \ALU_Input1[3]~54_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[3]~53_combout  & (!\FileRegister|G8|G3|P5~0_combout )) # (!\ALU_Input1[3]~53_combout  & ((!\FileRegister|G7|G3|P5~0_combout ))))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[3]~53_combout ))))

	.dataa(\RIFID|outInstruction [7]),
	.datab(\FileRegister|G8|G3|P5~0_combout ),
	.datac(\FileRegister|G7|G3|P5~0_combout ),
	.datad(\ALU_Input1[3]~53_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3]~54 .lut_mask = 16'h770A;
defparam \ALU_Input1[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \ALU_Input1[12]~35 (
// Equation(s):
// \ALU_Input1[12]~35_combout  = (\RIFID|outInstruction [8]) # ((!\RIFID|outInstruction [7] & \RIFID|outInstruction [6]))

	.dataa(\RIFID|outInstruction [8]),
	.datab(vcc),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~35 .lut_mask = 16'hAFAA;
defparam \ALU_Input1[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \ALU_Input1[3]~55 (
// Equation(s):
// \ALU_Input1[3]~55_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[3]~54_combout ) # (!\ALU_Input1[12]~35_combout )))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G3|P5~0_combout  & ((\ALU_Input1[12]~35_combout ))))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\FileRegister|G2|G3|P5~0_combout ),
	.datac(\ALU_Input1[3]~54_combout ),
	.datad(\ALU_Input1[12]~35_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3]~55 .lut_mask = 16'hB1AA;
defparam \ALU_Input1[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \ALU_Input1[3]~56 (
// Equation(s):
// \ALU_Input1[3]~56_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[3]~55_combout  & (!\FileRegister|G4|G3|P5~0_combout )) # (!\ALU_Input1[3]~55_combout  & ((!\FileRegister|G3|G3|P5~0_combout ))))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[3]~55_combout ))))

	.dataa(\FileRegister|G4|G3|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G3|G3|P5~0_combout ),
	.datad(\ALU_Input1[3]~55_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3]~56 .lut_mask = 16'h770C;
defparam \ALU_Input1[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \ALU_Input1[3] (
// Equation(s):
// ALU_Input1[3] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[3]~57_combout  & (\RMEMWB|writeData [3])) # (!\ALU_Input1[3]~57_combout  & ((\ALU_Input1[3]~56_combout ))))) # (!\ALU_Input1[12]~40_combout  & (\ALU_Input1[3]~57_combout ))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\ALU_Input1[3]~57_combout ),
	.datac(\RMEMWB|writeData [3]),
	.datad(\ALU_Input1[3]~56_combout ),
	.cin(gnd),
	.combout(ALU_Input1[3]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[3] .lut_mask = 16'hE6C4;
defparam \ALU_Input1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \ALU|V0|V3|V4|out1~0 (
// Equation(s):
// \ALU|V0|V3|V4|out1~0_combout  = (\ALU|G0|Add0~8_combout  & ALU_Input1[3])

	.dataa(\ALU|G0|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(ALU_Input1[3]),
	.cin(gnd),
	.combout(\ALU|V0|V3|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V3|V4|out1~0 .lut_mask = 16'hAA00;
defparam \ALU|V0|V3|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \ALU|V0|V4|V0|out1 (
// Equation(s):
// \ALU|V0|V4|V0|out1~combout  = ALU_Input1[4] $ (\ALU|G0|Add0~10_combout  $ (((\ALU|V0|V3|V4|out1~2_combout ) # (\ALU|V0|V3|V4|out1~0_combout ))))

	.dataa(ALU_Input1[4]),
	.datab(\ALU|V0|V3|V4|out1~2_combout ),
	.datac(\ALU|G0|Add0~10_combout ),
	.datad(\ALU|V0|V3|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V4|V0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V4|V0|out1 .lut_mask = 16'hA596;
defparam \ALU|V0|V4|V0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \ALU|V5|Mux11~2 (
// Equation(s):
// \ALU|V5|Mux11~2_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & ((\REXMEM|Result_EXMEM[3]~0_combout  & (!\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~0_combout  & ((\ALU|V0|V4|V0|out1~combout ))))) # (!\REXMEM|Result_EXMEM[3]~1_combout  & 
// (\REXMEM|Result_EXMEM[3]~0_combout ))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(\ALU|V5|Mux15~12_combout ),
	.datad(\ALU|V0|V4|V0|out1~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux11~2 .lut_mask = 16'h6E4C;
defparam \ALU|V5|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \ALU|V5|Mux11~3 (
// Equation(s):
// \ALU|V5|Mux11~3_combout  = (ALU_Input1[4] & ((\ALU|V5|Mux11~2_combout ) # ((ALU_Input2[4] & !\REXMEM|Result_EXMEM[3]~1_combout )))) # (!ALU_Input1[4] & (\ALU|V5|Mux11~2_combout  & ((ALU_Input2[4]) # (\REXMEM|Result_EXMEM[3]~1_combout ))))

	.dataa(ALU_Input1[4]),
	.datab(ALU_Input2[4]),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V5|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux11~3 .lut_mask = 16'hFE08;
defparam \ALU|V5|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \ALU|V5|Mux11~4 (
// Equation(s):
// \ALU|V5|Mux11~4_combout  = (\ALU|V5|Mux11~3_combout  & ((!\RIFID|outInstruction [15]) # (!\clock~combout )))

	.dataa(\clock~combout ),
	.datab(\ALU|V5|Mux11~3_combout ),
	.datac(vcc),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\ALU|V5|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux11~4 .lut_mask = 16'h44CC;
defparam \ALU|V5|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N5
cycloneii_lcell_ff \REXMEM|Result_EXMEM[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [4]));

// Location: LCCOMB_X12_Y21_N24
cycloneii_lcell_comb \MEM_WB_Out[4]~8 (
// Equation(s):
// \MEM_WB_Out[4]~8_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [4])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [4])))))

	.dataa(\keyData~combout [4]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [4]),
	.datad(\REXMEM|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[4]~8 .lut_mask = 16'h2230;
defparam \MEM_WB_Out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneii_lcell_comb \MEM_WB_Out[4]~9 (
// Equation(s):
// \MEM_WB_Out[4]~9_combout  = (\MEM_WB_Out[4]~8_combout ) # ((\fromData~combout [4] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [4]),
	.datab(vcc),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\MEM_WB_Out[4]~8_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[4]~9 .lut_mask = 16'hFFA0;
defparam \MEM_WB_Out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N27
cycloneii_lcell_ff \RMEMWB|writeData[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Out[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [4]));

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \FileRegister|G4|G4|P2~0 (
// Equation(s):
// \FileRegister|G4|G4|P2~0_combout  = (!\FileRegister|G4|G4|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G4|G4|P1~0_combout ),
	.datab(\FileRegister|G4|G4|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G4|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G4|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G4|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \FileRegister|G4|G4|P5~0 (
// Equation(s):
// \FileRegister|G4|G4|P5~0_combout  = (\FileRegister|G4|G4|P5~0_combout  & !\FileRegister|G4|G4|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G4|P5~0_combout ),
	.datad(\FileRegister|G4|G4|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G4|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \FileRegister|G3|G4|P1~0 (
// Equation(s):
// \FileRegister|G3|G4|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G4|P1~0_combout ) # ((!\FileRegister|G3|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G3|G4|P2~0_combout ),
	.datab(\FileRegister|G3|G4|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G3|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G4|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G3|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \FileRegister|G3|G4|P2~0 (
// Equation(s):
// \FileRegister|G3|G4|P2~0_combout  = (!\FileRegister|G3|G4|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G3|G4|P2~0_combout ),
	.datab(\FileRegister|G3|G4|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G3|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G4|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G3|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \FileRegister|G3|G4|P5~0 (
// Equation(s):
// \FileRegister|G3|G4|P5~0_combout  = (\FileRegister|G3|G4|P5~0_combout  & !\FileRegister|G3|G4|P2~0_combout )

	.dataa(\FileRegister|G3|G4|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G3|G4|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G4|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G3|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[4]~26 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[4]~26_combout  = (\RIDEX|R2Reg_IDEX[4]~25_combout  & (((!\FileRegister|G4|G4|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[4]~25_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// ((!\FileRegister|G3|G4|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[4]~25_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G4|G4|P5~0_combout ),
	.datad(\FileRegister|G3|G4|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[4]~26 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[4]~27 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[4]~27_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[4]~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIDEX|R2Reg_IDEX[4]~26_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[4]~27 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \ALU_Input2[4] (
// Equation(s):
// ALU_Input2[4] = (\ALU_Input2[4]~8_combout  & (((\RMEMWB|writeData [4])) # (!\ALU_Input2[12]~1_combout ))) # (!\ALU_Input2[4]~8_combout  & (\ALU_Input2[12]~1_combout  & (\RIDEX|R2Reg_IDEX[4]~27_combout )))

	.dataa(\ALU_Input2[4]~8_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RIDEX|R2Reg_IDEX[4]~27_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(ALU_Input2[4]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[4] .lut_mask = 16'hEA62;
defparam \ALU_Input2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \ALU|G0|Add0~10 (
// Equation(s):
// \ALU|G0|Add0~10_combout  = (\ALU|G0|Add0~9  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[4])))) # (!\ALU|G0|Add0~9  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[4] $ (VCC))))
// \ALU|G0|Add0~11  = CARRY((!\ALU|G0|Add0~9  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[4]))))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~9 ),
	.combout(\ALU|G0|Add0~10_combout ),
	.cout(\ALU|G0|Add0~11 ));
// synopsys translate_off
defparam \ALU|G0|Add0~10 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \ALU|V0|V4|V4|out1~0 (
// Equation(s):
// \ALU|V0|V4|V4|out1~0_combout  = (ALU_Input1[4] & ((\ALU|V0|V3|V4|out1~2_combout ) # ((\ALU|G0|Add0~10_combout ) # (\ALU|V0|V3|V4|out1~0_combout )))) # (!ALU_Input1[4] & (\ALU|G0|Add0~10_combout  & ((\ALU|V0|V3|V4|out1~2_combout ) # 
// (\ALU|V0|V3|V4|out1~0_combout ))))

	.dataa(ALU_Input1[4]),
	.datab(\ALU|V0|V3|V4|out1~2_combout ),
	.datac(\ALU|G0|Add0~10_combout ),
	.datad(\ALU|V0|V3|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V4|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V4|V4|out1~0 .lut_mask = 16'hFAE8;
defparam \ALU|V0|V4|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneii_lcell_comb \RMEMWB|writeData[6]~feeder (
// Equation(s):
// \RMEMWB|writeData[6]~feeder_combout  = \MEM_WB_Out[6]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_WB_Out[6]~31_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RMEMWB|writeData[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|writeData[6]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|writeData[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N1
cycloneii_lcell_ff \RMEMWB|writeData[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RMEMWB|writeData[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [6]));

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \RIDEX|immediate16_IDEX[4]~4 (
// Equation(s):
// \RIDEX|immediate16_IDEX[4]~4_combout  = (\clock~combout  & \RIFID|outInstruction [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIFID|outInstruction [4]),
	.cin(gnd),
	.combout(\RIDEX|immediate16_IDEX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|immediate16_IDEX[4]~4 .lut_mask = 16'hF000;
defparam \RIDEX|immediate16_IDEX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneii_lcell_comb \PCRegister|output[4]~24 (
// Equation(s):
// \PCRegister|output[4]~24_combout  = (\RIFID|outInstruction [4] & ((\RIDEX|immediate16_IDEX[3]~3_combout  & (\PCRegister|output[3]~23  & VCC)) # (!\RIDEX|immediate16_IDEX[3]~3_combout  & (!\PCRegister|output[3]~23 )))) # (!\RIFID|outInstruction [4] & 
// ((\RIDEX|immediate16_IDEX[3]~3_combout  & (!\PCRegister|output[3]~23 )) # (!\RIDEX|immediate16_IDEX[3]~3_combout  & ((\PCRegister|output[3]~23 ) # (GND)))))
// \PCRegister|output[4]~25  = CARRY((\RIFID|outInstruction [4] & (!\RIDEX|immediate16_IDEX[3]~3_combout  & !\PCRegister|output[3]~23 )) # (!\RIFID|outInstruction [4] & ((!\PCRegister|output[3]~23 ) # (!\RIDEX|immediate16_IDEX[3]~3_combout ))))

	.dataa(\RIFID|outInstruction [4]),
	.datab(\RIDEX|immediate16_IDEX[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[3]~23 ),
	.combout(\PCRegister|output[4]~24_combout ),
	.cout(\PCRegister|output[4]~25 ));
// synopsys translate_off
defparam \PCRegister|output[4]~24 .lut_mask = 16'h9617;
defparam \PCRegister|output[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneii_lcell_comb \PCRegister|output[5]~26 (
// Equation(s):
// \PCRegister|output[5]~26_combout  = ((\RIFID|outInstruction [5] $ (\RIDEX|immediate16_IDEX[4]~4_combout  $ (!\PCRegister|output[4]~25 )))) # (GND)
// \PCRegister|output[5]~27  = CARRY((\RIFID|outInstruction [5] & ((\RIDEX|immediate16_IDEX[4]~4_combout ) # (!\PCRegister|output[4]~25 ))) # (!\RIFID|outInstruction [5] & (\RIDEX|immediate16_IDEX[4]~4_combout  & !\PCRegister|output[4]~25 )))

	.dataa(\RIFID|outInstruction [5]),
	.datab(\RIDEX|immediate16_IDEX[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[4]~25 ),
	.combout(\PCRegister|output[5]~26_combout ),
	.cout(\PCRegister|output[5]~27 ));
// synopsys translate_off
defparam \PCRegister|output[5]~26 .lut_mask = 16'h698E;
defparam \PCRegister|output[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneii_lcell_comb \PCRegister|output[6]~28 (
// Equation(s):
// \PCRegister|output[6]~28_combout  = (\RIFID|outInstruction [6] & ((\RIDEX|immediate16_IDEX[15]~5_combout  & (\PCRegister|output[5]~27  & VCC)) # (!\RIDEX|immediate16_IDEX[15]~5_combout  & (!\PCRegister|output[5]~27 )))) # (!\RIFID|outInstruction [6] & 
// ((\RIDEX|immediate16_IDEX[15]~5_combout  & (!\PCRegister|output[5]~27 )) # (!\RIDEX|immediate16_IDEX[15]~5_combout  & ((\PCRegister|output[5]~27 ) # (GND)))))
// \PCRegister|output[6]~29  = CARRY((\RIFID|outInstruction [6] & (!\RIDEX|immediate16_IDEX[15]~5_combout  & !\PCRegister|output[5]~27 )) # (!\RIFID|outInstruction [6] & ((!\PCRegister|output[5]~27 ) # (!\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\RIFID|outInstruction [6]),
	.datab(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[5]~27 ),
	.combout(\PCRegister|output[6]~28_combout ),
	.cout(\PCRegister|output[6]~29 ));
// synopsys translate_off
defparam \PCRegister|output[6]~28 .lut_mask = 16'h9617;
defparam \PCRegister|output[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneii_lcell_comb \PCRegister|output[6]~feeder (
// Equation(s):
// \PCRegister|output[6]~feeder_combout  = \PCRegister|output[6]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output[6]~28_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[6]~feeder .lut_mask = 16'hFF00;
defparam \PCRegister|output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneii_lcell_comb \JRSelect|Mux9~0 (
// Equation(s):
// \JRSelect|Mux9~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & (\RIDEX|immediate16_IDEX[15]~5_combout )) # (!\comb~2_combout  & ((\RIFID|outPC [6]))))) # (!\Hazard|JRopcode[0]~0_combout  & (\RIDEX|immediate16_IDEX[15]~5_combout ))

	.dataa(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datab(\RIFID|outPC [6]),
	.datac(\Hazard|JRopcode[0]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux9~0 .lut_mask = 16'hAACA;
defparam \JRSelect|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N21
cycloneii_lcell_ff \PCRegister|output[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[6]~feeder_combout ),
	.sdata(\JRSelect|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [6]));

// Location: LCCOMB_X17_Y17_N24
cycloneii_lcell_comb \PCRegister|output[4]~feeder (
// Equation(s):
// \PCRegister|output[4]~feeder_combout  = \PCRegister|output[4]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output[4]~24_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[4]~feeder .lut_mask = 16'hFF00;
defparam \PCRegister|output[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneii_lcell_comb \JRSelect|Mux11~0 (
// Equation(s):
// \JRSelect|Mux11~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[4]~4_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [4])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[4]~4_combout ))))

	.dataa(\RIFID|outPC [4]),
	.datab(\RIDEX|immediate16_IDEX[4]~4_combout ),
	.datac(\Hazard|JRopcode[0]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux11~0 .lut_mask = 16'hCCAC;
defparam \JRSelect|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N25
cycloneii_lcell_ff \PCRegister|output[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[4]~feeder_combout ),
	.sdata(\JRSelect|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [4]));

// Location: LCCOMB_X11_Y18_N10
cycloneii_lcell_comb \RIFID|Add0~8 (
// Equation(s):
// \RIFID|Add0~8_combout  = (\PCRegister|output [5] & (\RIFID|Add0~7  $ (GND))) # (!\PCRegister|output [5] & (!\RIFID|Add0~7  & VCC))
// \RIFID|Add0~9  = CARRY((\PCRegister|output [5] & !\RIFID|Add0~7 ))

	.dataa(\PCRegister|output [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~7 ),
	.combout(\RIFID|Add0~8_combout ),
	.cout(\RIFID|Add0~9 ));
// synopsys translate_off
defparam \RIFID|Add0~8 .lut_mask = 16'hA50A;
defparam \RIFID|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneii_lcell_comb \RIFID|Add0~10 (
// Equation(s):
// \RIFID|Add0~10_combout  = (\PCRegister|output [6] & (!\RIFID|Add0~9 )) # (!\PCRegister|output [6] & ((\RIFID|Add0~9 ) # (GND)))
// \RIFID|Add0~11  = CARRY((!\RIFID|Add0~9 ) # (!\PCRegister|output [6]))

	.dataa(vcc),
	.datab(\PCRegister|output [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~9 ),
	.combout(\RIFID|Add0~10_combout ),
	.cout(\RIFID|Add0~11 ));
// synopsys translate_off
defparam \RIFID|Add0~10 .lut_mask = 16'h3C3F;
defparam \RIFID|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneii_lcell_comb \RIFID|outPC[6] (
// Equation(s):
// \RIFID|outPC [6] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~10_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [6]))

	.dataa(vcc),
	.datab(\RIFID|outPC [6]),
	.datac(\RIFID|Add0~10_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [6]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[6] .lut_mask = 16'hF0CC;
defparam \RIFID|outPC[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneii_lcell_comb \ALU_Input1[6]~133 (
// Equation(s):
// \ALU_Input1[6]~133_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[6]~30_combout ) # ((\fromData~combout [6] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\MEM_WB_Out[6]~30_combout ),
	.datab(\fromData~combout [6]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6]~133 .lut_mask = 16'h00EA;
defparam \ALU_Input1[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneii_lcell_comb \ALU_Input1[6]~117 (
// Equation(s):
// \ALU_Input1[6]~117_combout  = (\ALU_Input1[12]~39_combout  & (((\ALU_Input1[12]~41_combout )))) # (!\ALU_Input1[12]~39_combout  & ((\ALU_Input1[12]~41_combout  & ((\ALU_Input1[6]~133_combout ))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [6]))))

	.dataa(\ALU_Input1[12]~39_combout ),
	.datab(\RIFID|outPC [6]),
	.datac(\ALU_Input1[12]~41_combout ),
	.datad(\ALU_Input1[6]~133_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6]~117 .lut_mask = 16'hF4A4;
defparam \ALU_Input1[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneii_lcell_comb \FileRegister|G4|G6|P2~0 (
// Equation(s):
// \FileRegister|G4|G6|P2~0_combout  = (!\FileRegister|G4|G6|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G4|G6|P1~0_combout ),
	.datab(\FileRegister|G4|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G6|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G4|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneii_lcell_comb \FileRegister|G4|G6|P5~0 (
// Equation(s):
// \FileRegister|G4|G6|P5~0_combout  = (\FileRegister|G4|G6|P5~0_combout  & !\FileRegister|G4|G6|P2~0_combout )

	.dataa(\FileRegister|G4|G6|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G4|G6|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G6|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G4|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneii_lcell_comb \FileRegister|G7|G6|P1~0 (
// Equation(s):
// \FileRegister|G7|G6|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G6|P1~0_combout ) # ((!\FileRegister|G7|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G7|G6|P2~0_combout ),
	.datab(\FileRegister|G7|G6|P1~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G6|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G7|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneii_lcell_comb \FileRegister|G7|G6|P2~0 (
// Equation(s):
// \FileRegister|G7|G6|P2~0_combout  = (!\FileRegister|G7|G6|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G7|G6|P2~0_combout ),
	.datab(\FileRegister|G7|G6|P1~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G6|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G7|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneii_lcell_comb \FileRegister|G7|G6|P5~0 (
// Equation(s):
// \FileRegister|G7|G6|P5~0_combout  = (\FileRegister|G7|G6|P5~0_combout  & !\FileRegister|G7|G6|P2~0_combout )

	.dataa(\FileRegister|G7|G6|P5~0_combout ),
	.datab(vcc),
	.datac(\FileRegister|G7|G6|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G6|P5~0 .lut_mask = 16'h0A0A;
defparam \FileRegister|G7|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneii_lcell_comb \FileRegister|G5|G6|P1~0 (
// Equation(s):
// \FileRegister|G5|G6|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G6|P1~0_combout ) # ((!\FileRegister|G5|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G5|G6|P2~0_combout ),
	.datab(\FileRegister|G5|G6|P1~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G6|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G5|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneii_lcell_comb \FileRegister|G5|G6|P2~0 (
// Equation(s):
// \FileRegister|G5|G6|P2~0_combout  = (!\FileRegister|G5|G6|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G5|G6|P2~0_combout ),
	.datab(\FileRegister|G5|G6|P1~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G6|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G5|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneii_lcell_comb \FileRegister|G5|G6|P5~0 (
// Equation(s):
// \FileRegister|G5|G6|P5~0_combout  = (\FileRegister|G5|G6|P5~0_combout  & !\FileRegister|G5|G6|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G5|G6|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G5|G6|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G6|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G5|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneii_lcell_comb \ALU_Input1[6]~113 (
// Equation(s):
// \ALU_Input1[6]~113_combout  = (\RIFID|outInstruction [6] & (((\RIFID|outInstruction [7])) # (!\FileRegister|G6|G6|P5~0_combout ))) # (!\RIFID|outInstruction [6] & (((!\FileRegister|G5|G6|P5~0_combout  & !\RIFID|outInstruction [7]))))

	.dataa(\FileRegister|G6|G6|P5~0_combout ),
	.datab(\FileRegister|G5|G6|P5~0_combout ),
	.datac(\RIFID|outInstruction [6]),
	.datad(\RIFID|outInstruction [7]),
	.cin(gnd),
	.combout(\ALU_Input1[6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6]~113 .lut_mask = 16'hF053;
defparam \ALU_Input1[6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneii_lcell_comb \ALU_Input1[6]~114 (
// Equation(s):
// \ALU_Input1[6]~114_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[6]~113_combout  & (!\FileRegister|G8|G6|P5~0_combout )) # (!\ALU_Input1[6]~113_combout  & ((!\FileRegister|G7|G6|P5~0_combout ))))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[6]~113_combout ))))

	.dataa(\FileRegister|G8|G6|P5~0_combout ),
	.datab(\RIFID|outInstruction [7]),
	.datac(\FileRegister|G7|G6|P5~0_combout ),
	.datad(\ALU_Input1[6]~113_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6]~114 .lut_mask = 16'h770C;
defparam \ALU_Input1[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneii_lcell_comb \ALU_Input1[6]~115 (
// Equation(s):
// \ALU_Input1[6]~115_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[6]~114_combout ) # (!\ALU_Input1[12]~35_combout )))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G6|P5~0_combout  & (\ALU_Input1[12]~35_combout )))

	.dataa(\FileRegister|G2|G6|P5~0_combout ),
	.datab(\ALU_Input1[12]~36_combout ),
	.datac(\ALU_Input1[12]~35_combout ),
	.datad(\ALU_Input1[6]~114_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6]~115 .lut_mask = 16'hDC1C;
defparam \ALU_Input1[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneii_lcell_comb \ALU_Input1[6]~116 (
// Equation(s):
// \ALU_Input1[6]~116_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[6]~115_combout  & ((!\FileRegister|G4|G6|P5~0_combout ))) # (!\ALU_Input1[6]~115_combout  & (!\FileRegister|G3|G6|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[6]~115_combout ))))

	.dataa(\FileRegister|G3|G6|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G4|G6|P5~0_combout ),
	.datad(\ALU_Input1[6]~115_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6]~116 .lut_mask = 16'h3F44;
defparam \ALU_Input1[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneii_lcell_comb \ALU_Input1[6] (
// Equation(s):
// ALU_Input1[6] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[6]~117_combout  & (\RMEMWB|writeData [6])) # (!\ALU_Input1[6]~117_combout  & ((\ALU_Input1[6]~116_combout ))))) # (!\ALU_Input1[12]~40_combout  & (((\ALU_Input1[6]~117_combout ))))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\RMEMWB|writeData [6]),
	.datac(\ALU_Input1[6]~117_combout ),
	.datad(\ALU_Input1[6]~116_combout ),
	.cin(gnd),
	.combout(ALU_Input1[6]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[6] .lut_mask = 16'hDAD0;
defparam \ALU_Input1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \ALU|G0|Add0~12 (
// Equation(s):
// \ALU|G0|Add0~12_combout  = (\ALU|G0|Add0~11  & (ALU_Input2[5] $ ((!\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~11  & ((ALU_Input2[5] $ (\ALU|G0|Mux15~0_combout )) # (GND)))
// \ALU|G0|Add0~13  = CARRY((ALU_Input2[5] $ (!\ALU|G0|Mux15~0_combout )) # (!\ALU|G0|Add0~11 ))

	.dataa(ALU_Input2[5]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~11 ),
	.combout(\ALU|G0|Add0~12_combout ),
	.cout(\ALU|G0|Add0~13 ));
// synopsys translate_off
defparam \ALU|G0|Add0~12 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \ALU|G0|Add0~14 (
// Equation(s):
// \ALU|G0|Add0~14_combout  = (\ALU|G0|Add0~13  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[6])))) # (!\ALU|G0|Add0~13  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[6] $ (VCC))))
// \ALU|G0|Add0~15  = CARRY((!\ALU|G0|Add0~13  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[6]))))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~13 ),
	.combout(\ALU|G0|Add0~14_combout ),
	.cout(\ALU|G0|Add0~15 ));
// synopsys translate_off
defparam \ALU|G0|Add0~14 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneii_lcell_comb \ALU|V0|V6|V0|out1~0 (
// Equation(s):
// \ALU|V0|V6|V0|out1~0_combout  = ALU_Input1[6] $ (\ALU|G0|Add0~14_combout )

	.dataa(vcc),
	.datab(ALU_Input1[6]),
	.datac(vcc),
	.datad(\ALU|G0|Add0~14_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V6|V0|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V6|V0|out1~0 .lut_mask = 16'h33CC;
defparam \ALU|V0|V6|V0|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneii_lcell_comb \RIFID|outPC[5] (
// Equation(s):
// \RIFID|outPC [5] = (GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|Add0~8_combout )) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [5])))

	.dataa(vcc),
	.datab(\RIFID|Add0~8_combout ),
	.datac(\clock~clkctrl_outclk ),
	.datad(\RIFID|outPC [5]),
	.cin(gnd),
	.combout(\RIFID|outPC [5]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[5] .lut_mask = 16'hCFC0;
defparam \RIFID|outPC[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[5]));
// synopsys translate_off
defparam \fromData[5]~I .input_async_reset = "none";
defparam \fromData[5]~I .input_power_up = "low";
defparam \fromData[5]~I .input_register_mode = "none";
defparam \fromData[5]~I .input_sync_reset = "none";
defparam \fromData[5]~I .oe_async_reset = "none";
defparam \fromData[5]~I .oe_power_up = "low";
defparam \fromData[5]~I .oe_register_mode = "none";
defparam \fromData[5]~I .oe_sync_reset = "none";
defparam \fromData[5]~I .operation_mode = "input";
defparam \fromData[5]~I .output_async_reset = "none";
defparam \fromData[5]~I .output_power_up = "low";
defparam \fromData[5]~I .output_register_mode = "none";
defparam \fromData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneii_lcell_comb \ALU_Input1[5]~123 (
// Equation(s):
// \ALU_Input1[5]~123_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[5]~10_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [5]))))

	.dataa(\MEM_WB_Out[5]~10_combout ),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\fromData~combout [5]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5]~123 .lut_mask = 16'h00EA;
defparam \ALU_Input1[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneii_lcell_comb \ALU_Input1[5]~67 (
// Equation(s):
// \ALU_Input1[5]~67_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[5]~123_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [5] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\ALU_Input1[12]~41_combout ),
	.datab(\RIFID|outPC [5]),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[5]~123_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5]~67 .lut_mask = 16'hAEA4;
defparam \ALU_Input1[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneii_lcell_comb \MEM_WB_Out[5]~11 (
// Equation(s):
// \MEM_WB_Out[5]~11_combout  = (\MEM_WB_Out[5]~10_combout ) # ((\fromData~combout [5] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\MEM_WB_Out[5]~10_combout ),
	.datab(\fromData~combout [5]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_WB_Out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[5]~11 .lut_mask = 16'hEAEA;
defparam \MEM_WB_Out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneii_lcell_comb \RMEMWB|writeData[5]~feeder (
// Equation(s):
// \RMEMWB|writeData[5]~feeder_combout  = \MEM_WB_Out[5]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Out[5]~11_combout ),
	.cin(gnd),
	.combout(\RMEMWB|writeData[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|writeData[5]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|writeData[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N21
cycloneii_lcell_ff \RMEMWB|writeData[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RMEMWB|writeData[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [5]));

// Location: LCCOMB_X14_Y17_N4
cycloneii_lcell_comb \FileRegister|G3|G5|P1~0 (
// Equation(s):
// \FileRegister|G3|G5|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G5|P1~0_combout ) # ((!\FileRegister|G3|G5|P2~0_combout  & \RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G3|G5|P2~0_combout ),
	.datab(\FileRegister|G3|G5|P1~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G5|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G3|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneii_lcell_comb \FileRegister|G3|G5|P2~0 (
// Equation(s):
// \FileRegister|G3|G5|P2~0_combout  = (!\FileRegister|G3|G5|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G3|G5|P2~0_combout ),
	.datab(\FileRegister|G3|G5|P1~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G5|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G3|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneii_lcell_comb \FileRegister|G3|G5|P5~0 (
// Equation(s):
// \FileRegister|G3|G5|P5~0_combout  = (\FileRegister|G3|G5|P5~0_combout  & !\FileRegister|G3|G5|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G5|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G5|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneii_lcell_comb \FileRegister|G2|G5|P2~0 (
// Equation(s):
// \FileRegister|G2|G5|P2~0_combout  = (!\FileRegister|G2|G5|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G2|G5|P1~0_combout ),
	.datab(\FileRegister|G2|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G5|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneii_lcell_comb \FileRegister|G2|G5|P5~0 (
// Equation(s):
// \FileRegister|G2|G5|P5~0_combout  = (\FileRegister|G2|G5|P5~0_combout  & !\FileRegister|G2|G5|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G2|G5|P5~0_combout ),
	.datad(\FileRegister|G2|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G5|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G2|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \FileRegister|G8|G5|P2~0 (
// Equation(s):
// \FileRegister|G8|G5|P2~0_combout  = (!\FileRegister|G8|G5|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G8|G5|P1~0_combout ),
	.datab(\FileRegister|G8|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G5|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G8|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \FileRegister|G8|G5|P5~0 (
// Equation(s):
// \FileRegister|G8|G5|P5~0_combout  = (\FileRegister|G8|G5|P5~0_combout  & !\FileRegister|G8|G5|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G5|P5~0_combout ),
	.datad(\FileRegister|G8|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G5|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneii_lcell_comb \FileRegister|G6|G5|P2~0 (
// Equation(s):
// \FileRegister|G6|G5|P2~0_combout  = (!\FileRegister|G6|G5|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G6|G5|P1~0_combout ),
	.datab(\FileRegister|G6|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G5|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \FileRegister|G6|G5|P5~0 (
// Equation(s):
// \FileRegister|G6|G5|P5~0_combout  = (\FileRegister|G6|G5|P5~0_combout  & !\FileRegister|G6|G5|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G6|G5|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G6|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G5|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G6|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \ALU_Input1[5]~63 (
// Equation(s):
// \ALU_Input1[5]~63_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & ((!\FileRegister|G6|G5|P5~0_combout ))) # (!\RIFID|outInstruction [6] & 
// (!\FileRegister|G5|G5|P5~0_combout ))))

	.dataa(\FileRegister|G5|G5|P5~0_combout ),
	.datab(\FileRegister|G6|G5|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5]~63 .lut_mask = 16'hF305;
defparam \ALU_Input1[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \ALU_Input1[5]~64 (
// Equation(s):
// \ALU_Input1[5]~64_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[5]~63_combout  & ((!\FileRegister|G8|G5|P5~0_combout ))) # (!\ALU_Input1[5]~63_combout  & (!\FileRegister|G7|G5|P5~0_combout )))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[5]~63_combout ))))

	.dataa(\FileRegister|G7|G5|P5~0_combout ),
	.datab(\FileRegister|G8|G5|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\ALU_Input1[5]~63_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5]~64 .lut_mask = 16'h3F50;
defparam \ALU_Input1[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \ALU_Input1[5]~65 (
// Equation(s):
// \ALU_Input1[5]~65_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[5]~64_combout ) # (!\ALU_Input1[12]~35_combout )))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G5|P5~0_combout  & (\ALU_Input1[12]~35_combout )))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\FileRegister|G2|G5|P5~0_combout ),
	.datac(\ALU_Input1[12]~35_combout ),
	.datad(\ALU_Input1[5]~64_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5]~65 .lut_mask = 16'hBA1A;
defparam \ALU_Input1[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneii_lcell_comb \ALU_Input1[5]~66 (
// Equation(s):
// \ALU_Input1[5]~66_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[5]~65_combout  & (!\FileRegister|G4|G5|P5~0_combout )) # (!\ALU_Input1[5]~65_combout  & ((!\FileRegister|G3|G5|P5~0_combout ))))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[5]~65_combout ))))

	.dataa(\FileRegister|G4|G5|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G3|G5|P5~0_combout ),
	.datad(\ALU_Input1[5]~65_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5]~66 .lut_mask = 16'h770C;
defparam \ALU_Input1[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneii_lcell_comb \ALU_Input1[5] (
// Equation(s):
// ALU_Input1[5] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[5]~67_combout  & (\RMEMWB|writeData [5])) # (!\ALU_Input1[5]~67_combout  & ((\ALU_Input1[5]~66_combout ))))) # (!\ALU_Input1[12]~40_combout  & (((\ALU_Input1[5]~67_combout ))))

	.dataa(\RMEMWB|writeData [5]),
	.datab(\ALU_Input1[12]~40_combout ),
	.datac(\ALU_Input1[5]~67_combout ),
	.datad(\ALU_Input1[5]~66_combout ),
	.cin(gnd),
	.combout(ALU_Input1[5]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[5] .lut_mask = 16'hBCB0;
defparam \ALU_Input1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneii_lcell_comb \ALU|V0|V6|V0|out1 (
// Equation(s):
// \ALU|V0|V6|V0|out1~combout  = \ALU|V0|V6|V0|out1~0_combout  $ (((\ALU|G0|Add0~12_combout  & ((\ALU|V0|V4|V4|out1~0_combout ) # (ALU_Input1[5]))) # (!\ALU|G0|Add0~12_combout  & (\ALU|V0|V4|V4|out1~0_combout  & ALU_Input1[5]))))

	.dataa(\ALU|G0|Add0~12_combout ),
	.datab(\ALU|V0|V4|V4|out1~0_combout ),
	.datac(\ALU|V0|V6|V0|out1~0_combout ),
	.datad(ALU_Input1[5]),
	.cin(gnd),
	.combout(\ALU|V0|V6|V0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V6|V0|out1 .lut_mask = 16'h1E78;
defparam \ALU|V0|V6|V0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneii_lcell_comb \ALU|V5|Mux9~2 (
// Equation(s):
// \ALU|V5|Mux9~2_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (((!\REXMEM|Result_EXMEM[3]~1_combout )) # (!\ALU|V5|Mux15~12_combout ))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V0|V6|V0|out1~combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\ALU|V5|Mux15~12_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V0|V6|V0|out1~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux9~2 .lut_mask = 16'h7A2A;
defparam \ALU|V5|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneii_lcell_comb \ALU|V5|Mux9~3 (
// Equation(s):
// \ALU|V5|Mux9~3_combout  = (ALU_Input1[6] & ((\ALU|V5|Mux9~2_combout ) # ((ALU_Input2[6] & !\REXMEM|Result_EXMEM[3]~1_combout )))) # (!ALU_Input1[6] & (\ALU|V5|Mux9~2_combout  & ((ALU_Input2[6]) # (\REXMEM|Result_EXMEM[3]~1_combout ))))

	.dataa(ALU_Input1[6]),
	.datab(ALU_Input2[6]),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V5|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux9~3 .lut_mask = 16'hFE08;
defparam \ALU|V5|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneii_lcell_comb \ALU|V5|Mux9~4 (
// Equation(s):
// \ALU|V5|Mux9~4_combout  = (\ALU|V5|Mux9~3_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15])))

	.dataa(\RIFID|outInstruction [15]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\ALU|V5|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux9~4 .lut_mask = 16'h5F00;
defparam \ALU|V5|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N15
cycloneii_lcell_ff \REXMEM|Result_EXMEM[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux9~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [6]));

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \keyData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\keyData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyData[6]));
// synopsys translate_off
defparam \keyData[6]~I .input_async_reset = "none";
defparam \keyData[6]~I .input_power_up = "low";
defparam \keyData[6]~I .input_register_mode = "none";
defparam \keyData[6]~I .input_sync_reset = "none";
defparam \keyData[6]~I .oe_async_reset = "none";
defparam \keyData[6]~I .oe_power_up = "low";
defparam \keyData[6]~I .oe_register_mode = "none";
defparam \keyData[6]~I .oe_sync_reset = "none";
defparam \keyData[6]~I .operation_mode = "input";
defparam \keyData[6]~I .output_async_reset = "none";
defparam \keyData[6]~I .output_power_up = "low";
defparam \keyData[6]~I .output_register_mode = "none";
defparam \keyData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneii_lcell_comb \MEM_WB_Out[6]~30 (
// Equation(s):
// \MEM_WB_Out[6]~30_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & ((\keyData~combout [6]))) # (!\REXMEM|ReadDigit_EXMEM~regout  & (\REXMEM|Result_EXMEM [6]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [6]),
	.datad(\keyData~combout [6]),
	.cin(gnd),
	.combout(\MEM_WB_Out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[6]~30 .lut_mask = 16'h5410;
defparam \MEM_WB_Out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneii_lcell_comb \MEM_WB_Out[6]~31 (
// Equation(s):
// \MEM_WB_Out[6]~31_combout  = (\MEM_WB_Out[6]~30_combout ) # ((\fromData~combout [6] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [6]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\MEM_WB_Out[6]~30_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[6]~31 .lut_mask = 16'hFFC0;
defparam \MEM_WB_Out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneii_lcell_comb \ALU_Input2[6]~10 (
// Equation(s):
// \ALU_Input2[6]~10_combout  = (\ALU_Input2[12]~1_combout  & (\ALU_Input2[12]~3_combout )) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[6]~31_combout ))))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\MEM_WB_Out[6]~31_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[6]~10 .lut_mask = 16'hDC98;
defparam \ALU_Input2[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \FileRegister|G2|G6|P1~0 (
// Equation(s):
// \FileRegister|G2|G6|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G6|P1~0_combout ) # ((!\FileRegister|G2|G6|P2~0_combout  & \RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G2|G6|P2~0_combout ),
	.datab(\FileRegister|G2|G6|P1~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G6|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G6|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G2|G6|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \FileRegister|G2|G6|P2~0 (
// Equation(s):
// \FileRegister|G2|G6|P2~0_combout  = (!\FileRegister|G2|G6|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G2|G6|P2~0_combout ),
	.datab(\FileRegister|G2|G6|P1~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G6|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G2|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \FileRegister|G2|G6|P5~0 (
// Equation(s):
// \FileRegister|G2|G6|P5~0_combout  = (\FileRegister|G2|G6|P5~0_combout  & !\FileRegister|G2|G6|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G2|G6|P5~0_combout ),
	.datad(\FileRegister|G2|G6|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G6|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G2|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[6]~35 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[6]~35_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[6]~34_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((!\FileRegister|G2|G6|P5~0_combout  & \RIDEX|R2Reg_IDEX[1]~3_combout 
// ))))

	.dataa(\RIDEX|R2Reg_IDEX[6]~34_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datac(\FileRegister|G2|G6|P5~0_combout ),
	.datad(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[6]~35 .lut_mask = 16'h8BCC;
defparam \RIDEX|R2Reg_IDEX[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneii_lcell_comb \FileRegister|G3|G6|P2~0 (
// Equation(s):
// \FileRegister|G3|G6|P2~0_combout  = (!\FileRegister|G3|G6|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G3|G6|P1~0_combout ),
	.datab(\FileRegister|G3|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G6|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G3|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneii_lcell_comb \FileRegister|G3|G6|P5~0 (
// Equation(s):
// \FileRegister|G3|G6|P5~0_combout  = (\FileRegister|G3|G6|P5~0_combout  & !\FileRegister|G3|G6|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G3|G6|P5~0_combout ),
	.datad(\FileRegister|G3|G6|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G6|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G3|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[6]~36 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[6]~36_combout  = (\RIDEX|R2Reg_IDEX[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[6]~35_combout  & ((!\FileRegister|G4|G6|P5~0_combout ))) # (!\RIDEX|R2Reg_IDEX[6]~35_combout  & (!\FileRegister|G3|G6|P5~0_combout )))) # 
// (!\RIDEX|R2Reg_IDEX[1]~0_combout  & (\RIDEX|R2Reg_IDEX[6]~35_combout ))

	.dataa(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datab(\RIDEX|R2Reg_IDEX[6]~35_combout ),
	.datac(\FileRegister|G3|G6|P5~0_combout ),
	.datad(\FileRegister|G4|G6|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[6]~36 .lut_mask = 16'h46CE;
defparam \RIDEX|R2Reg_IDEX[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[6]~37 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[6]~37_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[6]~36_combout )

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RIDEX|R2Reg_IDEX[6]~36_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[6]~37 .lut_mask = 16'hAA00;
defparam \RIDEX|R2Reg_IDEX[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneii_lcell_comb \ALU_Input2[6] (
// Equation(s):
// ALU_Input2[6] = (\ALU_Input2[12]~1_combout  & ((\ALU_Input2[6]~10_combout  & ((\RMEMWB|writeData [6]))) # (!\ALU_Input2[6]~10_combout  & (\RIDEX|R2Reg_IDEX[6]~37_combout )))) # (!\ALU_Input2[12]~1_combout  & (\ALU_Input2[6]~10_combout ))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[6]~10_combout ),
	.datac(\RIDEX|R2Reg_IDEX[6]~37_combout ),
	.datad(\RMEMWB|writeData [6]),
	.cin(gnd),
	.combout(ALU_Input2[6]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[6] .lut_mask = 16'hEC64;
defparam \ALU_Input2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \ALU|G0|Add0~16 (
// Equation(s):
// \ALU|G0|Add0~16_combout  = (\ALU|G0|Add0~15  & (ALU_Input2[7] $ ((!\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~15  & ((ALU_Input2[7] $ (\ALU|G0|Mux15~0_combout )) # (GND)))
// \ALU|G0|Add0~17  = CARRY((ALU_Input2[7] $ (!\ALU|G0|Mux15~0_combout )) # (!\ALU|G0|Add0~15 ))

	.dataa(ALU_Input2[7]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~15 ),
	.combout(\ALU|G0|Add0~16_combout ),
	.cout(\ALU|G0|Add0~17 ));
// synopsys translate_off
defparam \ALU|G0|Add0~16 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \ALU|G0|Add0~18 (
// Equation(s):
// \ALU|G0|Add0~18_combout  = (\ALU|G0|Add0~17  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[8])))) # (!\ALU|G0|Add0~17  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[8] $ (VCC))))
// \ALU|G0|Add0~19  = CARRY((!\ALU|G0|Add0~17  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[8]))))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~17 ),
	.combout(\ALU|G0|Add0~18_combout ),
	.cout(\ALU|G0|Add0~19 ));
// synopsys translate_off
defparam \ALU|G0|Add0~18 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \ALU|G0|Add0~20 (
// Equation(s):
// \ALU|G0|Add0~20_combout  = (\ALU|G0|Add0~19  & (ALU_Input2[9] $ ((!\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~19  & ((ALU_Input2[9] $ (\ALU|G0|Mux15~0_combout )) # (GND)))
// \ALU|G0|Add0~21  = CARRY((ALU_Input2[9] $ (!\ALU|G0|Mux15~0_combout )) # (!\ALU|G0|Add0~19 ))

	.dataa(ALU_Input2[9]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~19 ),
	.combout(\ALU|G0|Add0~20_combout ),
	.cout(\ALU|G0|Add0~21 ));
// synopsys translate_off
defparam \ALU|G0|Add0~20 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \ALU|G0|Add0~22 (
// Equation(s):
// \ALU|G0|Add0~22_combout  = (\ALU|G0|Add0~21  & ((ALU_Input2[10] $ (\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~21  & (ALU_Input2[10] $ (\ALU|G0|Mux15~0_combout  $ (VCC))))
// \ALU|G0|Add0~23  = CARRY((!\ALU|G0|Add0~21  & (ALU_Input2[10] $ (\ALU|G0|Mux15~0_combout ))))

	.dataa(ALU_Input2[10]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~21 ),
	.combout(\ALU|G0|Add0~22_combout ),
	.cout(\ALU|G0|Add0~23 ));
// synopsys translate_off
defparam \ALU|G0|Add0~22 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \ALU|G0|Add0~24 (
// Equation(s):
// \ALU|G0|Add0~24_combout  = (\ALU|G0|Add0~23  & (ALU_Input2[11] $ ((!\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~23  & ((ALU_Input2[11] $ (\ALU|G0|Mux15~0_combout )) # (GND)))
// \ALU|G0|Add0~25  = CARRY((ALU_Input2[11] $ (!\ALU|G0|Mux15~0_combout )) # (!\ALU|G0|Add0~23 ))

	.dataa(ALU_Input2[11]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~23 ),
	.combout(\ALU|G0|Add0~24_combout ),
	.cout(\ALU|G0|Add0~25 ));
// synopsys translate_off
defparam \ALU|G0|Add0~24 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \ALU|G0|Add0~26 (
// Equation(s):
// \ALU|G0|Add0~26_combout  = (\ALU|G0|Add0~25  & ((ALU_Input2[12] $ (\ALU|G0|Mux15~0_combout )))) # (!\ALU|G0|Add0~25  & (ALU_Input2[12] $ (\ALU|G0|Mux15~0_combout  $ (VCC))))
// \ALU|G0|Add0~27  = CARRY((!\ALU|G0|Add0~25  & (ALU_Input2[12] $ (\ALU|G0|Mux15~0_combout ))))

	.dataa(ALU_Input2[12]),
	.datab(\ALU|G0|Mux15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~25 ),
	.combout(\ALU|G0|Add0~26_combout ),
	.cout(\ALU|G0|Add0~27 ));
// synopsys translate_off
defparam \ALU|G0|Add0~26 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \ALU|G0|Add0~28 (
// Equation(s):
// \ALU|G0|Add0~28_combout  = (\ALU|G0|Add0~27  & (\ALU|G0|Mux15~0_combout  $ ((!ALU_Input2[13])))) # (!\ALU|G0|Add0~27  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[13])) # (GND)))
// \ALU|G0|Add0~29  = CARRY((\ALU|G0|Mux15~0_combout  $ (!ALU_Input2[13])) # (!\ALU|G0|Add0~27 ))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~27 ),
	.combout(\ALU|G0|Add0~28_combout ),
	.cout(\ALU|G0|Add0~29 ));
// synopsys translate_off
defparam \ALU|G0|Add0~28 .lut_mask = 16'h969F;
defparam \ALU|G0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \ALU|G0|Add0~30 (
// Equation(s):
// \ALU|G0|Add0~30_combout  = (\ALU|G0|Add0~29  & ((\ALU|G0|Mux15~0_combout  $ (ALU_Input2[14])))) # (!\ALU|G0|Add0~29  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[14] $ (VCC))))
// \ALU|G0|Add0~31  = CARRY((!\ALU|G0|Add0~29  & (\ALU|G0|Mux15~0_combout  $ (ALU_Input2[14]))))

	.dataa(\ALU|G0|Mux15~0_combout ),
	.datab(ALU_Input2[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|G0|Add0~29 ),
	.combout(\ALU|G0|Add0~30_combout ),
	.cout(\ALU|G0|Add0~31 ));
// synopsys translate_off
defparam \ALU|G0|Add0~30 .lut_mask = 16'h6906;
defparam \ALU|G0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \ALU|V5|Mux1~0 (
// Equation(s):
// \ALU|V5|Mux1~0_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~0_combout  & ((\ALU|G0|Add0~30_combout  $ (\ALU|V0|V13|V4|out1~0_combout ))))

	.dataa(\ALU|V5|Mux15~12_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(\ALU|G0|Add0~30_combout ),
	.datad(\ALU|V0|V13|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux1~0 .lut_mask = 16'h8BB8;
defparam \ALU|V5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneii_lcell_comb \RIDEX|jumpShortAddr_IDEX[11]~2 (
// Equation(s):
// \RIDEX|jumpShortAddr_IDEX[11]~2_combout  = (\clock~combout  & \RIFID|outInstruction [11])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\RIFID|outInstruction [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\RIDEX|jumpShortAddr_IDEX[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|jumpShortAddr_IDEX[11]~2 .lut_mask = 16'hC0C0;
defparam \RIDEX|jumpShortAddr_IDEX[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cycloneii_lcell_comb \RIDEX|jumpShortAddr_IDEX[10]~1 (
// Equation(s):
// \RIDEX|jumpShortAddr_IDEX[10]~1_combout  = (\RIFID|outInstruction [10] & \clock~combout )

	.dataa(vcc),
	.datab(\RIFID|outInstruction [10]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RIDEX|jumpShortAddr_IDEX[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|jumpShortAddr_IDEX[10]~1 .lut_mask = 16'hC0C0;
defparam \RIDEX|jumpShortAddr_IDEX[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneii_lcell_comb \PCRegister|output[8]~32 (
// Equation(s):
// \PCRegister|output[8]~32_combout  = (\RIFID|outInstruction [8] & ((\RIDEX|R1AD_IDEX[1]~0_combout  & (\PCRegister|output[7]~31  & VCC)) # (!\RIDEX|R1AD_IDEX[1]~0_combout  & (!\PCRegister|output[7]~31 )))) # (!\RIFID|outInstruction [8] & 
// ((\RIDEX|R1AD_IDEX[1]~0_combout  & (!\PCRegister|output[7]~31 )) # (!\RIDEX|R1AD_IDEX[1]~0_combout  & ((\PCRegister|output[7]~31 ) # (GND)))))
// \PCRegister|output[8]~33  = CARRY((\RIFID|outInstruction [8] & (!\RIDEX|R1AD_IDEX[1]~0_combout  & !\PCRegister|output[7]~31 )) # (!\RIFID|outInstruction [8] & ((!\PCRegister|output[7]~31 ) # (!\RIDEX|R1AD_IDEX[1]~0_combout ))))

	.dataa(\RIFID|outInstruction [8]),
	.datab(\RIDEX|R1AD_IDEX[1]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[7]~31 ),
	.combout(\PCRegister|output[8]~32_combout ),
	.cout(\PCRegister|output[8]~33 ));
// synopsys translate_off
defparam \PCRegister|output[8]~32 .lut_mask = 16'h9617;
defparam \PCRegister|output[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneii_lcell_comb \PCRegister|output[9]~34 (
// Equation(s):
// \PCRegister|output[9]~34_combout  = ((\RIDEX|R1AD_IDEX[2]~1_combout  $ (\RIFID|outInstruction [9] $ (!\PCRegister|output[8]~33 )))) # (GND)
// \PCRegister|output[9]~35  = CARRY((\RIDEX|R1AD_IDEX[2]~1_combout  & ((\RIFID|outInstruction [9]) # (!\PCRegister|output[8]~33 ))) # (!\RIDEX|R1AD_IDEX[2]~1_combout  & (\RIFID|outInstruction [9] & !\PCRegister|output[8]~33 )))

	.dataa(\RIDEX|R1AD_IDEX[2]~1_combout ),
	.datab(\RIFID|outInstruction [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[8]~33 ),
	.combout(\PCRegister|output[9]~34_combout ),
	.cout(\PCRegister|output[9]~35 ));
// synopsys translate_off
defparam \PCRegister|output[9]~34 .lut_mask = 16'h698E;
defparam \PCRegister|output[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneii_lcell_comb \PCRegister|output[12]~40 (
// Equation(s):
// \PCRegister|output[12]~40_combout  = (\RIFID|outInstruction [12] & ((\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & (\PCRegister|output[11]~39  & VCC)) # (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & (!\PCRegister|output[11]~39 )))) # (!\RIFID|outInstruction 
// [12] & ((\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & (!\PCRegister|output[11]~39 )) # (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & ((\PCRegister|output[11]~39 ) # (GND)))))
// \PCRegister|output[12]~41  = CARRY((\RIFID|outInstruction [12] & (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & !\PCRegister|output[11]~39 )) # (!\RIFID|outInstruction [12] & ((!\PCRegister|output[11]~39 ) # (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout ))))

	.dataa(\RIFID|outInstruction [12]),
	.datab(\RIDEX|jumpShortAddr_IDEX[11]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[11]~39 ),
	.combout(\PCRegister|output[12]~40_combout ),
	.cout(\PCRegister|output[12]~41 ));
// synopsys translate_off
defparam \PCRegister|output[12]~40 .lut_mask = 16'h9617;
defparam \PCRegister|output[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneii_lcell_comb \PCRegister|output[13]~42 (
// Equation(s):
// \PCRegister|output[13]~42_combout  = ((\RIFID|outInstruction [13] $ (\RIDEX|jumpShortAddr_IDEX[11]~2_combout  $ (!\PCRegister|output[12]~41 )))) # (GND)
// \PCRegister|output[13]~43  = CARRY((\RIFID|outInstruction [13] & ((\RIDEX|jumpShortAddr_IDEX[11]~2_combout ) # (!\PCRegister|output[12]~41 ))) # (!\RIFID|outInstruction [13] & (\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & !\PCRegister|output[12]~41 )))

	.dataa(\RIFID|outInstruction [13]),
	.datab(\RIDEX|jumpShortAddr_IDEX[11]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[12]~41 ),
	.combout(\PCRegister|output[13]~42_combout ),
	.cout(\PCRegister|output[13]~43 ));
// synopsys translate_off
defparam \PCRegister|output[13]~42 .lut_mask = 16'h698E;
defparam \PCRegister|output[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneii_lcell_comb \PCRegister|output[14]~44 (
// Equation(s):
// \PCRegister|output[14]~44_combout  = (\RIFID|outInstruction [14] & ((\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & (\PCRegister|output[13]~43  & VCC)) # (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & (!\PCRegister|output[13]~43 )))) # (!\RIFID|outInstruction 
// [14] & ((\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & (!\PCRegister|output[13]~43 )) # (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & ((\PCRegister|output[13]~43 ) # (GND)))))
// \PCRegister|output[14]~45  = CARRY((\RIFID|outInstruction [14] & (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout  & !\PCRegister|output[13]~43 )) # (!\RIFID|outInstruction [14] & ((!\PCRegister|output[13]~43 ) # (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout ))))

	.dataa(\RIFID|outInstruction [14]),
	.datab(\RIDEX|jumpShortAddr_IDEX[11]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCRegister|output[13]~43 ),
	.combout(\PCRegister|output[14]~44_combout ),
	.cout(\PCRegister|output[14]~45 ));
// synopsys translate_off
defparam \PCRegister|output[14]~44 .lut_mask = 16'h9617;
defparam \PCRegister|output[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneii_lcell_comb \PCRegister|output[14]~feeder (
// Equation(s):
// \PCRegister|output[14]~feeder_combout  = \PCRegister|output[14]~44_combout 

	.dataa(vcc),
	.datab(\PCRegister|output[14]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[14]~feeder .lut_mask = 16'hCCCC;
defparam \PCRegister|output[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneii_lcell_comb \JRSelect|Mux1~0 (
// Equation(s):
// \JRSelect|Mux1~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & (\RIDEX|immediate16_IDEX[15]~5_combout )) # (!\comb~2_combout  & ((\RIFID|outPC [14]))))) # (!\Hazard|JRopcode[0]~0_combout  & (\RIDEX|immediate16_IDEX[15]~5_combout ))

	.dataa(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datab(\RIFID|outPC [14]),
	.datac(\Hazard|JRopcode[0]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux1~0 .lut_mask = 16'hAACA;
defparam \JRSelect|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N21
cycloneii_lcell_ff \PCRegister|output[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[14]~feeder_combout ),
	.sdata(\JRSelect|Mux1~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [14]));

// Location: LCCOMB_X15_Y21_N18
cycloneii_lcell_comb \PCRegister|output[12]~feeder (
// Equation(s):
// \PCRegister|output[12]~feeder_combout  = \PCRegister|output[12]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output[12]~40_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[12]~feeder .lut_mask = 16'hFF00;
defparam \PCRegister|output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cycloneii_lcell_comb \JRSelect|Mux3~0 (
// Equation(s):
// \JRSelect|Mux3~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [12])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\RIFID|outPC [12]),
	.datab(\Hazard|JRopcode[0]~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux3~0 .lut_mask = 16'hFB08;
defparam \JRSelect|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N19
cycloneii_lcell_ff \PCRegister|output[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[12]~feeder_combout ),
	.sdata(\JRSelect|Mux3~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [12]));

// Location: LCCOMB_X15_Y18_N4
cycloneii_lcell_comb \PCRegister|output[11]~feeder (
// Equation(s):
// \PCRegister|output[11]~feeder_combout  = \PCRegister|output[11]~38_combout 

	.dataa(\PCRegister|output[11]~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[11]~feeder .lut_mask = 16'hAAAA;
defparam \PCRegister|output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneii_lcell_comb \JRSelect|Mux4~0 (
// Equation(s):
// \JRSelect|Mux4~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [11])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\RIFID|outPC [11]),
	.datab(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datac(\Hazard|JRopcode[0]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux4~0 .lut_mask = 16'hCCAC;
defparam \JRSelect|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N5
cycloneii_lcell_ff \PCRegister|output[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[11]~feeder_combout ),
	.sdata(\JRSelect|Mux4~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [11]));

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \PCRegister|output[7]~feeder (
// Equation(s):
// \PCRegister|output[7]~feeder_combout  = \PCRegister|output[7]~30_combout 

	.dataa(\PCRegister|output[7]~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[7]~feeder .lut_mask = 16'hAAAA;
defparam \PCRegister|output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \JRSelect|Mux8~0 (
// Equation(s):
// \JRSelect|Mux8~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [7])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\RIFID|outPC [7]),
	.datab(\Hazard|JRopcode[0]~0_combout ),
	.datac(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux8~0 .lut_mask = 16'hF0B8;
defparam \JRSelect|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N17
cycloneii_lcell_ff \PCRegister|output[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[7]~feeder_combout ),
	.sdata(\JRSelect|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [7]));

// Location: LCCOMB_X11_Y18_N16
cycloneii_lcell_comb \RIFID|Add0~14 (
// Equation(s):
// \RIFID|Add0~14_combout  = (\PCRegister|output [8] & (!\RIFID|Add0~13 )) # (!\PCRegister|output [8] & ((\RIFID|Add0~13 ) # (GND)))
// \RIFID|Add0~15  = CARRY((!\RIFID|Add0~13 ) # (!\PCRegister|output [8]))

	.dataa(\PCRegister|output [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~13 ),
	.combout(\RIFID|Add0~14_combout ),
	.cout(\RIFID|Add0~15 ));
// synopsys translate_off
defparam \RIFID|Add0~14 .lut_mask = 16'h5A5F;
defparam \RIFID|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneii_lcell_comb \RIFID|Add0~18 (
// Equation(s):
// \RIFID|Add0~18_combout  = (\PCRegister|output [10] & (!\RIFID|Add0~17 )) # (!\PCRegister|output [10] & ((\RIFID|Add0~17 ) # (GND)))
// \RIFID|Add0~19  = CARRY((!\RIFID|Add0~17 ) # (!\PCRegister|output [10]))

	.dataa(\PCRegister|output [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RIFID|Add0~17 ),
	.combout(\RIFID|Add0~18_combout ),
	.cout(\RIFID|Add0~19 ));
// synopsys translate_off
defparam \RIFID|Add0~18 .lut_mask = 16'h5A5F;
defparam \RIFID|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneii_lcell_comb \RIFID|outPC[14] (
// Equation(s):
// \RIFID|outPC [14] = (GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|Add0~26_combout ))) # (!GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|outPC [14]))

	.dataa(vcc),
	.datab(\RIFID|outPC [14]),
	.datac(\RIFID|Add0~26_combout ),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [14]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[14] .lut_mask = 16'hF0CC;
defparam \RIFID|outPC[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[14]));
// synopsys translate_off
defparam \fromData[14]~I .input_async_reset = "none";
defparam \fromData[14]~I .input_power_up = "low";
defparam \fromData[14]~I .input_register_mode = "none";
defparam \fromData[14]~I .input_sync_reset = "none";
defparam \fromData[14]~I .oe_async_reset = "none";
defparam \fromData[14]~I .oe_power_up = "low";
defparam \fromData[14]~I .oe_register_mode = "none";
defparam \fromData[14]~I .oe_sync_reset = "none";
defparam \fromData[14]~I .operation_mode = "input";
defparam \fromData[14]~I .output_async_reset = "none";
defparam \fromData[14]~I .output_power_up = "low";
defparam \fromData[14]~I .output_register_mode = "none";
defparam \fromData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneii_lcell_comb \ALU_Input1[14]~125 (
// Equation(s):
// \ALU_Input1[14]~125_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[14]~14_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [14]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\MEM_WB_Out[14]~14_combout ),
	.datac(\fromData~combout [14]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[14]~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14]~125 .lut_mask = 16'h00EC;
defparam \ALU_Input1[14]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneii_lcell_comb \ALU_Input1[14]~77 (
// Equation(s):
// \ALU_Input1[14]~77_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[14]~125_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [14] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\ALU_Input1[12]~41_combout ),
	.datab(\RIFID|outPC [14]),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[14]~125_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14]~77 .lut_mask = 16'hAEA4;
defparam \ALU_Input1[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneii_lcell_comb \FileRegister|G3|G14|P1~0 (
// Equation(s):
// \FileRegister|G3|G14|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G14|P1~0_combout ) # ((!\FileRegister|G3|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G3|G14|P2~0_combout ),
	.datab(\FileRegister|G3|G14|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G3|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G14|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G3|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneii_lcell_comb \FileRegister|G3|G14|P2~0 (
// Equation(s):
// \FileRegister|G3|G14|P2~0_combout  = (!\FileRegister|G3|G14|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G3|G14|P2~0_combout ),
	.datab(\FileRegister|G3|G14|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G3|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G14|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G3|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneii_lcell_comb \FileRegister|G3|G14|P5~0 (
// Equation(s):
// \FileRegister|G3|G14|P5~0_combout  = (\FileRegister|G3|G14|P5~0_combout  & !\FileRegister|G3|G14|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G14|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G14|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \FileRegister|G8|G14|P1~0 (
// Equation(s):
// \FileRegister|G8|G14|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G14|P1~0_combout ) # ((!\FileRegister|G8|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G8|G14|P2~0_combout ),
	.datab(\FileRegister|G8|G14|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G8|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G14|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G8|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \FileRegister|G8|G14|P2~0 (
// Equation(s):
// \FileRegister|G8|G14|P2~0_combout  = (!\FileRegister|G8|G14|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G8|G14|P2~0_combout ),
	.datab(\FileRegister|G8|G14|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G8|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G14|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G8|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneii_lcell_comb \FileRegister|G8|G14|P5~0 (
// Equation(s):
// \FileRegister|G8|G14|P5~0_combout  = (\FileRegister|G8|G14|P5~0_combout  & !\FileRegister|G8|G14|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G8|G14|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G8|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G14|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G8|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \FileRegister|G7|G14|P2~0 (
// Equation(s):
// \FileRegister|G7|G14|P2~0_combout  = (!\FileRegister|G7|G14|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G7|G14|P1~0_combout ),
	.datab(\FileRegister|G7|G14|P2~0_combout ),
	.datac(\RMEMWB|writeData [14]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G14|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G7|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneii_lcell_comb \FileRegister|G7|G14|P5~0 (
// Equation(s):
// \FileRegister|G7|G14|P5~0_combout  = (\FileRegister|G7|G14|P5~0_combout  & !\FileRegister|G7|G14|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G14|P5~0_combout ),
	.datad(\FileRegister|G7|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G14|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \FileRegister|G6|G14|P1~0 (
// Equation(s):
// \FileRegister|G6|G14|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G14|P1~0_combout ) # ((!\FileRegister|G6|G14|P2~0_combout  & \RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G6|G14|P2~0_combout ),
	.datab(\FileRegister|G6|G14|P1~0_combout ),
	.datac(\RMEMWB|writeData [14]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G14|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G14|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G6|G14|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \FileRegister|G6|G14|P2~0 (
// Equation(s):
// \FileRegister|G6|G14|P2~0_combout  = (!\FileRegister|G6|G14|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G6|G14|P2~0_combout ),
	.datab(\FileRegister|G6|G14|P1~0_combout ),
	.datac(\RMEMWB|writeData [14]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G14|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G6|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneii_lcell_comb \FileRegister|G6|G14|P5~0 (
// Equation(s):
// \FileRegister|G6|G14|P5~0_combout  = (\FileRegister|G6|G14|P5~0_combout  & !\FileRegister|G6|G14|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G14|P5~0_combout ),
	.datad(\FileRegister|G6|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G14|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneii_lcell_comb \ALU_Input1[14]~73 (
// Equation(s):
// \ALU_Input1[14]~73_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & ((!\FileRegister|G6|G14|P5~0_combout ))) # (!\RIFID|outInstruction [6] & 
// (!\FileRegister|G5|G14|P5~0_combout ))))

	.dataa(\FileRegister|G5|G14|P5~0_combout ),
	.datab(\FileRegister|G6|G14|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14]~73 .lut_mask = 16'hF305;
defparam \ALU_Input1[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneii_lcell_comb \ALU_Input1[14]~74 (
// Equation(s):
// \ALU_Input1[14]~74_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[14]~73_combout  & (!\FileRegister|G8|G14|P5~0_combout )) # (!\ALU_Input1[14]~73_combout  & ((!\FileRegister|G7|G14|P5~0_combout ))))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[14]~73_combout ))))

	.dataa(\RIFID|outInstruction [7]),
	.datab(\FileRegister|G8|G14|P5~0_combout ),
	.datac(\FileRegister|G7|G14|P5~0_combout ),
	.datad(\ALU_Input1[14]~73_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14]~74 .lut_mask = 16'h770A;
defparam \ALU_Input1[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneii_lcell_comb \ALU_Input1[14]~75 (
// Equation(s):
// \ALU_Input1[14]~75_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[14]~74_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G14|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (((\ALU_Input1[12]~36_combout ))))

	.dataa(\FileRegister|G2|G14|P5~0_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\ALU_Input1[12]~36_combout ),
	.datad(\ALU_Input1[14]~74_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14]~75 .lut_mask = 16'hF434;
defparam \ALU_Input1[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneii_lcell_comb \ALU_Input1[14]~76 (
// Equation(s):
// \ALU_Input1[14]~76_combout  = (\ALU_Input1[14]~75_combout  & (((!\ALU_Input1[12]~32_combout )) # (!\FileRegister|G4|G14|P5~0_combout ))) # (!\ALU_Input1[14]~75_combout  & (((!\FileRegister|G3|G14|P5~0_combout  & \ALU_Input1[12]~32_combout ))))

	.dataa(\FileRegister|G4|G14|P5~0_combout ),
	.datab(\FileRegister|G3|G14|P5~0_combout ),
	.datac(\ALU_Input1[14]~75_combout ),
	.datad(\ALU_Input1[12]~32_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14]~76 .lut_mask = 16'h53F0;
defparam \ALU_Input1[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneii_lcell_comb \ALU_Input1[14] (
// Equation(s):
// ALU_Input1[14] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[14]~77_combout  & (\RMEMWB|writeData [14])) # (!\ALU_Input1[14]~77_combout  & ((\ALU_Input1[14]~76_combout ))))) # (!\ALU_Input1[12]~40_combout  & (((\ALU_Input1[14]~77_combout ))))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\RMEMWB|writeData [14]),
	.datac(\ALU_Input1[14]~77_combout ),
	.datad(\ALU_Input1[14]~76_combout ),
	.cin(gnd),
	.combout(ALU_Input1[14]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[14] .lut_mask = 16'hDAD0;
defparam \ALU_Input1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneii_lcell_comb \ALU|V5|Mux1~1 (
// Equation(s):
// \ALU|V5|Mux1~1_combout  = (ALU_Input1[14] & ((ALU_Input2[14]) # ((\REXMEM|Result_EXMEM[3]~1_combout ) # (\REXMEM|Result_EXMEM[3]~0_combout )))) # (!ALU_Input1[14] & (\REXMEM|Result_EXMEM[3]~0_combout  & ((ALU_Input2[14]) # 
// (\REXMEM|Result_EXMEM[3]~1_combout ))))

	.dataa(ALU_Input2[14]),
	.datab(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datac(ALU_Input1[14]),
	.datad(\REXMEM|Result_EXMEM[3]~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux1~1 .lut_mask = 16'hFEE0;
defparam \ALU|V5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneii_lcell_comb \ALU|V5|Mux1~2 (
// Equation(s):
// \ALU|V5|Mux1~2_combout  = (!\RIDEX|ALUFunc_IDEX[3]~1_combout  & (\ALU|V5|Mux1~1_combout  $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux1~0_combout )))))

	.dataa(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datac(\ALU|V5|Mux1~0_combout ),
	.datad(\ALU|V5|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux1~2 .lut_mask = 16'h1540;
defparam \ALU|V5|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N3
cycloneii_lcell_ff \REXMEM|Result_EXMEM[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [14]));

// Location: LCCOMB_X12_Y18_N20
cycloneii_lcell_comb \MEM_WB_Out[14]~14 (
// Equation(s):
// \MEM_WB_Out[14]~14_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [14])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [14])))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\keyData~combout [14]),
	.datad(\REXMEM|Result_EXMEM [14]),
	.cin(gnd),
	.combout(\MEM_WB_Out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[14]~14 .lut_mask = 16'h5140;
defparam \MEM_WB_Out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneii_lcell_comb \MEM_WB_Out[14]~15 (
// Equation(s):
// \MEM_WB_Out[14]~15_combout  = (\MEM_WB_Out[14]~14_combout ) # ((\fromData~combout [14] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\MEM_WB_Out[14]~14_combout ),
	.datac(\fromData~combout [14]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[14]~15 .lut_mask = 16'hFCCC;
defparam \MEM_WB_Out[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N31
cycloneii_lcell_ff \RMEMWB|writeData[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[14]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [14]));

// Location: LCCOMB_X14_Y16_N26
cycloneii_lcell_comb \FileRegister|G4|G14|P2~0 (
// Equation(s):
// \FileRegister|G4|G14|P2~0_combout  = (!\FileRegister|G4|G14|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G4|G14|P1~0_combout ),
	.datab(\FileRegister|G0|Mux3~2_combout ),
	.datac(\FileRegister|G4|G14|P2~0_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G4|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G14|P2~0 .lut_mask = 16'h4044;
defparam \FileRegister|G4|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneii_lcell_comb \FileRegister|G4|G14|P5~0 (
// Equation(s):
// \FileRegister|G4|G14|P5~0_combout  = (\FileRegister|G4|G14|P5~0_combout  & !\FileRegister|G4|G14|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G4|G14|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G4|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G14|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G4|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[14]~76 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[14]~76_combout  = (\RIDEX|R2Reg_IDEX[14]~75_combout  & (((!\RIDEX|R2Reg_IDEX[1]~0_combout )) # (!\FileRegister|G4|G14|P5~0_combout ))) # (!\RIDEX|R2Reg_IDEX[14]~75_combout  & (((\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// !\FileRegister|G3|G14|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[14]~75_combout ),
	.datab(\FileRegister|G4|G14|P5~0_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datad(\FileRegister|G3|G14|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[14]~76 .lut_mask = 16'h2A7A;
defparam \RIDEX|R2Reg_IDEX[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[14]~77 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[14]~77_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[14]~76_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIDEX|R2Reg_IDEX[14]~76_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[14]~77 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneii_lcell_comb \ALU_Input2[14] (
// Equation(s):
// ALU_Input2[14] = (\ALU_Input2[14]~18_combout  & (((\RMEMWB|writeData [14]) # (!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[14]~18_combout  & (\RIDEX|R2Reg_IDEX[14]~77_combout  & (\ALU_Input2[12]~1_combout )))

	.dataa(\ALU_Input2[14]~18_combout ),
	.datab(\RIDEX|R2Reg_IDEX[14]~77_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(ALU_Input2[14]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[14] .lut_mask = 16'hEA4A;
defparam \ALU_Input2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneii_lcell_comb \ALU|G0|Add0~32 (
// Equation(s):
// \ALU|G0|Add0~32_combout  = ALU_Input2[15] $ (\ALU|G0|Add0~31  $ (\ALU|G0|Mux15~0_combout ))

	.dataa(ALU_Input2[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|G0|Mux15~0_combout ),
	.cin(\ALU|G0|Add0~31 ),
	.combout(\ALU|G0|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|G0|Add0~32 .lut_mask = 16'hA55A;
defparam \ALU|G0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneii_lcell_comb \ALU|V5|Mux0~4 (
// Equation(s):
// \ALU|V5|Mux0~4_combout  = ALU_Input1[15] $ (((\REXMEM|Result_EXMEM[3]~1_combout  & (\ALU|V5|Mux0~3_combout  $ (\ALU|G0|Add0~32_combout )))))

	.dataa(\ALU|V5|Mux0~3_combout ),
	.datab(ALU_Input1[15]),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|G0|Add0~32_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux0~4 .lut_mask = 16'h9C6C;
defparam \ALU|V5|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneii_lcell_comb \ALU|V5|Mux0~5 (
// Equation(s):
// \ALU|V5|Mux0~5_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\ALU|V5|Mux0~2_combout  & (!\REXMEM|Result_EXMEM[3]~1_combout )) # (!\ALU|V5|Mux0~2_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # (\ALU|V5|Mux0~4_combout ))))) # 
// (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux0~4_combout  & ((\ALU|V5|Mux0~2_combout ) # (\REXMEM|Result_EXMEM[3]~1_combout ))))

	.dataa(\ALU|V5|Mux0~2_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V5|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux0~5 .lut_mask = 16'h7E48;
defparam \ALU|V5|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneii_lcell_comb \ALU|V5|Mux0~6 (
// Equation(s):
// \ALU|V5|Mux0~6_combout  = (\ALU|V5|Mux0~5_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15])))

	.dataa(\RIFID|outInstruction [15]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\ALU|V5|Mux0~5_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux0~6 .lut_mask = 16'h5F00;
defparam \ALU|V5|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N1
cycloneii_lcell_ff \REXMEM|Result_EXMEM[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [15]));

// Location: LCCOMB_X12_Y18_N18
cycloneii_lcell_comb \MEM_WB_Out[15]~2 (
// Equation(s):
// \MEM_WB_Out[15]~2_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [15])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [15])))))

	.dataa(\keyData~combout [15]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\REXMEM|Result_EXMEM [15]),
	.cin(gnd),
	.combout(\MEM_WB_Out[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[15]~2 .lut_mask = 16'h0B08;
defparam \MEM_WB_Out[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[15]));
// synopsys translate_off
defparam \fromData[15]~I .input_async_reset = "none";
defparam \fromData[15]~I .input_power_up = "low";
defparam \fromData[15]~I .input_register_mode = "none";
defparam \fromData[15]~I .input_sync_reset = "none";
defparam \fromData[15]~I .oe_async_reset = "none";
defparam \fromData[15]~I .oe_power_up = "low";
defparam \fromData[15]~I .oe_register_mode = "none";
defparam \fromData[15]~I .oe_sync_reset = "none";
defparam \fromData[15]~I .operation_mode = "input";
defparam \fromData[15]~I .output_async_reset = "none";
defparam \fromData[15]~I .output_power_up = "low";
defparam \fromData[15]~I .output_register_mode = "none";
defparam \fromData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneii_lcell_comb \ALU_Input1[15]~119 (
// Equation(s):
// \ALU_Input1[15]~119_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[15]~2_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [15]))))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(\MEM_WB_Out[15]~2_combout ),
	.datac(\fromData~combout [15]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[15]~119_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15]~119 .lut_mask = 16'h00EC;
defparam \ALU_Input1[15]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneii_lcell_comb \ALU_Input1[15]~47 (
// Equation(s):
// \ALU_Input1[15]~47_combout  = (\ALU_Input1[12]~39_combout  & (\ALU_Input1[12]~41_combout )) # (!\ALU_Input1[12]~39_combout  & ((\ALU_Input1[12]~41_combout  & ((\ALU_Input1[15]~119_combout ))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [15]))))

	.dataa(\ALU_Input1[12]~39_combout ),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\RIFID|outPC [15]),
	.datad(\ALU_Input1[15]~119_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15]~47 .lut_mask = 16'hDC98;
defparam \ALU_Input1[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneii_lcell_comb \MEM_WB_Out[15]~3 (
// Equation(s):
// \MEM_WB_Out[15]~3_combout  = (\MEM_WB_Out[15]~2_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [15]))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(vcc),
	.datac(\fromData~combout [15]),
	.datad(\MEM_WB_Out[15]~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[15]~3 .lut_mask = 16'hFFA0;
defparam \MEM_WB_Out[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N29
cycloneii_lcell_ff \RMEMWB|writeData[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[15]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [15]));

// Location: LCCOMB_X15_Y15_N24
cycloneii_lcell_comb \FileRegister|G3|G15|P1~0 (
// Equation(s):
// \FileRegister|G3|G15|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G15|P1~0_combout ) # ((!\FileRegister|G3|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G3|G15|P2~0_combout ),
	.datab(\FileRegister|G3|G15|P1~0_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G15|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G3|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneii_lcell_comb \FileRegister|G3|G15|P2~0 (
// Equation(s):
// \FileRegister|G3|G15|P2~0_combout  = (!\FileRegister|G3|G15|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G3|G15|P2~0_combout ),
	.datab(\FileRegister|G3|G15|P1~0_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G15|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G3|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneii_lcell_comb \FileRegister|G3|G15|P5~0 (
// Equation(s):
// \FileRegister|G3|G15|P5~0_combout  = (\FileRegister|G3|G15|P5~0_combout  & !\FileRegister|G3|G15|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G15|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G15|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G15|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneii_lcell_comb \FileRegister|G7|G15|P1~0 (
// Equation(s):
// \FileRegister|G7|G15|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G15|P1~0_combout ) # ((!\FileRegister|G7|G15|P2~0_combout  & \RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G7|G15|P2~0_combout ),
	.datab(\FileRegister|G7|G15|P1~0_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G15|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G15|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G7|G15|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneii_lcell_comb \FileRegister|G7|G15|P2~0 (
// Equation(s):
// \FileRegister|G7|G15|P2~0_combout  = (!\FileRegister|G7|G15|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G7|G15|P2~0_combout ),
	.datab(\FileRegister|G7|G15|P1~0_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G15|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G7|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneii_lcell_comb \FileRegister|G7|G15|P5~0 (
// Equation(s):
// \FileRegister|G7|G15|P5~0_combout  = (\FileRegister|G7|G15|P5~0_combout  & !\FileRegister|G7|G15|P2~0_combout )

	.dataa(\FileRegister|G7|G15|P5~0_combout ),
	.datab(vcc),
	.datac(\FileRegister|G7|G15|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G15|P5~0 .lut_mask = 16'h0A0A;
defparam \FileRegister|G7|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneii_lcell_comb \FileRegister|G6|G15|P2~0 (
// Equation(s):
// \FileRegister|G6|G15|P2~0_combout  = (!\FileRegister|G6|G15|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G6|G15|P1~0_combout ),
	.datab(\FileRegister|G6|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G6|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G15|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G6|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneii_lcell_comb \FileRegister|G6|G15|P5~0 (
// Equation(s):
// \FileRegister|G6|G15|P5~0_combout  = (\FileRegister|G6|G15|P5~0_combout  & !\FileRegister|G6|G15|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G15|P5~0_combout ),
	.datad(\FileRegister|G6|G15|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G15|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneii_lcell_comb \ALU_Input1[15]~43 (
// Equation(s):
// \ALU_Input1[15]~43_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & ((!\FileRegister|G6|G15|P5~0_combout ))) # (!\RIFID|outInstruction [6] & 
// (!\FileRegister|G5|G15|P5~0_combout ))))

	.dataa(\FileRegister|G5|G15|P5~0_combout ),
	.datab(\FileRegister|G6|G15|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15]~43 .lut_mask = 16'hF305;
defparam \ALU_Input1[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneii_lcell_comb \ALU_Input1[15]~44 (
// Equation(s):
// \ALU_Input1[15]~44_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[15]~43_combout  & (!\FileRegister|G8|G15|P5~0_combout )) # (!\ALU_Input1[15]~43_combout  & ((!\FileRegister|G7|G15|P5~0_combout ))))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[15]~43_combout ))))

	.dataa(\FileRegister|G8|G15|P5~0_combout ),
	.datab(\RIFID|outInstruction [7]),
	.datac(\FileRegister|G7|G15|P5~0_combout ),
	.datad(\ALU_Input1[15]~43_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15]~44 .lut_mask = 16'h770C;
defparam \ALU_Input1[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneii_lcell_comb \ALU_Input1[15]~45 (
// Equation(s):
// \ALU_Input1[15]~45_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[15]~44_combout ) # (!\ALU_Input1[12]~35_combout )))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G15|P5~0_combout  & (\ALU_Input1[12]~35_combout )))

	.dataa(\FileRegister|G2|G15|P5~0_combout ),
	.datab(\ALU_Input1[12]~36_combout ),
	.datac(\ALU_Input1[12]~35_combout ),
	.datad(\ALU_Input1[15]~44_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15]~45 .lut_mask = 16'hDC1C;
defparam \ALU_Input1[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneii_lcell_comb \ALU_Input1[15]~46 (
// Equation(s):
// \ALU_Input1[15]~46_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[15]~45_combout  & (!\FileRegister|G4|G15|P5~0_combout )) # (!\ALU_Input1[15]~45_combout  & ((!\FileRegister|G3|G15|P5~0_combout ))))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[15]~45_combout ))))

	.dataa(\FileRegister|G4|G15|P5~0_combout ),
	.datab(\FileRegister|G3|G15|P5~0_combout ),
	.datac(\ALU_Input1[12]~32_combout ),
	.datad(\ALU_Input1[15]~45_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15]~46 .lut_mask = 16'h5F30;
defparam \ALU_Input1[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneii_lcell_comb \ALU_Input1[15] (
// Equation(s):
// ALU_Input1[15] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[15]~47_combout  & (\RMEMWB|writeData [15])) # (!\ALU_Input1[15]~47_combout  & ((\ALU_Input1[15]~46_combout ))))) # (!\ALU_Input1[12]~40_combout  & (\ALU_Input1[15]~47_combout ))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\ALU_Input1[15]~47_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\ALU_Input1[15]~46_combout ),
	.cin(gnd),
	.combout(ALU_Input1[15]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[15] .lut_mask = 16'hE6C4;
defparam \ALU_Input1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneii_lcell_comb \ALU|V5|Mux15~12 (
// Equation(s):
// \ALU|V5|Mux15~12_combout  = ((ALU_Input1[15]) # (!\ALU|V5|Mux15~11_combout )) # (!\RIDEX|ALUFunc_IDEX[0]~0_combout )

	.dataa(vcc),
	.datab(\RIDEX|ALUFunc_IDEX[0]~0_combout ),
	.datac(\ALU|V5|Mux15~11_combout ),
	.datad(ALU_Input1[15]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~12 .lut_mask = 16'hFF3F;
defparam \ALU|V5|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneii_lcell_comb \ALU|V5|Mux2~4 (
// Equation(s):
// \ALU|V5|Mux2~4_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & (\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((ALU_Input2[13])))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(vcc),
	.datac(\ALU|V5|Mux15~12_combout ),
	.datad(ALU_Input2[13]),
	.cin(gnd),
	.combout(\ALU|V5|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux2~4 .lut_mask = 16'hF5A0;
defparam \ALU|V5|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[12]));
// synopsys translate_off
defparam \fromData[12]~I .input_async_reset = "none";
defparam \fromData[12]~I .input_power_up = "low";
defparam \fromData[12]~I .input_register_mode = "none";
defparam \fromData[12]~I .input_sync_reset = "none";
defparam \fromData[12]~I .oe_async_reset = "none";
defparam \fromData[12]~I .oe_power_up = "low";
defparam \fromData[12]~I .oe_register_mode = "none";
defparam \fromData[12]~I .oe_sync_reset = "none";
defparam \fromData[12]~I .operation_mode = "input";
defparam \fromData[12]~I .output_async_reset = "none";
defparam \fromData[12]~I .output_power_up = "low";
defparam \fromData[12]~I .output_register_mode = "none";
defparam \fromData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneii_lcell_comb \ALU_Input1[12]~120 (
// Equation(s):
// \ALU_Input1[12]~120_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[12]~4_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [12]))))

	.dataa(\MEM_WB_Out[12]~4_combout ),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\fromData~combout [12]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~120_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~120 .lut_mask = 16'h00EA;
defparam \ALU_Input1[12]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneii_lcell_comb \ALU_Input1[12]~52 (
// Equation(s):
// \ALU_Input1[12]~52_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[12]~120_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [12] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\RIFID|outPC [12]),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[12]~120_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~52 .lut_mask = 16'hCEC2;
defparam \ALU_Input1[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneii_lcell_comb \MEM_WB_Out[12]~5 (
// Equation(s):
// \MEM_WB_Out[12]~5_combout  = (\MEM_WB_Out[12]~4_combout ) # ((\fromData~combout [12] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\MEM_WB_Out[12]~4_combout ),
	.datab(vcc),
	.datac(\fromData~combout [12]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[12]~5 .lut_mask = 16'hFAAA;
defparam \MEM_WB_Out[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N7
cycloneii_lcell_ff \RMEMWB|writeData[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[12]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [12]));

// Location: LCCOMB_X19_Y22_N16
cycloneii_lcell_comb \FileRegister|G4|G12|P2~0 (
// Equation(s):
// \FileRegister|G4|G12|P2~0_combout  = (!\FileRegister|G4|G12|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G4|G12|P1~0_combout ),
	.datab(\FileRegister|G4|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~2_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G4|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G12|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G4|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \FileRegister|G4|G12|P5~0 (
// Equation(s):
// \FileRegister|G4|G12|P5~0_combout  = (\FileRegister|G4|G12|P5~0_combout  & !\FileRegister|G4|G12|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G12|P5~0_combout ),
	.datad(\FileRegister|G4|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G12|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \FileRegister|G6|G12|P2~0 (
// Equation(s):
// \FileRegister|G6|G12|P2~0_combout  = (!\FileRegister|G6|G12|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G6|G12|P1~0_combout ),
	.datab(\FileRegister|G6|G12|P2~0_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G12|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \FileRegister|G6|G12|P5~0 (
// Equation(s):
// \FileRegister|G6|G12|P5~0_combout  = (\FileRegister|G6|G12|P5~0_combout  & !\FileRegister|G6|G12|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G6|G12|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G6|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G12|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G6|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \FileRegister|G7|G12|P2~0 (
// Equation(s):
// \FileRegister|G7|G12|P2~0_combout  = (!\FileRegister|G7|G12|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G7|G12|P1~0_combout ),
	.datab(\FileRegister|G7|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G7|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G12|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G7|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \FileRegister|G7|G12|P5~0 (
// Equation(s):
// \FileRegister|G7|G12|P5~0_combout  = (\FileRegister|G7|G12|P5~0_combout  & !\FileRegister|G7|G12|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G7|G12|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G7|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G12|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G7|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \ALU_Input1[12]~48 (
// Equation(s):
// \ALU_Input1[12]~48_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6]) # (!\FileRegister|G7|G12|P5~0_combout )))) # (!\RIFID|outInstruction [7] & (!\FileRegister|G5|G12|P5~0_combout  & ((!\RIFID|outInstruction [6]))))

	.dataa(\FileRegister|G5|G12|P5~0_combout ),
	.datab(\FileRegister|G7|G12|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~48 .lut_mask = 16'hF035;
defparam \ALU_Input1[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \FileRegister|G8|G12|P2~0 (
// Equation(s):
// \FileRegister|G8|G12|P2~0_combout  = (!\FileRegister|G8|G12|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G8|G12|P1~0_combout ),
	.datab(\FileRegister|G8|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G8|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G12|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \FileRegister|G8|G12|P5~0 (
// Equation(s):
// \FileRegister|G8|G12|P5~0_combout  = (\FileRegister|G8|G12|P5~0_combout  & !\FileRegister|G8|G12|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G12|P5~0_combout ),
	.datad(\FileRegister|G8|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G12|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \ALU_Input1[12]~49 (
// Equation(s):
// \ALU_Input1[12]~49_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[12]~48_combout  & ((!\FileRegister|G8|G12|P5~0_combout ))) # (!\ALU_Input1[12]~48_combout  & (!\FileRegister|G6|G12|P5~0_combout )))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[12]~48_combout ))))

	.dataa(\RIFID|outInstruction [6]),
	.datab(\FileRegister|G6|G12|P5~0_combout ),
	.datac(\ALU_Input1[12]~48_combout ),
	.datad(\FileRegister|G8|G12|P5~0_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~49 .lut_mask = 16'h52F2;
defparam \ALU_Input1[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \ALU_Input1[12]~50 (
// Equation(s):
// \ALU_Input1[12]~50_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[12]~49_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G12|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (((\ALU_Input1[12]~36_combout ))))

	.dataa(\FileRegister|G2|G12|P5~0_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\ALU_Input1[12]~36_combout ),
	.datad(\ALU_Input1[12]~49_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~50 .lut_mask = 16'hF434;
defparam \ALU_Input1[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \ALU_Input1[12]~51 (
// Equation(s):
// \ALU_Input1[12]~51_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[12]~50_combout  & ((!\FileRegister|G4|G12|P5~0_combout ))) # (!\ALU_Input1[12]~50_combout  & (!\FileRegister|G3|G12|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[12]~50_combout ))))

	.dataa(\FileRegister|G3|G12|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G4|G12|P5~0_combout ),
	.datad(\ALU_Input1[12]~50_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12]~51 .lut_mask = 16'h3F44;
defparam \ALU_Input1[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \ALU_Input1[12] (
// Equation(s):
// ALU_Input1[12] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[12]~52_combout  & (\RMEMWB|writeData [12])) # (!\ALU_Input1[12]~52_combout  & ((\ALU_Input1[12]~51_combout ))))) # (!\ALU_Input1[12]~40_combout  & (\ALU_Input1[12]~52_combout ))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\ALU_Input1[12]~52_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\ALU_Input1[12]~51_combout ),
	.cin(gnd),
	.combout(ALU_Input1[12]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[12] .lut_mask = 16'hE6C4;
defparam \ALU_Input1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneii_lcell_comb \ALU|V5|Mux2~7 (
// Equation(s):
// \ALU|V5|Mux2~7_combout  = \ALU|G0|Add0~28_combout  $ (((\ALU|V0|V12|V4|out1~2_combout ) # ((ALU_Input1[12] & \ALU|G0|Add0~26_combout ))))

	.dataa(\ALU|V0|V12|V4|out1~2_combout ),
	.datab(ALU_Input1[12]),
	.datac(\ALU|G0|Add0~28_combout ),
	.datad(\ALU|G0|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux2~7 .lut_mask = 16'h1E5A;
defparam \ALU|V5|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneii_lcell_comb \ALU|V5|Mux2~5 (
// Equation(s):
// \ALU|V5|Mux2~5_combout  = ALU_Input1[13] $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux2~7_combout )))

	.dataa(ALU_Input1[13]),
	.datab(vcc),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V5|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux2~5 .lut_mask = 16'h5AAA;
defparam \ALU|V5|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneii_lcell_comb \ALU|V5|Mux2~6 (
// Equation(s):
// \ALU|V5|Mux2~6_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout  & (!\ALU|V5|Mux2~4_combout )) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((\ALU|V5|Mux2~4_combout ) # (\ALU|V5|Mux2~5_combout ))))) # 
// (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux2~5_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # (\ALU|V5|Mux2~4_combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\ALU|V5|Mux2~4_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datad(\ALU|V5|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux2~6 .lut_mask = 16'h7E60;
defparam \ALU|V5|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneii_lcell_comb \ALU|V5|Mux2~8 (
// Equation(s):
// \ALU|V5|Mux2~8_combout  = (\ALU|V5|Mux2~6_combout  & ((!\RIFID|outInstruction [15]) # (!\clock~combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\ALU|V5|Mux2~6_combout ),
	.datad(\RIFID|outInstruction [15]),
	.cin(gnd),
	.combout(\ALU|V5|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux2~8 .lut_mask = 16'h30F0;
defparam \ALU|V5|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N29
cycloneii_lcell_ff \REXMEM|Result_EXMEM[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux2~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [13]));

// Location: LCCOMB_X12_Y21_N12
cycloneii_lcell_comb \MEM_WB_Out[13]~24 (
// Equation(s):
// \MEM_WB_Out[13]~24_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [13])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [13])))))

	.dataa(\keyData~combout [13]),
	.datab(\REXMEM|ReadDigit_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [13]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[13]~24 .lut_mask = 16'h00B8;
defparam \MEM_WB_Out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneii_lcell_comb \MEM_WB_Out[13]~25 (
// Equation(s):
// \MEM_WB_Out[13]~25_combout  = (\MEM_WB_Out[13]~24_combout ) # ((\fromData~combout [13] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\fromData~combout [13]),
	.datab(\MEM_WB_Out[13]~24_combout ),
	.datac(vcc),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[13]~25 .lut_mask = 16'hEECC;
defparam \MEM_WB_Out[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N1
cycloneii_lcell_ff \RMEMWB|writeData[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[13]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [13]));

// Location: LCCOMB_X19_Y22_N26
cycloneii_lcell_comb \FileRegister|G4|G13|P2~0 (
// Equation(s):
// \FileRegister|G4|G13|P2~0_combout  = (!\FileRegister|G4|G13|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G4|G13|P1~0_combout ),
	.datab(\FileRegister|G4|G13|P2~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G13|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G4|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneii_lcell_comb \FileRegister|G4|G13|P5~0 (
// Equation(s):
// \FileRegister|G4|G13|P5~0_combout  = (\FileRegister|G4|G13|P5~0_combout  & !\FileRegister|G4|G13|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G13|P5~0_combout ),
	.datad(\FileRegister|G4|G13|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G13|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \FileRegister|G8|G13|P2~0 (
// Equation(s):
// \FileRegister|G8|G13|P2~0_combout  = (!\FileRegister|G8|G13|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G8|G13|P1~0_combout ),
	.datab(\FileRegister|G8|G13|P2~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G13|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G8|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \FileRegister|G8|G13|P5~0 (
// Equation(s):
// \FileRegister|G8|G13|P5~0_combout  = (\FileRegister|G8|G13|P5~0_combout  & !\FileRegister|G8|G13|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G13|P5~0_combout ),
	.datad(\FileRegister|G8|G13|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G13|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneii_lcell_comb \FileRegister|G5|G13|P1~0 (
// Equation(s):
// \FileRegister|G5|G13|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G13|P1~0_combout ) # ((!\FileRegister|G5|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G5|G13|P2~0_combout ),
	.datab(\FileRegister|G5|G13|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [13]),
	.cin(gnd),
	.combout(\FileRegister|G5|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G13|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G5|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneii_lcell_comb \FileRegister|G5|G13|P2~0 (
// Equation(s):
// \FileRegister|G5|G13|P2~0_combout  = (!\FileRegister|G5|G13|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G5|G13|P2~0_combout ),
	.datab(\FileRegister|G5|G13|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [13]),
	.cin(gnd),
	.combout(\FileRegister|G5|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G13|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G5|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneii_lcell_comb \FileRegister|G5|G13|P5~0 (
// Equation(s):
// \FileRegister|G5|G13|P5~0_combout  = (\FileRegister|G5|G13|P5~0_combout  & !\FileRegister|G5|G13|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G5|G13|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G5|G13|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G13|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G5|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \ALU_Input1[13]~98 (
// Equation(s):
// \ALU_Input1[13]~98_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])) # (!\FileRegister|G7|G13|P5~0_combout ))) # (!\RIFID|outInstruction [7] & (((!\FileRegister|G5|G13|P5~0_combout  & !\RIFID|outInstruction [6]))))

	.dataa(\FileRegister|G7|G13|P5~0_combout ),
	.datab(\RIFID|outInstruction [7]),
	.datac(\FileRegister|G5|G13|P5~0_combout ),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13]~98 .lut_mask = 16'hCC47;
defparam \ALU_Input1[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \ALU_Input1[13]~99 (
// Equation(s):
// \ALU_Input1[13]~99_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[13]~98_combout  & ((!\FileRegister|G8|G13|P5~0_combout ))) # (!\ALU_Input1[13]~98_combout  & (!\FileRegister|G6|G13|P5~0_combout )))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[13]~98_combout ))))

	.dataa(\FileRegister|G6|G13|P5~0_combout ),
	.datab(\FileRegister|G8|G13|P5~0_combout ),
	.datac(\RIFID|outInstruction [6]),
	.datad(\ALU_Input1[13]~98_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13]~99 .lut_mask = 16'h3F50;
defparam \ALU_Input1[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \ALU_Input1[13]~100 (
// Equation(s):
// \ALU_Input1[13]~100_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[13]~99_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G13|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (((\ALU_Input1[12]~36_combout ))))

	.dataa(\FileRegister|G2|G13|P5~0_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\ALU_Input1[13]~99_combout ),
	.datad(\ALU_Input1[12]~36_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13]~100 .lut_mask = 16'hF344;
defparam \ALU_Input1[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \ALU_Input1[13]~101 (
// Equation(s):
// \ALU_Input1[13]~101_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[13]~100_combout  & ((!\FileRegister|G4|G13|P5~0_combout ))) # (!\ALU_Input1[13]~100_combout  & (!\FileRegister|G3|G13|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[13]~100_combout ))))

	.dataa(\FileRegister|G3|G13|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G4|G13|P5~0_combout ),
	.datad(\ALU_Input1[13]~100_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13]~101 .lut_mask = 16'h3F44;
defparam \ALU_Input1[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \ALU_Input1[13] (
// Equation(s):
// ALU_Input1[13] = (\ALU_Input1[13]~102_combout  & (((\RMEMWB|writeData [13])) # (!\ALU_Input1[12]~40_combout ))) # (!\ALU_Input1[13]~102_combout  & (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[13]~101_combout ))))

	.dataa(\ALU_Input1[13]~102_combout ),
	.datab(\ALU_Input1[12]~40_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\ALU_Input1[13]~101_combout ),
	.cin(gnd),
	.combout(ALU_Input1[13]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[13] .lut_mask = 16'hE6A2;
defparam \ALU_Input1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneii_lcell_comb \ALU|V0|V12|V4|out1~0 (
// Equation(s):
// \ALU|V0|V12|V4|out1~0_combout  = (\ALU|G0|Add0~26_combout  & ALU_Input1[12])

	.dataa(\ALU|G0|Add0~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(ALU_Input1[12]),
	.cin(gnd),
	.combout(\ALU|V0|V12|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V12|V4|out1~0 .lut_mask = 16'hAA00;
defparam \ALU|V0|V12|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneii_lcell_comb \ALU|V0|V13|V4|out1~0 (
// Equation(s):
// \ALU|V0|V13|V4|out1~0_combout  = (ALU_Input1[13] & ((\ALU|V0|V12|V4|out1~2_combout ) # ((\ALU|V0|V12|V4|out1~0_combout ) # (\ALU|G0|Add0~28_combout )))) # (!ALU_Input1[13] & (\ALU|G0|Add0~28_combout  & ((\ALU|V0|V12|V4|out1~2_combout ) # 
// (\ALU|V0|V12|V4|out1~0_combout ))))

	.dataa(\ALU|V0|V12|V4|out1~2_combout ),
	.datab(ALU_Input1[13]),
	.datac(\ALU|V0|V12|V4|out1~0_combout ),
	.datad(\ALU|G0|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V13|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V13|V4|out1~0 .lut_mask = 16'hFEC8;
defparam \ALU|V0|V13|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
cycloneii_lcell_comb \ALU|V0|Overflow|out1~3 (
// Equation(s):
// \ALU|V0|Overflow|out1~3_combout  = (ALU_Input1[15] & \ALU|G0|Add0~32_combout )

	.dataa(ALU_Input1[15]),
	.datab(vcc),
	.datac(\ALU|G0|Add0~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|V0|Overflow|out1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|Overflow|out1~3 .lut_mask = 16'hA0A0;
defparam \ALU|V0|Overflow|out1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cycloneii_lcell_comb \ALU|V0|Overflow|out1~4 (
// Equation(s):
// \ALU|V0|Overflow|out1~4_combout  = (\ALU|V0|Overflow|out1~3_combout  & ((ALU_Input1[14] & (!\ALU|V0|V13|V4|out1~0_combout  & !\ALU|G0|Add0~30_combout )) # (!ALU_Input1[14] & ((!\ALU|G0|Add0~30_combout ) # (!\ALU|V0|V13|V4|out1~0_combout )))))

	.dataa(ALU_Input1[14]),
	.datab(\ALU|V0|V13|V4|out1~0_combout ),
	.datac(\ALU|V0|Overflow|out1~3_combout ),
	.datad(\ALU|G0|Add0~30_combout ),
	.cin(gnd),
	.combout(\ALU|V0|Overflow|out1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|Overflow|out1~4 .lut_mask = 16'h1070;
defparam \ALU|V0|Overflow|out1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cycloneii_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\comb~1_combout  & (\RIDEX|isPrintDigit_IDEX~0_combout  & ((\ALU|V0|Overflow|out1~2_combout ) # (\ALU|V0|Overflow|out1~4_combout ))))

	.dataa(\ALU|V0|Overflow|out1~2_combout ),
	.datab(\comb~1_combout ),
	.datac(\RIDEX|isPrintDigit_IDEX~0_combout ),
	.datad(\ALU|V0|Overflow|out1~4_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hC080;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneii_lcell_comb \PCRegister|output[0]~16 (
// Equation(s):
// \PCRegister|output[0]~16_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & (\RIDEX|immediate16_IDEX[0]~0_combout )) # (!\comb~2_combout  & ((\RIFID|outPC [0]))))) # (!\Hazard|JRopcode[0]~0_combout  & (\RIDEX|immediate16_IDEX[0]~0_combout 
// ))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\RIDEX|immediate16_IDEX[0]~0_combout ),
	.datac(\RIFID|outPC [0]),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[0]~16 .lut_mask = 16'hCCE4;
defparam \PCRegister|output[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneii_lcell_comb \PCRegister|output[0]~15 (
// Equation(s):
// \PCRegister|output[0]~15_combout  = (\Trap|Equal0~0_combout  & (!\Hazard|JRopcode[0]~0_combout  & (\RIFID|outInstruction [0]))) # (!\Trap|Equal0~0_combout  & (((\PCRegister|output [0]))))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\Trap|Equal0~0_combout ),
	.datac(\RIFID|outInstruction [0]),
	.datad(\PCRegister|output [0]),
	.cin(gnd),
	.combout(\PCRegister|output[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[0]~15 .lut_mask = 16'h7340;
defparam \PCRegister|output[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneii_lcell_comb \PCRegister|output[0]~17 (
// Equation(s):
// \PCRegister|output[0]~17_combout  = (\PCRegister|output[0]~15_combout ) # ((\Hazard|JRopcode[0]~0_combout  & (\Trap|Equal0~0_combout  & \PCRegister|output[0]~16_combout )))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\Trap|Equal0~0_combout ),
	.datac(\PCRegister|output[0]~16_combout ),
	.datad(\PCRegister|output[0]~15_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[0]~17 .lut_mask = 16'hFF80;
defparam \PCRegister|output[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N19
cycloneii_lcell_ff \PCRegister|output[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[0]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [0]));

// Location: LCCOMB_X16_Y18_N16
cycloneii_lcell_comb \RIFID|outPC[0] (
// Equation(s):
// \RIFID|outPC [0] = (GLOBAL(\clock~clkctrl_outclk ) & (\PCRegister|output [0])) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [0])))

	.dataa(vcc),
	.datab(\PCRegister|output [0]),
	.datac(\RIFID|outPC [0]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [0]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[0] .lut_mask = 16'hCCF0;
defparam \RIFID|outPC[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneii_lcell_comb \ALU_Input1[0]~118 (
// Equation(s):
// \ALU_Input1[0]~118_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[0]~0_combout ) # ((\fromData~combout [0] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\fromData~combout [0]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\MEM_WB_Out[0]~0_combout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0]~118 .lut_mask = 16'h00F8;
defparam \ALU_Input1[0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneii_lcell_comb \ALU_Input1[0]~42 (
// Equation(s):
// \ALU_Input1[0]~42_combout  = (\ALU_Input1[12]~39_combout  & (\ALU_Input1[12]~41_combout )) # (!\ALU_Input1[12]~39_combout  & ((\ALU_Input1[12]~41_combout  & ((\ALU_Input1[0]~118_combout ))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [0]))))

	.dataa(\ALU_Input1[12]~39_combout ),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\RIFID|outPC [0]),
	.datad(\ALU_Input1[0]~118_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0]~42 .lut_mask = 16'hDC98;
defparam \ALU_Input1[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneii_lcell_comb \ALU_Input1[0]~33 (
// Equation(s):
// \ALU_Input1[0]~33_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & ((!\FileRegister|G6|G0|P5~0_combout ))) # (!\RIFID|outInstruction [6] & 
// (!\FileRegister|G5|G0|P5~0_combout ))))

	.dataa(\FileRegister|G5|G0|P5~0_combout ),
	.datab(\FileRegister|G6|G0|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0]~33 .lut_mask = 16'hF305;
defparam \ALU_Input1[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneii_lcell_comb \ALU_Input1[0]~34 (
// Equation(s):
// \ALU_Input1[0]~34_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[0]~33_combout  & ((!\FileRegister|G8|G0|P5~0_combout ))) # (!\ALU_Input1[0]~33_combout  & (!\FileRegister|G7|G0|P5~0_combout )))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[0]~33_combout ))))

	.dataa(\FileRegister|G7|G0|P5~0_combout ),
	.datab(\FileRegister|G8|G0|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\ALU_Input1[0]~33_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0]~34 .lut_mask = 16'h3F50;
defparam \ALU_Input1[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneii_lcell_comb \ALU_Input1[0]~37 (
// Equation(s):
// \ALU_Input1[0]~37_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[0]~34_combout ) # (!\ALU_Input1[12]~35_combout )))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G0|P5~0_combout  & (\ALU_Input1[12]~35_combout )))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\FileRegister|G2|G0|P5~0_combout ),
	.datac(\ALU_Input1[12]~35_combout ),
	.datad(\ALU_Input1[0]~34_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0]~37 .lut_mask = 16'hBA1A;
defparam \ALU_Input1[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneii_lcell_comb \ALU_Input1[0]~38 (
// Equation(s):
// \ALU_Input1[0]~38_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[0]~37_combout  & (!\FileRegister|G4|G0|P5~0_combout )) # (!\ALU_Input1[0]~37_combout  & ((!\FileRegister|G3|G0|P5~0_combout ))))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[0]~37_combout ))))

	.dataa(\FileRegister|G4|G0|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G3|G0|P5~0_combout ),
	.datad(\ALU_Input1[0]~37_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0]~38 .lut_mask = 16'h770C;
defparam \ALU_Input1[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneii_lcell_comb \ALU_Input1[0] (
// Equation(s):
// ALU_Input1[0] = (\ALU_Input1[0]~42_combout  & ((\RMEMWB|writeData [0]) # ((!\ALU_Input1[12]~40_combout )))) # (!\ALU_Input1[0]~42_combout  & (((\ALU_Input1[12]~40_combout  & \ALU_Input1[0]~38_combout ))))

	.dataa(\RMEMWB|writeData [0]),
	.datab(\ALU_Input1[0]~42_combout ),
	.datac(\ALU_Input1[12]~40_combout ),
	.datad(\ALU_Input1[0]~38_combout ),
	.cin(gnd),
	.combout(ALU_Input1[0]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[0] .lut_mask = 16'hBC8C;
defparam \ALU_Input1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneii_lcell_comb \ALU_Input1[1]~132 (
// Equation(s):
// \ALU_Input1[1]~132_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[1]~28_combout ) # ((\fromData~combout [1] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\fromData~combout [1]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\Forward|S1[0]~1_combout ),
	.datad(\MEM_WB_Out[1]~28_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[1]~132_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1]~132 .lut_mask = 16'h0F08;
defparam \ALU_Input1[1]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneii_lcell_comb \ALU_Input1[1]~112 (
// Equation(s):
// \ALU_Input1[1]~112_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[1]~132_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [1] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\RIFID|outPC [1]),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[1]~132_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[1]~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1]~112 .lut_mask = 16'hCEC2;
defparam \ALU_Input1[1]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \FileRegister|G6|G1|P2~0 (
// Equation(s):
// \FileRegister|G6|G1|P2~0_combout  = (!\FileRegister|G6|G1|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G6|G1|P1~0_combout ),
	.datab(\FileRegister|G6|G1|P2~0_combout ),
	.datac(\RMEMWB|writeData [1]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G1|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \FileRegister|G6|G1|P5~0 (
// Equation(s):
// \FileRegister|G6|G1|P5~0_combout  = (\FileRegister|G6|G1|P5~0_combout  & !\FileRegister|G6|G1|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G1|P5~0_combout ),
	.datad(\FileRegister|G6|G1|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G1|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneii_lcell_comb \ALU_Input1[1]~108 (
// Equation(s):
// \ALU_Input1[1]~108_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6]) # (!\FileRegister|G7|G1|P5~0_combout )))) # (!\RIFID|outInstruction [7] & (!\FileRegister|G5|G1|P5~0_combout  & ((!\RIFID|outInstruction [6]))))

	.dataa(\FileRegister|G5|G1|P5~0_combout ),
	.datab(\FileRegister|G7|G1|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1]~108 .lut_mask = 16'hF035;
defparam \ALU_Input1[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneii_lcell_comb \ALU_Input1[1]~109 (
// Equation(s):
// \ALU_Input1[1]~109_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[1]~108_combout  & (!\FileRegister|G8|G1|P5~0_combout )) # (!\ALU_Input1[1]~108_combout  & ((!\FileRegister|G6|G1|P5~0_combout ))))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[1]~108_combout ))))

	.dataa(\RIFID|outInstruction [6]),
	.datab(\FileRegister|G8|G1|P5~0_combout ),
	.datac(\FileRegister|G6|G1|P5~0_combout ),
	.datad(\ALU_Input1[1]~108_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1]~109 .lut_mask = 16'h770A;
defparam \ALU_Input1[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneii_lcell_comb \ALU_Input1[1]~110 (
// Equation(s):
// \ALU_Input1[1]~110_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[1]~109_combout )) # (!\ALU_Input1[12]~35_combout ))) # (!\ALU_Input1[12]~36_combout  & (\ALU_Input1[12]~35_combout  & (!\FileRegister|G2|G1|P5~0_combout )))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\FileRegister|G2|G1|P5~0_combout ),
	.datad(\ALU_Input1[1]~109_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1]~110 .lut_mask = 16'hAE26;
defparam \ALU_Input1[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneii_lcell_comb \ALU_Input1[1]~111 (
// Equation(s):
// \ALU_Input1[1]~111_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[1]~110_combout  & ((!\FileRegister|G4|G1|P5~0_combout ))) # (!\ALU_Input1[1]~110_combout  & (!\FileRegister|G3|G1|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[1]~110_combout ))))

	.dataa(\ALU_Input1[12]~32_combout ),
	.datab(\FileRegister|G3|G1|P5~0_combout ),
	.datac(\FileRegister|G4|G1|P5~0_combout ),
	.datad(\ALU_Input1[1]~110_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1]~111 .lut_mask = 16'h5F22;
defparam \ALU_Input1[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneii_lcell_comb \ALU_Input1[1] (
// Equation(s):
// ALU_Input1[1] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[1]~112_combout  & (\RMEMWB|writeData [1])) # (!\ALU_Input1[1]~112_combout  & ((\ALU_Input1[1]~111_combout ))))) # (!\ALU_Input1[12]~40_combout  & (((\ALU_Input1[1]~112_combout ))))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\RMEMWB|writeData [1]),
	.datac(\ALU_Input1[1]~112_combout ),
	.datad(\ALU_Input1[1]~111_combout ),
	.cin(gnd),
	.combout(ALU_Input1[1]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[1] .lut_mask = 16'hDAD0;
defparam \ALU_Input1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneii_lcell_comb \ALU|V0|V1|V4|out1~0 (
// Equation(s):
// \ALU|V0|V1|V4|out1~0_combout  = (\ALU|G0|Add0~4_combout  & ((ALU_Input1[1]) # ((\ALU|G0|Add0~2_combout  & ALU_Input1[0])))) # (!\ALU|G0|Add0~4_combout  & (\ALU|G0|Add0~2_combout  & (ALU_Input1[0] & ALU_Input1[1])))

	.dataa(\ALU|G0|Add0~2_combout ),
	.datab(ALU_Input1[0]),
	.datac(\ALU|G0|Add0~4_combout ),
	.datad(ALU_Input1[1]),
	.cin(gnd),
	.combout(\ALU|V0|V1|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V1|V4|out1~0 .lut_mask = 16'hF880;
defparam \ALU|V0|V1|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneii_lcell_comb \ALU|V0|V2|V0|out1~0 (
// Equation(s):
// \ALU|V0|V2|V0|out1~0_combout  = ALU_Input1[2] $ (\ALU|G0|Add0~6_combout  $ (\ALU|V0|V1|V4|out1~0_combout ))

	.dataa(vcc),
	.datab(ALU_Input1[2]),
	.datac(\ALU|G0|Add0~6_combout ),
	.datad(\ALU|V0|V1|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V2|V0|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V2|V0|out1~0 .lut_mask = 16'hC33C;
defparam \ALU|V0|V2|V0|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneii_lcell_comb \ALU|V5|Mux13~2 (
// Equation(s):
// \ALU|V5|Mux13~2_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & ((\REXMEM|Result_EXMEM[3]~0_combout  & ((!\ALU|V5|Mux15~12_combout ))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V0|V2|V0|out1~0_combout )))) # (!\REXMEM|Result_EXMEM[3]~1_combout  & 
// (\REXMEM|Result_EXMEM[3]~0_combout ))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(\ALU|V0|V2|V0|out1~0_combout ),
	.datad(\ALU|V5|Mux15~12_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux13~2 .lut_mask = 16'h64EC;
defparam \ALU|V5|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneii_lcell_comb \ALU|V5|Mux13~3 (
// Equation(s):
// \ALU|V5|Mux13~3_combout  = (ALU_Input1[2] & ((\ALU|V5|Mux13~2_combout ) # ((ALU_Input2[2] & !\REXMEM|Result_EXMEM[3]~1_combout )))) # (!ALU_Input1[2] & (\ALU|V5|Mux13~2_combout  & ((ALU_Input2[2]) # (\REXMEM|Result_EXMEM[3]~1_combout ))))

	.dataa(ALU_Input1[2]),
	.datab(ALU_Input2[2]),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V5|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux13~3 .lut_mask = 16'hFE08;
defparam \ALU|V5|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneii_lcell_comb \ALU|V5|Mux13~4 (
// Equation(s):
// \ALU|V5|Mux13~4_combout  = (\ALU|V5|Mux13~3_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15])))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [15]),
	.datac(\ALU|V5|Mux13~3_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux13~4 .lut_mask = 16'h30F0;
defparam \ALU|V5|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N25
cycloneii_lcell_ff \REXMEM|Result_EXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [2]));

// Location: LCCOMB_X12_Y21_N14
cycloneii_lcell_comb \MEM_WB_Out[2]~12 (
// Equation(s):
// \MEM_WB_Out[2]~12_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [2])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [2])))))

	.dataa(\keyData~combout [2]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [2]),
	.datad(\REXMEM|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[2]~12 .lut_mask = 16'h2230;
defparam \MEM_WB_Out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneii_lcell_comb \MEM_WB_Out[2]~13 (
// Equation(s):
// \MEM_WB_Out[2]~13_combout  = (\MEM_WB_Out[2]~12_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [2]))

	.dataa(vcc),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\fromData~combout [2]),
	.datad(\MEM_WB_Out[2]~12_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[2]~13 .lut_mask = 16'hFFC0;
defparam \MEM_WB_Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N9
cycloneii_lcell_ff \RMEMWB|writeData[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Out[2]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [2]));

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \FileRegister|G4|G2|P1~0 (
// Equation(s):
// \FileRegister|G4|G2|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G2|P1~0_combout ) # ((!\FileRegister|G4|G2|P2~0_combout  & \RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G4|G2|P2~0_combout ),
	.datab(\RMEMWB|writeData [2]),
	.datac(\FileRegister|G4|G2|P1~0_combout ),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G2|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G2|P1~0 .lut_mask = 16'hF400;
defparam \FileRegister|G4|G2|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \FileRegister|G4|G2|P2~0 (
// Equation(s):
// \FileRegister|G4|G2|P2~0_combout  = (!\FileRegister|G4|G2|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G4|G2|P2~0_combout ),
	.datab(\RMEMWB|writeData [2]),
	.datac(\FileRegister|G4|G2|P1~0_combout ),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G2|P2~0 .lut_mask = 16'h0B00;
defparam \FileRegister|G4|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \FileRegister|G4|G2|P5~0 (
// Equation(s):
// \FileRegister|G4|G2|P5~0_combout  = (\FileRegister|G4|G2|P5~0_combout  & !\FileRegister|G4|G2|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G2|P5~0_combout ),
	.datad(\FileRegister|G4|G2|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G2|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[2]~16 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[2]~16_combout  = (\RIDEX|R2Reg_IDEX[2]~15_combout  & (((!\FileRegister|G4|G2|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[2]~15_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// ((!\FileRegister|G3|G2|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[2]~15_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G4|G2|P5~0_combout ),
	.datad(\FileRegister|G3|G2|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[2]~16 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[2]~17 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[2]~17_combout  = (\RIDEX|R2Reg_IDEX[2]~16_combout  & \clock~combout )

	.dataa(vcc),
	.datab(\RIDEX|R2Reg_IDEX[2]~16_combout ),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[2]~17 .lut_mask = 16'hC0C0;
defparam \RIDEX|R2Reg_IDEX[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N25
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[2]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [2]));

// Location: LCFF_X19_Y21_N3
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[3]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [3]));

// Location: LCFF_X19_Y17_N3
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[4]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [4]));

// Location: LCCOMB_X14_Y17_N18
cycloneii_lcell_comb \FileRegister|G4|G5|P2~0 (
// Equation(s):
// \FileRegister|G4|G5|P2~0_combout  = (!\FileRegister|G4|G5|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G4|G5|P1~0_combout ),
	.datab(\FileRegister|G4|G5|P2~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G5|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G4|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneii_lcell_comb \FileRegister|G4|G5|P5~0 (
// Equation(s):
// \FileRegister|G4|G5|P5~0_combout  = (\FileRegister|G4|G5|P5~0_combout  & !\FileRegister|G4|G5|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G5|P5~0_combout ),
	.datad(\FileRegister|G4|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G5|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[5]~31 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[5]~31_combout  = (\RIDEX|R2Reg_IDEX[5]~30_combout  & (((!\FileRegister|G4|G5|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[5]~30_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// ((!\FileRegister|G3|G5|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[5]~30_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G4|G5|P5~0_combout ),
	.datad(\FileRegister|G3|G5|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[5]~31 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[5]~32 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[5]~32_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[5]~31_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIDEX|R2Reg_IDEX[5]~31_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[5]~32 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N25
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[5]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [5]));

// Location: LCFF_X8_Y18_N25
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[6]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [6]));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[7]));
// synopsys translate_off
defparam \fromData[7]~I .input_async_reset = "none";
defparam \fromData[7]~I .input_power_up = "low";
defparam \fromData[7]~I .input_register_mode = "none";
defparam \fromData[7]~I .input_sync_reset = "none";
defparam \fromData[7]~I .oe_async_reset = "none";
defparam \fromData[7]~I .oe_power_up = "low";
defparam \fromData[7]~I .oe_register_mode = "none";
defparam \fromData[7]~I .oe_sync_reset = "none";
defparam \fromData[7]~I .operation_mode = "input";
defparam \fromData[7]~I .output_async_reset = "none";
defparam \fromData[7]~I .output_power_up = "low";
defparam \fromData[7]~I .output_register_mode = "none";
defparam \fromData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \ALU_Input2[7] (
// Equation(s):
// ALU_Input2[7] = (\ALU_Input2[7]~11_combout  & (((\RMEMWB|writeData [7])) # (!\ALU_Input2[12]~1_combout ))) # (!\ALU_Input2[7]~11_combout  & (\ALU_Input2[12]~1_combout  & (\RIDEX|R2Reg_IDEX[7]~42_combout )))

	.dataa(\ALU_Input2[7]~11_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RIDEX|R2Reg_IDEX[7]~42_combout ),
	.datad(\RMEMWB|writeData [7]),
	.cin(gnd),
	.combout(ALU_Input2[7]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[7] .lut_mask = 16'hEA62;
defparam \ALU_Input2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \ALU|V5|Mux8~4 (
// Equation(s):
// \ALU|V5|Mux8~4_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & (\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((ALU_Input2[7])))

	.dataa(vcc),
	.datab(\ALU|V5|Mux15~12_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(ALU_Input2[7]),
	.cin(gnd),
	.combout(\ALU|V5|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux8~4 .lut_mask = 16'hCFC0;
defparam \ALU|V5|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \ALU_Input1[7]~126 (
// Equation(s):
// \ALU_Input1[7]~126_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[7]~16_combout ) # ((\fromData~combout [7] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\fromData~combout [7]),
	.datab(\MEM_WB_Out[7]~16_combout ),
	.datac(\Forward|S1[0]~1_combout ),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\ALU_Input1[7]~126_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7]~126 .lut_mask = 16'h0E0C;
defparam \ALU_Input1[7]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \ALU_Input1[7]~82 (
// Equation(s):
// \ALU_Input1[7]~82_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[7]~126_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [7] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\RIFID|outPC [7]),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[7]~126_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7]~82 .lut_mask = 16'hCEC2;
defparam \ALU_Input1[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \FileRegister|G2|G7|P2~0 (
// Equation(s):
// \FileRegister|G2|G7|P2~0_combout  = (!\FileRegister|G2|G7|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G2|G7|P1~0_combout ),
	.datab(\FileRegister|G2|G7|P2~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G7|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \FileRegister|G2|G7|P5~0 (
// Equation(s):
// \FileRegister|G2|G7|P5~0_combout  = (\FileRegister|G2|G7|P5~0_combout  & !\FileRegister|G2|G7|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G7|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G7|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G7|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \FileRegister|G8|G7|P1~0 (
// Equation(s):
// \FileRegister|G8|G7|P1~0_combout  = (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G7|P1~0_combout ) # ((!\FileRegister|G8|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G8|G7|P2~0_combout ),
	.datab(\FileRegister|G8|G7|P1~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G7|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G8|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \FileRegister|G8|G7|P2~0 (
// Equation(s):
// \FileRegister|G8|G7|P2~0_combout  = (!\FileRegister|G8|G7|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G8|G7|P2~0_combout ),
	.datab(\FileRegister|G8|G7|P1~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G7|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G8|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \FileRegister|G8|G7|P5~0 (
// Equation(s):
// \FileRegister|G8|G7|P5~0_combout  = (\FileRegister|G8|G7|P5~0_combout  & !\FileRegister|G8|G7|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G8|G7|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G8|G7|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G7|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G8|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneii_lcell_comb \FileRegister|G5|G7|P1~0 (
// Equation(s):
// \FileRegister|G5|G7|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G7|P1~0_combout ) # ((!\FileRegister|G5|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G5|G7|P2~0_combout ),
	.datab(\FileRegister|G5|G7|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [7]),
	.cin(gnd),
	.combout(\FileRegister|G5|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G7|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G5|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneii_lcell_comb \FileRegister|G5|G7|P2~0 (
// Equation(s):
// \FileRegister|G5|G7|P2~0_combout  = (!\FileRegister|G5|G7|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G5|G7|P2~0_combout ),
	.datab(\FileRegister|G5|G7|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [7]),
	.cin(gnd),
	.combout(\FileRegister|G5|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G7|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G5|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \FileRegister|G5|G7|P5~0 (
// Equation(s):
// \FileRegister|G5|G7|P5~0_combout  = (\FileRegister|G5|G7|P5~0_combout  & !\FileRegister|G5|G7|P2~0_combout )

	.dataa(\FileRegister|G5|G7|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G5|G7|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G7|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G5|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \ALU_Input1[7]~78 (
// Equation(s):
// \ALU_Input1[7]~78_combout  = (\RIFID|outInstruction [6] & (((\RIFID|outInstruction [7])))) # (!\RIFID|outInstruction [6] & ((\RIFID|outInstruction [7] & (!\FileRegister|G7|G7|P5~0_combout )) # (!\RIFID|outInstruction [7] & 
// ((!\FileRegister|G5|G7|P5~0_combout )))))

	.dataa(\FileRegister|G7|G7|P5~0_combout ),
	.datab(\FileRegister|G5|G7|P5~0_combout ),
	.datac(\RIFID|outInstruction [6]),
	.datad(\RIFID|outInstruction [7]),
	.cin(gnd),
	.combout(\ALU_Input1[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7]~78 .lut_mask = 16'hF503;
defparam \ALU_Input1[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \ALU_Input1[7]~79 (
// Equation(s):
// \ALU_Input1[7]~79_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[7]~78_combout  & ((!\FileRegister|G8|G7|P5~0_combout ))) # (!\ALU_Input1[7]~78_combout  & (!\FileRegister|G6|G7|P5~0_combout )))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[7]~78_combout ))))

	.dataa(\FileRegister|G6|G7|P5~0_combout ),
	.datab(\FileRegister|G8|G7|P5~0_combout ),
	.datac(\RIFID|outInstruction [6]),
	.datad(\ALU_Input1[7]~78_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7]~79 .lut_mask = 16'h3F50;
defparam \ALU_Input1[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \ALU_Input1[7]~80 (
// Equation(s):
// \ALU_Input1[7]~80_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[7]~79_combout ) # (!\ALU_Input1[12]~35_combout )))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G7|P5~0_combout  & (\ALU_Input1[12]~35_combout )))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\FileRegister|G2|G7|P5~0_combout ),
	.datac(\ALU_Input1[12]~35_combout ),
	.datad(\ALU_Input1[7]~79_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7]~80 .lut_mask = 16'hBA1A;
defparam \ALU_Input1[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \ALU_Input1[7]~81 (
// Equation(s):
// \ALU_Input1[7]~81_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[7]~80_combout  & ((!\FileRegister|G4|G7|P5~0_combout ))) # (!\ALU_Input1[7]~80_combout  & (!\FileRegister|G3|G7|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[7]~80_combout ))))

	.dataa(\FileRegister|G3|G7|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G4|G7|P5~0_combout ),
	.datad(\ALU_Input1[7]~80_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7]~81 .lut_mask = 16'h3F44;
defparam \ALU_Input1[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \ALU_Input1[7] (
// Equation(s):
// ALU_Input1[7] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[7]~82_combout  & (\RMEMWB|writeData [7])) # (!\ALU_Input1[7]~82_combout  & ((\ALU_Input1[7]~81_combout ))))) # (!\ALU_Input1[12]~40_combout  & (((\ALU_Input1[7]~82_combout ))))

	.dataa(\RMEMWB|writeData [7]),
	.datab(\ALU_Input1[12]~40_combout ),
	.datac(\ALU_Input1[7]~82_combout ),
	.datad(\ALU_Input1[7]~81_combout ),
	.cin(gnd),
	.combout(ALU_Input1[7]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[7] .lut_mask = 16'hBCB0;
defparam \ALU_Input1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneii_lcell_comb \ALU|V0|V6|V4|out1~2 (
// Equation(s):
// \ALU|V0|V6|V4|out1~2_combout  = (\ALU|V0|V6|V4|out1~1_combout  & ((\ALU|V0|V4|V4|out1~0_combout  & ((ALU_Input1[5]) # (\ALU|G0|Add0~12_combout ))) # (!\ALU|V0|V4|V4|out1~0_combout  & (ALU_Input1[5] & \ALU|G0|Add0~12_combout ))))

	.dataa(\ALU|V0|V6|V4|out1~1_combout ),
	.datab(\ALU|V0|V4|V4|out1~0_combout ),
	.datac(ALU_Input1[5]),
	.datad(\ALU|G0|Add0~12_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V6|V4|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V6|V4|out1~2 .lut_mask = 16'hA880;
defparam \ALU|V0|V6|V4|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \ALU|V5|Mux8~7 (
// Equation(s):
// \ALU|V5|Mux8~7_combout  = \ALU|G0|Add0~16_combout  $ (((\ALU|V0|V6|V4|out1~2_combout ) # ((ALU_Input1[6] & \ALU|G0|Add0~14_combout ))))

	.dataa(ALU_Input1[6]),
	.datab(\ALU|G0|Add0~14_combout ),
	.datac(\ALU|V0|V6|V4|out1~2_combout ),
	.datad(\ALU|G0|Add0~16_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux8~7 .lut_mask = 16'h07F8;
defparam \ALU|V5|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneii_lcell_comb \ALU|V5|Mux8~5 (
// Equation(s):
// \ALU|V5|Mux8~5_combout  = ALU_Input1[7] $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux8~7_combout )))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(vcc),
	.datac(ALU_Input1[7]),
	.datad(\ALU|V5|Mux8~7_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux8~5 .lut_mask = 16'h5AF0;
defparam \ALU|V5|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \ALU|V5|Mux8~6 (
// Equation(s):
// \ALU|V5|Mux8~6_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout  & (!\ALU|V5|Mux8~4_combout )) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((\ALU|V5|Mux8~4_combout ) # (\ALU|V5|Mux8~5_combout ))))) # 
// (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux8~5_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # (\ALU|V5|Mux8~4_combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(\ALU|V5|Mux8~4_combout ),
	.datad(\ALU|V5|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux8~6 .lut_mask = 16'h7E48;
defparam \ALU|V5|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \ALU|V5|Mux8~8 (
// Equation(s):
// \ALU|V5|Mux8~8_combout  = (\ALU|V5|Mux8~6_combout  & ((!\RIFID|outInstruction [15]) # (!\clock~combout )))

	.dataa(\clock~combout ),
	.datab(\RIFID|outInstruction [15]),
	.datac(vcc),
	.datad(\ALU|V5|Mux8~6_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux8~8 .lut_mask = 16'h7700;
defparam \ALU|V5|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N23
cycloneii_lcell_ff \REXMEM|Result_EXMEM[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux8~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [7]));

// Location: LCCOMB_X12_Y21_N16
cycloneii_lcell_comb \MEM_WB_Out[7]~16 (
// Equation(s):
// \MEM_WB_Out[7]~16_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [7])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [7])))))

	.dataa(\keyData~combout [7]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [7]),
	.datad(\REXMEM|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[7]~16 .lut_mask = 16'h2230;
defparam \MEM_WB_Out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \MEM_WB_Out[7]~17 (
// Equation(s):
// \MEM_WB_Out[7]~17_combout  = (\MEM_WB_Out[7]~16_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [7]))

	.dataa(\REXMEM|isLW_EXMEM~regout ),
	.datab(vcc),
	.datac(\fromData~combout [7]),
	.datad(\MEM_WB_Out[7]~16_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[7]~17 .lut_mask = 16'hFFA0;
defparam \MEM_WB_Out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \RMEMWB|writeData[7]~feeder (
// Equation(s):
// \RMEMWB|writeData[7]~feeder_combout  = \MEM_WB_Out[7]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Out[7]~17_combout ),
	.cin(gnd),
	.combout(\RMEMWB|writeData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|writeData[7]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|writeData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N1
cycloneii_lcell_ff \RMEMWB|writeData[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RMEMWB|writeData[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [7]));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \FileRegister|G4|G7|P1~0 (
// Equation(s):
// \FileRegister|G4|G7|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G7|P1~0_combout ) # ((!\FileRegister|G4|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G4|G7|P2~0_combout ),
	.datab(\FileRegister|G4|G7|P1~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G7|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G4|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \FileRegister|G4|G7|P2~0 (
// Equation(s):
// \FileRegister|G4|G7|P2~0_combout  = (!\FileRegister|G4|G7|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G4|G7|P2~0_combout ),
	.datab(\FileRegister|G4|G7|P1~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G7|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G4|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \FileRegister|G4|G7|P5~0 (
// Equation(s):
// \FileRegister|G4|G7|P5~0_combout  = (\FileRegister|G4|G7|P5~0_combout  & !\FileRegister|G4|G7|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G7|P5~0_combout ),
	.datad(\FileRegister|G4|G7|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G7|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \FileRegister|G3|G7|P2~0 (
// Equation(s):
// \FileRegister|G3|G7|P2~0_combout  = (!\FileRegister|G3|G7|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G3|G7|P1~0_combout ),
	.datab(\FileRegister|G3|G7|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [7]),
	.cin(gnd),
	.combout(\FileRegister|G3|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G7|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G3|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \FileRegister|G3|G7|P5~0 (
// Equation(s):
// \FileRegister|G3|G7|P5~0_combout  = (\FileRegister|G3|G7|P5~0_combout  & !\FileRegister|G3|G7|P2~0_combout )

	.dataa(\FileRegister|G3|G7|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G3|G7|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G7|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G3|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[7]~41 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[7]~41_combout  = (\RIDEX|R2Reg_IDEX[7]~40_combout  & (((!\FileRegister|G4|G7|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[7]~40_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// ((!\FileRegister|G3|G7|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[7]~40_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G4|G7|P5~0_combout ),
	.datad(\FileRegister|G3|G7|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[7]~41 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[7]~42 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[7]~42_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[7]~41_combout )

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RIDEX|R2Reg_IDEX[7]~41_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[7]~42 .lut_mask = 16'hAA00;
defparam \RIDEX|R2Reg_IDEX[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N27
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[7]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [7]));

// Location: LCFF_X9_Y18_N25
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[8]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [8]));

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[9]));
// synopsys translate_off
defparam \fromData[9]~I .input_async_reset = "none";
defparam \fromData[9]~I .input_power_up = "low";
defparam \fromData[9]~I .input_register_mode = "none";
defparam \fromData[9]~I .input_sync_reset = "none";
defparam \fromData[9]~I .oe_async_reset = "none";
defparam \fromData[9]~I .oe_power_up = "low";
defparam \fromData[9]~I .oe_register_mode = "none";
defparam \fromData[9]~I .oe_sync_reset = "none";
defparam \fromData[9]~I .operation_mode = "input";
defparam \fromData[9]~I .output_async_reset = "none";
defparam \fromData[9]~I .output_power_up = "low";
defparam \fromData[9]~I .output_register_mode = "none";
defparam \fromData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \FileRegister|G2|G9|P2~0 (
// Equation(s):
// \FileRegister|G2|G9|P2~0_combout  = (!\FileRegister|G2|G9|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G2|G9|P1~0_combout ),
	.datab(\FileRegister|G2|G9|P2~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G9|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \FileRegister|G2|G9|P5~0 (
// Equation(s):
// \FileRegister|G2|G9|P5~0_combout  = (\FileRegister|G2|G9|P5~0_combout  & !\FileRegister|G2|G9|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G9|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G9|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \FileRegister|G6|G9|P2~0 (
// Equation(s):
// \FileRegister|G6|G9|P2~0_combout  = (!\FileRegister|G6|G9|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G6|G9|P1~0_combout ),
	.datab(\FileRegister|G6|G9|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~4_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(\FileRegister|G6|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G9|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G6|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \FileRegister|G6|G9|P5~0 (
// Equation(s):
// \FileRegister|G6|G9|P5~0_combout  = (\FileRegister|G6|G9|P5~0_combout  & !\FileRegister|G6|G9|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G6|G9|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G6|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G9|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G6|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \FileRegister|G8|G9|P2~0 (
// Equation(s):
// \FileRegister|G8|G9|P2~0_combout  = (!\FileRegister|G8|G9|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G8|G9|P1~0_combout ),
	.datab(\FileRegister|G8|G9|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(\FileRegister|G8|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G9|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \FileRegister|G8|G9|P5~0 (
// Equation(s):
// \FileRegister|G8|G9|P5~0_combout  = (\FileRegister|G8|G9|P5~0_combout  & !\FileRegister|G8|G9|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G9|P5~0_combout ),
	.datad(\FileRegister|G8|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G9|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \FileRegister|G7|G9|P2~0 (
// Equation(s):
// \FileRegister|G7|G9|P2~0_combout  = (!\FileRegister|G7|G9|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G7|G9|P1~0_combout ),
	.datab(\FileRegister|G7|G9|P2~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G9|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G7|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \FileRegister|G7|G9|P5~0 (
// Equation(s):
// \FileRegister|G7|G9|P5~0_combout  = (\FileRegister|G7|G9|P5~0_combout  & !\FileRegister|G7|G9|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G9|P5~0_combout ),
	.datad(\FileRegister|G7|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G9|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \ALU_Input1[9]~88 (
// Equation(s):
// \ALU_Input1[9]~88_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6]) # (!\FileRegister|G7|G9|P5~0_combout )))) # (!\RIFID|outInstruction [7] & (!\FileRegister|G5|G9|P5~0_combout  & ((!\RIFID|outInstruction [6]))))

	.dataa(\FileRegister|G5|G9|P5~0_combout ),
	.datab(\FileRegister|G7|G9|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[9]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9]~88 .lut_mask = 16'hF035;
defparam \ALU_Input1[9]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \ALU_Input1[9]~89 (
// Equation(s):
// \ALU_Input1[9]~89_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[9]~88_combout  & ((!\FileRegister|G8|G9|P5~0_combout ))) # (!\ALU_Input1[9]~88_combout  & (!\FileRegister|G6|G9|P5~0_combout )))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[9]~88_combout ))))

	.dataa(\RIFID|outInstruction [6]),
	.datab(\FileRegister|G6|G9|P5~0_combout ),
	.datac(\FileRegister|G8|G9|P5~0_combout ),
	.datad(\ALU_Input1[9]~88_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[9]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9]~89 .lut_mask = 16'h5F22;
defparam \ALU_Input1[9]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \ALU_Input1[9]~90 (
// Equation(s):
// \ALU_Input1[9]~90_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[9]~89_combout )) # (!\ALU_Input1[12]~35_combout ))) # (!\ALU_Input1[12]~36_combout  & (\ALU_Input1[12]~35_combout  & (!\FileRegister|G2|G9|P5~0_combout )))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\FileRegister|G2|G9|P5~0_combout ),
	.datad(\ALU_Input1[9]~89_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[9]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9]~90 .lut_mask = 16'hAE26;
defparam \ALU_Input1[9]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \ALU_Input1[9]~91 (
// Equation(s):
// \ALU_Input1[9]~91_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[9]~90_combout  & (!\FileRegister|G4|G9|P5~0_combout )) # (!\ALU_Input1[9]~90_combout  & ((!\FileRegister|G3|G9|P5~0_combout ))))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[9]~90_combout ))))

	.dataa(\FileRegister|G4|G9|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G3|G9|P5~0_combout ),
	.datad(\ALU_Input1[9]~90_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[9]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9]~91 .lut_mask = 16'h770C;
defparam \ALU_Input1[9]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \ALU_Input1[9] (
// Equation(s):
// ALU_Input1[9] = (\ALU_Input1[9]~92_combout  & ((\RMEMWB|writeData [9]) # ((!\ALU_Input1[12]~40_combout )))) # (!\ALU_Input1[9]~92_combout  & (((\ALU_Input1[12]~40_combout  & \ALU_Input1[9]~91_combout ))))

	.dataa(\ALU_Input1[9]~92_combout ),
	.datab(\RMEMWB|writeData [9]),
	.datac(\ALU_Input1[12]~40_combout ),
	.datad(\ALU_Input1[9]~91_combout ),
	.cin(gnd),
	.combout(ALU_Input1[9]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[9] .lut_mask = 16'hDA8A;
defparam \ALU_Input1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneii_lcell_comb \ALU_Input2[9]~13 (
// Equation(s):
// \ALU_Input2[9]~13_combout  = (\ALU_Input2[12]~1_combout  & (((\ALU_Input2[12]~3_combout )))) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[9]~21_combout ))))

	.dataa(\MEM_WB_Out[9]~21_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datad(\ALU_Input2[12]~3_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[9]~13 .lut_mask = 16'hFC22;
defparam \ALU_Input2[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneii_lcell_comb \ALU_Input2[9] (
// Equation(s):
// ALU_Input2[9] = (\ALU_Input2[12]~1_combout  & ((\ALU_Input2[9]~13_combout  & ((\RMEMWB|writeData [9]))) # (!\ALU_Input2[9]~13_combout  & (\RIDEX|R2Reg_IDEX[9]~52_combout )))) # (!\ALU_Input2[12]~1_combout  & (((\ALU_Input2[9]~13_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[9]~52_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\ALU_Input2[9]~13_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(ALU_Input2[9]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[9] .lut_mask = 16'hF838;
defparam \ALU_Input2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneii_lcell_comb \ALU|V5|Mux6~2 (
// Equation(s):
// \ALU|V5|Mux6~2_combout  = (ALU_Input1[9] & ((\REXMEM|Result_EXMEM[3]~1_combout ) # ((\REXMEM|Result_EXMEM[3]~0_combout ) # (ALU_Input2[9])))) # (!ALU_Input1[9] & (\REXMEM|Result_EXMEM[3]~0_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # 
// (ALU_Input2[9]))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(ALU_Input1[9]),
	.datac(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datad(ALU_Input2[9]),
	.cin(gnd),
	.combout(\ALU|V5|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux6~2 .lut_mask = 16'hFCE8;
defparam \ALU|V5|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \FileRegister|G2|G8|P1~0 (
// Equation(s):
// \FileRegister|G2|G8|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G8|P1~0_combout ) # ((!\FileRegister|G2|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G2|G8|P2~0_combout ),
	.datab(\FileRegister|G2|G8|P1~0_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G8|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G2|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \FileRegister|G2|G8|P2~0 (
// Equation(s):
// \FileRegister|G2|G8|P2~0_combout  = (!\FileRegister|G2|G8|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G2|G8|P2~0_combout ),
	.datab(\FileRegister|G2|G8|P1~0_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G8|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G2|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \FileRegister|G2|G8|P5~0 (
// Equation(s):
// \FileRegister|G2|G8|P5~0_combout  = (\FileRegister|G2|G8|P5~0_combout  & !\FileRegister|G2|G8|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G2|G8|P5~0_combout ),
	.datad(\FileRegister|G2|G8|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G8|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G2|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \FileRegister|G7|G8|P2~0 (
// Equation(s):
// \FileRegister|G7|G8|P2~0_combout  = (!\FileRegister|G7|G8|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G7|G8|P1~0_combout ),
	.datab(\FileRegister|G7|G8|P2~0_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G8|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G7|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \FileRegister|G7|G8|P5~0 (
// Equation(s):
// \FileRegister|G7|G8|P5~0_combout  = (\FileRegister|G7|G8|P5~0_combout  & !\FileRegister|G7|G8|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G7|G8|P5~0_combout ),
	.datac(\FileRegister|G7|G8|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G8|P5~0 .lut_mask = 16'h0C0C;
defparam \FileRegister|G7|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneii_lcell_comb \FileRegister|G5|G8|P1~0 (
// Equation(s):
// \FileRegister|G5|G8|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G8|P1~0_combout ) # ((!\FileRegister|G5|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G5|G8|P2~0_combout ),
	.datab(\FileRegister|G5|G8|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G5|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G8|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G5|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneii_lcell_comb \FileRegister|G5|G8|P2~0 (
// Equation(s):
// \FileRegister|G5|G8|P2~0_combout  = (!\FileRegister|G5|G8|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G5|G8|P2~0_combout ),
	.datab(\FileRegister|G5|G8|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G5|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G8|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G5|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \FileRegister|G5|G8|P5~0 (
// Equation(s):
// \FileRegister|G5|G8|P5~0_combout  = (\FileRegister|G5|G8|P5~0_combout  & !\FileRegister|G5|G8|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G8|P5~0_combout ),
	.datad(\FileRegister|G5|G8|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G8|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \ALU_Input1[8]~83 (
// Equation(s):
// \ALU_Input1[8]~83_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & (!\FileRegister|G6|G8|P5~0_combout )) # (!\RIFID|outInstruction [6] & 
// ((!\FileRegister|G5|G8|P5~0_combout )))))

	.dataa(\FileRegister|G6|G8|P5~0_combout ),
	.datab(\FileRegister|G5|G8|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8]~83 .lut_mask = 16'hF503;
defparam \ALU_Input1[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \ALU_Input1[8]~84 (
// Equation(s):
// \ALU_Input1[8]~84_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[8]~83_combout  & (!\FileRegister|G8|G8|P5~0_combout )) # (!\ALU_Input1[8]~83_combout  & ((!\FileRegister|G7|G8|P5~0_combout ))))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[8]~83_combout ))))

	.dataa(\FileRegister|G8|G8|P5~0_combout ),
	.datab(\FileRegister|G7|G8|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\ALU_Input1[8]~83_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[8]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8]~84 .lut_mask = 16'h5F30;
defparam \ALU_Input1[8]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \ALU_Input1[8]~85 (
// Equation(s):
// \ALU_Input1[8]~85_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[8]~84_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G8|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (\ALU_Input1[12]~36_combout ))

	.dataa(\ALU_Input1[12]~35_combout ),
	.datab(\ALU_Input1[12]~36_combout ),
	.datac(\FileRegister|G2|G8|P5~0_combout ),
	.datad(\ALU_Input1[8]~84_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8]~85 .lut_mask = 16'hCE46;
defparam \ALU_Input1[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \ALU_Input1[8]~86 (
// Equation(s):
// \ALU_Input1[8]~86_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[8]~85_combout  & (!\FileRegister|G4|G8|P5~0_combout )) # (!\ALU_Input1[8]~85_combout  & ((!\FileRegister|G3|G8|P5~0_combout ))))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[8]~85_combout ))))

	.dataa(\ALU_Input1[12]~32_combout ),
	.datab(\FileRegister|G4|G8|P5~0_combout ),
	.datac(\FileRegister|G3|G8|P5~0_combout ),
	.datad(\ALU_Input1[8]~85_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8]~86 .lut_mask = 16'h770A;
defparam \ALU_Input1[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \ALU_Input1[8] (
// Equation(s):
// ALU_Input1[8] = (\ALU_Input1[8]~87_combout  & (((\RMEMWB|writeData [8])) # (!\ALU_Input1[12]~40_combout ))) # (!\ALU_Input1[8]~87_combout  & (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[8]~86_combout ))))

	.dataa(\ALU_Input1[8]~87_combout ),
	.datab(\ALU_Input1[12]~40_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\ALU_Input1[8]~86_combout ),
	.cin(gnd),
	.combout(ALU_Input1[8]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[8] .lut_mask = 16'hE6A2;
defparam \ALU_Input1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneii_lcell_comb \ALU|V0|V6|V4|out1~0 (
// Equation(s):
// \ALU|V0|V6|V4|out1~0_combout  = (\ALU|G0|Add0~14_combout  & ALU_Input1[6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|G0|Add0~14_combout ),
	.datad(ALU_Input1[6]),
	.cin(gnd),
	.combout(\ALU|V0|V6|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V6|V4|out1~0 .lut_mask = 16'hF000;
defparam \ALU|V0|V6|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneii_lcell_comb \ALU|V0|V7|V4|out1~0 (
// Equation(s):
// \ALU|V0|V7|V4|out1~0_combout  = (ALU_Input1[7] & ((\ALU|V0|V6|V4|out1~2_combout ) # ((\ALU|G0|Add0~16_combout ) # (\ALU|V0|V6|V4|out1~0_combout )))) # (!ALU_Input1[7] & (\ALU|G0|Add0~16_combout  & ((\ALU|V0|V6|V4|out1~2_combout ) # 
// (\ALU|V0|V6|V4|out1~0_combout ))))

	.dataa(\ALU|V0|V6|V4|out1~2_combout ),
	.datab(ALU_Input1[7]),
	.datac(\ALU|G0|Add0~16_combout ),
	.datad(\ALU|V0|V6|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V7|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V7|V4|out1~0 .lut_mask = 16'hFCE8;
defparam \ALU|V0|V7|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N0
cycloneii_lcell_comb \ALU|V5|Mux6~0 (
// Equation(s):
// \ALU|V5|Mux6~0_combout  = (ALU_Input1[8] & ((\ALU|G0|Add0~18_combout ) # (\ALU|V0|V7|V4|out1~0_combout ))) # (!ALU_Input1[8] & (\ALU|G0|Add0~18_combout  & \ALU|V0|V7|V4|out1~0_combout ))

	.dataa(vcc),
	.datab(ALU_Input1[8]),
	.datac(\ALU|G0|Add0~18_combout ),
	.datad(\ALU|V0|V7|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux6~0 .lut_mask = 16'hFCC0;
defparam \ALU|V5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneii_lcell_comb \ALU|V5|Mux6~1 (
// Equation(s):
// \ALU|V5|Mux6~1_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~0_combout  & ((\ALU|V5|Mux6~0_combout  $ (\ALU|G0|Add0~20_combout ))))

	.dataa(\ALU|V5|Mux15~12_combout ),
	.datab(\ALU|V5|Mux6~0_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datad(\ALU|G0|Add0~20_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux6~1 .lut_mask = 16'hA3AC;
defparam \ALU|V5|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneii_lcell_comb \ALU|V5|Mux6~3 (
// Equation(s):
// \ALU|V5|Mux6~3_combout  = (!\RIDEX|ALUFunc_IDEX[3]~1_combout  & (\ALU|V5|Mux6~2_combout  $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux6~1_combout )))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.datac(\ALU|V5|Mux6~2_combout ),
	.datad(\ALU|V5|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux6~3 .lut_mask = 16'h1230;
defparam \ALU|V5|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N25
cycloneii_lcell_ff \REXMEM|Result_EXMEM[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux6~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [9]));

// Location: LCCOMB_X14_Y18_N26
cycloneii_lcell_comb \MEM_WB_Out[9]~20 (
// Equation(s):
// \MEM_WB_Out[9]~20_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [9])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [9])))))

	.dataa(\keyData~combout [9]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\REXMEM|ReadDigit_EXMEM~regout ),
	.datad(\REXMEM|Result_EXMEM [9]),
	.cin(gnd),
	.combout(\MEM_WB_Out[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[9]~20 .lut_mask = 16'h2320;
defparam \MEM_WB_Out[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \MEM_WB_Out[9]~21 (
// Equation(s):
// \MEM_WB_Out[9]~21_combout  = (\MEM_WB_Out[9]~20_combout ) # ((\fromData~combout [9] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [9]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\MEM_WB_Out[9]~20_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[9]~21 .lut_mask = 16'hFFC0;
defparam \MEM_WB_Out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N19
cycloneii_lcell_ff \RMEMWB|writeData[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[9]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [9]));

// Location: LCCOMB_X15_Y15_N22
cycloneii_lcell_comb \FileRegister|G3|G9|P2~0 (
// Equation(s):
// \FileRegister|G3|G9|P2~0_combout  = (!\FileRegister|G3|G9|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G3|G9|P1~0_combout ),
	.datab(\FileRegister|G3|G9|P2~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G9|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G3|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneii_lcell_comb \FileRegister|G3|G9|P5~0 (
// Equation(s):
// \FileRegister|G3|G9|P5~0_combout  = (\FileRegister|G3|G9|P5~0_combout  & !\FileRegister|G3|G9|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G3|G9|P5~0_combout ),
	.datad(\FileRegister|G3|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G9|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G3|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneii_lcell_comb \FileRegister|G4|G9|P1~0 (
// Equation(s):
// \FileRegister|G4|G9|P1~0_combout  = (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G9|P1~0_combout ) # ((!\FileRegister|G4|G9|P2~0_combout  & \RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G4|G9|P2~0_combout ),
	.datab(\FileRegister|G4|G9|P1~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G9|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G9|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G4|G9|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneii_lcell_comb \FileRegister|G4|G9|P2~0 (
// Equation(s):
// \FileRegister|G4|G9|P2~0_combout  = (!\FileRegister|G4|G9|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G4|G9|P2~0_combout ),
	.datab(\FileRegister|G4|G9|P1~0_combout ),
	.datac(\RMEMWB|writeData [9]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G9|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G4|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneii_lcell_comb \FileRegister|G4|G9|P5~0 (
// Equation(s):
// \FileRegister|G4|G9|P5~0_combout  = (\FileRegister|G4|G9|P5~0_combout  & !\FileRegister|G4|G9|P2~0_combout )

	.dataa(\FileRegister|G4|G9|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G4|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G9|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G4|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[9]~51 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[9]~51_combout  = (\RIDEX|R2Reg_IDEX[9]~50_combout  & (((!\FileRegister|G4|G9|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[9]~50_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// (!\FileRegister|G3|G9|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[9]~50_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G3|G9|P5~0_combout ),
	.datad(\FileRegister|G4|G9|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[9]~51 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[9]~52 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[9]~52_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[9]~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIDEX|R2Reg_IDEX[9]~51_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[9]~52 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N5
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[9]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [9]));

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[10]));
// synopsys translate_off
defparam \fromData[10]~I .input_async_reset = "none";
defparam \fromData[10]~I .input_power_up = "low";
defparam \fromData[10]~I .input_register_mode = "none";
defparam \fromData[10]~I .input_sync_reset = "none";
defparam \fromData[10]~I .oe_async_reset = "none";
defparam \fromData[10]~I .oe_power_up = "low";
defparam \fromData[10]~I .oe_register_mode = "none";
defparam \fromData[10]~I .oe_sync_reset = "none";
defparam \fromData[10]~I .operation_mode = "input";
defparam \fromData[10]~I .output_async_reset = "none";
defparam \fromData[10]~I .output_power_up = "low";
defparam \fromData[10]~I .output_register_mode = "none";
defparam \fromData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneii_lcell_comb \RIFID|outPC[10] (
// Equation(s):
// \RIFID|outPC [10] = (GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|Add0~18_combout )) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [10])))

	.dataa(vcc),
	.datab(\RIFID|Add0~18_combout ),
	.datac(\RIFID|outPC [10]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [10]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[10] .lut_mask = 16'hCCF0;
defparam \RIFID|outPC[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneii_lcell_comb \ALU_Input1[10]~131 (
// Equation(s):
// \ALU_Input1[10]~131_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[10]~26_combout ) # ((\fromData~combout [10] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\MEM_WB_Out[10]~26_combout ),
	.datab(\fromData~combout [10]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10]~131 .lut_mask = 16'h00EA;
defparam \ALU_Input1[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneii_lcell_comb \ALU_Input1[10]~107 (
// Equation(s):
// \ALU_Input1[10]~107_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[10]~131_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [10] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\ALU_Input1[12]~41_combout ),
	.datab(\RIFID|outPC [10]),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[10]~131_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10]~107 .lut_mask = 16'hAEA4;
defparam \ALU_Input1[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneii_lcell_comb \FileRegister|G4|G10|P2~0 (
// Equation(s):
// \FileRegister|G4|G10|P2~0_combout  = (!\FileRegister|G4|G10|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G4|G10|P1~0_combout ),
	.datab(\FileRegister|G4|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G10|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G4|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneii_lcell_comb \FileRegister|G4|G10|P5~0 (
// Equation(s):
// \FileRegister|G4|G10|P5~0_combout  = (\FileRegister|G4|G10|P5~0_combout  & !\FileRegister|G4|G10|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G10|P5~0_combout ),
	.datad(\FileRegister|G4|G10|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G10|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneii_lcell_comb \FileRegister|G2|G10|P2~0 (
// Equation(s):
// \FileRegister|G2|G10|P2~0_combout  = (!\FileRegister|G2|G10|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G2|G10|P1~0_combout ),
	.datab(\FileRegister|G2|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G10|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneii_lcell_comb \FileRegister|G2|G10|P5~0 (
// Equation(s):
// \FileRegister|G2|G10|P5~0_combout  = (\FileRegister|G2|G10|P5~0_combout  & !\FileRegister|G2|G10|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G10|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G10|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G10|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneii_lcell_comb \FileRegister|G8|G10|P2~0 (
// Equation(s):
// \FileRegister|G8|G10|P2~0_combout  = (!\FileRegister|G8|G10|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G8|G10|P1~0_combout ),
	.datab(\FileRegister|G8|G10|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [10]),
	.cin(gnd),
	.combout(\FileRegister|G8|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G10|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneii_lcell_comb \FileRegister|G8|G10|P5~0 (
// Equation(s):
// \FileRegister|G8|G10|P5~0_combout  = (\FileRegister|G8|G10|P5~0_combout  & !\FileRegister|G8|G10|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G10|P5~0_combout ),
	.datad(\FileRegister|G8|G10|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G10|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneii_lcell_comb \FileRegister|G5|G10|P1~0 (
// Equation(s):
// \FileRegister|G5|G10|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G10|P1~0_combout ) # ((!\FileRegister|G5|G10|P2~0_combout  & \RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G5|G10|P2~0_combout ),
	.datab(\FileRegister|G5|G10|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [10]),
	.cin(gnd),
	.combout(\FileRegister|G5|G10|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G10|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G5|G10|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneii_lcell_comb \FileRegister|G5|G10|P2~0 (
// Equation(s):
// \FileRegister|G5|G10|P2~0_combout  = (!\FileRegister|G5|G10|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G5|G10|P2~0_combout ),
	.datab(\FileRegister|G5|G10|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [10]),
	.cin(gnd),
	.combout(\FileRegister|G5|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G10|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G5|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneii_lcell_comb \FileRegister|G5|G10|P5~0 (
// Equation(s):
// \FileRegister|G5|G10|P5~0_combout  = (\FileRegister|G5|G10|P5~0_combout  & !\FileRegister|G5|G10|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G5|G10|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G5|G10|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G10|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G5|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneii_lcell_comb \ALU_Input1[10]~103 (
// Equation(s):
// \ALU_Input1[10]~103_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & (!\FileRegister|G6|G10|P5~0_combout )) # (!\RIFID|outInstruction [6] & 
// ((!\FileRegister|G5|G10|P5~0_combout )))))

	.dataa(\FileRegister|G6|G10|P5~0_combout ),
	.datab(\FileRegister|G5|G10|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[10]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10]~103 .lut_mask = 16'hF503;
defparam \ALU_Input1[10]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneii_lcell_comb \ALU_Input1[10]~104 (
// Equation(s):
// \ALU_Input1[10]~104_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[10]~103_combout  & ((!\FileRegister|G8|G10|P5~0_combout ))) # (!\ALU_Input1[10]~103_combout  & (!\FileRegister|G7|G10|P5~0_combout )))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[10]~103_combout ))))

	.dataa(\FileRegister|G7|G10|P5~0_combout ),
	.datab(\FileRegister|G8|G10|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\ALU_Input1[10]~103_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[10]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10]~104 .lut_mask = 16'h3F50;
defparam \ALU_Input1[10]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneii_lcell_comb \ALU_Input1[10]~105 (
// Equation(s):
// \ALU_Input1[10]~105_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[10]~104_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G10|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (((\ALU_Input1[12]~36_combout ))))

	.dataa(\ALU_Input1[12]~35_combout ),
	.datab(\FileRegister|G2|G10|P5~0_combout ),
	.datac(\ALU_Input1[12]~36_combout ),
	.datad(\ALU_Input1[10]~104_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10]~105 .lut_mask = 16'hF252;
defparam \ALU_Input1[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneii_lcell_comb \ALU_Input1[10]~106 (
// Equation(s):
// \ALU_Input1[10]~106_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[10]~105_combout  & ((!\FileRegister|G4|G10|P5~0_combout ))) # (!\ALU_Input1[10]~105_combout  & (!\FileRegister|G3|G10|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[10]~105_combout ))))

	.dataa(\FileRegister|G3|G10|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G4|G10|P5~0_combout ),
	.datad(\ALU_Input1[10]~105_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10]~106 .lut_mask = 16'h3F44;
defparam \ALU_Input1[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneii_lcell_comb \ALU_Input1[10] (
// Equation(s):
// ALU_Input1[10] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[10]~107_combout  & (\RMEMWB|writeData [10])) # (!\ALU_Input1[10]~107_combout  & ((\ALU_Input1[10]~106_combout ))))) # (!\ALU_Input1[12]~40_combout  & (\ALU_Input1[10]~107_combout ))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\ALU_Input1[10]~107_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\ALU_Input1[10]~106_combout ),
	.cin(gnd),
	.combout(ALU_Input1[10]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[10] .lut_mask = 16'hE6C4;
defparam \ALU_Input1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneii_lcell_comb \ALU_Input2[10]~14 (
// Equation(s):
// \ALU_Input2[10]~14_combout  = (\ALU_Input2[12]~3_combout  & (((\ALU_Input2[12]~1_combout ) # (\RIDEX|immediate16_IDEX[15]~5_combout )))) # (!\ALU_Input2[12]~3_combout  & (\MEM_WB_Out[10]~27_combout  & (!\ALU_Input2[12]~1_combout )))

	.dataa(\ALU_Input2[12]~3_combout ),
	.datab(\MEM_WB_Out[10]~27_combout ),
	.datac(\ALU_Input2[12]~1_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[10]~14 .lut_mask = 16'hAEA4;
defparam \ALU_Input2[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneii_lcell_comb \ALU_Input2[10] (
// Equation(s):
// ALU_Input2[10] = (\ALU_Input2[12]~1_combout  & ((\ALU_Input2[10]~14_combout  & ((\RMEMWB|writeData [10]))) # (!\ALU_Input2[10]~14_combout  & (\RIDEX|R2Reg_IDEX[10]~57_combout )))) # (!\ALU_Input2[12]~1_combout  & (((\ALU_Input2[10]~14_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[10]~57_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\ALU_Input2[10]~14_combout ),
	.cin(gnd),
	.combout(ALU_Input2[10]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[10] .lut_mask = 16'hF388;
defparam \ALU_Input2[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneii_lcell_comb \ALU|V0|V9|V4|out1~0 (
// Equation(s):
// \ALU|V0|V9|V4|out1~0_combout  = (\ALU|G0|Add0~20_combout  & ALU_Input1[9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|G0|Add0~20_combout ),
	.datad(ALU_Input1[9]),
	.cin(gnd),
	.combout(\ALU|V0|V9|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V9|V4|out1~0 .lut_mask = 16'hF000;
defparam \ALU|V0|V9|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneii_lcell_comb \ALU|V0|V10|V0|out1 (
// Equation(s):
// \ALU|V0|V10|V0|out1~combout  = ALU_Input1[10] $ (\ALU|G0|Add0~22_combout  $ (((\ALU|V0|V9|V4|out1~2_combout ) # (\ALU|V0|V9|V4|out1~0_combout ))))

	.dataa(\ALU|V0|V9|V4|out1~2_combout ),
	.datab(ALU_Input1[10]),
	.datac(\ALU|G0|Add0~22_combout ),
	.datad(\ALU|V0|V9|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V10|V0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V10|V0|out1 .lut_mask = 16'hC396;
defparam \ALU|V0|V10|V0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneii_lcell_comb \ALU|V5|Mux5~2 (
// Equation(s):
// \ALU|V5|Mux5~2_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (((!\REXMEM|Result_EXMEM[3]~1_combout )) # (!\ALU|V5|Mux15~12_combout ))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V0|V10|V0|out1~combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\ALU|V5|Mux15~12_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V0|V10|V0|out1~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux5~2 .lut_mask = 16'h7A2A;
defparam \ALU|V5|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneii_lcell_comb \ALU|V5|Mux5~3 (
// Equation(s):
// \ALU|V5|Mux5~3_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & (((\ALU|V5|Mux5~2_combout )))) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((ALU_Input1[10] & ((ALU_Input2[10]) # (\ALU|V5|Mux5~2_combout ))) # (!ALU_Input1[10] & (ALU_Input2[10] & 
// \ALU|V5|Mux5~2_combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(ALU_Input1[10]),
	.datac(ALU_Input2[10]),
	.datad(\ALU|V5|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux5~3 .lut_mask = 16'hFE40;
defparam \ALU|V5|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneii_lcell_comb \ALU|V5|Mux5~4 (
// Equation(s):
// \ALU|V5|Mux5~4_combout  = (\ALU|V5|Mux5~3_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15])))

	.dataa(\RIFID|outInstruction [15]),
	.datab(\clock~combout ),
	.datac(vcc),
	.datad(\ALU|V5|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux5~4 .lut_mask = 16'h7700;
defparam \ALU|V5|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N25
cycloneii_lcell_ff \REXMEM|Result_EXMEM[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [10]));

// Location: LCCOMB_X12_Y21_N10
cycloneii_lcell_comb \MEM_WB_Out[10]~26 (
// Equation(s):
// \MEM_WB_Out[10]~26_combout  = (!\REXMEM|isLW_EXMEM~regout  & ((\REXMEM|ReadDigit_EXMEM~regout  & (\keyData~combout [10])) # (!\REXMEM|ReadDigit_EXMEM~regout  & ((\REXMEM|Result_EXMEM [10])))))

	.dataa(\keyData~combout [10]),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\REXMEM|Result_EXMEM [10]),
	.datad(\REXMEM|ReadDigit_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[10]~26 .lut_mask = 16'h2230;
defparam \MEM_WB_Out[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneii_lcell_comb \MEM_WB_Out[10]~27 (
// Equation(s):
// \MEM_WB_Out[10]~27_combout  = (\MEM_WB_Out[10]~26_combout ) # ((\fromData~combout [10] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(vcc),
	.datab(\fromData~combout [10]),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\MEM_WB_Out[10]~26_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[10]~27 .lut_mask = 16'hFFC0;
defparam \MEM_WB_Out[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N27
cycloneii_lcell_ff \RMEMWB|writeData[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[10]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [10]));

// Location: LCCOMB_X19_Y20_N4
cycloneii_lcell_comb \FileRegister|G6|G10|P2~0 (
// Equation(s):
// \FileRegister|G6|G10|P2~0_combout  = (!\FileRegister|G6|G10|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G6|G10|P1~0_combout ),
	.datab(\FileRegister|G6|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G10|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneii_lcell_comb \FileRegister|G6|G10|P5~0 (
// Equation(s):
// \FileRegister|G6|G10|P5~0_combout  = (\FileRegister|G6|G10|P5~0_combout  & !\FileRegister|G6|G10|P2~0_combout )

	.dataa(\FileRegister|G6|G10|P5~0_combout ),
	.datab(vcc),
	.datac(\FileRegister|G6|G10|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G6|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G10|P5~0 .lut_mask = 16'h0A0A;
defparam \FileRegister|G6|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[10]~54 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[10]~54_combout  = (\RIDEX|R2Reg_IDEX[10]~53_combout  & (((!\FileRegister|G8|G10|P5~0_combout )) # (!\R2AD[0]~2_combout ))) # (!\RIDEX|R2Reg_IDEX[10]~53_combout  & (\R2AD[0]~2_combout  & (!\FileRegister|G6|G10|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[10]~53_combout ),
	.datab(\R2AD[0]~2_combout ),
	.datac(\FileRegister|G6|G10|P5~0_combout ),
	.datad(\FileRegister|G8|G10|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[10]~54 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[10]~55 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[10]~55_combout  = (\RIDEX|R2Reg_IDEX[1]~3_combout  & ((\RIDEX|R2Reg_IDEX[1]~4_combout  & (\RIDEX|R2Reg_IDEX[10]~54_combout )) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & ((!\FileRegister|G2|G10|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~3_combout  & (((\RIDEX|R2Reg_IDEX[1]~4_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datab(\RIDEX|R2Reg_IDEX[10]~54_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datad(\FileRegister|G2|G10|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[10]~55 .lut_mask = 16'hD0DA;
defparam \RIDEX|R2Reg_IDEX[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneii_lcell_comb \FileRegister|G3|G10|P2~0 (
// Equation(s):
// \FileRegister|G3|G10|P2~0_combout  = (!\FileRegister|G3|G10|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G3|G10|P1~0_combout ),
	.datab(\FileRegister|G3|G10|P2~0_combout ),
	.datac(\RMEMWB|writeData [10]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G10|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G3|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneii_lcell_comb \FileRegister|G3|G10|P5~0 (
// Equation(s):
// \FileRegister|G3|G10|P5~0_combout  = (\FileRegister|G3|G10|P5~0_combout  & !\FileRegister|G3|G10|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G10|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G10|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G10|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[10]~56 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[10]~56_combout  = (\RIDEX|R2Reg_IDEX[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[10]~55_combout  & (!\FileRegister|G4|G10|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[10]~55_combout  & ((!\FileRegister|G3|G10|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~0_combout  & (\RIDEX|R2Reg_IDEX[10]~55_combout ))

	.dataa(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datab(\RIDEX|R2Reg_IDEX[10]~55_combout ),
	.datac(\FileRegister|G4|G10|P5~0_combout ),
	.datad(\FileRegister|G3|G10|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[10]~56 .lut_mask = 16'h4C6E;
defparam \RIDEX|R2Reg_IDEX[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[10]~57 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[10]~57_combout  = (\RIDEX|R2Reg_IDEX[10]~56_combout  & \clock~combout )

	.dataa(vcc),
	.datab(\RIDEX|R2Reg_IDEX[10]~56_combout ),
	.datac(vcc),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[10]~57 .lut_mask = 16'hCC00;
defparam \RIDEX|R2Reg_IDEX[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N7
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[10]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [10]));

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \fromData[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\fromData~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(fromData[11]));
// synopsys translate_off
defparam \fromData[11]~I .input_async_reset = "none";
defparam \fromData[11]~I .input_power_up = "low";
defparam \fromData[11]~I .input_register_mode = "none";
defparam \fromData[11]~I .input_sync_reset = "none";
defparam \fromData[11]~I .oe_async_reset = "none";
defparam \fromData[11]~I .oe_power_up = "low";
defparam \fromData[11]~I .oe_register_mode = "none";
defparam \fromData[11]~I .oe_sync_reset = "none";
defparam \fromData[11]~I .operation_mode = "input";
defparam \fromData[11]~I .output_async_reset = "none";
defparam \fromData[11]~I .output_power_up = "low";
defparam \fromData[11]~I .output_register_mode = "none";
defparam \fromData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneii_lcell_comb \MEM_WB_Out[11]~23 (
// Equation(s):
// \MEM_WB_Out[11]~23_combout  = (\MEM_WB_Out[11]~22_combout ) # ((\fromData~combout [11] & \REXMEM|isLW_EXMEM~regout ))

	.dataa(\MEM_WB_Out[11]~22_combout ),
	.datab(vcc),
	.datac(\fromData~combout [11]),
	.datad(\REXMEM|isLW_EXMEM~regout ),
	.cin(gnd),
	.combout(\MEM_WB_Out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Out[11]~23 .lut_mask = 16'hFAAA;
defparam \MEM_WB_Out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N21
cycloneii_lcell_ff \RMEMWB|writeData[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEM_WB_Out[11]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RMEMWB|writeData [11]));

// Location: LCCOMB_X15_Y16_N26
cycloneii_lcell_comb \FileRegister|G4|G11|P2~0 (
// Equation(s):
// \FileRegister|G4|G11|P2~0_combout  = (!\FileRegister|G4|G11|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G4|G11|P1~0_combout ),
	.datab(\FileRegister|G4|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G11|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G4|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneii_lcell_comb \FileRegister|G4|G11|P5~0 (
// Equation(s):
// \FileRegister|G4|G11|P5~0_combout  = (\FileRegister|G4|G11|P5~0_combout  & !\FileRegister|G4|G11|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G4|G11|P5~0_combout ),
	.datad(\FileRegister|G4|G11|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G11|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G4|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneii_lcell_comb \FileRegister|G3|G11|P1~0 (
// Equation(s):
// \FileRegister|G3|G11|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G11|P1~0_combout ) # ((!\FileRegister|G3|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G3|G11|P2~0_combout ),
	.datab(\FileRegister|G3|G11|P1~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G11|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G3|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneii_lcell_comb \FileRegister|G3|G11|P2~0 (
// Equation(s):
// \FileRegister|G3|G11|P2~0_combout  = (!\FileRegister|G3|G11|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G3|G11|P2~0_combout ),
	.datab(\FileRegister|G3|G11|P1~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G11|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G3|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
cycloneii_lcell_comb \FileRegister|G3|G11|P5~0 (
// Equation(s):
// \FileRegister|G3|G11|P5~0_combout  = (!\FileRegister|G3|G11|P2~0_combout  & \FileRegister|G3|G11|P5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G3|G11|P2~0_combout ),
	.datad(\FileRegister|G3|G11|P5~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G11|P5~0 .lut_mask = 16'h0F00;
defparam \FileRegister|G3|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[11]~61 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[11]~61_combout  = (\RIDEX|R2Reg_IDEX[11]~60_combout  & (((!\FileRegister|G4|G11|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[11]~60_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// ((!\FileRegister|G3|G11|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[11]~60_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G4|G11|P5~0_combout ),
	.datad(\FileRegister|G3|G11|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[11]~61 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[11]~62 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[11]~62_combout  = (\RIDEX|R2Reg_IDEX[11]~61_combout  & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[11]~61_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[11]~62 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N11
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[11]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [11]));

// Location: LCCOMB_X19_Y22_N2
cycloneii_lcell_comb \FileRegister|G3|G12|P2~0 (
// Equation(s):
// \FileRegister|G3|G12|P2~0_combout  = (!\FileRegister|G3|G12|P1~0_combout  & (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G3|G12|P1~0_combout ),
	.datab(\FileRegister|G3|G12|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\RMEMWB|writeData [12]),
	.cin(gnd),
	.combout(\FileRegister|G3|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G12|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G3|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneii_lcell_comb \FileRegister|G3|G12|P5~0 (
// Equation(s):
// \FileRegister|G3|G12|P5~0_combout  = (\FileRegister|G3|G12|P5~0_combout  & !\FileRegister|G3|G12|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G3|G12|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G3|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G12|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G3|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[12]~66 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[12]~66_combout  = (\RIDEX|R2Reg_IDEX[12]~65_combout  & (((!\FileRegister|G4|G12|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[12]~65_combout  & (\RIDEX|R2Reg_IDEX[1]~0_combout  & 
// (!\FileRegister|G3|G12|P5~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[12]~65_combout ),
	.datab(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datac(\FileRegister|G3|G12|P5~0_combout ),
	.datad(\FileRegister|G4|G12|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[12]~66 .lut_mask = 16'h26AE;
defparam \RIDEX|R2Reg_IDEX[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[12]~67 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[12]~67_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[12]~66_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\RIDEX|R2Reg_IDEX[12]~66_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[12]~67 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N25
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[12]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [12]));

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \FileRegister|G7|G13|P2~0 (
// Equation(s):
// \FileRegister|G7|G13|P2~0_combout  = (!\FileRegister|G7|G13|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G7|G13|P1~0_combout ),
	.datab(\FileRegister|G7|G13|P2~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G13|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G7|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \FileRegister|G7|G13|P5~0 (
// Equation(s):
// \FileRegister|G7|G13|P5~0_combout  = (\FileRegister|G7|G13|P5~0_combout  & !\FileRegister|G7|G13|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G13|P5~0_combout ),
	.datad(\FileRegister|G7|G13|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G13|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[13]~69 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[13]~69_combout  = (\RIDEX|R2Reg_IDEX[13]~68_combout  & (((!\FileRegister|G8|G13|P5~0_combout )) # (!\R2AD[1]~0_combout ))) # (!\RIDEX|R2Reg_IDEX[13]~68_combout  & (\R2AD[1]~0_combout  & ((!\FileRegister|G7|G13|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[13]~68_combout ),
	.datab(\R2AD[1]~0_combout ),
	.datac(\FileRegister|G8|G13|P5~0_combout ),
	.datad(\FileRegister|G7|G13|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[13]~69 .lut_mask = 16'h2A6E;
defparam \RIDEX|R2Reg_IDEX[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \FileRegister|G2|G13|P1~0 (
// Equation(s):
// \FileRegister|G2|G13|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G13|P1~0_combout ) # ((!\FileRegister|G2|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G2|G13|P2~0_combout ),
	.datab(\FileRegister|G2|G13|P1~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G13|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G2|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \FileRegister|G2|G13|P2~0 (
// Equation(s):
// \FileRegister|G2|G13|P2~0_combout  = (!\FileRegister|G2|G13|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G2|G13|P2~0_combout ),
	.datab(\FileRegister|G2|G13|P1~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G13|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G2|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneii_lcell_comb \FileRegister|G2|G13|P5~0 (
// Equation(s):
// \FileRegister|G2|G13|P5~0_combout  = (\FileRegister|G2|G13|P5~0_combout  & !\FileRegister|G2|G13|P2~0_combout )

	.dataa(\FileRegister|G2|G13|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G2|G13|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G13|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G2|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[13]~70 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[13]~70_combout  = (\RIDEX|R2Reg_IDEX[1]~4_combout  & ((\RIDEX|R2Reg_IDEX[13]~69_combout ) # ((!\RIDEX|R2Reg_IDEX[1]~3_combout )))) # (!\RIDEX|R2Reg_IDEX[1]~4_combout  & (((\RIDEX|R2Reg_IDEX[1]~3_combout  & 
// !\FileRegister|G2|G13|P5~0_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[1]~4_combout ),
	.datab(\RIDEX|R2Reg_IDEX[13]~69_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~3_combout ),
	.datad(\FileRegister|G2|G13|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[13]~70 .lut_mask = 16'h8ADA;
defparam \RIDEX|R2Reg_IDEX[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneii_lcell_comb \FileRegister|G3|G13|P1~0 (
// Equation(s):
// \FileRegister|G3|G13|P1~0_combout  = (\FileRegister|G0|Mux3~1_combout  & ((\FileRegister|G3|G13|P1~0_combout ) # ((!\FileRegister|G3|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G3|G13|P2~0_combout ),
	.datab(\RMEMWB|writeData [13]),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\FileRegister|G3|G13|P1~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G13|P1~0 .lut_mask = 16'hF040;
defparam \FileRegister|G3|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneii_lcell_comb \FileRegister|G3|G13|P2~0 (
// Equation(s):
// \FileRegister|G3|G13|P2~0_combout  = (\FileRegister|G0|Mux3~1_combout  & (!\FileRegister|G3|G13|P1~0_combout  & ((\FileRegister|G3|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G3|G13|P2~0_combout ),
	.datab(\RMEMWB|writeData [13]),
	.datac(\FileRegister|G0|Mux3~1_combout ),
	.datad(\FileRegister|G3|G13|P1~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G13|P2~0 .lut_mask = 16'h00B0;
defparam \FileRegister|G3|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneii_lcell_comb \FileRegister|G3|G13|P5~0 (
// Equation(s):
// \FileRegister|G3|G13|P5~0_combout  = (!\FileRegister|G3|G13|P2~0_combout  & \FileRegister|G3|G13|P5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G3|G13|P2~0_combout ),
	.datad(\FileRegister|G3|G13|P5~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G3|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G3|G13|P5~0 .lut_mask = 16'h0F00;
defparam \FileRegister|G3|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[13]~71 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[13]~71_combout  = (\RIDEX|R2Reg_IDEX[1]~0_combout  & ((\RIDEX|R2Reg_IDEX[13]~70_combout  & (!\FileRegister|G4|G13|P5~0_combout )) # (!\RIDEX|R2Reg_IDEX[13]~70_combout  & ((!\FileRegister|G3|G13|P5~0_combout ))))) # 
// (!\RIDEX|R2Reg_IDEX[1]~0_combout  & (\RIDEX|R2Reg_IDEX[13]~70_combout ))

	.dataa(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datab(\RIDEX|R2Reg_IDEX[13]~70_combout ),
	.datac(\FileRegister|G4|G13|P5~0_combout ),
	.datad(\FileRegister|G3|G13|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[13]~71 .lut_mask = 16'h4C6E;
defparam \RIDEX|R2Reg_IDEX[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[13]~72 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[13]~72_combout  = (\RIDEX|R2Reg_IDEX[13]~71_combout  & \clock~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[13]~71_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[13]~72 .lut_mask = 16'hF000;
defparam \RIDEX|R2Reg_IDEX[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N7
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[13]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [13]));

// Location: LCFF_X14_Y17_N27
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[14]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [14]));

// Location: LCCOMB_X15_Y15_N2
cycloneii_lcell_comb \FileRegister|G4|G15|P2~0 (
// Equation(s):
// \FileRegister|G4|G15|P2~0_combout  = (!\FileRegister|G4|G15|P1~0_combout  & (\FileRegister|G0|Mux3~2_combout  & ((\FileRegister|G4|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G4|G15|P1~0_combout ),
	.datab(\FileRegister|G4|G15|P2~0_combout ),
	.datac(\RMEMWB|writeData [15]),
	.datad(\FileRegister|G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G15|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G4|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneii_lcell_comb \FileRegister|G4|G15|P5~0 (
// Equation(s):
// \FileRegister|G4|G15|P5~0_combout  = (\FileRegister|G4|G15|P5~0_combout  & !\FileRegister|G4|G15|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G4|G15|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G4|G15|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G4|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G4|G15|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G4|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[15]~81 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[15]~81_combout  = (\RIDEX|R2Reg_IDEX[15]~80_combout  & (((!\FileRegister|G4|G15|P5~0_combout ) # (!\RIDEX|R2Reg_IDEX[1]~0_combout )))) # (!\RIDEX|R2Reg_IDEX[15]~80_combout  & (!\FileRegister|G3|G15|P5~0_combout  & 
// (\RIDEX|R2Reg_IDEX[1]~0_combout )))

	.dataa(\RIDEX|R2Reg_IDEX[15]~80_combout ),
	.datab(\FileRegister|G3|G15|P5~0_combout ),
	.datac(\RIDEX|R2Reg_IDEX[1]~0_combout ),
	.datad(\FileRegister|G4|G15|P5~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[15]~81 .lut_mask = 16'h1ABA;
defparam \RIDEX|R2Reg_IDEX[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N28
cycloneii_lcell_comb \RIDEX|R2Reg_IDEX[15]~82 (
// Equation(s):
// \RIDEX|R2Reg_IDEX[15]~82_combout  = (\clock~combout  & \RIDEX|R2Reg_IDEX[15]~81_combout )

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\RIDEX|R2Reg_IDEX[15]~81_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RIDEX|R2Reg_IDEX[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|R2Reg_IDEX[15]~82 .lut_mask = 16'hA0A0;
defparam \RIDEX|R2Reg_IDEX[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N29
cycloneii_lcell_ff \REXMEM|R2Reg_EXMEM[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RIDEX|R2Reg_IDEX[15]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|R2Reg_EXMEM [15]));

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \ALU_Input1[4]~122 (
// Equation(s):
// \ALU_Input1[4]~122_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[4]~8_combout ) # ((\fromData~combout [4] & \REXMEM|isLW_EXMEM~regout ))))

	.dataa(\fromData~combout [4]),
	.datab(\MEM_WB_Out[4]~8_combout ),
	.datac(\REXMEM|isLW_EXMEM~regout ),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4]~122 .lut_mask = 16'h00EC;
defparam \ALU_Input1[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \ALU_Input1[4]~62 (
// Equation(s):
// \ALU_Input1[4]~62_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[4]~122_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [4] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\RIFID|outPC [4]),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[4]~122_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4]~62 .lut_mask = 16'hCEC2;
defparam \ALU_Input1[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \FileRegister|G2|G4|P1~0 (
// Equation(s):
// \FileRegister|G2|G4|P1~0_combout  = (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G4|P1~0_combout ) # ((!\FileRegister|G2|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G2|G4|P2~0_combout ),
	.datab(\FileRegister|G2|G4|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G2|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G4|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G2|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \FileRegister|G2|G4|P2~0 (
// Equation(s):
// \FileRegister|G2|G4|P2~0_combout  = (!\FileRegister|G2|G4|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G2|G4|P2~0_combout ),
	.datab(\FileRegister|G2|G4|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G2|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G4|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G2|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \FileRegister|G2|G4|P5~0 (
// Equation(s):
// \FileRegister|G2|G4|P5~0_combout  = (\FileRegister|G2|G4|P5~0_combout  & !\FileRegister|G2|G4|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G4|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G4|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G4|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \FileRegister|G6|G4|P1~0 (
// Equation(s):
// \FileRegister|G6|G4|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G4|P1~0_combout ) # ((!\FileRegister|G6|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G0|Mux3~4_combout ),
	.datab(\FileRegister|G6|G4|P2~0_combout ),
	.datac(\FileRegister|G6|G4|P1~0_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G6|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G4|P1~0 .lut_mask = 16'hA2A0;
defparam \FileRegister|G6|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \FileRegister|G6|G4|P2~0 (
// Equation(s):
// \FileRegister|G6|G4|P2~0_combout  = (\FileRegister|G0|Mux3~4_combout  & (!\FileRegister|G6|G4|P1~0_combout  & ((\FileRegister|G6|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G0|Mux3~4_combout ),
	.datab(\FileRegister|G6|G4|P2~0_combout ),
	.datac(\FileRegister|G6|G4|P1~0_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G6|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G4|P2~0 .lut_mask = 16'h080A;
defparam \FileRegister|G6|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \FileRegister|G6|G4|P5~0 (
// Equation(s):
// \FileRegister|G6|G4|P5~0_combout  = (\FileRegister|G6|G4|P5~0_combout  & !\FileRegister|G6|G4|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G4|P5~0_combout ),
	.datad(\FileRegister|G6|G4|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G4|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \FileRegister|G5|G4|P2~0 (
// Equation(s):
// \FileRegister|G5|G4|P2~0_combout  = (!\FileRegister|G5|G4|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G5|G4|P1~0_combout ),
	.datab(\FileRegister|G5|G4|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G5|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G4|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G5|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \FileRegister|G5|G4|P5~0 (
// Equation(s):
// \FileRegister|G5|G4|P5~0_combout  = (\FileRegister|G5|G4|P5~0_combout  & !\FileRegister|G5|G4|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G4|P5~0_combout ),
	.datad(\FileRegister|G5|G4|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G4|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \ALU_Input1[4]~58 (
// Equation(s):
// \ALU_Input1[4]~58_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])) # (!\FileRegister|G7|G4|P5~0_combout ))) # (!\RIFID|outInstruction [7] & (((!\FileRegister|G5|G4|P5~0_combout  & !\RIFID|outInstruction [6]))))

	.dataa(\FileRegister|G7|G4|P5~0_combout ),
	.datab(\FileRegister|G5|G4|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4]~58 .lut_mask = 16'hF053;
defparam \ALU_Input1[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \ALU_Input1[4]~59 (
// Equation(s):
// \ALU_Input1[4]~59_combout  = (\RIFID|outInstruction [6] & ((\ALU_Input1[4]~58_combout  & (!\FileRegister|G8|G4|P5~0_combout )) # (!\ALU_Input1[4]~58_combout  & ((!\FileRegister|G6|G4|P5~0_combout ))))) # (!\RIFID|outInstruction [6] & 
// (((\ALU_Input1[4]~58_combout ))))

	.dataa(\FileRegister|G8|G4|P5~0_combout ),
	.datab(\FileRegister|G6|G4|P5~0_combout ),
	.datac(\RIFID|outInstruction [6]),
	.datad(\ALU_Input1[4]~58_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4]~59 .lut_mask = 16'h5F30;
defparam \ALU_Input1[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \ALU_Input1[4]~60 (
// Equation(s):
// \ALU_Input1[4]~60_combout  = (\ALU_Input1[12]~36_combout  & (((\ALU_Input1[4]~59_combout )) # (!\ALU_Input1[12]~35_combout ))) # (!\ALU_Input1[12]~36_combout  & (\ALU_Input1[12]~35_combout  & (!\FileRegister|G2|G4|P5~0_combout )))

	.dataa(\ALU_Input1[12]~36_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\FileRegister|G2|G4|P5~0_combout ),
	.datad(\ALU_Input1[4]~59_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4]~60 .lut_mask = 16'hAE26;
defparam \ALU_Input1[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \ALU_Input1[4]~61 (
// Equation(s):
// \ALU_Input1[4]~61_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[4]~60_combout  & ((!\FileRegister|G4|G4|P5~0_combout ))) # (!\ALU_Input1[4]~60_combout  & (!\FileRegister|G3|G4|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[4]~60_combout ))))

	.dataa(\FileRegister|G3|G4|P5~0_combout ),
	.datab(\ALU_Input1[12]~32_combout ),
	.datac(\FileRegister|G4|G4|P5~0_combout ),
	.datad(\ALU_Input1[4]~60_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4]~61 .lut_mask = 16'h3F44;
defparam \ALU_Input1[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \ALU_Input1[4] (
// Equation(s):
// ALU_Input1[4] = (\ALU_Input1[4]~62_combout  & ((\RMEMWB|writeData [4]) # ((!\ALU_Input1[12]~40_combout )))) # (!\ALU_Input1[4]~62_combout  & (((\ALU_Input1[12]~40_combout  & \ALU_Input1[4]~61_combout ))))

	.dataa(\RMEMWB|writeData [4]),
	.datab(\ALU_Input1[4]~62_combout ),
	.datac(\ALU_Input1[12]~40_combout ),
	.datad(\ALU_Input1[4]~61_combout ),
	.cin(gnd),
	.combout(ALU_Input1[4]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[4] .lut_mask = 16'hBC8C;
defparam \ALU_Input1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneii_lcell_comb \ALU|V5|Mux15~4 (
// Equation(s):
// \ALU|V5|Mux15~4_combout  = (!ALU_Input1[3] & (!ALU_Input1[12] & (!ALU_Input1[4] & !ALU_Input1[0])))

	.dataa(ALU_Input1[3]),
	.datab(ALU_Input1[12]),
	.datac(ALU_Input1[4]),
	.datad(ALU_Input1[0]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~4 .lut_mask = 16'h0001;
defparam \ALU|V5|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneii_lcell_comb \ALU|V5|Mux15~5 (
// Equation(s):
// \ALU|V5|Mux15~5_combout  = (!ALU_Input1[14] & (!ALU_Input1[2] & (!ALU_Input1[7] & !ALU_Input1[5])))

	.dataa(ALU_Input1[14]),
	.datab(ALU_Input1[2]),
	.datac(ALU_Input1[7]),
	.datad(ALU_Input1[5]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~5 .lut_mask = 16'h0001;
defparam \ALU|V5|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneii_lcell_comb \RIDEX|ALUFunc_IDEX[2]~2 (
// Equation(s):
// \RIDEX|ALUFunc_IDEX[2]~2_combout  = (\clock~combout  & ((\RIFID|outInstruction [14]) # ((\RIFID|outInstruction [2] & \Control|Mux0~0_combout ))))

	.dataa(\RIFID|outInstruction [14]),
	.datab(\clock~combout ),
	.datac(\RIFID|outInstruction [2]),
	.datad(\Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RIDEX|ALUFunc_IDEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|ALUFunc_IDEX[2]~2 .lut_mask = 16'hC888;
defparam \RIDEX|ALUFunc_IDEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneii_lcell_comb \ALU|V5|Mux15~3 (
// Equation(s):
// \ALU|V5|Mux15~3_combout  = (\RIDEX|ALUFunc_IDEX[2]~2_combout  & (!ALU_Input1[15] & (\RIDEX|ALUFunc_IDEX[1]~3_combout  $ (!\RIDEX|ALUFunc_IDEX[0]~0_combout ))))

	.dataa(\RIDEX|ALUFunc_IDEX[1]~3_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[2]~2_combout ),
	.datac(\RIDEX|ALUFunc_IDEX[0]~0_combout ),
	.datad(ALU_Input1[15]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~3 .lut_mask = 16'h0084;
defparam \ALU|V5|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneii_lcell_comb \ALU|V5|Mux15~8 (
// Equation(s):
// \ALU|V5|Mux15~8_combout  = (\ALU|V5|Mux15~7_combout  & (\ALU|V5|Mux15~4_combout  & (\ALU|V5|Mux15~5_combout  & \ALU|V5|Mux15~3_combout )))

	.dataa(\ALU|V5|Mux15~7_combout ),
	.datab(\ALU|V5|Mux15~4_combout ),
	.datac(\ALU|V5|Mux15~5_combout ),
	.datad(\ALU|V5|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~8 .lut_mask = 16'h8000;
defparam \ALU|V5|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneii_lcell_comb \ALU_Input2[0] (
// Equation(s):
// ALU_Input2[0] = (\ALU_Input2[0]~4_combout  & ((\RMEMWB|writeData [0]) # ((!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[0]~4_combout  & (((\RIDEX|R2Reg_IDEX[0]~7_combout  & \ALU_Input2[12]~1_combout ))))

	.dataa(\RMEMWB|writeData [0]),
	.datab(\ALU_Input2[0]~4_combout ),
	.datac(\RIDEX|R2Reg_IDEX[0]~7_combout ),
	.datad(\ALU_Input2[12]~1_combout ),
	.cin(gnd),
	.combout(ALU_Input2[0]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[0] .lut_mask = 16'hB8CC;
defparam \ALU_Input2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneii_lcell_comb \ALU|V5|Mux15~9 (
// Equation(s):
// \ALU|V5|Mux15~9_combout  = (!\RIDEX|ALUFunc_IDEX[2]~2_combout  & ((\RIDEX|ALUFunc_IDEX[0]~0_combout  & ((ALU_Input2[0]) # (ALU_Input1[0]))) # (!\RIDEX|ALUFunc_IDEX[0]~0_combout  & (ALU_Input2[0] & ALU_Input1[0]))))

	.dataa(\RIDEX|ALUFunc_IDEX[2]~2_combout ),
	.datab(\RIDEX|ALUFunc_IDEX[0]~0_combout ),
	.datac(ALU_Input2[0]),
	.datad(ALU_Input1[0]),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~9 .lut_mask = 16'h5440;
defparam \ALU|V5|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneii_lcell_comb \ALU|V5|Mux15~10 (
// Equation(s):
// \ALU|V5|Mux15~10_combout  = (\ALU|V5|Mux15~8_combout ) # ((\RIDEX|ALUFunc_IDEX[1]~3_combout  & ((\ALU|V5|Mux15~3_combout ) # (\ALU|V5|Mux15~9_combout ))))

	.dataa(\ALU|V5|Mux15~3_combout ),
	.datab(\ALU|V5|Mux15~8_combout ),
	.datac(\RIDEX|ALUFunc_IDEX[1]~3_combout ),
	.datad(\ALU|V5|Mux15~9_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~10 .lut_mask = 16'hFCEC;
defparam \ALU|V5|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneii_lcell_comb \ALU|V5|Mux15~13 (
// Equation(s):
// \ALU|V5|Mux15~13_combout  = (\ALU|V5|Mux15~2_combout  & (((!\clock~combout ) # (!\RIFID|outInstruction [15])))) # (!\ALU|V5|Mux15~2_combout  & (\ALU|V5|Mux15~10_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15]))))

	.dataa(\ALU|V5|Mux15~2_combout ),
	.datab(\ALU|V5|Mux15~10_combout ),
	.datac(\RIFID|outInstruction [15]),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux15~13 .lut_mask = 16'h0EEE;
defparam \ALU|V5|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N23
cycloneii_lcell_ff \REXMEM|Result_EXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux15~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [0]));

// Location: LCCOMB_X17_Y21_N2
cycloneii_lcell_comb \ALU|V5|Mux14~3 (
// Equation(s):
// \ALU|V5|Mux14~3_combout  = \ALU|G0|Add0~4_combout  $ (((\ALU|G0|Add0~2_combout  & ALU_Input1[0])))

	.dataa(\ALU|G0|Add0~2_combout ),
	.datab(ALU_Input1[0]),
	.datac(vcc),
	.datad(\ALU|G0|Add0~4_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux14~3 .lut_mask = 16'h7788;
defparam \ALU|V5|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneii_lcell_comb \ALU|V5|Mux14~4 (
// Equation(s):
// \ALU|V5|Mux14~4_combout  = ALU_Input1[1] $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux14~3_combout )))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(vcc),
	.datac(ALU_Input1[1]),
	.datad(\ALU|V5|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux14~4 .lut_mask = 16'h5AF0;
defparam \ALU|V5|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneii_lcell_comb \ALU|V5|Mux14~2 (
// Equation(s):
// \ALU|V5|Mux14~2_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & ((\ALU|V5|Mux15~12_combout ))) # (!\REXMEM|Result_EXMEM[3]~1_combout  & (ALU_Input2[1]))

	.dataa(vcc),
	.datab(ALU_Input2[1]),
	.datac(\ALU|V5|Mux15~12_combout ),
	.datad(\REXMEM|Result_EXMEM[3]~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux14~2 .lut_mask = 16'hF0CC;
defparam \ALU|V5|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneii_lcell_comb \ALU|V5|Mux14~5 (
// Equation(s):
// \ALU|V5|Mux14~5_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\ALU|V5|Mux14~2_combout  & ((!\REXMEM|Result_EXMEM[3]~1_combout ))) # (!\ALU|V5|Mux14~2_combout  & ((\ALU|V5|Mux14~4_combout ) # (\REXMEM|Result_EXMEM[3]~1_combout ))))) # 
// (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux14~4_combout  & ((\ALU|V5|Mux14~2_combout ) # (\REXMEM|Result_EXMEM[3]~1_combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\ALU|V5|Mux14~4_combout ),
	.datac(\ALU|V5|Mux14~2_combout ),
	.datad(\REXMEM|Result_EXMEM[3]~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux14~5 .lut_mask = 16'h4EE8;
defparam \ALU|V5|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneii_lcell_comb \ALU|V5|Mux14~6 (
// Equation(s):
// \ALU|V5|Mux14~6_combout  = (\ALU|V5|Mux14~5_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15])))

	.dataa(\RIFID|outInstruction [15]),
	.datab(\clock~combout ),
	.datac(vcc),
	.datad(\ALU|V5|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux14~6 .lut_mask = 16'h7700;
defparam \ALU|V5|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N19
cycloneii_lcell_ff \REXMEM|Result_EXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux14~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [1]));

// Location: LCCOMB_X17_Y17_N2
cycloneii_lcell_comb \ALU|V5|Mux10~0 (
// Equation(s):
// \ALU|V5|Mux10~0_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (((\ALU|V5|Mux15~12_combout )))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V0|V4|V4|out1~0_combout  $ (((\ALU|G0|Add0~12_combout )))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\ALU|V0|V4|V4|out1~0_combout ),
	.datac(\ALU|V5|Mux15~12_combout ),
	.datad(\ALU|G0|Add0~12_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux10~0 .lut_mask = 16'hB1E4;
defparam \ALU|V5|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneii_lcell_comb \ALU_Input2[5]~9 (
// Equation(s):
// \ALU_Input2[5]~9_combout  = (\ALU_Input2[12]~1_combout  & (\ALU_Input2[12]~3_combout )) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & (\MEM_WB_Out[5]~11_combout 
// ))))

	.dataa(\ALU_Input2[12]~1_combout ),
	.datab(\ALU_Input2[12]~3_combout ),
	.datac(\MEM_WB_Out[5]~11_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[5]~9 .lut_mask = 16'hDC98;
defparam \ALU_Input2[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneii_lcell_comb \ALU_Input2[5] (
// Equation(s):
// ALU_Input2[5] = (\ALU_Input2[5]~9_combout  & (((\RMEMWB|writeData [5]) # (!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[5]~9_combout  & (\RIDEX|R2Reg_IDEX[5]~32_combout  & ((\ALU_Input2[12]~1_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[5]~32_combout ),
	.datab(\ALU_Input2[5]~9_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\ALU_Input2[12]~1_combout ),
	.cin(gnd),
	.combout(ALU_Input2[5]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[5] .lut_mask = 16'hE2CC;
defparam \ALU_Input2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneii_lcell_comb \ALU|V5|Mux10~1 (
// Equation(s):
// \ALU|V5|Mux10~1_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # ((ALU_Input2[5]) # (ALU_Input1[5])))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (ALU_Input1[5] & ((\REXMEM|Result_EXMEM[3]~1_combout ) # 
// (ALU_Input2[5]))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datac(ALU_Input2[5]),
	.datad(ALU_Input1[5]),
	.cin(gnd),
	.combout(\ALU|V5|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux10~1 .lut_mask = 16'hFEA8;
defparam \ALU|V5|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneii_lcell_comb \ALU|V5|Mux10~2 (
// Equation(s):
// \ALU|V5|Mux10~2_combout  = (!\RIDEX|ALUFunc_IDEX[3]~1_combout  & (\ALU|V5|Mux10~1_combout  $ (((\ALU|V5|Mux10~0_combout  & \REXMEM|Result_EXMEM[3]~1_combout )))))

	.dataa(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.datab(\ALU|V5|Mux10~0_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V5|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux10~2 .lut_mask = 16'h1540;
defparam \ALU|V5|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N17
cycloneii_lcell_ff \REXMEM|Result_EXMEM[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux10~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [5]));

// Location: LCCOMB_X14_Y19_N22
cycloneii_lcell_comb \ALU|V0|V8|V0|out1 (
// Equation(s):
// \ALU|V0|V8|V0|out1~combout  = ALU_Input1[8] $ (\ALU|G0|Add0~18_combout  $ (\ALU|V0|V7|V4|out1~0_combout ))

	.dataa(vcc),
	.datab(ALU_Input1[8]),
	.datac(\ALU|G0|Add0~18_combout ),
	.datad(\ALU|V0|V7|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V8|V0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V8|V0|out1 .lut_mask = 16'hC33C;
defparam \ALU|V0|V8|V0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneii_lcell_comb \ALU|V5|Mux7~2 (
// Equation(s):
// \ALU|V5|Mux7~2_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (((!\REXMEM|Result_EXMEM[3]~1_combout )) # (!\ALU|V5|Mux15~12_combout ))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V0|V8|V0|out1~combout ))))

	.dataa(\ALU|V5|Mux15~12_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datac(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datad(\ALU|V0|V8|V0|out1~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux7~2 .lut_mask = 16'h7C4C;
defparam \ALU|V5|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneii_lcell_comb \ALU|V5|Mux7~3 (
// Equation(s):
// \ALU|V5|Mux7~3_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & (((\ALU|V5|Mux7~2_combout )))) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((ALU_Input1[8] & ((\ALU|V5|Mux7~2_combout ) # (ALU_Input2[8]))) # (!ALU_Input1[8] & (\ALU|V5|Mux7~2_combout  & 
// ALU_Input2[8]))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(ALU_Input1[8]),
	.datac(\ALU|V5|Mux7~2_combout ),
	.datad(ALU_Input2[8]),
	.cin(gnd),
	.combout(\ALU|V5|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux7~3 .lut_mask = 16'hF4E0;
defparam \ALU|V5|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneii_lcell_comb \ALU|V5|Mux7~4 (
// Equation(s):
// \ALU|V5|Mux7~4_combout  = (\ALU|V5|Mux7~3_combout  & ((!\clock~combout ) # (!\RIFID|outInstruction [15])))

	.dataa(\RIFID|outInstruction [15]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\ALU|V5|Mux7~3_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux7~4 .lut_mask = 16'h5F00;
defparam \ALU|V5|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N31
cycloneii_lcell_ff \REXMEM|Result_EXMEM[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [8]));

// Location: LCCOMB_X15_Y18_N24
cycloneii_lcell_comb \ALU_Input2[11] (
// Equation(s):
// ALU_Input2[11] = (\ALU_Input2[11]~15_combout  & (((\RMEMWB|writeData [11])) # (!\ALU_Input2[12]~1_combout ))) # (!\ALU_Input2[11]~15_combout  & (\ALU_Input2[12]~1_combout  & ((\RIDEX|R2Reg_IDEX[11]~62_combout ))))

	.dataa(\ALU_Input2[11]~15_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\RIDEX|R2Reg_IDEX[11]~62_combout ),
	.cin(gnd),
	.combout(ALU_Input2[11]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[11] .lut_mask = 16'hE6A2;
defparam \ALU_Input2[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \ALU_Input1[11]~129 (
// Equation(s):
// \ALU_Input1[11]~129_combout  = (!\Forward|S1[0]~1_combout  & ((\MEM_WB_Out[11]~22_combout ) # ((\REXMEM|isLW_EXMEM~regout  & \fromData~combout [11]))))

	.dataa(\MEM_WB_Out[11]~22_combout ),
	.datab(\REXMEM|isLW_EXMEM~regout ),
	.datac(\fromData~combout [11]),
	.datad(\Forward|S1[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[11]~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11]~129 .lut_mask = 16'h00EA;
defparam \ALU_Input1[11]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneii_lcell_comb \ALU_Input1[11]~97 (
// Equation(s):
// \ALU_Input1[11]~97_combout  = (\ALU_Input1[12]~41_combout  & (((\ALU_Input1[12]~39_combout ) # (\ALU_Input1[11]~129_combout )))) # (!\ALU_Input1[12]~41_combout  & (\RIFID|outPC [11] & (!\ALU_Input1[12]~39_combout )))

	.dataa(\RIFID|outPC [11]),
	.datab(\ALU_Input1[12]~41_combout ),
	.datac(\ALU_Input1[12]~39_combout ),
	.datad(\ALU_Input1[11]~129_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[11]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11]~97 .lut_mask = 16'hCEC2;
defparam \ALU_Input1[11]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \FileRegister|G7|G11|P2~0 (
// Equation(s):
// \FileRegister|G7|G11|P2~0_combout  = (!\FileRegister|G7|G11|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G7|G11|P1~0_combout ),
	.datab(\FileRegister|G7|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G11|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G7|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneii_lcell_comb \FileRegister|G7|G11|P5~0 (
// Equation(s):
// \FileRegister|G7|G11|P5~0_combout  = (\FileRegister|G7|G11|P5~0_combout  & !\FileRegister|G7|G11|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G7|G11|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G7|G11|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G11|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G7|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \FileRegister|G8|G11|P2~0 (
// Equation(s):
// \FileRegister|G8|G11|P2~0_combout  = (!\FileRegister|G8|G11|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G8|G11|P1~0_combout ),
	.datab(\FileRegister|G8|G11|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [11]),
	.cin(gnd),
	.combout(\FileRegister|G8|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G11|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneii_lcell_comb \FileRegister|G8|G11|P5~0 (
// Equation(s):
// \FileRegister|G8|G11|P5~0_combout  = (\FileRegister|G8|G11|P5~0_combout  & !\FileRegister|G8|G11|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G11|P5~0_combout ),
	.datad(\FileRegister|G8|G11|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G11|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \FileRegister|G5|G11|P1~0 (
// Equation(s):
// \FileRegister|G5|G11|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G11|P1~0_combout ) # ((!\FileRegister|G5|G11|P2~0_combout  & \RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G5|G11|P2~0_combout ),
	.datab(\FileRegister|G5|G11|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [11]),
	.cin(gnd),
	.combout(\FileRegister|G5|G11|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G11|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G5|G11|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \FileRegister|G5|G11|P2~0 (
// Equation(s):
// \FileRegister|G5|G11|P2~0_combout  = (!\FileRegister|G5|G11|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G5|G11|P2~0_combout ),
	.datab(\FileRegister|G5|G11|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [11]),
	.cin(gnd),
	.combout(\FileRegister|G5|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G11|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G5|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \FileRegister|G5|G11|P5~0 (
// Equation(s):
// \FileRegister|G5|G11|P5~0_combout  = (\FileRegister|G5|G11|P5~0_combout  & !\FileRegister|G5|G11|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G11|P5~0_combout ),
	.datad(\FileRegister|G5|G11|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G11|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneii_lcell_comb \ALU_Input1[11]~93 (
// Equation(s):
// \ALU_Input1[11]~93_combout  = (\RIFID|outInstruction [7] & (((\RIFID|outInstruction [6])))) # (!\RIFID|outInstruction [7] & ((\RIFID|outInstruction [6] & (!\FileRegister|G6|G11|P5~0_combout )) # (!\RIFID|outInstruction [6] & 
// ((!\FileRegister|G5|G11|P5~0_combout )))))

	.dataa(\FileRegister|G6|G11|P5~0_combout ),
	.datab(\FileRegister|G5|G11|P5~0_combout ),
	.datac(\RIFID|outInstruction [7]),
	.datad(\RIFID|outInstruction [6]),
	.cin(gnd),
	.combout(\ALU_Input1[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11]~93 .lut_mask = 16'hF503;
defparam \ALU_Input1[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneii_lcell_comb \ALU_Input1[11]~94 (
// Equation(s):
// \ALU_Input1[11]~94_combout  = (\RIFID|outInstruction [7] & ((\ALU_Input1[11]~93_combout  & ((!\FileRegister|G8|G11|P5~0_combout ))) # (!\ALU_Input1[11]~93_combout  & (!\FileRegister|G7|G11|P5~0_combout )))) # (!\RIFID|outInstruction [7] & 
// (((\ALU_Input1[11]~93_combout ))))

	.dataa(\RIFID|outInstruction [7]),
	.datab(\FileRegister|G7|G11|P5~0_combout ),
	.datac(\FileRegister|G8|G11|P5~0_combout ),
	.datad(\ALU_Input1[11]~93_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11]~94 .lut_mask = 16'h5F22;
defparam \ALU_Input1[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneii_lcell_comb \ALU_Input1[11]~95 (
// Equation(s):
// \ALU_Input1[11]~95_combout  = (\ALU_Input1[12]~35_combout  & ((\ALU_Input1[12]~36_combout  & ((\ALU_Input1[11]~94_combout ))) # (!\ALU_Input1[12]~36_combout  & (!\FileRegister|G2|G11|P5~0_combout )))) # (!\ALU_Input1[12]~35_combout  & 
// (((\ALU_Input1[12]~36_combout ))))

	.dataa(\FileRegister|G2|G11|P5~0_combout ),
	.datab(\ALU_Input1[12]~35_combout ),
	.datac(\ALU_Input1[12]~36_combout ),
	.datad(\ALU_Input1[11]~94_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[11]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11]~95 .lut_mask = 16'hF434;
defparam \ALU_Input1[11]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneii_lcell_comb \ALU_Input1[11]~96 (
// Equation(s):
// \ALU_Input1[11]~96_combout  = (\ALU_Input1[12]~32_combout  & ((\ALU_Input1[11]~95_combout  & ((!\FileRegister|G4|G11|P5~0_combout ))) # (!\ALU_Input1[11]~95_combout  & (!\FileRegister|G3|G11|P5~0_combout )))) # (!\ALU_Input1[12]~32_combout  & 
// (((\ALU_Input1[11]~95_combout ))))

	.dataa(\ALU_Input1[12]~32_combout ),
	.datab(\FileRegister|G3|G11|P5~0_combout ),
	.datac(\FileRegister|G4|G11|P5~0_combout ),
	.datad(\ALU_Input1[11]~95_combout ),
	.cin(gnd),
	.combout(\ALU_Input1[11]~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11]~96 .lut_mask = 16'h5F22;
defparam \ALU_Input1[11]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneii_lcell_comb \ALU_Input1[11] (
// Equation(s):
// ALU_Input1[11] = (\ALU_Input1[12]~40_combout  & ((\ALU_Input1[11]~97_combout  & (\RMEMWB|writeData [11])) # (!\ALU_Input1[11]~97_combout  & ((\ALU_Input1[11]~96_combout ))))) # (!\ALU_Input1[12]~40_combout  & (((\ALU_Input1[11]~97_combout ))))

	.dataa(\ALU_Input1[12]~40_combout ),
	.datab(\RMEMWB|writeData [11]),
	.datac(\ALU_Input1[11]~97_combout ),
	.datad(\ALU_Input1[11]~96_combout ),
	.cin(gnd),
	.combout(ALU_Input1[11]),
	.cout());
// synopsys translate_off
defparam \ALU_Input1[11] .lut_mask = 16'hDAD0;
defparam \ALU_Input1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneii_lcell_comb \ALU|V5|Mux4~1 (
// Equation(s):
// \ALU|V5|Mux4~1_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & ((\REXMEM|Result_EXMEM[3]~1_combout ) # ((ALU_Input2[11]) # (ALU_Input1[11])))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (ALU_Input1[11] & ((\REXMEM|Result_EXMEM[3]~1_combout ) # 
// (ALU_Input2[11]))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datac(ALU_Input2[11]),
	.datad(ALU_Input1[11]),
	.cin(gnd),
	.combout(\ALU|V5|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux4~1 .lut_mask = 16'hFEA8;
defparam \ALU|V5|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneii_lcell_comb \ALU|V0|V9|V4|out1~2 (
// Equation(s):
// \ALU|V0|V9|V4|out1~2_combout  = (\ALU|V0|V9|V4|out1~1_combout  & ((ALU_Input1[8] & ((\ALU|G0|Add0~18_combout ) # (\ALU|V0|V7|V4|out1~0_combout ))) # (!ALU_Input1[8] & (\ALU|G0|Add0~18_combout  & \ALU|V0|V7|V4|out1~0_combout ))))

	.dataa(\ALU|V0|V9|V4|out1~1_combout ),
	.datab(ALU_Input1[8]),
	.datac(\ALU|G0|Add0~18_combout ),
	.datad(\ALU|V0|V7|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V9|V4|out1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V9|V4|out1~2 .lut_mask = 16'hA880;
defparam \ALU|V0|V9|V4|out1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneii_lcell_comb \ALU|V0|V10|V4|out1~0 (
// Equation(s):
// \ALU|V0|V10|V4|out1~0_combout  = (\ALU|G0|Add0~22_combout  & ((\ALU|V0|V9|V4|out1~0_combout ) # ((\ALU|V0|V9|V4|out1~2_combout ) # (ALU_Input1[10])))) # (!\ALU|G0|Add0~22_combout  & (ALU_Input1[10] & ((\ALU|V0|V9|V4|out1~0_combout ) # 
// (\ALU|V0|V9|V4|out1~2_combout ))))

	.dataa(\ALU|V0|V9|V4|out1~0_combout ),
	.datab(\ALU|G0|Add0~22_combout ),
	.datac(\ALU|V0|V9|V4|out1~2_combout ),
	.datad(ALU_Input1[10]),
	.cin(gnd),
	.combout(\ALU|V0|V10|V4|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V10|V4|out1~0 .lut_mask = 16'hFEC8;
defparam \ALU|V0|V10|V4|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \ALU|V5|Mux4~0 (
// Equation(s):
// \ALU|V5|Mux4~0_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~0_combout  & ((\ALU|G0|Add0~24_combout  $ (\ALU|V0|V10|V4|out1~0_combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\ALU|V5|Mux15~12_combout ),
	.datac(\ALU|G0|Add0~24_combout ),
	.datad(\ALU|V0|V10|V4|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux4~0 .lut_mask = 16'h8DD8;
defparam \ALU|V5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneii_lcell_comb \ALU|V5|Mux4~2 (
// Equation(s):
// \ALU|V5|Mux4~2_combout  = (!\RIDEX|ALUFunc_IDEX[3]~1_combout  & (\ALU|V5|Mux4~1_combout  $ (((\REXMEM|Result_EXMEM[3]~1_combout  & \ALU|V5|Mux4~0_combout )))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(\ALU|V5|Mux4~1_combout ),
	.datac(\ALU|V5|Mux4~0_combout ),
	.datad(\RIDEX|ALUFunc_IDEX[3]~1_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux4~2 .lut_mask = 16'h006C;
defparam \ALU|V5|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N27
cycloneii_lcell_ff \REXMEM|Result_EXMEM[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [11]));

// Location: LCCOMB_X14_Y18_N4
cycloneii_lcell_comb \ALU_Input2[12]~16 (
// Equation(s):
// \ALU_Input2[12]~16_combout  = (\ALU_Input2[12]~1_combout  & (((\ALU_Input2[12]~3_combout )))) # (!\ALU_Input2[12]~1_combout  & ((\ALU_Input2[12]~3_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\ALU_Input2[12]~3_combout  & 
// (\MEM_WB_Out[12]~5_combout ))))

	.dataa(\MEM_WB_Out[12]~5_combout ),
	.datab(\ALU_Input2[12]~1_combout ),
	.datac(\ALU_Input2[12]~3_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\ALU_Input2[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[12]~16 .lut_mask = 16'hF2C2;
defparam \ALU_Input2[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneii_lcell_comb \ALU_Input2[12] (
// Equation(s):
// ALU_Input2[12] = (\ALU_Input2[12]~16_combout  & (((\RMEMWB|writeData [12]) # (!\ALU_Input2[12]~1_combout )))) # (!\ALU_Input2[12]~16_combout  & (\RIDEX|R2Reg_IDEX[12]~67_combout  & ((\ALU_Input2[12]~1_combout ))))

	.dataa(\RIDEX|R2Reg_IDEX[12]~67_combout ),
	.datab(\RMEMWB|writeData [12]),
	.datac(\ALU_Input2[12]~16_combout ),
	.datad(\ALU_Input2[12]~1_combout ),
	.cin(gnd),
	.combout(ALU_Input2[12]),
	.cout());
// synopsys translate_off
defparam \ALU_Input2[12] .lut_mask = 16'hCAF0;
defparam \ALU_Input2[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneii_lcell_comb \ALU|V0|V12|V0|out1~0 (
// Equation(s):
// \ALU|V0|V12|V0|out1~0_combout  = ALU_Input1[12] $ (\ALU|G0|Add0~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(ALU_Input1[12]),
	.datad(\ALU|G0|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V12|V0|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V12|V0|out1~0 .lut_mask = 16'h0FF0;
defparam \ALU|V0|V12|V0|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneii_lcell_comb \ALU|V0|V12|V0|out1 (
// Equation(s):
// \ALU|V0|V12|V0|out1~combout  = \ALU|V0|V12|V0|out1~0_combout  $ (((ALU_Input1[11] & ((\ALU|V0|V10|V4|out1~0_combout ) # (\ALU|G0|Add0~24_combout ))) # (!ALU_Input1[11] & (\ALU|V0|V10|V4|out1~0_combout  & \ALU|G0|Add0~24_combout ))))

	.dataa(ALU_Input1[11]),
	.datab(\ALU|V0|V10|V4|out1~0_combout ),
	.datac(\ALU|G0|Add0~24_combout ),
	.datad(\ALU|V0|V12|V0|out1~0_combout ),
	.cin(gnd),
	.combout(\ALU|V0|V12|V0|out1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V0|V12|V0|out1 .lut_mask = 16'h17E8;
defparam \ALU|V0|V12|V0|out1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneii_lcell_comb \ALU|V5|Mux3~2 (
// Equation(s):
// \ALU|V5|Mux3~2_combout  = (\REXMEM|Result_EXMEM[3]~0_combout  & (((!\ALU|V5|Mux15~12_combout )) # (!\REXMEM|Result_EXMEM[3]~1_combout ))) # (!\REXMEM|Result_EXMEM[3]~0_combout  & (\REXMEM|Result_EXMEM[3]~1_combout  & ((\ALU|V0|V12|V0|out1~combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~0_combout ),
	.datab(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datac(\ALU|V5|Mux15~12_combout ),
	.datad(\ALU|V0|V12|V0|out1~combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux3~2 .lut_mask = 16'h6E2A;
defparam \ALU|V5|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneii_lcell_comb \ALU|V5|Mux3~3 (
// Equation(s):
// \ALU|V5|Mux3~3_combout  = (\REXMEM|Result_EXMEM[3]~1_combout  & (((\ALU|V5|Mux3~2_combout )))) # (!\REXMEM|Result_EXMEM[3]~1_combout  & ((ALU_Input2[12] & ((ALU_Input1[12]) # (\ALU|V5|Mux3~2_combout ))) # (!ALU_Input2[12] & (ALU_Input1[12] & 
// \ALU|V5|Mux3~2_combout ))))

	.dataa(\REXMEM|Result_EXMEM[3]~1_combout ),
	.datab(ALU_Input2[12]),
	.datac(ALU_Input1[12]),
	.datad(\ALU|V5|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux3~3 .lut_mask = 16'hFE40;
defparam \ALU|V5|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneii_lcell_comb \ALU|V5|Mux3~4 (
// Equation(s):
// \ALU|V5|Mux3~4_combout  = (\ALU|V5|Mux3~3_combout  & ((!\RIFID|outInstruction [15]) # (!\clock~combout )))

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\RIFID|outInstruction [15]),
	.datad(\ALU|V5|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU|V5|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|V5|Mux3~4 .lut_mask = 16'h3F00;
defparam \ALU|V5|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N9
cycloneii_lcell_ff \REXMEM|Result_EXMEM[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|V5|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REXMEM|Result_EXMEM [12]));

// Location: LCCOMB_X17_Y17_N18
cycloneii_lcell_comb \PCRegister|output[5]~feeder (
// Equation(s):
// \PCRegister|output[5]~feeder_combout  = \PCRegister|output[5]~26_combout 

	.dataa(vcc),
	.datab(\PCRegister|output[5]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[5]~feeder .lut_mask = 16'hCCCC;
defparam \PCRegister|output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneii_lcell_comb \JRSelect|Mux10~0 (
// Equation(s):
// \JRSelect|Mux10~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [5])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\RIFID|outPC [5]),
	.datac(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux10~0 .lut_mask = 16'hF0D8;
defparam \JRSelect|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N19
cycloneii_lcell_ff \PCRegister|output[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[5]~feeder_combout ),
	.sdata(\JRSelect|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [5]));

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \PCRegister|output[8]~feeder (
// Equation(s):
// \PCRegister|output[8]~feeder_combout  = \PCRegister|output[8]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output[8]~32_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[8]~feeder .lut_mask = 16'hFF00;
defparam \PCRegister|output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \RIFID|outPC[8] (
// Equation(s):
// \RIFID|outPC [8] = (GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|Add0~14_combout )) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [8])))

	.dataa(vcc),
	.datab(\RIFID|Add0~14_combout ),
	.datac(\RIFID|outPC [8]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [8]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[8] .lut_mask = 16'hCCF0;
defparam \RIFID|outPC[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneii_lcell_comb \JRSelect|Mux7~0 (
// Equation(s):
// \JRSelect|Mux7~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [8])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\RIFID|outPC [8]),
	.datac(\comb~2_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux7~0 .lut_mask = 16'hFD08;
defparam \JRSelect|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N21
cycloneii_lcell_ff \PCRegister|output[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[8]~feeder_combout ),
	.sdata(\JRSelect|Mux7~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [8]));

// Location: LCCOMB_X14_Y17_N0
cycloneii_lcell_comb \PCRegister|output[9]~feeder (
// Equation(s):
// \PCRegister|output[9]~feeder_combout  = \PCRegister|output[9]~34_combout 

	.dataa(vcc),
	.datab(\PCRegister|output[9]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[9]~feeder .lut_mask = 16'hCCCC;
defparam \PCRegister|output[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \RIFID|outPC[9] (
// Equation(s):
// \RIFID|outPC [9] = (GLOBAL(\clock~clkctrl_outclk ) & (\RIFID|Add0~16_combout )) # (!GLOBAL(\clock~clkctrl_outclk ) & ((\RIFID|outPC [9])))

	.dataa(\RIFID|Add0~16_combout ),
	.datab(vcc),
	.datac(\RIFID|outPC [9]),
	.datad(\clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\RIFID|outPC [9]),
	.cout());
// synopsys translate_off
defparam \RIFID|outPC[9] .lut_mask = 16'hAAF0;
defparam \RIFID|outPC[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneii_lcell_comb \JRSelect|Mux6~0 (
// Equation(s):
// \JRSelect|Mux6~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [9])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\Hazard|JRopcode[0]~0_combout ),
	.datab(\RIFID|outPC [9]),
	.datac(\comb~2_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux6~0 .lut_mask = 16'hFD08;
defparam \JRSelect|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y17_N1
cycloneii_lcell_ff \PCRegister|output[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[9]~feeder_combout ),
	.sdata(\JRSelect|Mux6~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [9]));

// Location: LCCOMB_X16_Y21_N8
cycloneii_lcell_comb \PCRegister|output[10]~feeder (
// Equation(s):
// \PCRegister|output[10]~feeder_combout  = \PCRegister|output[10]~36_combout 

	.dataa(\PCRegister|output[10]~36_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[10]~feeder .lut_mask = 16'hAAAA;
defparam \PCRegister|output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneii_lcell_comb \JRSelect|Mux5~0 (
// Equation(s):
// \JRSelect|Mux5~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & (\RIDEX|immediate16_IDEX[15]~5_combout )) # (!\comb~2_combout  & ((\RIFID|outPC [10]))))) # (!\Hazard|JRopcode[0]~0_combout  & (\RIDEX|immediate16_IDEX[15]~5_combout ))

	.dataa(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datab(\RIFID|outPC [10]),
	.datac(\Hazard|JRopcode[0]~0_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux5~0 .lut_mask = 16'hAACA;
defparam \JRSelect|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N9
cycloneii_lcell_ff \PCRegister|output[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[10]~feeder_combout ),
	.sdata(\JRSelect|Mux5~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [10]));

// Location: LCCOMB_X17_Y19_N16
cycloneii_lcell_comb \PCRegister|output[13]~feeder (
// Equation(s):
// \PCRegister|output[13]~feeder_combout  = \PCRegister|output[13]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PCRegister|output[13]~42_combout ),
	.cin(gnd),
	.combout(\PCRegister|output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[13]~feeder .lut_mask = 16'hFF00;
defparam \PCRegister|output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneii_lcell_comb \JRSelect|Mux2~0 (
// Equation(s):
// \JRSelect|Mux2~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [13])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\RIFID|outPC [13]),
	.datab(\Hazard|JRopcode[0]~0_combout ),
	.datac(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux2~0 .lut_mask = 16'hF0B8;
defparam \JRSelect|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N17
cycloneii_lcell_ff \PCRegister|output[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[13]~feeder_combout ),
	.sdata(\JRSelect|Mux2~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [13]));

// Location: LCCOMB_X14_Y21_N28
cycloneii_lcell_comb \PCRegister|output[15]~46 (
// Equation(s):
// \PCRegister|output[15]~46_combout  = \RIFID|outInstruction [15] $ (\PCRegister|output[14]~45  $ (!\RIDEX|jumpShortAddr_IDEX[11]~2_combout ))

	.dataa(vcc),
	.datab(\RIFID|outInstruction [15]),
	.datac(vcc),
	.datad(\RIDEX|jumpShortAddr_IDEX[11]~2_combout ),
	.cin(\PCRegister|output[14]~45 ),
	.combout(\PCRegister|output[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[15]~46 .lut_mask = 16'h3CC3;
defparam \PCRegister|output[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
cycloneii_lcell_comb \PCRegister|output[15]~feeder (
// Equation(s):
// \PCRegister|output[15]~feeder_combout  = \PCRegister|output[15]~46_combout 

	.dataa(vcc),
	.datab(\PCRegister|output[15]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCRegister|output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PCRegister|output[15]~feeder .lut_mask = 16'hCCCC;
defparam \PCRegister|output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cycloneii_lcell_comb \JRSelect|Mux0~0 (
// Equation(s):
// \JRSelect|Mux0~0_combout  = (\Hazard|JRopcode[0]~0_combout  & ((\comb~2_combout  & ((\RIDEX|immediate16_IDEX[15]~5_combout ))) # (!\comb~2_combout  & (\RIFID|outPC [15])))) # (!\Hazard|JRopcode[0]~0_combout  & (((\RIDEX|immediate16_IDEX[15]~5_combout ))))

	.dataa(\RIFID|outPC [15]),
	.datab(\Hazard|JRopcode[0]~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\RIDEX|immediate16_IDEX[15]~5_combout ),
	.cin(gnd),
	.combout(\JRSelect|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \JRSelect|Mux0~0 .lut_mask = 16'hFB08;
defparam \JRSelect|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N9
cycloneii_lcell_ff \PCRegister|output[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\PCRegister|output[15]~feeder_combout ),
	.sdata(\JRSelect|Mux0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Hazard|JRopcode[0]~0_combout ),
	.ena(\Trap|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PCRegister|output [15]));

// Location: LCCOMB_X15_Y16_N30
cycloneii_lcell_comb \FileRegister|G2|G11|P2~0 (
// Equation(s):
// \FileRegister|G2|G11|P2~0_combout  = (!\FileRegister|G2|G11|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G2|G11|P1~0_combout ),
	.datab(\FileRegister|G2|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G11|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneii_lcell_comb \FileRegister|G2|G11|P5~0 (
// Equation(s):
// \FileRegister|G2|G11|P5~0_combout  = (\FileRegister|G2|G11|P5~0_combout  & !\FileRegister|G2|G11|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G11|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G11|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G11|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \FileRegister|G2|G12|P2~0 (
// Equation(s):
// \FileRegister|G2|G12|P2~0_combout  = (!\FileRegister|G2|G12|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G2|G12|P1~0_combout ),
	.datab(\FileRegister|G2|G12|P2~0_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\FileRegister|G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G12|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G2|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \FileRegister|G2|G12|P5~0 (
// Equation(s):
// \FileRegister|G2|G12|P5~0_combout  = (\FileRegister|G2|G12|P5~0_combout  & !\FileRegister|G2|G12|P2~0_combout )

	.dataa(\FileRegister|G2|G12|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G2|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G12|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G2|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneii_lcell_comb \FileRegister|G2|G14|P2~0 (
// Equation(s):
// \FileRegister|G2|G14|P2~0_combout  = (!\FileRegister|G2|G14|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G2|G14|P1~0_combout ),
	.datab(\FileRegister|G2|G14|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G2|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G14|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G2|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneii_lcell_comb \FileRegister|G2|G14|P5~0 (
// Equation(s):
// \FileRegister|G2|G14|P5~0_combout  = (\FileRegister|G2|G14|P5~0_combout  & !\FileRegister|G2|G14|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G14|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G14|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneii_lcell_comb \FileRegister|G2|G15|P2~0 (
// Equation(s):
// \FileRegister|G2|G15|P2~0_combout  = (!\FileRegister|G2|G15|P1~0_combout  & (\FileRegister|G0|Mux3~0_combout  & ((\FileRegister|G2|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G2|G15|P1~0_combout ),
	.datab(\FileRegister|G2|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~0_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G2|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G15|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G2|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneii_lcell_comb \FileRegister|G2|G15|P5~0 (
// Equation(s):
// \FileRegister|G2|G15|P5~0_combout  = (\FileRegister|G2|G15|P5~0_combout  & !\FileRegister|G2|G15|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G2|G15|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G2|G15|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G2|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G2|G15|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G2|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneii_lcell_comb \FileRegister|G5|G1|P1~0 (
// Equation(s):
// \FileRegister|G5|G1|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G1|P1~0_combout ) # ((!\FileRegister|G5|G1|P2~0_combout  & \RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G5|G1|P2~0_combout ),
	.datab(\FileRegister|G5|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G5|G1|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G1|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G5|G1|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneii_lcell_comb \FileRegister|G5|G1|P2~0 (
// Equation(s):
// \FileRegister|G5|G1|P2~0_combout  = (!\FileRegister|G5|G1|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G1|P2~0_combout ) # (!\RMEMWB|writeData [1]))))

	.dataa(\FileRegister|G5|G1|P2~0_combout ),
	.datab(\FileRegister|G5|G1|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [1]),
	.cin(gnd),
	.combout(\FileRegister|G5|G1|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G1|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G5|G1|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneii_lcell_comb \FileRegister|G5|G1|P5~0 (
// Equation(s):
// \FileRegister|G5|G1|P5~0_combout  = (\FileRegister|G5|G1|P5~0_combout  & !\FileRegister|G5|G1|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G5|G1|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G5|G1|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G1|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G1|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G5|G1|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \FileRegister|G5|G2|P2~0 (
// Equation(s):
// \FileRegister|G5|G2|P2~0_combout  = (!\FileRegister|G5|G2|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G2|P2~0_combout ) # (!\RMEMWB|writeData [2]))))

	.dataa(\FileRegister|G5|G2|P1~0_combout ),
	.datab(\FileRegister|G5|G2|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [2]),
	.cin(gnd),
	.combout(\FileRegister|G5|G2|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G2|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G5|G2|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \FileRegister|G5|G2|P5~0 (
// Equation(s):
// \FileRegister|G5|G2|P5~0_combout  = (\FileRegister|G5|G2|P5~0_combout  & !\FileRegister|G5|G2|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G2|P5~0_combout ),
	.datad(\FileRegister|G5|G2|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G2|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G2|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G2|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneii_lcell_comb \FileRegister|G5|G3|P2~0 (
// Equation(s):
// \FileRegister|G5|G3|P2~0_combout  = (!\FileRegister|G5|G3|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G3|P2~0_combout ) # (!\RMEMWB|writeData [3]))))

	.dataa(\FileRegister|G5|G3|P1~0_combout ),
	.datab(\FileRegister|G5|G3|P2~0_combout ),
	.datac(\RMEMWB|writeData [3]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G3|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G3|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G5|G3|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneii_lcell_comb \FileRegister|G5|G3|P5~0 (
// Equation(s):
// \FileRegister|G5|G3|P5~0_combout  = (\FileRegister|G5|G3|P5~0_combout  & !\FileRegister|G5|G3|P2~0_combout )

	.dataa(\FileRegister|G5|G3|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G5|G3|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G3|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G3|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G5|G3|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \FileRegister|G5|G5|P1~0 (
// Equation(s):
// \FileRegister|G5|G5|P1~0_combout  = (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G5|P1~0_combout ) # ((!\FileRegister|G5|G5|P2~0_combout  & \RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G5|G5|P2~0_combout ),
	.datab(\FileRegister|G5|G5|P1~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G5|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G5|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \FileRegister|G5|G5|P2~0 (
// Equation(s):
// \FileRegister|G5|G5|P2~0_combout  = (!\FileRegister|G5|G5|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\FileRegister|G5|G5|P2~0_combout ),
	.datab(\FileRegister|G5|G5|P1~0_combout ),
	.datac(\RMEMWB|writeData [5]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G5|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G5|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \FileRegister|G5|G5|P5~0 (
// Equation(s):
// \FileRegister|G5|G5|P5~0_combout  = (\FileRegister|G5|G5|P5~0_combout  & !\FileRegister|G5|G5|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G5|P5~0_combout ),
	.datad(\FileRegister|G5|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G5|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \FileRegister|G5|G9|P2~0 (
// Equation(s):
// \FileRegister|G5|G9|P2~0_combout  = (!\FileRegister|G5|G9|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G9|P2~0_combout ) # (!\RMEMWB|writeData [9]))))

	.dataa(\FileRegister|G5|G9|P1~0_combout ),
	.datab(\FileRegister|G5|G9|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [9]),
	.cin(gnd),
	.combout(\FileRegister|G5|G9|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G9|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G5|G9|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \FileRegister|G5|G9|P5~0 (
// Equation(s):
// \FileRegister|G5|G9|P5~0_combout  = (\FileRegister|G5|G9|P5~0_combout  & !\FileRegister|G5|G9|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G9|P5~0_combout ),
	.datad(\FileRegister|G5|G9|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G9|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G9|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G9|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \FileRegister|G5|G12|P2~0 (
// Equation(s):
// \FileRegister|G5|G12|P2~0_combout  = (!\FileRegister|G5|G12|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G12|P2~0_combout ) # (!\RMEMWB|writeData [12]))))

	.dataa(\FileRegister|G5|G12|P1~0_combout ),
	.datab(\FileRegister|G5|G12|P2~0_combout ),
	.datac(\RMEMWB|writeData [12]),
	.datad(\FileRegister|G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G12|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G12|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G5|G12|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \FileRegister|G5|G12|P5~0 (
// Equation(s):
// \FileRegister|G5|G12|P5~0_combout  = (\FileRegister|G5|G12|P5~0_combout  & !\FileRegister|G5|G12|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G12|P5~0_combout ),
	.datad(\FileRegister|G5|G12|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G12|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G12|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G12|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneii_lcell_comb \FileRegister|G5|G14|P2~0 (
// Equation(s):
// \FileRegister|G5|G14|P2~0_combout  = (!\FileRegister|G5|G14|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G14|P2~0_combout ) # (!\RMEMWB|writeData [14]))))

	.dataa(\FileRegister|G5|G14|P1~0_combout ),
	.datab(\FileRegister|G5|G14|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [14]),
	.cin(gnd),
	.combout(\FileRegister|G5|G14|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G14|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G5|G14|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneii_lcell_comb \FileRegister|G5|G14|P5~0 (
// Equation(s):
// \FileRegister|G5|G14|P5~0_combout  = (\FileRegister|G5|G14|P5~0_combout  & !\FileRegister|G5|G14|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G5|G14|P5~0_combout ),
	.datad(\FileRegister|G5|G14|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G14|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G14|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G5|G14|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneii_lcell_comb \FileRegister|G5|G15|P2~0 (
// Equation(s):
// \FileRegister|G5|G15|P2~0_combout  = (!\FileRegister|G5|G15|P1~0_combout  & (\FileRegister|G0|Mux3~3_combout  & ((\FileRegister|G5|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G5|G15|P1~0_combout ),
	.datab(\FileRegister|G5|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~3_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G5|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G15|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G5|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneii_lcell_comb \FileRegister|G5|G15|P5~0 (
// Equation(s):
// \FileRegister|G5|G15|P5~0_combout  = (\FileRegister|G5|G15|P5~0_combout  & !\FileRegister|G5|G15|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G5|G15|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G5|G15|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G5|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G5|G15|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G5|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneii_lcell_comb \FileRegister|G6|G6|P2~0 (
// Equation(s):
// \FileRegister|G6|G6|P2~0_combout  = (!\FileRegister|G6|G6|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G6|G6|P1~0_combout ),
	.datab(\FileRegister|G6|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G6|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneii_lcell_comb \FileRegister|G6|G6|P5~0 (
// Equation(s):
// \FileRegister|G6|G6|P5~0_combout  = (\FileRegister|G6|G6|P5~0_combout  & !\FileRegister|G6|G6|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G6|P5~0_combout ),
	.datad(\FileRegister|G6|G6|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G6|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \FileRegister|G6|G7|P2~0 (
// Equation(s):
// \FileRegister|G6|G7|P2~0_combout  = (!\FileRegister|G6|G7|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G6|G7|P1~0_combout ),
	.datab(\FileRegister|G6|G7|P2~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G7|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \FileRegister|G6|G7|P5~0 (
// Equation(s):
// \FileRegister|G6|G7|P5~0_combout  = (!\FileRegister|G6|G7|P2~0_combout  & \FileRegister|G6|G7|P5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G7|P2~0_combout ),
	.datad(\FileRegister|G6|G7|P5~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G7|P5~0 .lut_mask = 16'h0F00;
defparam \FileRegister|G6|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \FileRegister|G6|G8|P1~0 (
// Equation(s):
// \FileRegister|G6|G8|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G8|P1~0_combout ) # ((!\FileRegister|G6|G8|P2~0_combout  & \RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G6|G8|P2~0_combout ),
	.datab(\FileRegister|G6|G8|P1~0_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G8|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G8|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G6|G8|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \FileRegister|G6|G8|P2~0 (
// Equation(s):
// \FileRegister|G6|G8|P2~0_combout  = (!\FileRegister|G6|G8|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G6|G8|P2~0_combout ),
	.datab(\FileRegister|G6|G8|P1~0_combout ),
	.datac(\RMEMWB|writeData [8]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G8|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G6|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \FileRegister|G6|G8|P5~0 (
// Equation(s):
// \FileRegister|G6|G8|P5~0_combout  = (\FileRegister|G6|G8|P5~0_combout  & !\FileRegister|G6|G8|P2~0_combout )

	.dataa(vcc),
	.datab(\FileRegister|G6|G8|P5~0_combout ),
	.datac(vcc),
	.datad(\FileRegister|G6|G8|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G8|P5~0 .lut_mask = 16'h00CC;
defparam \FileRegister|G6|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \FileRegister|G6|G11|P2~0 (
// Equation(s):
// \FileRegister|G6|G11|P2~0_combout  = (!\FileRegister|G6|G11|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G11|P2~0_combout ) # (!\RMEMWB|writeData [11]))))

	.dataa(\FileRegister|G6|G11|P1~0_combout ),
	.datab(\FileRegister|G6|G11|P2~0_combout ),
	.datac(\RMEMWB|writeData [11]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G11|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G11|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G6|G11|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \FileRegister|G6|G11|P5~0 (
// Equation(s):
// \FileRegister|G6|G11|P5~0_combout  = (\FileRegister|G6|G11|P5~0_combout  & !\FileRegister|G6|G11|P2~0_combout )

	.dataa(\FileRegister|G6|G11|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G6|G11|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G11|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G11|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G6|G11|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \FileRegister|G6|G13|P1~0 (
// Equation(s):
// \FileRegister|G6|G13|P1~0_combout  = (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G13|P1~0_combout ) # ((!\FileRegister|G6|G13|P2~0_combout  & \RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G6|G13|P2~0_combout ),
	.datab(\FileRegister|G6|G13|P1~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G13|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G13|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G6|G13|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \FileRegister|G6|G13|P2~0 (
// Equation(s):
// \FileRegister|G6|G13|P2~0_combout  = (!\FileRegister|G6|G13|P1~0_combout  & (\FileRegister|G0|Mux3~4_combout  & ((\FileRegister|G6|G13|P2~0_combout ) # (!\RMEMWB|writeData [13]))))

	.dataa(\FileRegister|G6|G13|P2~0_combout ),
	.datab(\FileRegister|G6|G13|P1~0_combout ),
	.datac(\RMEMWB|writeData [13]),
	.datad(\FileRegister|G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G13|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G13|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G6|G13|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneii_lcell_comb \FileRegister|G6|G13|P5~0 (
// Equation(s):
// \FileRegister|G6|G13|P5~0_combout  = (\FileRegister|G6|G13|P5~0_combout  & !\FileRegister|G6|G13|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G6|G13|P5~0_combout ),
	.datad(\FileRegister|G6|G13|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G6|G13|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G6|G13|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G6|G13|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \FileRegister|G7|G4|P1~0 (
// Equation(s):
// \FileRegister|G7|G4|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G4|P1~0_combout ) # ((!\FileRegister|G7|G4|P2~0_combout  & \RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G7|G4|P2~0_combout ),
	.datab(\FileRegister|G7|G4|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G7|G4|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G4|P1~0 .lut_mask = 16'hD0C0;
defparam \FileRegister|G7|G4|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \FileRegister|G7|G4|P2~0 (
// Equation(s):
// \FileRegister|G7|G4|P2~0_combout  = (!\FileRegister|G7|G4|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G7|G4|P2~0_combout ),
	.datab(\FileRegister|G7|G4|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [4]),
	.cin(gnd),
	.combout(\FileRegister|G7|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G4|P2~0 .lut_mask = 16'h2030;
defparam \FileRegister|G7|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \FileRegister|G7|G4|P5~0 (
// Equation(s):
// \FileRegister|G7|G4|P5~0_combout  = (\FileRegister|G7|G4|P5~0_combout  & !\FileRegister|G7|G4|P2~0_combout )

	.dataa(\FileRegister|G7|G4|P5~0_combout ),
	.datab(vcc),
	.datac(\FileRegister|G7|G4|P2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FileRegister|G7|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G4|P5~0 .lut_mask = 16'h0A0A;
defparam \FileRegister|G7|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \FileRegister|G7|G5|P1~0 (
// Equation(s):
// \FileRegister|G7|G5|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G5|P1~0_combout ) # ((\RMEMWB|writeData [5] & !\FileRegister|G7|G5|P2~0_combout ))))

	.dataa(\RMEMWB|writeData [5]),
	.datab(\FileRegister|G7|G5|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\FileRegister|G7|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G5|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G5|P1~0 .lut_mask = 16'hC0E0;
defparam \FileRegister|G7|G5|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \FileRegister|G7|G5|P2~0 (
// Equation(s):
// \FileRegister|G7|G5|P2~0_combout  = (!\FileRegister|G7|G5|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G5|P2~0_combout ) # (!\RMEMWB|writeData [5]))))

	.dataa(\RMEMWB|writeData [5]),
	.datab(\FileRegister|G7|G5|P1~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\FileRegister|G7|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G5|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G5|P2~0 .lut_mask = 16'h3010;
defparam \FileRegister|G7|G5|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \FileRegister|G7|G5|P5~0 (
// Equation(s):
// \FileRegister|G7|G5|P5~0_combout  = (\FileRegister|G7|G5|P5~0_combout  & !\FileRegister|G7|G5|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G5|P5~0_combout ),
	.datad(\FileRegister|G7|G5|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G5|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G5|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G5|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \FileRegister|G7|G7|P1~0 (
// Equation(s):
// \FileRegister|G7|G7|P1~0_combout  = (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G7|P1~0_combout ) # ((!\FileRegister|G7|G7|P2~0_combout  & \RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G7|G7|P2~0_combout ),
	.datab(\FileRegister|G7|G7|P1~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G7|P1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G7|P1~0 .lut_mask = 16'hDC00;
defparam \FileRegister|G7|G7|P1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \FileRegister|G7|G7|P2~0 (
// Equation(s):
// \FileRegister|G7|G7|P2~0_combout  = (!\FileRegister|G7|G7|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G7|P2~0_combout ) # (!\RMEMWB|writeData [7]))))

	.dataa(\FileRegister|G7|G7|P2~0_combout ),
	.datab(\FileRegister|G7|G7|P1~0_combout ),
	.datac(\RMEMWB|writeData [7]),
	.datad(\FileRegister|G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G7|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G7|P2~0 .lut_mask = 16'h2300;
defparam \FileRegister|G7|G7|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \FileRegister|G7|G7|P5~0 (
// Equation(s):
// \FileRegister|G7|G7|P5~0_combout  = (\FileRegister|G7|G7|P5~0_combout  & !\FileRegister|G7|G7|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G7|P5~0_combout ),
	.datad(\FileRegister|G7|G7|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G7|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G7|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G7|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneii_lcell_comb \FileRegister|G7|G10|P2~0 (
// Equation(s):
// \FileRegister|G7|G10|P2~0_combout  = (!\FileRegister|G7|G10|P1~0_combout  & (\FileRegister|G0|Mux3~5_combout  & ((\FileRegister|G7|G10|P2~0_combout ) # (!\RMEMWB|writeData [10]))))

	.dataa(\FileRegister|G7|G10|P1~0_combout ),
	.datab(\FileRegister|G7|G10|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~5_combout ),
	.datad(\RMEMWB|writeData [10]),
	.cin(gnd),
	.combout(\FileRegister|G7|G10|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G10|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G7|G10|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneii_lcell_comb \FileRegister|G7|G10|P5~0 (
// Equation(s):
// \FileRegister|G7|G10|P5~0_combout  = (\FileRegister|G7|G10|P5~0_combout  & !\FileRegister|G7|G10|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G7|G10|P5~0_combout ),
	.datad(\FileRegister|G7|G10|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G7|G10|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G7|G10|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G7|G10|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \FileRegister|G8|G4|P2~0 (
// Equation(s):
// \FileRegister|G8|G4|P2~0_combout  = (!\FileRegister|G8|G4|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G4|P2~0_combout ) # (!\RMEMWB|writeData [4]))))

	.dataa(\FileRegister|G8|G4|P1~0_combout ),
	.datab(\FileRegister|G8|G4|P2~0_combout ),
	.datac(\RMEMWB|writeData [4]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G4|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G4|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G8|G4|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \FileRegister|G8|G4|P5~0 (
// Equation(s):
// \FileRegister|G8|G4|P5~0_combout  = (\FileRegister|G8|G4|P5~0_combout  & !\FileRegister|G8|G4|P2~0_combout )

	.dataa(\FileRegister|G8|G4|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G8|G4|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G4|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G4|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G8|G4|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneii_lcell_comb \FileRegister|G8|G6|P2~0 (
// Equation(s):
// \FileRegister|G8|G6|P2~0_combout  = (!\FileRegister|G8|G6|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G6|P2~0_combout ) # (!\RMEMWB|writeData [6]))))

	.dataa(\FileRegister|G8|G6|P1~0_combout ),
	.datab(\FileRegister|G8|G6|P2~0_combout ),
	.datac(\RMEMWB|writeData [6]),
	.datad(\FileRegister|G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G6|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G6|P2~0 .lut_mask = 16'h4500;
defparam \FileRegister|G8|G6|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneii_lcell_comb \FileRegister|G8|G6|P5~0 (
// Equation(s):
// \FileRegister|G8|G6|P5~0_combout  = (\FileRegister|G8|G6|P5~0_combout  & !\FileRegister|G8|G6|P2~0_combout )

	.dataa(\FileRegister|G8|G6|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G8|G6|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G6|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G6|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G8|G6|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneii_lcell_comb \FileRegister|G8|G8|P2~0 (
// Equation(s):
// \FileRegister|G8|G8|P2~0_combout  = (!\FileRegister|G8|G8|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G8|P2~0_combout ) # (!\RMEMWB|writeData [8]))))

	.dataa(\FileRegister|G8|G8|P1~0_combout ),
	.datab(\FileRegister|G8|G8|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [8]),
	.cin(gnd),
	.combout(\FileRegister|G8|G8|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G8|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G8|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneii_lcell_comb \FileRegister|G8|G8|P5~0 (
// Equation(s):
// \FileRegister|G8|G8|P5~0_combout  = (\FileRegister|G8|G8|P5~0_combout  & !\FileRegister|G8|G8|P2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FileRegister|G8|G8|P5~0_combout ),
	.datad(\FileRegister|G8|G8|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G8|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G8|P5~0 .lut_mask = 16'h00F0;
defparam \FileRegister|G8|G8|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneii_lcell_comb \FileRegister|G8|G15|P2~0 (
// Equation(s):
// \FileRegister|G8|G15|P2~0_combout  = (!\FileRegister|G8|G15|P1~0_combout  & (\FileRegister|G0|Mux3~6_combout  & ((\FileRegister|G8|G15|P2~0_combout ) # (!\RMEMWB|writeData [15]))))

	.dataa(\FileRegister|G8|G15|P1~0_combout ),
	.datab(\FileRegister|G8|G15|P2~0_combout ),
	.datac(\FileRegister|G0|Mux3~6_combout ),
	.datad(\RMEMWB|writeData [15]),
	.cin(gnd),
	.combout(\FileRegister|G8|G15|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G15|P2~0 .lut_mask = 16'h4050;
defparam \FileRegister|G8|G15|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneii_lcell_comb \FileRegister|G8|G15|P5~0 (
// Equation(s):
// \FileRegister|G8|G15|P5~0_combout  = (\FileRegister|G8|G15|P5~0_combout  & !\FileRegister|G8|G15|P2~0_combout )

	.dataa(\FileRegister|G8|G15|P5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FileRegister|G8|G15|P2~0_combout ),
	.cin(gnd),
	.combout(\FileRegister|G8|G15|P5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FileRegister|G8|G15|P5~0 .lut_mask = 16'h00AA;
defparam \FileRegister|G8|G15|P5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEnable~I (
	.datain(\REXMEM|PrintDigit_EXMEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEnable));
// synopsys translate_off
defparam \printEnable~I .input_async_reset = "none";
defparam \printEnable~I .input_power_up = "low";
defparam \printEnable~I .input_register_mode = "none";
defparam \printEnable~I .input_sync_reset = "none";
defparam \printEnable~I .oe_async_reset = "none";
defparam \printEnable~I .oe_power_up = "low";
defparam \printEnable~I .oe_register_mode = "none";
defparam \printEnable~I .oe_sync_reset = "none";
defparam \printEnable~I .operation_mode = "output";
defparam \printEnable~I .output_async_reset = "none";
defparam \printEnable~I .output_power_up = "low";
defparam \printEnable~I .output_register_mode = "none";
defparam \printEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \keyEnable~I (
	.datain(\REXMEM|ReadDigit_EXMEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(keyEnable));
// synopsys translate_off
defparam \keyEnable~I .input_async_reset = "none";
defparam \keyEnable~I .input_power_up = "low";
defparam \keyEnable~I .input_register_mode = "none";
defparam \keyEnable~I .input_sync_reset = "none";
defparam \keyEnable~I .oe_async_reset = "none";
defparam \keyEnable~I .oe_power_up = "low";
defparam \keyEnable~I .oe_register_mode = "none";
defparam \keyEnable~I .oe_sync_reset = "none";
defparam \keyEnable~I .operation_mode = "output";
defparam \keyEnable~I .output_async_reset = "none";
defparam \keyEnable~I .output_power_up = "low";
defparam \keyEnable~I .output_register_mode = "none";
defparam \keyEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataWriteFlag~I (
	.datain(\REXMEM|WriteEnable_EXMEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataWriteFlag));
// synopsys translate_off
defparam \DataWriteFlag~I .input_async_reset = "none";
defparam \DataWriteFlag~I .input_power_up = "low";
defparam \DataWriteFlag~I .input_register_mode = "none";
defparam \DataWriteFlag~I .input_sync_reset = "none";
defparam \DataWriteFlag~I .oe_async_reset = "none";
defparam \DataWriteFlag~I .oe_power_up = "low";
defparam \DataWriteFlag~I .oe_register_mode = "none";
defparam \DataWriteFlag~I .oe_sync_reset = "none";
defparam \DataWriteFlag~I .operation_mode = "output";
defparam \DataWriteFlag~I .output_async_reset = "none";
defparam \DataWriteFlag~I .output_power_up = "low";
defparam \DataWriteFlag~I .output_register_mode = "none";
defparam \DataWriteFlag~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[0]~I (
	.datain(\REXMEM|R2Reg_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[0]));
// synopsys translate_off
defparam \dataAD[0]~I .input_async_reset = "none";
defparam \dataAD[0]~I .input_power_up = "low";
defparam \dataAD[0]~I .input_register_mode = "none";
defparam \dataAD[0]~I .input_sync_reset = "none";
defparam \dataAD[0]~I .oe_async_reset = "none";
defparam \dataAD[0]~I .oe_power_up = "low";
defparam \dataAD[0]~I .oe_register_mode = "none";
defparam \dataAD[0]~I .oe_sync_reset = "none";
defparam \dataAD[0]~I .operation_mode = "output";
defparam \dataAD[0]~I .output_async_reset = "none";
defparam \dataAD[0]~I .output_power_up = "low";
defparam \dataAD[0]~I .output_register_mode = "none";
defparam \dataAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[1]~I (
	.datain(\REXMEM|R2Reg_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[1]));
// synopsys translate_off
defparam \dataAD[1]~I .input_async_reset = "none";
defparam \dataAD[1]~I .input_power_up = "low";
defparam \dataAD[1]~I .input_register_mode = "none";
defparam \dataAD[1]~I .input_sync_reset = "none";
defparam \dataAD[1]~I .oe_async_reset = "none";
defparam \dataAD[1]~I .oe_power_up = "low";
defparam \dataAD[1]~I .oe_register_mode = "none";
defparam \dataAD[1]~I .oe_sync_reset = "none";
defparam \dataAD[1]~I .operation_mode = "output";
defparam \dataAD[1]~I .output_async_reset = "none";
defparam \dataAD[1]~I .output_power_up = "low";
defparam \dataAD[1]~I .output_register_mode = "none";
defparam \dataAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[2]~I (
	.datain(\REXMEM|R2Reg_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[2]));
// synopsys translate_off
defparam \dataAD[2]~I .input_async_reset = "none";
defparam \dataAD[2]~I .input_power_up = "low";
defparam \dataAD[2]~I .input_register_mode = "none";
defparam \dataAD[2]~I .input_sync_reset = "none";
defparam \dataAD[2]~I .oe_async_reset = "none";
defparam \dataAD[2]~I .oe_power_up = "low";
defparam \dataAD[2]~I .oe_register_mode = "none";
defparam \dataAD[2]~I .oe_sync_reset = "none";
defparam \dataAD[2]~I .operation_mode = "output";
defparam \dataAD[2]~I .output_async_reset = "none";
defparam \dataAD[2]~I .output_power_up = "low";
defparam \dataAD[2]~I .output_register_mode = "none";
defparam \dataAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[3]~I (
	.datain(\REXMEM|R2Reg_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[3]));
// synopsys translate_off
defparam \dataAD[3]~I .input_async_reset = "none";
defparam \dataAD[3]~I .input_power_up = "low";
defparam \dataAD[3]~I .input_register_mode = "none";
defparam \dataAD[3]~I .input_sync_reset = "none";
defparam \dataAD[3]~I .oe_async_reset = "none";
defparam \dataAD[3]~I .oe_power_up = "low";
defparam \dataAD[3]~I .oe_register_mode = "none";
defparam \dataAD[3]~I .oe_sync_reset = "none";
defparam \dataAD[3]~I .operation_mode = "output";
defparam \dataAD[3]~I .output_async_reset = "none";
defparam \dataAD[3]~I .output_power_up = "low";
defparam \dataAD[3]~I .output_register_mode = "none";
defparam \dataAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[4]~I (
	.datain(\REXMEM|R2Reg_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[4]));
// synopsys translate_off
defparam \dataAD[4]~I .input_async_reset = "none";
defparam \dataAD[4]~I .input_power_up = "low";
defparam \dataAD[4]~I .input_register_mode = "none";
defparam \dataAD[4]~I .input_sync_reset = "none";
defparam \dataAD[4]~I .oe_async_reset = "none";
defparam \dataAD[4]~I .oe_power_up = "low";
defparam \dataAD[4]~I .oe_register_mode = "none";
defparam \dataAD[4]~I .oe_sync_reset = "none";
defparam \dataAD[4]~I .operation_mode = "output";
defparam \dataAD[4]~I .output_async_reset = "none";
defparam \dataAD[4]~I .output_power_up = "low";
defparam \dataAD[4]~I .output_register_mode = "none";
defparam \dataAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[5]~I (
	.datain(\REXMEM|R2Reg_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[5]));
// synopsys translate_off
defparam \dataAD[5]~I .input_async_reset = "none";
defparam \dataAD[5]~I .input_power_up = "low";
defparam \dataAD[5]~I .input_register_mode = "none";
defparam \dataAD[5]~I .input_sync_reset = "none";
defparam \dataAD[5]~I .oe_async_reset = "none";
defparam \dataAD[5]~I .oe_power_up = "low";
defparam \dataAD[5]~I .oe_register_mode = "none";
defparam \dataAD[5]~I .oe_sync_reset = "none";
defparam \dataAD[5]~I .operation_mode = "output";
defparam \dataAD[5]~I .output_async_reset = "none";
defparam \dataAD[5]~I .output_power_up = "low";
defparam \dataAD[5]~I .output_register_mode = "none";
defparam \dataAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[6]~I (
	.datain(\REXMEM|R2Reg_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[6]));
// synopsys translate_off
defparam \dataAD[6]~I .input_async_reset = "none";
defparam \dataAD[6]~I .input_power_up = "low";
defparam \dataAD[6]~I .input_register_mode = "none";
defparam \dataAD[6]~I .input_sync_reset = "none";
defparam \dataAD[6]~I .oe_async_reset = "none";
defparam \dataAD[6]~I .oe_power_up = "low";
defparam \dataAD[6]~I .oe_register_mode = "none";
defparam \dataAD[6]~I .oe_sync_reset = "none";
defparam \dataAD[6]~I .operation_mode = "output";
defparam \dataAD[6]~I .output_async_reset = "none";
defparam \dataAD[6]~I .output_power_up = "low";
defparam \dataAD[6]~I .output_register_mode = "none";
defparam \dataAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[7]~I (
	.datain(\REXMEM|R2Reg_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[7]));
// synopsys translate_off
defparam \dataAD[7]~I .input_async_reset = "none";
defparam \dataAD[7]~I .input_power_up = "low";
defparam \dataAD[7]~I .input_register_mode = "none";
defparam \dataAD[7]~I .input_sync_reset = "none";
defparam \dataAD[7]~I .oe_async_reset = "none";
defparam \dataAD[7]~I .oe_power_up = "low";
defparam \dataAD[7]~I .oe_register_mode = "none";
defparam \dataAD[7]~I .oe_sync_reset = "none";
defparam \dataAD[7]~I .operation_mode = "output";
defparam \dataAD[7]~I .output_async_reset = "none";
defparam \dataAD[7]~I .output_power_up = "low";
defparam \dataAD[7]~I .output_register_mode = "none";
defparam \dataAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[8]~I (
	.datain(\REXMEM|R2Reg_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[8]));
// synopsys translate_off
defparam \dataAD[8]~I .input_async_reset = "none";
defparam \dataAD[8]~I .input_power_up = "low";
defparam \dataAD[8]~I .input_register_mode = "none";
defparam \dataAD[8]~I .input_sync_reset = "none";
defparam \dataAD[8]~I .oe_async_reset = "none";
defparam \dataAD[8]~I .oe_power_up = "low";
defparam \dataAD[8]~I .oe_register_mode = "none";
defparam \dataAD[8]~I .oe_sync_reset = "none";
defparam \dataAD[8]~I .operation_mode = "output";
defparam \dataAD[8]~I .output_async_reset = "none";
defparam \dataAD[8]~I .output_power_up = "low";
defparam \dataAD[8]~I .output_register_mode = "none";
defparam \dataAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[9]~I (
	.datain(\REXMEM|R2Reg_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[9]));
// synopsys translate_off
defparam \dataAD[9]~I .input_async_reset = "none";
defparam \dataAD[9]~I .input_power_up = "low";
defparam \dataAD[9]~I .input_register_mode = "none";
defparam \dataAD[9]~I .input_sync_reset = "none";
defparam \dataAD[9]~I .oe_async_reset = "none";
defparam \dataAD[9]~I .oe_power_up = "low";
defparam \dataAD[9]~I .oe_register_mode = "none";
defparam \dataAD[9]~I .oe_sync_reset = "none";
defparam \dataAD[9]~I .operation_mode = "output";
defparam \dataAD[9]~I .output_async_reset = "none";
defparam \dataAD[9]~I .output_power_up = "low";
defparam \dataAD[9]~I .output_register_mode = "none";
defparam \dataAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[10]~I (
	.datain(\REXMEM|R2Reg_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[10]));
// synopsys translate_off
defparam \dataAD[10]~I .input_async_reset = "none";
defparam \dataAD[10]~I .input_power_up = "low";
defparam \dataAD[10]~I .input_register_mode = "none";
defparam \dataAD[10]~I .input_sync_reset = "none";
defparam \dataAD[10]~I .oe_async_reset = "none";
defparam \dataAD[10]~I .oe_power_up = "low";
defparam \dataAD[10]~I .oe_register_mode = "none";
defparam \dataAD[10]~I .oe_sync_reset = "none";
defparam \dataAD[10]~I .operation_mode = "output";
defparam \dataAD[10]~I .output_async_reset = "none";
defparam \dataAD[10]~I .output_power_up = "low";
defparam \dataAD[10]~I .output_register_mode = "none";
defparam \dataAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[11]~I (
	.datain(\REXMEM|R2Reg_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[11]));
// synopsys translate_off
defparam \dataAD[11]~I .input_async_reset = "none";
defparam \dataAD[11]~I .input_power_up = "low";
defparam \dataAD[11]~I .input_register_mode = "none";
defparam \dataAD[11]~I .input_sync_reset = "none";
defparam \dataAD[11]~I .oe_async_reset = "none";
defparam \dataAD[11]~I .oe_power_up = "low";
defparam \dataAD[11]~I .oe_register_mode = "none";
defparam \dataAD[11]~I .oe_sync_reset = "none";
defparam \dataAD[11]~I .operation_mode = "output";
defparam \dataAD[11]~I .output_async_reset = "none";
defparam \dataAD[11]~I .output_power_up = "low";
defparam \dataAD[11]~I .output_register_mode = "none";
defparam \dataAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[12]~I (
	.datain(\REXMEM|R2Reg_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[12]));
// synopsys translate_off
defparam \dataAD[12]~I .input_async_reset = "none";
defparam \dataAD[12]~I .input_power_up = "low";
defparam \dataAD[12]~I .input_register_mode = "none";
defparam \dataAD[12]~I .input_sync_reset = "none";
defparam \dataAD[12]~I .oe_async_reset = "none";
defparam \dataAD[12]~I .oe_power_up = "low";
defparam \dataAD[12]~I .oe_register_mode = "none";
defparam \dataAD[12]~I .oe_sync_reset = "none";
defparam \dataAD[12]~I .operation_mode = "output";
defparam \dataAD[12]~I .output_async_reset = "none";
defparam \dataAD[12]~I .output_power_up = "low";
defparam \dataAD[12]~I .output_register_mode = "none";
defparam \dataAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[13]~I (
	.datain(\REXMEM|R2Reg_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[13]));
// synopsys translate_off
defparam \dataAD[13]~I .input_async_reset = "none";
defparam \dataAD[13]~I .input_power_up = "low";
defparam \dataAD[13]~I .input_register_mode = "none";
defparam \dataAD[13]~I .input_sync_reset = "none";
defparam \dataAD[13]~I .oe_async_reset = "none";
defparam \dataAD[13]~I .oe_power_up = "low";
defparam \dataAD[13]~I .oe_register_mode = "none";
defparam \dataAD[13]~I .oe_sync_reset = "none";
defparam \dataAD[13]~I .operation_mode = "output";
defparam \dataAD[13]~I .output_async_reset = "none";
defparam \dataAD[13]~I .output_power_up = "low";
defparam \dataAD[13]~I .output_register_mode = "none";
defparam \dataAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[14]~I (
	.datain(\REXMEM|R2Reg_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[14]));
// synopsys translate_off
defparam \dataAD[14]~I .input_async_reset = "none";
defparam \dataAD[14]~I .input_power_up = "low";
defparam \dataAD[14]~I .input_register_mode = "none";
defparam \dataAD[14]~I .input_sync_reset = "none";
defparam \dataAD[14]~I .oe_async_reset = "none";
defparam \dataAD[14]~I .oe_power_up = "low";
defparam \dataAD[14]~I .oe_register_mode = "none";
defparam \dataAD[14]~I .oe_sync_reset = "none";
defparam \dataAD[14]~I .operation_mode = "output";
defparam \dataAD[14]~I .output_async_reset = "none";
defparam \dataAD[14]~I .output_power_up = "low";
defparam \dataAD[14]~I .output_register_mode = "none";
defparam \dataAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataAD[15]~I (
	.datain(\REXMEM|R2Reg_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataAD[15]));
// synopsys translate_off
defparam \dataAD[15]~I .input_async_reset = "none";
defparam \dataAD[15]~I .input_power_up = "low";
defparam \dataAD[15]~I .input_register_mode = "none";
defparam \dataAD[15]~I .input_sync_reset = "none";
defparam \dataAD[15]~I .oe_async_reset = "none";
defparam \dataAD[15]~I .oe_power_up = "low";
defparam \dataAD[15]~I .oe_register_mode = "none";
defparam \dataAD[15]~I .oe_sync_reset = "none";
defparam \dataAD[15]~I .operation_mode = "output";
defparam \dataAD[15]~I .output_async_reset = "none";
defparam \dataAD[15]~I .output_power_up = "low";
defparam \dataAD[15]~I .output_register_mode = "none";
defparam \dataAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[0]~I (
	.datain(\REXMEM|Result_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[0]));
// synopsys translate_off
defparam \toData[0]~I .input_async_reset = "none";
defparam \toData[0]~I .input_power_up = "low";
defparam \toData[0]~I .input_register_mode = "none";
defparam \toData[0]~I .input_sync_reset = "none";
defparam \toData[0]~I .oe_async_reset = "none";
defparam \toData[0]~I .oe_power_up = "low";
defparam \toData[0]~I .oe_register_mode = "none";
defparam \toData[0]~I .oe_sync_reset = "none";
defparam \toData[0]~I .operation_mode = "output";
defparam \toData[0]~I .output_async_reset = "none";
defparam \toData[0]~I .output_power_up = "low";
defparam \toData[0]~I .output_register_mode = "none";
defparam \toData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[1]~I (
	.datain(\REXMEM|Result_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[1]));
// synopsys translate_off
defparam \toData[1]~I .input_async_reset = "none";
defparam \toData[1]~I .input_power_up = "low";
defparam \toData[1]~I .input_register_mode = "none";
defparam \toData[1]~I .input_sync_reset = "none";
defparam \toData[1]~I .oe_async_reset = "none";
defparam \toData[1]~I .oe_power_up = "low";
defparam \toData[1]~I .oe_register_mode = "none";
defparam \toData[1]~I .oe_sync_reset = "none";
defparam \toData[1]~I .operation_mode = "output";
defparam \toData[1]~I .output_async_reset = "none";
defparam \toData[1]~I .output_power_up = "low";
defparam \toData[1]~I .output_register_mode = "none";
defparam \toData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[2]~I (
	.datain(\REXMEM|Result_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[2]));
// synopsys translate_off
defparam \toData[2]~I .input_async_reset = "none";
defparam \toData[2]~I .input_power_up = "low";
defparam \toData[2]~I .input_register_mode = "none";
defparam \toData[2]~I .input_sync_reset = "none";
defparam \toData[2]~I .oe_async_reset = "none";
defparam \toData[2]~I .oe_power_up = "low";
defparam \toData[2]~I .oe_register_mode = "none";
defparam \toData[2]~I .oe_sync_reset = "none";
defparam \toData[2]~I .operation_mode = "output";
defparam \toData[2]~I .output_async_reset = "none";
defparam \toData[2]~I .output_power_up = "low";
defparam \toData[2]~I .output_register_mode = "none";
defparam \toData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[3]~I (
	.datain(\REXMEM|Result_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[3]));
// synopsys translate_off
defparam \toData[3]~I .input_async_reset = "none";
defparam \toData[3]~I .input_power_up = "low";
defparam \toData[3]~I .input_register_mode = "none";
defparam \toData[3]~I .input_sync_reset = "none";
defparam \toData[3]~I .oe_async_reset = "none";
defparam \toData[3]~I .oe_power_up = "low";
defparam \toData[3]~I .oe_register_mode = "none";
defparam \toData[3]~I .oe_sync_reset = "none";
defparam \toData[3]~I .operation_mode = "output";
defparam \toData[3]~I .output_async_reset = "none";
defparam \toData[3]~I .output_power_up = "low";
defparam \toData[3]~I .output_register_mode = "none";
defparam \toData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[4]~I (
	.datain(\REXMEM|Result_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[4]));
// synopsys translate_off
defparam \toData[4]~I .input_async_reset = "none";
defparam \toData[4]~I .input_power_up = "low";
defparam \toData[4]~I .input_register_mode = "none";
defparam \toData[4]~I .input_sync_reset = "none";
defparam \toData[4]~I .oe_async_reset = "none";
defparam \toData[4]~I .oe_power_up = "low";
defparam \toData[4]~I .oe_register_mode = "none";
defparam \toData[4]~I .oe_sync_reset = "none";
defparam \toData[4]~I .operation_mode = "output";
defparam \toData[4]~I .output_async_reset = "none";
defparam \toData[4]~I .output_power_up = "low";
defparam \toData[4]~I .output_register_mode = "none";
defparam \toData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[5]~I (
	.datain(\REXMEM|Result_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[5]));
// synopsys translate_off
defparam \toData[5]~I .input_async_reset = "none";
defparam \toData[5]~I .input_power_up = "low";
defparam \toData[5]~I .input_register_mode = "none";
defparam \toData[5]~I .input_sync_reset = "none";
defparam \toData[5]~I .oe_async_reset = "none";
defparam \toData[5]~I .oe_power_up = "low";
defparam \toData[5]~I .oe_register_mode = "none";
defparam \toData[5]~I .oe_sync_reset = "none";
defparam \toData[5]~I .operation_mode = "output";
defparam \toData[5]~I .output_async_reset = "none";
defparam \toData[5]~I .output_power_up = "low";
defparam \toData[5]~I .output_register_mode = "none";
defparam \toData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[6]~I (
	.datain(\REXMEM|Result_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[6]));
// synopsys translate_off
defparam \toData[6]~I .input_async_reset = "none";
defparam \toData[6]~I .input_power_up = "low";
defparam \toData[6]~I .input_register_mode = "none";
defparam \toData[6]~I .input_sync_reset = "none";
defparam \toData[6]~I .oe_async_reset = "none";
defparam \toData[6]~I .oe_power_up = "low";
defparam \toData[6]~I .oe_register_mode = "none";
defparam \toData[6]~I .oe_sync_reset = "none";
defparam \toData[6]~I .operation_mode = "output";
defparam \toData[6]~I .output_async_reset = "none";
defparam \toData[6]~I .output_power_up = "low";
defparam \toData[6]~I .output_register_mode = "none";
defparam \toData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[7]~I (
	.datain(\REXMEM|Result_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[7]));
// synopsys translate_off
defparam \toData[7]~I .input_async_reset = "none";
defparam \toData[7]~I .input_power_up = "low";
defparam \toData[7]~I .input_register_mode = "none";
defparam \toData[7]~I .input_sync_reset = "none";
defparam \toData[7]~I .oe_async_reset = "none";
defparam \toData[7]~I .oe_power_up = "low";
defparam \toData[7]~I .oe_register_mode = "none";
defparam \toData[7]~I .oe_sync_reset = "none";
defparam \toData[7]~I .operation_mode = "output";
defparam \toData[7]~I .output_async_reset = "none";
defparam \toData[7]~I .output_power_up = "low";
defparam \toData[7]~I .output_register_mode = "none";
defparam \toData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[8]~I (
	.datain(\REXMEM|Result_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[8]));
// synopsys translate_off
defparam \toData[8]~I .input_async_reset = "none";
defparam \toData[8]~I .input_power_up = "low";
defparam \toData[8]~I .input_register_mode = "none";
defparam \toData[8]~I .input_sync_reset = "none";
defparam \toData[8]~I .oe_async_reset = "none";
defparam \toData[8]~I .oe_power_up = "low";
defparam \toData[8]~I .oe_register_mode = "none";
defparam \toData[8]~I .oe_sync_reset = "none";
defparam \toData[8]~I .operation_mode = "output";
defparam \toData[8]~I .output_async_reset = "none";
defparam \toData[8]~I .output_power_up = "low";
defparam \toData[8]~I .output_register_mode = "none";
defparam \toData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[9]~I (
	.datain(\REXMEM|Result_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[9]));
// synopsys translate_off
defparam \toData[9]~I .input_async_reset = "none";
defparam \toData[9]~I .input_power_up = "low";
defparam \toData[9]~I .input_register_mode = "none";
defparam \toData[9]~I .input_sync_reset = "none";
defparam \toData[9]~I .oe_async_reset = "none";
defparam \toData[9]~I .oe_power_up = "low";
defparam \toData[9]~I .oe_register_mode = "none";
defparam \toData[9]~I .oe_sync_reset = "none";
defparam \toData[9]~I .operation_mode = "output";
defparam \toData[9]~I .output_async_reset = "none";
defparam \toData[9]~I .output_power_up = "low";
defparam \toData[9]~I .output_register_mode = "none";
defparam \toData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[10]~I (
	.datain(\REXMEM|Result_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[10]));
// synopsys translate_off
defparam \toData[10]~I .input_async_reset = "none";
defparam \toData[10]~I .input_power_up = "low";
defparam \toData[10]~I .input_register_mode = "none";
defparam \toData[10]~I .input_sync_reset = "none";
defparam \toData[10]~I .oe_async_reset = "none";
defparam \toData[10]~I .oe_power_up = "low";
defparam \toData[10]~I .oe_register_mode = "none";
defparam \toData[10]~I .oe_sync_reset = "none";
defparam \toData[10]~I .operation_mode = "output";
defparam \toData[10]~I .output_async_reset = "none";
defparam \toData[10]~I .output_power_up = "low";
defparam \toData[10]~I .output_register_mode = "none";
defparam \toData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[11]~I (
	.datain(\REXMEM|Result_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[11]));
// synopsys translate_off
defparam \toData[11]~I .input_async_reset = "none";
defparam \toData[11]~I .input_power_up = "low";
defparam \toData[11]~I .input_register_mode = "none";
defparam \toData[11]~I .input_sync_reset = "none";
defparam \toData[11]~I .oe_async_reset = "none";
defparam \toData[11]~I .oe_power_up = "low";
defparam \toData[11]~I .oe_register_mode = "none";
defparam \toData[11]~I .oe_sync_reset = "none";
defparam \toData[11]~I .operation_mode = "output";
defparam \toData[11]~I .output_async_reset = "none";
defparam \toData[11]~I .output_power_up = "low";
defparam \toData[11]~I .output_register_mode = "none";
defparam \toData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[12]~I (
	.datain(\REXMEM|Result_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[12]));
// synopsys translate_off
defparam \toData[12]~I .input_async_reset = "none";
defparam \toData[12]~I .input_power_up = "low";
defparam \toData[12]~I .input_register_mode = "none";
defparam \toData[12]~I .input_sync_reset = "none";
defparam \toData[12]~I .oe_async_reset = "none";
defparam \toData[12]~I .oe_power_up = "low";
defparam \toData[12]~I .oe_register_mode = "none";
defparam \toData[12]~I .oe_sync_reset = "none";
defparam \toData[12]~I .operation_mode = "output";
defparam \toData[12]~I .output_async_reset = "none";
defparam \toData[12]~I .output_power_up = "low";
defparam \toData[12]~I .output_register_mode = "none";
defparam \toData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[13]~I (
	.datain(\REXMEM|Result_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[13]));
// synopsys translate_off
defparam \toData[13]~I .input_async_reset = "none";
defparam \toData[13]~I .input_power_up = "low";
defparam \toData[13]~I .input_register_mode = "none";
defparam \toData[13]~I .input_sync_reset = "none";
defparam \toData[13]~I .oe_async_reset = "none";
defparam \toData[13]~I .oe_power_up = "low";
defparam \toData[13]~I .oe_register_mode = "none";
defparam \toData[13]~I .oe_sync_reset = "none";
defparam \toData[13]~I .operation_mode = "output";
defparam \toData[13]~I .output_async_reset = "none";
defparam \toData[13]~I .output_power_up = "low";
defparam \toData[13]~I .output_register_mode = "none";
defparam \toData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[14]~I (
	.datain(\REXMEM|Result_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[14]));
// synopsys translate_off
defparam \toData[14]~I .input_async_reset = "none";
defparam \toData[14]~I .input_power_up = "low";
defparam \toData[14]~I .input_register_mode = "none";
defparam \toData[14]~I .input_sync_reset = "none";
defparam \toData[14]~I .oe_async_reset = "none";
defparam \toData[14]~I .oe_power_up = "low";
defparam \toData[14]~I .oe_register_mode = "none";
defparam \toData[14]~I .oe_sync_reset = "none";
defparam \toData[14]~I .operation_mode = "output";
defparam \toData[14]~I .output_async_reset = "none";
defparam \toData[14]~I .output_power_up = "low";
defparam \toData[14]~I .output_register_mode = "none";
defparam \toData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toData[15]~I (
	.datain(\REXMEM|Result_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toData[15]));
// synopsys translate_off
defparam \toData[15]~I .input_async_reset = "none";
defparam \toData[15]~I .input_power_up = "low";
defparam \toData[15]~I .input_register_mode = "none";
defparam \toData[15]~I .input_sync_reset = "none";
defparam \toData[15]~I .oe_async_reset = "none";
defparam \toData[15]~I .oe_power_up = "low";
defparam \toData[15]~I .oe_register_mode = "none";
defparam \toData[15]~I .oe_sync_reset = "none";
defparam \toData[15]~I .operation_mode = "output";
defparam \toData[15]~I .output_async_reset = "none";
defparam \toData[15]~I .output_power_up = "low";
defparam \toData[15]~I .output_register_mode = "none";
defparam \toData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[0]~I (
	.datain(\REXMEM|R2Reg_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[0]));
// synopsys translate_off
defparam \printCode[0]~I .input_async_reset = "none";
defparam \printCode[0]~I .input_power_up = "low";
defparam \printCode[0]~I .input_register_mode = "none";
defparam \printCode[0]~I .input_sync_reset = "none";
defparam \printCode[0]~I .oe_async_reset = "none";
defparam \printCode[0]~I .oe_power_up = "low";
defparam \printCode[0]~I .oe_register_mode = "none";
defparam \printCode[0]~I .oe_sync_reset = "none";
defparam \printCode[0]~I .operation_mode = "output";
defparam \printCode[0]~I .output_async_reset = "none";
defparam \printCode[0]~I .output_power_up = "low";
defparam \printCode[0]~I .output_register_mode = "none";
defparam \printCode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[1]~I (
	.datain(\REXMEM|R2Reg_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[1]));
// synopsys translate_off
defparam \printCode[1]~I .input_async_reset = "none";
defparam \printCode[1]~I .input_power_up = "low";
defparam \printCode[1]~I .input_register_mode = "none";
defparam \printCode[1]~I .input_sync_reset = "none";
defparam \printCode[1]~I .oe_async_reset = "none";
defparam \printCode[1]~I .oe_power_up = "low";
defparam \printCode[1]~I .oe_register_mode = "none";
defparam \printCode[1]~I .oe_sync_reset = "none";
defparam \printCode[1]~I .operation_mode = "output";
defparam \printCode[1]~I .output_async_reset = "none";
defparam \printCode[1]~I .output_power_up = "low";
defparam \printCode[1]~I .output_register_mode = "none";
defparam \printCode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[2]~I (
	.datain(\REXMEM|R2Reg_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[2]));
// synopsys translate_off
defparam \printCode[2]~I .input_async_reset = "none";
defparam \printCode[2]~I .input_power_up = "low";
defparam \printCode[2]~I .input_register_mode = "none";
defparam \printCode[2]~I .input_sync_reset = "none";
defparam \printCode[2]~I .oe_async_reset = "none";
defparam \printCode[2]~I .oe_power_up = "low";
defparam \printCode[2]~I .oe_register_mode = "none";
defparam \printCode[2]~I .oe_sync_reset = "none";
defparam \printCode[2]~I .operation_mode = "output";
defparam \printCode[2]~I .output_async_reset = "none";
defparam \printCode[2]~I .output_power_up = "low";
defparam \printCode[2]~I .output_register_mode = "none";
defparam \printCode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[3]~I (
	.datain(\REXMEM|R2Reg_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[3]));
// synopsys translate_off
defparam \printCode[3]~I .input_async_reset = "none";
defparam \printCode[3]~I .input_power_up = "low";
defparam \printCode[3]~I .input_register_mode = "none";
defparam \printCode[3]~I .input_sync_reset = "none";
defparam \printCode[3]~I .oe_async_reset = "none";
defparam \printCode[3]~I .oe_power_up = "low";
defparam \printCode[3]~I .oe_register_mode = "none";
defparam \printCode[3]~I .oe_sync_reset = "none";
defparam \printCode[3]~I .operation_mode = "output";
defparam \printCode[3]~I .output_async_reset = "none";
defparam \printCode[3]~I .output_power_up = "low";
defparam \printCode[3]~I .output_register_mode = "none";
defparam \printCode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[4]~I (
	.datain(\REXMEM|R2Reg_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[4]));
// synopsys translate_off
defparam \printCode[4]~I .input_async_reset = "none";
defparam \printCode[4]~I .input_power_up = "low";
defparam \printCode[4]~I .input_register_mode = "none";
defparam \printCode[4]~I .input_sync_reset = "none";
defparam \printCode[4]~I .oe_async_reset = "none";
defparam \printCode[4]~I .oe_power_up = "low";
defparam \printCode[4]~I .oe_register_mode = "none";
defparam \printCode[4]~I .oe_sync_reset = "none";
defparam \printCode[4]~I .operation_mode = "output";
defparam \printCode[4]~I .output_async_reset = "none";
defparam \printCode[4]~I .output_power_up = "low";
defparam \printCode[4]~I .output_register_mode = "none";
defparam \printCode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[5]~I (
	.datain(\REXMEM|R2Reg_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[5]));
// synopsys translate_off
defparam \printCode[5]~I .input_async_reset = "none";
defparam \printCode[5]~I .input_power_up = "low";
defparam \printCode[5]~I .input_register_mode = "none";
defparam \printCode[5]~I .input_sync_reset = "none";
defparam \printCode[5]~I .oe_async_reset = "none";
defparam \printCode[5]~I .oe_power_up = "low";
defparam \printCode[5]~I .oe_register_mode = "none";
defparam \printCode[5]~I .oe_sync_reset = "none";
defparam \printCode[5]~I .operation_mode = "output";
defparam \printCode[5]~I .output_async_reset = "none";
defparam \printCode[5]~I .output_power_up = "low";
defparam \printCode[5]~I .output_register_mode = "none";
defparam \printCode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[6]~I (
	.datain(\REXMEM|R2Reg_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[6]));
// synopsys translate_off
defparam \printCode[6]~I .input_async_reset = "none";
defparam \printCode[6]~I .input_power_up = "low";
defparam \printCode[6]~I .input_register_mode = "none";
defparam \printCode[6]~I .input_sync_reset = "none";
defparam \printCode[6]~I .oe_async_reset = "none";
defparam \printCode[6]~I .oe_power_up = "low";
defparam \printCode[6]~I .oe_register_mode = "none";
defparam \printCode[6]~I .oe_sync_reset = "none";
defparam \printCode[6]~I .operation_mode = "output";
defparam \printCode[6]~I .output_async_reset = "none";
defparam \printCode[6]~I .output_power_up = "low";
defparam \printCode[6]~I .output_register_mode = "none";
defparam \printCode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[7]~I (
	.datain(\REXMEM|R2Reg_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[7]));
// synopsys translate_off
defparam \printCode[7]~I .input_async_reset = "none";
defparam \printCode[7]~I .input_power_up = "low";
defparam \printCode[7]~I .input_register_mode = "none";
defparam \printCode[7]~I .input_sync_reset = "none";
defparam \printCode[7]~I .oe_async_reset = "none";
defparam \printCode[7]~I .oe_power_up = "low";
defparam \printCode[7]~I .oe_register_mode = "none";
defparam \printCode[7]~I .oe_sync_reset = "none";
defparam \printCode[7]~I .operation_mode = "output";
defparam \printCode[7]~I .output_async_reset = "none";
defparam \printCode[7]~I .output_power_up = "low";
defparam \printCode[7]~I .output_register_mode = "none";
defparam \printCode[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[8]~I (
	.datain(\REXMEM|R2Reg_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[8]));
// synopsys translate_off
defparam \printCode[8]~I .input_async_reset = "none";
defparam \printCode[8]~I .input_power_up = "low";
defparam \printCode[8]~I .input_register_mode = "none";
defparam \printCode[8]~I .input_sync_reset = "none";
defparam \printCode[8]~I .oe_async_reset = "none";
defparam \printCode[8]~I .oe_power_up = "low";
defparam \printCode[8]~I .oe_register_mode = "none";
defparam \printCode[8]~I .oe_sync_reset = "none";
defparam \printCode[8]~I .operation_mode = "output";
defparam \printCode[8]~I .output_async_reset = "none";
defparam \printCode[8]~I .output_power_up = "low";
defparam \printCode[8]~I .output_register_mode = "none";
defparam \printCode[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[9]~I (
	.datain(\REXMEM|R2Reg_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[9]));
// synopsys translate_off
defparam \printCode[9]~I .input_async_reset = "none";
defparam \printCode[9]~I .input_power_up = "low";
defparam \printCode[9]~I .input_register_mode = "none";
defparam \printCode[9]~I .input_sync_reset = "none";
defparam \printCode[9]~I .oe_async_reset = "none";
defparam \printCode[9]~I .oe_power_up = "low";
defparam \printCode[9]~I .oe_register_mode = "none";
defparam \printCode[9]~I .oe_sync_reset = "none";
defparam \printCode[9]~I .operation_mode = "output";
defparam \printCode[9]~I .output_async_reset = "none";
defparam \printCode[9]~I .output_power_up = "low";
defparam \printCode[9]~I .output_register_mode = "none";
defparam \printCode[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[10]~I (
	.datain(\REXMEM|R2Reg_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[10]));
// synopsys translate_off
defparam \printCode[10]~I .input_async_reset = "none";
defparam \printCode[10]~I .input_power_up = "low";
defparam \printCode[10]~I .input_register_mode = "none";
defparam \printCode[10]~I .input_sync_reset = "none";
defparam \printCode[10]~I .oe_async_reset = "none";
defparam \printCode[10]~I .oe_power_up = "low";
defparam \printCode[10]~I .oe_register_mode = "none";
defparam \printCode[10]~I .oe_sync_reset = "none";
defparam \printCode[10]~I .operation_mode = "output";
defparam \printCode[10]~I .output_async_reset = "none";
defparam \printCode[10]~I .output_power_up = "low";
defparam \printCode[10]~I .output_register_mode = "none";
defparam \printCode[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[11]~I (
	.datain(\REXMEM|R2Reg_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[11]));
// synopsys translate_off
defparam \printCode[11]~I .input_async_reset = "none";
defparam \printCode[11]~I .input_power_up = "low";
defparam \printCode[11]~I .input_register_mode = "none";
defparam \printCode[11]~I .input_sync_reset = "none";
defparam \printCode[11]~I .oe_async_reset = "none";
defparam \printCode[11]~I .oe_power_up = "low";
defparam \printCode[11]~I .oe_register_mode = "none";
defparam \printCode[11]~I .oe_sync_reset = "none";
defparam \printCode[11]~I .operation_mode = "output";
defparam \printCode[11]~I .output_async_reset = "none";
defparam \printCode[11]~I .output_power_up = "low";
defparam \printCode[11]~I .output_register_mode = "none";
defparam \printCode[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[12]~I (
	.datain(\REXMEM|R2Reg_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[12]));
// synopsys translate_off
defparam \printCode[12]~I .input_async_reset = "none";
defparam \printCode[12]~I .input_power_up = "low";
defparam \printCode[12]~I .input_register_mode = "none";
defparam \printCode[12]~I .input_sync_reset = "none";
defparam \printCode[12]~I .oe_async_reset = "none";
defparam \printCode[12]~I .oe_power_up = "low";
defparam \printCode[12]~I .oe_register_mode = "none";
defparam \printCode[12]~I .oe_sync_reset = "none";
defparam \printCode[12]~I .operation_mode = "output";
defparam \printCode[12]~I .output_async_reset = "none";
defparam \printCode[12]~I .output_power_up = "low";
defparam \printCode[12]~I .output_register_mode = "none";
defparam \printCode[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[13]~I (
	.datain(\REXMEM|R2Reg_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[13]));
// synopsys translate_off
defparam \printCode[13]~I .input_async_reset = "none";
defparam \printCode[13]~I .input_power_up = "low";
defparam \printCode[13]~I .input_register_mode = "none";
defparam \printCode[13]~I .input_sync_reset = "none";
defparam \printCode[13]~I .oe_async_reset = "none";
defparam \printCode[13]~I .oe_power_up = "low";
defparam \printCode[13]~I .oe_register_mode = "none";
defparam \printCode[13]~I .oe_sync_reset = "none";
defparam \printCode[13]~I .operation_mode = "output";
defparam \printCode[13]~I .output_async_reset = "none";
defparam \printCode[13]~I .output_power_up = "low";
defparam \printCode[13]~I .output_register_mode = "none";
defparam \printCode[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[14]~I (
	.datain(\REXMEM|R2Reg_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[14]));
// synopsys translate_off
defparam \printCode[14]~I .input_async_reset = "none";
defparam \printCode[14]~I .input_power_up = "low";
defparam \printCode[14]~I .input_register_mode = "none";
defparam \printCode[14]~I .input_sync_reset = "none";
defparam \printCode[14]~I .oe_async_reset = "none";
defparam \printCode[14]~I .oe_power_up = "low";
defparam \printCode[14]~I .oe_register_mode = "none";
defparam \printCode[14]~I .oe_sync_reset = "none";
defparam \printCode[14]~I .operation_mode = "output";
defparam \printCode[14]~I .output_async_reset = "none";
defparam \printCode[14]~I .output_power_up = "low";
defparam \printCode[14]~I .output_register_mode = "none";
defparam \printCode[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printCode[15]~I (
	.datain(\REXMEM|R2Reg_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printCode[15]));
// synopsys translate_off
defparam \printCode[15]~I .input_async_reset = "none";
defparam \printCode[15]~I .input_power_up = "low";
defparam \printCode[15]~I .input_register_mode = "none";
defparam \printCode[15]~I .input_sync_reset = "none";
defparam \printCode[15]~I .oe_async_reset = "none";
defparam \printCode[15]~I .oe_power_up = "low";
defparam \printCode[15]~I .oe_register_mode = "none";
defparam \printCode[15]~I .oe_sync_reset = "none";
defparam \printCode[15]~I .operation_mode = "output";
defparam \printCode[15]~I .output_async_reset = "none";
defparam \printCode[15]~I .output_power_up = "low";
defparam \printCode[15]~I .output_register_mode = "none";
defparam \printCode[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[0]~I (
	.datain(\REXMEM|Result_EXMEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[0]));
// synopsys translate_off
defparam \printData[0]~I .input_async_reset = "none";
defparam \printData[0]~I .input_power_up = "low";
defparam \printData[0]~I .input_register_mode = "none";
defparam \printData[0]~I .input_sync_reset = "none";
defparam \printData[0]~I .oe_async_reset = "none";
defparam \printData[0]~I .oe_power_up = "low";
defparam \printData[0]~I .oe_register_mode = "none";
defparam \printData[0]~I .oe_sync_reset = "none";
defparam \printData[0]~I .operation_mode = "output";
defparam \printData[0]~I .output_async_reset = "none";
defparam \printData[0]~I .output_power_up = "low";
defparam \printData[0]~I .output_register_mode = "none";
defparam \printData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[1]~I (
	.datain(\REXMEM|Result_EXMEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[1]));
// synopsys translate_off
defparam \printData[1]~I .input_async_reset = "none";
defparam \printData[1]~I .input_power_up = "low";
defparam \printData[1]~I .input_register_mode = "none";
defparam \printData[1]~I .input_sync_reset = "none";
defparam \printData[1]~I .oe_async_reset = "none";
defparam \printData[1]~I .oe_power_up = "low";
defparam \printData[1]~I .oe_register_mode = "none";
defparam \printData[1]~I .oe_sync_reset = "none";
defparam \printData[1]~I .operation_mode = "output";
defparam \printData[1]~I .output_async_reset = "none";
defparam \printData[1]~I .output_power_up = "low";
defparam \printData[1]~I .output_register_mode = "none";
defparam \printData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[2]~I (
	.datain(\REXMEM|Result_EXMEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[2]));
// synopsys translate_off
defparam \printData[2]~I .input_async_reset = "none";
defparam \printData[2]~I .input_power_up = "low";
defparam \printData[2]~I .input_register_mode = "none";
defparam \printData[2]~I .input_sync_reset = "none";
defparam \printData[2]~I .oe_async_reset = "none";
defparam \printData[2]~I .oe_power_up = "low";
defparam \printData[2]~I .oe_register_mode = "none";
defparam \printData[2]~I .oe_sync_reset = "none";
defparam \printData[2]~I .operation_mode = "output";
defparam \printData[2]~I .output_async_reset = "none";
defparam \printData[2]~I .output_power_up = "low";
defparam \printData[2]~I .output_register_mode = "none";
defparam \printData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[3]~I (
	.datain(\REXMEM|Result_EXMEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[3]));
// synopsys translate_off
defparam \printData[3]~I .input_async_reset = "none";
defparam \printData[3]~I .input_power_up = "low";
defparam \printData[3]~I .input_register_mode = "none";
defparam \printData[3]~I .input_sync_reset = "none";
defparam \printData[3]~I .oe_async_reset = "none";
defparam \printData[3]~I .oe_power_up = "low";
defparam \printData[3]~I .oe_register_mode = "none";
defparam \printData[3]~I .oe_sync_reset = "none";
defparam \printData[3]~I .operation_mode = "output";
defparam \printData[3]~I .output_async_reset = "none";
defparam \printData[3]~I .output_power_up = "low";
defparam \printData[3]~I .output_register_mode = "none";
defparam \printData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[4]~I (
	.datain(\REXMEM|Result_EXMEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[4]));
// synopsys translate_off
defparam \printData[4]~I .input_async_reset = "none";
defparam \printData[4]~I .input_power_up = "low";
defparam \printData[4]~I .input_register_mode = "none";
defparam \printData[4]~I .input_sync_reset = "none";
defparam \printData[4]~I .oe_async_reset = "none";
defparam \printData[4]~I .oe_power_up = "low";
defparam \printData[4]~I .oe_register_mode = "none";
defparam \printData[4]~I .oe_sync_reset = "none";
defparam \printData[4]~I .operation_mode = "output";
defparam \printData[4]~I .output_async_reset = "none";
defparam \printData[4]~I .output_power_up = "low";
defparam \printData[4]~I .output_register_mode = "none";
defparam \printData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[5]~I (
	.datain(\REXMEM|Result_EXMEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[5]));
// synopsys translate_off
defparam \printData[5]~I .input_async_reset = "none";
defparam \printData[5]~I .input_power_up = "low";
defparam \printData[5]~I .input_register_mode = "none";
defparam \printData[5]~I .input_sync_reset = "none";
defparam \printData[5]~I .oe_async_reset = "none";
defparam \printData[5]~I .oe_power_up = "low";
defparam \printData[5]~I .oe_register_mode = "none";
defparam \printData[5]~I .oe_sync_reset = "none";
defparam \printData[5]~I .operation_mode = "output";
defparam \printData[5]~I .output_async_reset = "none";
defparam \printData[5]~I .output_power_up = "low";
defparam \printData[5]~I .output_register_mode = "none";
defparam \printData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[6]~I (
	.datain(\REXMEM|Result_EXMEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[6]));
// synopsys translate_off
defparam \printData[6]~I .input_async_reset = "none";
defparam \printData[6]~I .input_power_up = "low";
defparam \printData[6]~I .input_register_mode = "none";
defparam \printData[6]~I .input_sync_reset = "none";
defparam \printData[6]~I .oe_async_reset = "none";
defparam \printData[6]~I .oe_power_up = "low";
defparam \printData[6]~I .oe_register_mode = "none";
defparam \printData[6]~I .oe_sync_reset = "none";
defparam \printData[6]~I .operation_mode = "output";
defparam \printData[6]~I .output_async_reset = "none";
defparam \printData[6]~I .output_power_up = "low";
defparam \printData[6]~I .output_register_mode = "none";
defparam \printData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[7]~I (
	.datain(\REXMEM|Result_EXMEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[7]));
// synopsys translate_off
defparam \printData[7]~I .input_async_reset = "none";
defparam \printData[7]~I .input_power_up = "low";
defparam \printData[7]~I .input_register_mode = "none";
defparam \printData[7]~I .input_sync_reset = "none";
defparam \printData[7]~I .oe_async_reset = "none";
defparam \printData[7]~I .oe_power_up = "low";
defparam \printData[7]~I .oe_register_mode = "none";
defparam \printData[7]~I .oe_sync_reset = "none";
defparam \printData[7]~I .operation_mode = "output";
defparam \printData[7]~I .output_async_reset = "none";
defparam \printData[7]~I .output_power_up = "low";
defparam \printData[7]~I .output_register_mode = "none";
defparam \printData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[8]~I (
	.datain(\REXMEM|Result_EXMEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[8]));
// synopsys translate_off
defparam \printData[8]~I .input_async_reset = "none";
defparam \printData[8]~I .input_power_up = "low";
defparam \printData[8]~I .input_register_mode = "none";
defparam \printData[8]~I .input_sync_reset = "none";
defparam \printData[8]~I .oe_async_reset = "none";
defparam \printData[8]~I .oe_power_up = "low";
defparam \printData[8]~I .oe_register_mode = "none";
defparam \printData[8]~I .oe_sync_reset = "none";
defparam \printData[8]~I .operation_mode = "output";
defparam \printData[8]~I .output_async_reset = "none";
defparam \printData[8]~I .output_power_up = "low";
defparam \printData[8]~I .output_register_mode = "none";
defparam \printData[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[9]~I (
	.datain(\REXMEM|Result_EXMEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[9]));
// synopsys translate_off
defparam \printData[9]~I .input_async_reset = "none";
defparam \printData[9]~I .input_power_up = "low";
defparam \printData[9]~I .input_register_mode = "none";
defparam \printData[9]~I .input_sync_reset = "none";
defparam \printData[9]~I .oe_async_reset = "none";
defparam \printData[9]~I .oe_power_up = "low";
defparam \printData[9]~I .oe_register_mode = "none";
defparam \printData[9]~I .oe_sync_reset = "none";
defparam \printData[9]~I .operation_mode = "output";
defparam \printData[9]~I .output_async_reset = "none";
defparam \printData[9]~I .output_power_up = "low";
defparam \printData[9]~I .output_register_mode = "none";
defparam \printData[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[10]~I (
	.datain(\REXMEM|Result_EXMEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[10]));
// synopsys translate_off
defparam \printData[10]~I .input_async_reset = "none";
defparam \printData[10]~I .input_power_up = "low";
defparam \printData[10]~I .input_register_mode = "none";
defparam \printData[10]~I .input_sync_reset = "none";
defparam \printData[10]~I .oe_async_reset = "none";
defparam \printData[10]~I .oe_power_up = "low";
defparam \printData[10]~I .oe_register_mode = "none";
defparam \printData[10]~I .oe_sync_reset = "none";
defparam \printData[10]~I .operation_mode = "output";
defparam \printData[10]~I .output_async_reset = "none";
defparam \printData[10]~I .output_power_up = "low";
defparam \printData[10]~I .output_register_mode = "none";
defparam \printData[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[11]~I (
	.datain(\REXMEM|Result_EXMEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[11]));
// synopsys translate_off
defparam \printData[11]~I .input_async_reset = "none";
defparam \printData[11]~I .input_power_up = "low";
defparam \printData[11]~I .input_register_mode = "none";
defparam \printData[11]~I .input_sync_reset = "none";
defparam \printData[11]~I .oe_async_reset = "none";
defparam \printData[11]~I .oe_power_up = "low";
defparam \printData[11]~I .oe_register_mode = "none";
defparam \printData[11]~I .oe_sync_reset = "none";
defparam \printData[11]~I .operation_mode = "output";
defparam \printData[11]~I .output_async_reset = "none";
defparam \printData[11]~I .output_power_up = "low";
defparam \printData[11]~I .output_register_mode = "none";
defparam \printData[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[12]~I (
	.datain(\REXMEM|Result_EXMEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[12]));
// synopsys translate_off
defparam \printData[12]~I .input_async_reset = "none";
defparam \printData[12]~I .input_power_up = "low";
defparam \printData[12]~I .input_register_mode = "none";
defparam \printData[12]~I .input_sync_reset = "none";
defparam \printData[12]~I .oe_async_reset = "none";
defparam \printData[12]~I .oe_power_up = "low";
defparam \printData[12]~I .oe_register_mode = "none";
defparam \printData[12]~I .oe_sync_reset = "none";
defparam \printData[12]~I .operation_mode = "output";
defparam \printData[12]~I .output_async_reset = "none";
defparam \printData[12]~I .output_power_up = "low";
defparam \printData[12]~I .output_register_mode = "none";
defparam \printData[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[13]~I (
	.datain(\REXMEM|Result_EXMEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[13]));
// synopsys translate_off
defparam \printData[13]~I .input_async_reset = "none";
defparam \printData[13]~I .input_power_up = "low";
defparam \printData[13]~I .input_register_mode = "none";
defparam \printData[13]~I .input_sync_reset = "none";
defparam \printData[13]~I .oe_async_reset = "none";
defparam \printData[13]~I .oe_power_up = "low";
defparam \printData[13]~I .oe_register_mode = "none";
defparam \printData[13]~I .oe_sync_reset = "none";
defparam \printData[13]~I .operation_mode = "output";
defparam \printData[13]~I .output_async_reset = "none";
defparam \printData[13]~I .output_power_up = "low";
defparam \printData[13]~I .output_register_mode = "none";
defparam \printData[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[14]~I (
	.datain(\REXMEM|Result_EXMEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[14]));
// synopsys translate_off
defparam \printData[14]~I .input_async_reset = "none";
defparam \printData[14]~I .input_power_up = "low";
defparam \printData[14]~I .input_register_mode = "none";
defparam \printData[14]~I .input_sync_reset = "none";
defparam \printData[14]~I .oe_async_reset = "none";
defparam \printData[14]~I .oe_power_up = "low";
defparam \printData[14]~I .oe_register_mode = "none";
defparam \printData[14]~I .oe_sync_reset = "none";
defparam \printData[14]~I .operation_mode = "output";
defparam \printData[14]~I .output_async_reset = "none";
defparam \printData[14]~I .output_power_up = "low";
defparam \printData[14]~I .output_register_mode = "none";
defparam \printData[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printData[15]~I (
	.datain(\REXMEM|Result_EXMEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printData[15]));
// synopsys translate_off
defparam \printData[15]~I .input_async_reset = "none";
defparam \printData[15]~I .input_power_up = "low";
defparam \printData[15]~I .input_register_mode = "none";
defparam \printData[15]~I .input_sync_reset = "none";
defparam \printData[15]~I .oe_async_reset = "none";
defparam \printData[15]~I .oe_power_up = "low";
defparam \printData[15]~I .oe_register_mode = "none";
defparam \printData[15]~I .oe_sync_reset = "none";
defparam \printData[15]~I .operation_mode = "output";
defparam \printData[15]~I .output_async_reset = "none";
defparam \printData[15]~I .output_power_up = "low";
defparam \printData[15]~I .output_register_mode = "none";
defparam \printData[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[0]~I (
	.datain(\PCRegister|output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[0]));
// synopsys translate_off
defparam \instructionAD[0]~I .input_async_reset = "none";
defparam \instructionAD[0]~I .input_power_up = "low";
defparam \instructionAD[0]~I .input_register_mode = "none";
defparam \instructionAD[0]~I .input_sync_reset = "none";
defparam \instructionAD[0]~I .oe_async_reset = "none";
defparam \instructionAD[0]~I .oe_power_up = "low";
defparam \instructionAD[0]~I .oe_register_mode = "none";
defparam \instructionAD[0]~I .oe_sync_reset = "none";
defparam \instructionAD[0]~I .operation_mode = "output";
defparam \instructionAD[0]~I .output_async_reset = "none";
defparam \instructionAD[0]~I .output_power_up = "low";
defparam \instructionAD[0]~I .output_register_mode = "none";
defparam \instructionAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[1]~I (
	.datain(\PCRegister|output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[1]));
// synopsys translate_off
defparam \instructionAD[1]~I .input_async_reset = "none";
defparam \instructionAD[1]~I .input_power_up = "low";
defparam \instructionAD[1]~I .input_register_mode = "none";
defparam \instructionAD[1]~I .input_sync_reset = "none";
defparam \instructionAD[1]~I .oe_async_reset = "none";
defparam \instructionAD[1]~I .oe_power_up = "low";
defparam \instructionAD[1]~I .oe_register_mode = "none";
defparam \instructionAD[1]~I .oe_sync_reset = "none";
defparam \instructionAD[1]~I .operation_mode = "output";
defparam \instructionAD[1]~I .output_async_reset = "none";
defparam \instructionAD[1]~I .output_power_up = "low";
defparam \instructionAD[1]~I .output_register_mode = "none";
defparam \instructionAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[2]~I (
	.datain(\PCRegister|output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[2]));
// synopsys translate_off
defparam \instructionAD[2]~I .input_async_reset = "none";
defparam \instructionAD[2]~I .input_power_up = "low";
defparam \instructionAD[2]~I .input_register_mode = "none";
defparam \instructionAD[2]~I .input_sync_reset = "none";
defparam \instructionAD[2]~I .oe_async_reset = "none";
defparam \instructionAD[2]~I .oe_power_up = "low";
defparam \instructionAD[2]~I .oe_register_mode = "none";
defparam \instructionAD[2]~I .oe_sync_reset = "none";
defparam \instructionAD[2]~I .operation_mode = "output";
defparam \instructionAD[2]~I .output_async_reset = "none";
defparam \instructionAD[2]~I .output_power_up = "low";
defparam \instructionAD[2]~I .output_register_mode = "none";
defparam \instructionAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[3]~I (
	.datain(\PCRegister|output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[3]));
// synopsys translate_off
defparam \instructionAD[3]~I .input_async_reset = "none";
defparam \instructionAD[3]~I .input_power_up = "low";
defparam \instructionAD[3]~I .input_register_mode = "none";
defparam \instructionAD[3]~I .input_sync_reset = "none";
defparam \instructionAD[3]~I .oe_async_reset = "none";
defparam \instructionAD[3]~I .oe_power_up = "low";
defparam \instructionAD[3]~I .oe_register_mode = "none";
defparam \instructionAD[3]~I .oe_sync_reset = "none";
defparam \instructionAD[3]~I .operation_mode = "output";
defparam \instructionAD[3]~I .output_async_reset = "none";
defparam \instructionAD[3]~I .output_power_up = "low";
defparam \instructionAD[3]~I .output_register_mode = "none";
defparam \instructionAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[4]~I (
	.datain(\PCRegister|output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[4]));
// synopsys translate_off
defparam \instructionAD[4]~I .input_async_reset = "none";
defparam \instructionAD[4]~I .input_power_up = "low";
defparam \instructionAD[4]~I .input_register_mode = "none";
defparam \instructionAD[4]~I .input_sync_reset = "none";
defparam \instructionAD[4]~I .oe_async_reset = "none";
defparam \instructionAD[4]~I .oe_power_up = "low";
defparam \instructionAD[4]~I .oe_register_mode = "none";
defparam \instructionAD[4]~I .oe_sync_reset = "none";
defparam \instructionAD[4]~I .operation_mode = "output";
defparam \instructionAD[4]~I .output_async_reset = "none";
defparam \instructionAD[4]~I .output_power_up = "low";
defparam \instructionAD[4]~I .output_register_mode = "none";
defparam \instructionAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[5]~I (
	.datain(\PCRegister|output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[5]));
// synopsys translate_off
defparam \instructionAD[5]~I .input_async_reset = "none";
defparam \instructionAD[5]~I .input_power_up = "low";
defparam \instructionAD[5]~I .input_register_mode = "none";
defparam \instructionAD[5]~I .input_sync_reset = "none";
defparam \instructionAD[5]~I .oe_async_reset = "none";
defparam \instructionAD[5]~I .oe_power_up = "low";
defparam \instructionAD[5]~I .oe_register_mode = "none";
defparam \instructionAD[5]~I .oe_sync_reset = "none";
defparam \instructionAD[5]~I .operation_mode = "output";
defparam \instructionAD[5]~I .output_async_reset = "none";
defparam \instructionAD[5]~I .output_power_up = "low";
defparam \instructionAD[5]~I .output_register_mode = "none";
defparam \instructionAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[6]~I (
	.datain(\PCRegister|output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[6]));
// synopsys translate_off
defparam \instructionAD[6]~I .input_async_reset = "none";
defparam \instructionAD[6]~I .input_power_up = "low";
defparam \instructionAD[6]~I .input_register_mode = "none";
defparam \instructionAD[6]~I .input_sync_reset = "none";
defparam \instructionAD[6]~I .oe_async_reset = "none";
defparam \instructionAD[6]~I .oe_power_up = "low";
defparam \instructionAD[6]~I .oe_register_mode = "none";
defparam \instructionAD[6]~I .oe_sync_reset = "none";
defparam \instructionAD[6]~I .operation_mode = "output";
defparam \instructionAD[6]~I .output_async_reset = "none";
defparam \instructionAD[6]~I .output_power_up = "low";
defparam \instructionAD[6]~I .output_register_mode = "none";
defparam \instructionAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[7]~I (
	.datain(\PCRegister|output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[7]));
// synopsys translate_off
defparam \instructionAD[7]~I .input_async_reset = "none";
defparam \instructionAD[7]~I .input_power_up = "low";
defparam \instructionAD[7]~I .input_register_mode = "none";
defparam \instructionAD[7]~I .input_sync_reset = "none";
defparam \instructionAD[7]~I .oe_async_reset = "none";
defparam \instructionAD[7]~I .oe_power_up = "low";
defparam \instructionAD[7]~I .oe_register_mode = "none";
defparam \instructionAD[7]~I .oe_sync_reset = "none";
defparam \instructionAD[7]~I .operation_mode = "output";
defparam \instructionAD[7]~I .output_async_reset = "none";
defparam \instructionAD[7]~I .output_power_up = "low";
defparam \instructionAD[7]~I .output_register_mode = "none";
defparam \instructionAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[8]~I (
	.datain(\PCRegister|output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[8]));
// synopsys translate_off
defparam \instructionAD[8]~I .input_async_reset = "none";
defparam \instructionAD[8]~I .input_power_up = "low";
defparam \instructionAD[8]~I .input_register_mode = "none";
defparam \instructionAD[8]~I .input_sync_reset = "none";
defparam \instructionAD[8]~I .oe_async_reset = "none";
defparam \instructionAD[8]~I .oe_power_up = "low";
defparam \instructionAD[8]~I .oe_register_mode = "none";
defparam \instructionAD[8]~I .oe_sync_reset = "none";
defparam \instructionAD[8]~I .operation_mode = "output";
defparam \instructionAD[8]~I .output_async_reset = "none";
defparam \instructionAD[8]~I .output_power_up = "low";
defparam \instructionAD[8]~I .output_register_mode = "none";
defparam \instructionAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[9]~I (
	.datain(\PCRegister|output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[9]));
// synopsys translate_off
defparam \instructionAD[9]~I .input_async_reset = "none";
defparam \instructionAD[9]~I .input_power_up = "low";
defparam \instructionAD[9]~I .input_register_mode = "none";
defparam \instructionAD[9]~I .input_sync_reset = "none";
defparam \instructionAD[9]~I .oe_async_reset = "none";
defparam \instructionAD[9]~I .oe_power_up = "low";
defparam \instructionAD[9]~I .oe_register_mode = "none";
defparam \instructionAD[9]~I .oe_sync_reset = "none";
defparam \instructionAD[9]~I .operation_mode = "output";
defparam \instructionAD[9]~I .output_async_reset = "none";
defparam \instructionAD[9]~I .output_power_up = "low";
defparam \instructionAD[9]~I .output_register_mode = "none";
defparam \instructionAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[10]~I (
	.datain(\PCRegister|output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[10]));
// synopsys translate_off
defparam \instructionAD[10]~I .input_async_reset = "none";
defparam \instructionAD[10]~I .input_power_up = "low";
defparam \instructionAD[10]~I .input_register_mode = "none";
defparam \instructionAD[10]~I .input_sync_reset = "none";
defparam \instructionAD[10]~I .oe_async_reset = "none";
defparam \instructionAD[10]~I .oe_power_up = "low";
defparam \instructionAD[10]~I .oe_register_mode = "none";
defparam \instructionAD[10]~I .oe_sync_reset = "none";
defparam \instructionAD[10]~I .operation_mode = "output";
defparam \instructionAD[10]~I .output_async_reset = "none";
defparam \instructionAD[10]~I .output_power_up = "low";
defparam \instructionAD[10]~I .output_register_mode = "none";
defparam \instructionAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[11]~I (
	.datain(\PCRegister|output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[11]));
// synopsys translate_off
defparam \instructionAD[11]~I .input_async_reset = "none";
defparam \instructionAD[11]~I .input_power_up = "low";
defparam \instructionAD[11]~I .input_register_mode = "none";
defparam \instructionAD[11]~I .input_sync_reset = "none";
defparam \instructionAD[11]~I .oe_async_reset = "none";
defparam \instructionAD[11]~I .oe_power_up = "low";
defparam \instructionAD[11]~I .oe_register_mode = "none";
defparam \instructionAD[11]~I .oe_sync_reset = "none";
defparam \instructionAD[11]~I .operation_mode = "output";
defparam \instructionAD[11]~I .output_async_reset = "none";
defparam \instructionAD[11]~I .output_power_up = "low";
defparam \instructionAD[11]~I .output_register_mode = "none";
defparam \instructionAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[12]~I (
	.datain(\PCRegister|output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[12]));
// synopsys translate_off
defparam \instructionAD[12]~I .input_async_reset = "none";
defparam \instructionAD[12]~I .input_power_up = "low";
defparam \instructionAD[12]~I .input_register_mode = "none";
defparam \instructionAD[12]~I .input_sync_reset = "none";
defparam \instructionAD[12]~I .oe_async_reset = "none";
defparam \instructionAD[12]~I .oe_power_up = "low";
defparam \instructionAD[12]~I .oe_register_mode = "none";
defparam \instructionAD[12]~I .oe_sync_reset = "none";
defparam \instructionAD[12]~I .operation_mode = "output";
defparam \instructionAD[12]~I .output_async_reset = "none";
defparam \instructionAD[12]~I .output_power_up = "low";
defparam \instructionAD[12]~I .output_register_mode = "none";
defparam \instructionAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[13]~I (
	.datain(\PCRegister|output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[13]));
// synopsys translate_off
defparam \instructionAD[13]~I .input_async_reset = "none";
defparam \instructionAD[13]~I .input_power_up = "low";
defparam \instructionAD[13]~I .input_register_mode = "none";
defparam \instructionAD[13]~I .input_sync_reset = "none";
defparam \instructionAD[13]~I .oe_async_reset = "none";
defparam \instructionAD[13]~I .oe_power_up = "low";
defparam \instructionAD[13]~I .oe_register_mode = "none";
defparam \instructionAD[13]~I .oe_sync_reset = "none";
defparam \instructionAD[13]~I .operation_mode = "output";
defparam \instructionAD[13]~I .output_async_reset = "none";
defparam \instructionAD[13]~I .output_power_up = "low";
defparam \instructionAD[13]~I .output_register_mode = "none";
defparam \instructionAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[14]~I (
	.datain(\PCRegister|output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[14]));
// synopsys translate_off
defparam \instructionAD[14]~I .input_async_reset = "none";
defparam \instructionAD[14]~I .input_power_up = "low";
defparam \instructionAD[14]~I .input_register_mode = "none";
defparam \instructionAD[14]~I .input_sync_reset = "none";
defparam \instructionAD[14]~I .oe_async_reset = "none";
defparam \instructionAD[14]~I .oe_power_up = "low";
defparam \instructionAD[14]~I .oe_register_mode = "none";
defparam \instructionAD[14]~I .oe_sync_reset = "none";
defparam \instructionAD[14]~I .operation_mode = "output";
defparam \instructionAD[14]~I .output_async_reset = "none";
defparam \instructionAD[14]~I .output_power_up = "low";
defparam \instructionAD[14]~I .output_register_mode = "none";
defparam \instructionAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionAD[15]~I (
	.datain(\PCRegister|output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionAD[15]));
// synopsys translate_off
defparam \instructionAD[15]~I .input_async_reset = "none";
defparam \instructionAD[15]~I .input_power_up = "low";
defparam \instructionAD[15]~I .input_register_mode = "none";
defparam \instructionAD[15]~I .input_sync_reset = "none";
defparam \instructionAD[15]~I .oe_async_reset = "none";
defparam \instructionAD[15]~I .oe_power_up = "low";
defparam \instructionAD[15]~I .oe_register_mode = "none";
defparam \instructionAD[15]~I .oe_sync_reset = "none";
defparam \instructionAD[15]~I .operation_mode = "output";
defparam \instructionAD[15]~I .output_async_reset = "none";
defparam \instructionAD[15]~I .output_power_up = "low";
defparam \instructionAD[15]~I .output_register_mode = "none";
defparam \instructionAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[0]));
// synopsys translate_off
defparam \regOUT[0]~I .input_async_reset = "none";
defparam \regOUT[0]~I .input_power_up = "low";
defparam \regOUT[0]~I .input_register_mode = "none";
defparam \regOUT[0]~I .input_sync_reset = "none";
defparam \regOUT[0]~I .oe_async_reset = "none";
defparam \regOUT[0]~I .oe_power_up = "low";
defparam \regOUT[0]~I .oe_register_mode = "none";
defparam \regOUT[0]~I .oe_sync_reset = "none";
defparam \regOUT[0]~I .operation_mode = "output";
defparam \regOUT[0]~I .output_async_reset = "none";
defparam \regOUT[0]~I .output_power_up = "low";
defparam \regOUT[0]~I .output_register_mode = "none";
defparam \regOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[1]));
// synopsys translate_off
defparam \regOUT[1]~I .input_async_reset = "none";
defparam \regOUT[1]~I .input_power_up = "low";
defparam \regOUT[1]~I .input_register_mode = "none";
defparam \regOUT[1]~I .input_sync_reset = "none";
defparam \regOUT[1]~I .oe_async_reset = "none";
defparam \regOUT[1]~I .oe_power_up = "low";
defparam \regOUT[1]~I .oe_register_mode = "none";
defparam \regOUT[1]~I .oe_sync_reset = "none";
defparam \regOUT[1]~I .operation_mode = "output";
defparam \regOUT[1]~I .output_async_reset = "none";
defparam \regOUT[1]~I .output_power_up = "low";
defparam \regOUT[1]~I .output_register_mode = "none";
defparam \regOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[2]));
// synopsys translate_off
defparam \regOUT[2]~I .input_async_reset = "none";
defparam \regOUT[2]~I .input_power_up = "low";
defparam \regOUT[2]~I .input_register_mode = "none";
defparam \regOUT[2]~I .input_sync_reset = "none";
defparam \regOUT[2]~I .oe_async_reset = "none";
defparam \regOUT[2]~I .oe_power_up = "low";
defparam \regOUT[2]~I .oe_register_mode = "none";
defparam \regOUT[2]~I .oe_sync_reset = "none";
defparam \regOUT[2]~I .operation_mode = "output";
defparam \regOUT[2]~I .output_async_reset = "none";
defparam \regOUT[2]~I .output_power_up = "low";
defparam \regOUT[2]~I .output_register_mode = "none";
defparam \regOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[3]));
// synopsys translate_off
defparam \regOUT[3]~I .input_async_reset = "none";
defparam \regOUT[3]~I .input_power_up = "low";
defparam \regOUT[3]~I .input_register_mode = "none";
defparam \regOUT[3]~I .input_sync_reset = "none";
defparam \regOUT[3]~I .oe_async_reset = "none";
defparam \regOUT[3]~I .oe_power_up = "low";
defparam \regOUT[3]~I .oe_register_mode = "none";
defparam \regOUT[3]~I .oe_sync_reset = "none";
defparam \regOUT[3]~I .operation_mode = "output";
defparam \regOUT[3]~I .output_async_reset = "none";
defparam \regOUT[3]~I .output_power_up = "low";
defparam \regOUT[3]~I .output_register_mode = "none";
defparam \regOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[4]));
// synopsys translate_off
defparam \regOUT[4]~I .input_async_reset = "none";
defparam \regOUT[4]~I .input_power_up = "low";
defparam \regOUT[4]~I .input_register_mode = "none";
defparam \regOUT[4]~I .input_sync_reset = "none";
defparam \regOUT[4]~I .oe_async_reset = "none";
defparam \regOUT[4]~I .oe_power_up = "low";
defparam \regOUT[4]~I .oe_register_mode = "none";
defparam \regOUT[4]~I .oe_sync_reset = "none";
defparam \regOUT[4]~I .operation_mode = "output";
defparam \regOUT[4]~I .output_async_reset = "none";
defparam \regOUT[4]~I .output_power_up = "low";
defparam \regOUT[4]~I .output_register_mode = "none";
defparam \regOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[5]));
// synopsys translate_off
defparam \regOUT[5]~I .input_async_reset = "none";
defparam \regOUT[5]~I .input_power_up = "low";
defparam \regOUT[5]~I .input_register_mode = "none";
defparam \regOUT[5]~I .input_sync_reset = "none";
defparam \regOUT[5]~I .oe_async_reset = "none";
defparam \regOUT[5]~I .oe_power_up = "low";
defparam \regOUT[5]~I .oe_register_mode = "none";
defparam \regOUT[5]~I .oe_sync_reset = "none";
defparam \regOUT[5]~I .operation_mode = "output";
defparam \regOUT[5]~I .output_async_reset = "none";
defparam \regOUT[5]~I .output_power_up = "low";
defparam \regOUT[5]~I .output_register_mode = "none";
defparam \regOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[6]));
// synopsys translate_off
defparam \regOUT[6]~I .input_async_reset = "none";
defparam \regOUT[6]~I .input_power_up = "low";
defparam \regOUT[6]~I .input_register_mode = "none";
defparam \regOUT[6]~I .input_sync_reset = "none";
defparam \regOUT[6]~I .oe_async_reset = "none";
defparam \regOUT[6]~I .oe_power_up = "low";
defparam \regOUT[6]~I .oe_register_mode = "none";
defparam \regOUT[6]~I .oe_sync_reset = "none";
defparam \regOUT[6]~I .operation_mode = "output";
defparam \regOUT[6]~I .output_async_reset = "none";
defparam \regOUT[6]~I .output_power_up = "low";
defparam \regOUT[6]~I .output_register_mode = "none";
defparam \regOUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[7]));
// synopsys translate_off
defparam \regOUT[7]~I .input_async_reset = "none";
defparam \regOUT[7]~I .input_power_up = "low";
defparam \regOUT[7]~I .input_register_mode = "none";
defparam \regOUT[7]~I .input_sync_reset = "none";
defparam \regOUT[7]~I .oe_async_reset = "none";
defparam \regOUT[7]~I .oe_power_up = "low";
defparam \regOUT[7]~I .oe_register_mode = "none";
defparam \regOUT[7]~I .oe_sync_reset = "none";
defparam \regOUT[7]~I .operation_mode = "output";
defparam \regOUT[7]~I .output_async_reset = "none";
defparam \regOUT[7]~I .output_power_up = "low";
defparam \regOUT[7]~I .output_register_mode = "none";
defparam \regOUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[8]));
// synopsys translate_off
defparam \regOUT[8]~I .input_async_reset = "none";
defparam \regOUT[8]~I .input_power_up = "low";
defparam \regOUT[8]~I .input_register_mode = "none";
defparam \regOUT[8]~I .input_sync_reset = "none";
defparam \regOUT[8]~I .oe_async_reset = "none";
defparam \regOUT[8]~I .oe_power_up = "low";
defparam \regOUT[8]~I .oe_register_mode = "none";
defparam \regOUT[8]~I .oe_sync_reset = "none";
defparam \regOUT[8]~I .operation_mode = "output";
defparam \regOUT[8]~I .output_async_reset = "none";
defparam \regOUT[8]~I .output_power_up = "low";
defparam \regOUT[8]~I .output_register_mode = "none";
defparam \regOUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[9]));
// synopsys translate_off
defparam \regOUT[9]~I .input_async_reset = "none";
defparam \regOUT[9]~I .input_power_up = "low";
defparam \regOUT[9]~I .input_register_mode = "none";
defparam \regOUT[9]~I .input_sync_reset = "none";
defparam \regOUT[9]~I .oe_async_reset = "none";
defparam \regOUT[9]~I .oe_power_up = "low";
defparam \regOUT[9]~I .oe_register_mode = "none";
defparam \regOUT[9]~I .oe_sync_reset = "none";
defparam \regOUT[9]~I .operation_mode = "output";
defparam \regOUT[9]~I .output_async_reset = "none";
defparam \regOUT[9]~I .output_power_up = "low";
defparam \regOUT[9]~I .output_register_mode = "none";
defparam \regOUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[10]));
// synopsys translate_off
defparam \regOUT[10]~I .input_async_reset = "none";
defparam \regOUT[10]~I .input_power_up = "low";
defparam \regOUT[10]~I .input_register_mode = "none";
defparam \regOUT[10]~I .input_sync_reset = "none";
defparam \regOUT[10]~I .oe_async_reset = "none";
defparam \regOUT[10]~I .oe_power_up = "low";
defparam \regOUT[10]~I .oe_register_mode = "none";
defparam \regOUT[10]~I .oe_sync_reset = "none";
defparam \regOUT[10]~I .operation_mode = "output";
defparam \regOUT[10]~I .output_async_reset = "none";
defparam \regOUT[10]~I .output_power_up = "low";
defparam \regOUT[10]~I .output_register_mode = "none";
defparam \regOUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[11]));
// synopsys translate_off
defparam \regOUT[11]~I .input_async_reset = "none";
defparam \regOUT[11]~I .input_power_up = "low";
defparam \regOUT[11]~I .input_register_mode = "none";
defparam \regOUT[11]~I .input_sync_reset = "none";
defparam \regOUT[11]~I .oe_async_reset = "none";
defparam \regOUT[11]~I .oe_power_up = "low";
defparam \regOUT[11]~I .oe_register_mode = "none";
defparam \regOUT[11]~I .oe_sync_reset = "none";
defparam \regOUT[11]~I .operation_mode = "output";
defparam \regOUT[11]~I .output_async_reset = "none";
defparam \regOUT[11]~I .output_power_up = "low";
defparam \regOUT[11]~I .output_register_mode = "none";
defparam \regOUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[12]));
// synopsys translate_off
defparam \regOUT[12]~I .input_async_reset = "none";
defparam \regOUT[12]~I .input_power_up = "low";
defparam \regOUT[12]~I .input_register_mode = "none";
defparam \regOUT[12]~I .input_sync_reset = "none";
defparam \regOUT[12]~I .oe_async_reset = "none";
defparam \regOUT[12]~I .oe_power_up = "low";
defparam \regOUT[12]~I .oe_register_mode = "none";
defparam \regOUT[12]~I .oe_sync_reset = "none";
defparam \regOUT[12]~I .operation_mode = "output";
defparam \regOUT[12]~I .output_async_reset = "none";
defparam \regOUT[12]~I .output_power_up = "low";
defparam \regOUT[12]~I .output_register_mode = "none";
defparam \regOUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[13]));
// synopsys translate_off
defparam \regOUT[13]~I .input_async_reset = "none";
defparam \regOUT[13]~I .input_power_up = "low";
defparam \regOUT[13]~I .input_register_mode = "none";
defparam \regOUT[13]~I .input_sync_reset = "none";
defparam \regOUT[13]~I .oe_async_reset = "none";
defparam \regOUT[13]~I .oe_power_up = "low";
defparam \regOUT[13]~I .oe_register_mode = "none";
defparam \regOUT[13]~I .oe_sync_reset = "none";
defparam \regOUT[13]~I .operation_mode = "output";
defparam \regOUT[13]~I .output_async_reset = "none";
defparam \regOUT[13]~I .output_power_up = "low";
defparam \regOUT[13]~I .output_register_mode = "none";
defparam \regOUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[14]));
// synopsys translate_off
defparam \regOUT[14]~I .input_async_reset = "none";
defparam \regOUT[14]~I .input_power_up = "low";
defparam \regOUT[14]~I .input_register_mode = "none";
defparam \regOUT[14]~I .input_sync_reset = "none";
defparam \regOUT[14]~I .oe_async_reset = "none";
defparam \regOUT[14]~I .oe_power_up = "low";
defparam \regOUT[14]~I .oe_register_mode = "none";
defparam \regOUT[14]~I .oe_sync_reset = "none";
defparam \regOUT[14]~I .operation_mode = "output";
defparam \regOUT[14]~I .output_async_reset = "none";
defparam \regOUT[14]~I .output_power_up = "low";
defparam \regOUT[14]~I .output_register_mode = "none";
defparam \regOUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[15]));
// synopsys translate_off
defparam \regOUT[15]~I .input_async_reset = "none";
defparam \regOUT[15]~I .input_power_up = "low";
defparam \regOUT[15]~I .input_register_mode = "none";
defparam \regOUT[15]~I .input_sync_reset = "none";
defparam \regOUT[15]~I .oe_async_reset = "none";
defparam \regOUT[15]~I .oe_power_up = "low";
defparam \regOUT[15]~I .oe_register_mode = "none";
defparam \regOUT[15]~I .oe_sync_reset = "none";
defparam \regOUT[15]~I .operation_mode = "output";
defparam \regOUT[15]~I .output_async_reset = "none";
defparam \regOUT[15]~I .output_power_up = "low";
defparam \regOUT[15]~I .output_register_mode = "none";
defparam \regOUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[16]~I (
	.datain(!\FileRegister|G2|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[16]));
// synopsys translate_off
defparam \regOUT[16]~I .input_async_reset = "none";
defparam \regOUT[16]~I .input_power_up = "low";
defparam \regOUT[16]~I .input_register_mode = "none";
defparam \regOUT[16]~I .input_sync_reset = "none";
defparam \regOUT[16]~I .oe_async_reset = "none";
defparam \regOUT[16]~I .oe_power_up = "low";
defparam \regOUT[16]~I .oe_register_mode = "none";
defparam \regOUT[16]~I .oe_sync_reset = "none";
defparam \regOUT[16]~I .operation_mode = "output";
defparam \regOUT[16]~I .output_async_reset = "none";
defparam \regOUT[16]~I .output_power_up = "low";
defparam \regOUT[16]~I .output_register_mode = "none";
defparam \regOUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[17]~I (
	.datain(!\FileRegister|G2|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[17]));
// synopsys translate_off
defparam \regOUT[17]~I .input_async_reset = "none";
defparam \regOUT[17]~I .input_power_up = "low";
defparam \regOUT[17]~I .input_register_mode = "none";
defparam \regOUT[17]~I .input_sync_reset = "none";
defparam \regOUT[17]~I .oe_async_reset = "none";
defparam \regOUT[17]~I .oe_power_up = "low";
defparam \regOUT[17]~I .oe_register_mode = "none";
defparam \regOUT[17]~I .oe_sync_reset = "none";
defparam \regOUT[17]~I .operation_mode = "output";
defparam \regOUT[17]~I .output_async_reset = "none";
defparam \regOUT[17]~I .output_power_up = "low";
defparam \regOUT[17]~I .output_register_mode = "none";
defparam \regOUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[18]~I (
	.datain(!\FileRegister|G2|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[18]));
// synopsys translate_off
defparam \regOUT[18]~I .input_async_reset = "none";
defparam \regOUT[18]~I .input_power_up = "low";
defparam \regOUT[18]~I .input_register_mode = "none";
defparam \regOUT[18]~I .input_sync_reset = "none";
defparam \regOUT[18]~I .oe_async_reset = "none";
defparam \regOUT[18]~I .oe_power_up = "low";
defparam \regOUT[18]~I .oe_register_mode = "none";
defparam \regOUT[18]~I .oe_sync_reset = "none";
defparam \regOUT[18]~I .operation_mode = "output";
defparam \regOUT[18]~I .output_async_reset = "none";
defparam \regOUT[18]~I .output_power_up = "low";
defparam \regOUT[18]~I .output_register_mode = "none";
defparam \regOUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[19]~I (
	.datain(!\FileRegister|G2|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[19]));
// synopsys translate_off
defparam \regOUT[19]~I .input_async_reset = "none";
defparam \regOUT[19]~I .input_power_up = "low";
defparam \regOUT[19]~I .input_register_mode = "none";
defparam \regOUT[19]~I .input_sync_reset = "none";
defparam \regOUT[19]~I .oe_async_reset = "none";
defparam \regOUT[19]~I .oe_power_up = "low";
defparam \regOUT[19]~I .oe_register_mode = "none";
defparam \regOUT[19]~I .oe_sync_reset = "none";
defparam \regOUT[19]~I .operation_mode = "output";
defparam \regOUT[19]~I .output_async_reset = "none";
defparam \regOUT[19]~I .output_power_up = "low";
defparam \regOUT[19]~I .output_register_mode = "none";
defparam \regOUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[20]~I (
	.datain(!\FileRegister|G2|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[20]));
// synopsys translate_off
defparam \regOUT[20]~I .input_async_reset = "none";
defparam \regOUT[20]~I .input_power_up = "low";
defparam \regOUT[20]~I .input_register_mode = "none";
defparam \regOUT[20]~I .input_sync_reset = "none";
defparam \regOUT[20]~I .oe_async_reset = "none";
defparam \regOUT[20]~I .oe_power_up = "low";
defparam \regOUT[20]~I .oe_register_mode = "none";
defparam \regOUT[20]~I .oe_sync_reset = "none";
defparam \regOUT[20]~I .operation_mode = "output";
defparam \regOUT[20]~I .output_async_reset = "none";
defparam \regOUT[20]~I .output_power_up = "low";
defparam \regOUT[20]~I .output_register_mode = "none";
defparam \regOUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[21]~I (
	.datain(!\FileRegister|G2|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[21]));
// synopsys translate_off
defparam \regOUT[21]~I .input_async_reset = "none";
defparam \regOUT[21]~I .input_power_up = "low";
defparam \regOUT[21]~I .input_register_mode = "none";
defparam \regOUT[21]~I .input_sync_reset = "none";
defparam \regOUT[21]~I .oe_async_reset = "none";
defparam \regOUT[21]~I .oe_power_up = "low";
defparam \regOUT[21]~I .oe_register_mode = "none";
defparam \regOUT[21]~I .oe_sync_reset = "none";
defparam \regOUT[21]~I .operation_mode = "output";
defparam \regOUT[21]~I .output_async_reset = "none";
defparam \regOUT[21]~I .output_power_up = "low";
defparam \regOUT[21]~I .output_register_mode = "none";
defparam \regOUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[22]~I (
	.datain(!\FileRegister|G2|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[22]));
// synopsys translate_off
defparam \regOUT[22]~I .input_async_reset = "none";
defparam \regOUT[22]~I .input_power_up = "low";
defparam \regOUT[22]~I .input_register_mode = "none";
defparam \regOUT[22]~I .input_sync_reset = "none";
defparam \regOUT[22]~I .oe_async_reset = "none";
defparam \regOUT[22]~I .oe_power_up = "low";
defparam \regOUT[22]~I .oe_register_mode = "none";
defparam \regOUT[22]~I .oe_sync_reset = "none";
defparam \regOUT[22]~I .operation_mode = "output";
defparam \regOUT[22]~I .output_async_reset = "none";
defparam \regOUT[22]~I .output_power_up = "low";
defparam \regOUT[22]~I .output_register_mode = "none";
defparam \regOUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[23]~I (
	.datain(!\FileRegister|G2|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[23]));
// synopsys translate_off
defparam \regOUT[23]~I .input_async_reset = "none";
defparam \regOUT[23]~I .input_power_up = "low";
defparam \regOUT[23]~I .input_register_mode = "none";
defparam \regOUT[23]~I .input_sync_reset = "none";
defparam \regOUT[23]~I .oe_async_reset = "none";
defparam \regOUT[23]~I .oe_power_up = "low";
defparam \regOUT[23]~I .oe_register_mode = "none";
defparam \regOUT[23]~I .oe_sync_reset = "none";
defparam \regOUT[23]~I .operation_mode = "output";
defparam \regOUT[23]~I .output_async_reset = "none";
defparam \regOUT[23]~I .output_power_up = "low";
defparam \regOUT[23]~I .output_register_mode = "none";
defparam \regOUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[24]~I (
	.datain(!\FileRegister|G2|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[24]));
// synopsys translate_off
defparam \regOUT[24]~I .input_async_reset = "none";
defparam \regOUT[24]~I .input_power_up = "low";
defparam \regOUT[24]~I .input_register_mode = "none";
defparam \regOUT[24]~I .input_sync_reset = "none";
defparam \regOUT[24]~I .oe_async_reset = "none";
defparam \regOUT[24]~I .oe_power_up = "low";
defparam \regOUT[24]~I .oe_register_mode = "none";
defparam \regOUT[24]~I .oe_sync_reset = "none";
defparam \regOUT[24]~I .operation_mode = "output";
defparam \regOUT[24]~I .output_async_reset = "none";
defparam \regOUT[24]~I .output_power_up = "low";
defparam \regOUT[24]~I .output_register_mode = "none";
defparam \regOUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[25]~I (
	.datain(!\FileRegister|G2|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[25]));
// synopsys translate_off
defparam \regOUT[25]~I .input_async_reset = "none";
defparam \regOUT[25]~I .input_power_up = "low";
defparam \regOUT[25]~I .input_register_mode = "none";
defparam \regOUT[25]~I .input_sync_reset = "none";
defparam \regOUT[25]~I .oe_async_reset = "none";
defparam \regOUT[25]~I .oe_power_up = "low";
defparam \regOUT[25]~I .oe_register_mode = "none";
defparam \regOUT[25]~I .oe_sync_reset = "none";
defparam \regOUT[25]~I .operation_mode = "output";
defparam \regOUT[25]~I .output_async_reset = "none";
defparam \regOUT[25]~I .output_power_up = "low";
defparam \regOUT[25]~I .output_register_mode = "none";
defparam \regOUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[26]~I (
	.datain(!\FileRegister|G2|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[26]));
// synopsys translate_off
defparam \regOUT[26]~I .input_async_reset = "none";
defparam \regOUT[26]~I .input_power_up = "low";
defparam \regOUT[26]~I .input_register_mode = "none";
defparam \regOUT[26]~I .input_sync_reset = "none";
defparam \regOUT[26]~I .oe_async_reset = "none";
defparam \regOUT[26]~I .oe_power_up = "low";
defparam \regOUT[26]~I .oe_register_mode = "none";
defparam \regOUT[26]~I .oe_sync_reset = "none";
defparam \regOUT[26]~I .operation_mode = "output";
defparam \regOUT[26]~I .output_async_reset = "none";
defparam \regOUT[26]~I .output_power_up = "low";
defparam \regOUT[26]~I .output_register_mode = "none";
defparam \regOUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[27]~I (
	.datain(!\FileRegister|G2|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[27]));
// synopsys translate_off
defparam \regOUT[27]~I .input_async_reset = "none";
defparam \regOUT[27]~I .input_power_up = "low";
defparam \regOUT[27]~I .input_register_mode = "none";
defparam \regOUT[27]~I .input_sync_reset = "none";
defparam \regOUT[27]~I .oe_async_reset = "none";
defparam \regOUT[27]~I .oe_power_up = "low";
defparam \regOUT[27]~I .oe_register_mode = "none";
defparam \regOUT[27]~I .oe_sync_reset = "none";
defparam \regOUT[27]~I .operation_mode = "output";
defparam \regOUT[27]~I .output_async_reset = "none";
defparam \regOUT[27]~I .output_power_up = "low";
defparam \regOUT[27]~I .output_register_mode = "none";
defparam \regOUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[28]~I (
	.datain(!\FileRegister|G2|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[28]));
// synopsys translate_off
defparam \regOUT[28]~I .input_async_reset = "none";
defparam \regOUT[28]~I .input_power_up = "low";
defparam \regOUT[28]~I .input_register_mode = "none";
defparam \regOUT[28]~I .input_sync_reset = "none";
defparam \regOUT[28]~I .oe_async_reset = "none";
defparam \regOUT[28]~I .oe_power_up = "low";
defparam \regOUT[28]~I .oe_register_mode = "none";
defparam \regOUT[28]~I .oe_sync_reset = "none";
defparam \regOUT[28]~I .operation_mode = "output";
defparam \regOUT[28]~I .output_async_reset = "none";
defparam \regOUT[28]~I .output_power_up = "low";
defparam \regOUT[28]~I .output_register_mode = "none";
defparam \regOUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[29]~I (
	.datain(!\FileRegister|G2|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[29]));
// synopsys translate_off
defparam \regOUT[29]~I .input_async_reset = "none";
defparam \regOUT[29]~I .input_power_up = "low";
defparam \regOUT[29]~I .input_register_mode = "none";
defparam \regOUT[29]~I .input_sync_reset = "none";
defparam \regOUT[29]~I .oe_async_reset = "none";
defparam \regOUT[29]~I .oe_power_up = "low";
defparam \regOUT[29]~I .oe_register_mode = "none";
defparam \regOUT[29]~I .oe_sync_reset = "none";
defparam \regOUT[29]~I .operation_mode = "output";
defparam \regOUT[29]~I .output_async_reset = "none";
defparam \regOUT[29]~I .output_power_up = "low";
defparam \regOUT[29]~I .output_register_mode = "none";
defparam \regOUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[30]~I (
	.datain(!\FileRegister|G2|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[30]));
// synopsys translate_off
defparam \regOUT[30]~I .input_async_reset = "none";
defparam \regOUT[30]~I .input_power_up = "low";
defparam \regOUT[30]~I .input_register_mode = "none";
defparam \regOUT[30]~I .input_sync_reset = "none";
defparam \regOUT[30]~I .oe_async_reset = "none";
defparam \regOUT[30]~I .oe_power_up = "low";
defparam \regOUT[30]~I .oe_register_mode = "none";
defparam \regOUT[30]~I .oe_sync_reset = "none";
defparam \regOUT[30]~I .operation_mode = "output";
defparam \regOUT[30]~I .output_async_reset = "none";
defparam \regOUT[30]~I .output_power_up = "low";
defparam \regOUT[30]~I .output_register_mode = "none";
defparam \regOUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[31]~I (
	.datain(!\FileRegister|G2|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[31]));
// synopsys translate_off
defparam \regOUT[31]~I .input_async_reset = "none";
defparam \regOUT[31]~I .input_power_up = "low";
defparam \regOUT[31]~I .input_register_mode = "none";
defparam \regOUT[31]~I .input_sync_reset = "none";
defparam \regOUT[31]~I .oe_async_reset = "none";
defparam \regOUT[31]~I .oe_power_up = "low";
defparam \regOUT[31]~I .oe_register_mode = "none";
defparam \regOUT[31]~I .oe_sync_reset = "none";
defparam \regOUT[31]~I .operation_mode = "output";
defparam \regOUT[31]~I .output_async_reset = "none";
defparam \regOUT[31]~I .output_power_up = "low";
defparam \regOUT[31]~I .output_register_mode = "none";
defparam \regOUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[32]~I (
	.datain(!\FileRegister|G3|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[32]));
// synopsys translate_off
defparam \regOUT[32]~I .input_async_reset = "none";
defparam \regOUT[32]~I .input_power_up = "low";
defparam \regOUT[32]~I .input_register_mode = "none";
defparam \regOUT[32]~I .input_sync_reset = "none";
defparam \regOUT[32]~I .oe_async_reset = "none";
defparam \regOUT[32]~I .oe_power_up = "low";
defparam \regOUT[32]~I .oe_register_mode = "none";
defparam \regOUT[32]~I .oe_sync_reset = "none";
defparam \regOUT[32]~I .operation_mode = "output";
defparam \regOUT[32]~I .output_async_reset = "none";
defparam \regOUT[32]~I .output_power_up = "low";
defparam \regOUT[32]~I .output_register_mode = "none";
defparam \regOUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[33]~I (
	.datain(!\FileRegister|G3|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[33]));
// synopsys translate_off
defparam \regOUT[33]~I .input_async_reset = "none";
defparam \regOUT[33]~I .input_power_up = "low";
defparam \regOUT[33]~I .input_register_mode = "none";
defparam \regOUT[33]~I .input_sync_reset = "none";
defparam \regOUT[33]~I .oe_async_reset = "none";
defparam \regOUT[33]~I .oe_power_up = "low";
defparam \regOUT[33]~I .oe_register_mode = "none";
defparam \regOUT[33]~I .oe_sync_reset = "none";
defparam \regOUT[33]~I .operation_mode = "output";
defparam \regOUT[33]~I .output_async_reset = "none";
defparam \regOUT[33]~I .output_power_up = "low";
defparam \regOUT[33]~I .output_register_mode = "none";
defparam \regOUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[34]~I (
	.datain(!\FileRegister|G3|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[34]));
// synopsys translate_off
defparam \regOUT[34]~I .input_async_reset = "none";
defparam \regOUT[34]~I .input_power_up = "low";
defparam \regOUT[34]~I .input_register_mode = "none";
defparam \regOUT[34]~I .input_sync_reset = "none";
defparam \regOUT[34]~I .oe_async_reset = "none";
defparam \regOUT[34]~I .oe_power_up = "low";
defparam \regOUT[34]~I .oe_register_mode = "none";
defparam \regOUT[34]~I .oe_sync_reset = "none";
defparam \regOUT[34]~I .operation_mode = "output";
defparam \regOUT[34]~I .output_async_reset = "none";
defparam \regOUT[34]~I .output_power_up = "low";
defparam \regOUT[34]~I .output_register_mode = "none";
defparam \regOUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[35]~I (
	.datain(!\FileRegister|G3|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[35]));
// synopsys translate_off
defparam \regOUT[35]~I .input_async_reset = "none";
defparam \regOUT[35]~I .input_power_up = "low";
defparam \regOUT[35]~I .input_register_mode = "none";
defparam \regOUT[35]~I .input_sync_reset = "none";
defparam \regOUT[35]~I .oe_async_reset = "none";
defparam \regOUT[35]~I .oe_power_up = "low";
defparam \regOUT[35]~I .oe_register_mode = "none";
defparam \regOUT[35]~I .oe_sync_reset = "none";
defparam \regOUT[35]~I .operation_mode = "output";
defparam \regOUT[35]~I .output_async_reset = "none";
defparam \regOUT[35]~I .output_power_up = "low";
defparam \regOUT[35]~I .output_register_mode = "none";
defparam \regOUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[36]~I (
	.datain(!\FileRegister|G3|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[36]));
// synopsys translate_off
defparam \regOUT[36]~I .input_async_reset = "none";
defparam \regOUT[36]~I .input_power_up = "low";
defparam \regOUT[36]~I .input_register_mode = "none";
defparam \regOUT[36]~I .input_sync_reset = "none";
defparam \regOUT[36]~I .oe_async_reset = "none";
defparam \regOUT[36]~I .oe_power_up = "low";
defparam \regOUT[36]~I .oe_register_mode = "none";
defparam \regOUT[36]~I .oe_sync_reset = "none";
defparam \regOUT[36]~I .operation_mode = "output";
defparam \regOUT[36]~I .output_async_reset = "none";
defparam \regOUT[36]~I .output_power_up = "low";
defparam \regOUT[36]~I .output_register_mode = "none";
defparam \regOUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[37]~I (
	.datain(!\FileRegister|G3|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[37]));
// synopsys translate_off
defparam \regOUT[37]~I .input_async_reset = "none";
defparam \regOUT[37]~I .input_power_up = "low";
defparam \regOUT[37]~I .input_register_mode = "none";
defparam \regOUT[37]~I .input_sync_reset = "none";
defparam \regOUT[37]~I .oe_async_reset = "none";
defparam \regOUT[37]~I .oe_power_up = "low";
defparam \regOUT[37]~I .oe_register_mode = "none";
defparam \regOUT[37]~I .oe_sync_reset = "none";
defparam \regOUT[37]~I .operation_mode = "output";
defparam \regOUT[37]~I .output_async_reset = "none";
defparam \regOUT[37]~I .output_power_up = "low";
defparam \regOUT[37]~I .output_register_mode = "none";
defparam \regOUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[38]~I (
	.datain(!\FileRegister|G3|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[38]));
// synopsys translate_off
defparam \regOUT[38]~I .input_async_reset = "none";
defparam \regOUT[38]~I .input_power_up = "low";
defparam \regOUT[38]~I .input_register_mode = "none";
defparam \regOUT[38]~I .input_sync_reset = "none";
defparam \regOUT[38]~I .oe_async_reset = "none";
defparam \regOUT[38]~I .oe_power_up = "low";
defparam \regOUT[38]~I .oe_register_mode = "none";
defparam \regOUT[38]~I .oe_sync_reset = "none";
defparam \regOUT[38]~I .operation_mode = "output";
defparam \regOUT[38]~I .output_async_reset = "none";
defparam \regOUT[38]~I .output_power_up = "low";
defparam \regOUT[38]~I .output_register_mode = "none";
defparam \regOUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[39]~I (
	.datain(!\FileRegister|G3|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[39]));
// synopsys translate_off
defparam \regOUT[39]~I .input_async_reset = "none";
defparam \regOUT[39]~I .input_power_up = "low";
defparam \regOUT[39]~I .input_register_mode = "none";
defparam \regOUT[39]~I .input_sync_reset = "none";
defparam \regOUT[39]~I .oe_async_reset = "none";
defparam \regOUT[39]~I .oe_power_up = "low";
defparam \regOUT[39]~I .oe_register_mode = "none";
defparam \regOUT[39]~I .oe_sync_reset = "none";
defparam \regOUT[39]~I .operation_mode = "output";
defparam \regOUT[39]~I .output_async_reset = "none";
defparam \regOUT[39]~I .output_power_up = "low";
defparam \regOUT[39]~I .output_register_mode = "none";
defparam \regOUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[40]~I (
	.datain(!\FileRegister|G3|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[40]));
// synopsys translate_off
defparam \regOUT[40]~I .input_async_reset = "none";
defparam \regOUT[40]~I .input_power_up = "low";
defparam \regOUT[40]~I .input_register_mode = "none";
defparam \regOUT[40]~I .input_sync_reset = "none";
defparam \regOUT[40]~I .oe_async_reset = "none";
defparam \regOUT[40]~I .oe_power_up = "low";
defparam \regOUT[40]~I .oe_register_mode = "none";
defparam \regOUT[40]~I .oe_sync_reset = "none";
defparam \regOUT[40]~I .operation_mode = "output";
defparam \regOUT[40]~I .output_async_reset = "none";
defparam \regOUT[40]~I .output_power_up = "low";
defparam \regOUT[40]~I .output_register_mode = "none";
defparam \regOUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[41]~I (
	.datain(!\FileRegister|G3|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[41]));
// synopsys translate_off
defparam \regOUT[41]~I .input_async_reset = "none";
defparam \regOUT[41]~I .input_power_up = "low";
defparam \regOUT[41]~I .input_register_mode = "none";
defparam \regOUT[41]~I .input_sync_reset = "none";
defparam \regOUT[41]~I .oe_async_reset = "none";
defparam \regOUT[41]~I .oe_power_up = "low";
defparam \regOUT[41]~I .oe_register_mode = "none";
defparam \regOUT[41]~I .oe_sync_reset = "none";
defparam \regOUT[41]~I .operation_mode = "output";
defparam \regOUT[41]~I .output_async_reset = "none";
defparam \regOUT[41]~I .output_power_up = "low";
defparam \regOUT[41]~I .output_register_mode = "none";
defparam \regOUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[42]~I (
	.datain(!\FileRegister|G3|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[42]));
// synopsys translate_off
defparam \regOUT[42]~I .input_async_reset = "none";
defparam \regOUT[42]~I .input_power_up = "low";
defparam \regOUT[42]~I .input_register_mode = "none";
defparam \regOUT[42]~I .input_sync_reset = "none";
defparam \regOUT[42]~I .oe_async_reset = "none";
defparam \regOUT[42]~I .oe_power_up = "low";
defparam \regOUT[42]~I .oe_register_mode = "none";
defparam \regOUT[42]~I .oe_sync_reset = "none";
defparam \regOUT[42]~I .operation_mode = "output";
defparam \regOUT[42]~I .output_async_reset = "none";
defparam \regOUT[42]~I .output_power_up = "low";
defparam \regOUT[42]~I .output_register_mode = "none";
defparam \regOUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[43]~I (
	.datain(!\FileRegister|G3|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[43]));
// synopsys translate_off
defparam \regOUT[43]~I .input_async_reset = "none";
defparam \regOUT[43]~I .input_power_up = "low";
defparam \regOUT[43]~I .input_register_mode = "none";
defparam \regOUT[43]~I .input_sync_reset = "none";
defparam \regOUT[43]~I .oe_async_reset = "none";
defparam \regOUT[43]~I .oe_power_up = "low";
defparam \regOUT[43]~I .oe_register_mode = "none";
defparam \regOUT[43]~I .oe_sync_reset = "none";
defparam \regOUT[43]~I .operation_mode = "output";
defparam \regOUT[43]~I .output_async_reset = "none";
defparam \regOUT[43]~I .output_power_up = "low";
defparam \regOUT[43]~I .output_register_mode = "none";
defparam \regOUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[44]~I (
	.datain(!\FileRegister|G3|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[44]));
// synopsys translate_off
defparam \regOUT[44]~I .input_async_reset = "none";
defparam \regOUT[44]~I .input_power_up = "low";
defparam \regOUT[44]~I .input_register_mode = "none";
defparam \regOUT[44]~I .input_sync_reset = "none";
defparam \regOUT[44]~I .oe_async_reset = "none";
defparam \regOUT[44]~I .oe_power_up = "low";
defparam \regOUT[44]~I .oe_register_mode = "none";
defparam \regOUT[44]~I .oe_sync_reset = "none";
defparam \regOUT[44]~I .operation_mode = "output";
defparam \regOUT[44]~I .output_async_reset = "none";
defparam \regOUT[44]~I .output_power_up = "low";
defparam \regOUT[44]~I .output_register_mode = "none";
defparam \regOUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[45]~I (
	.datain(!\FileRegister|G3|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[45]));
// synopsys translate_off
defparam \regOUT[45]~I .input_async_reset = "none";
defparam \regOUT[45]~I .input_power_up = "low";
defparam \regOUT[45]~I .input_register_mode = "none";
defparam \regOUT[45]~I .input_sync_reset = "none";
defparam \regOUT[45]~I .oe_async_reset = "none";
defparam \regOUT[45]~I .oe_power_up = "low";
defparam \regOUT[45]~I .oe_register_mode = "none";
defparam \regOUT[45]~I .oe_sync_reset = "none";
defparam \regOUT[45]~I .operation_mode = "output";
defparam \regOUT[45]~I .output_async_reset = "none";
defparam \regOUT[45]~I .output_power_up = "low";
defparam \regOUT[45]~I .output_register_mode = "none";
defparam \regOUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[46]~I (
	.datain(!\FileRegister|G3|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[46]));
// synopsys translate_off
defparam \regOUT[46]~I .input_async_reset = "none";
defparam \regOUT[46]~I .input_power_up = "low";
defparam \regOUT[46]~I .input_register_mode = "none";
defparam \regOUT[46]~I .input_sync_reset = "none";
defparam \regOUT[46]~I .oe_async_reset = "none";
defparam \regOUT[46]~I .oe_power_up = "low";
defparam \regOUT[46]~I .oe_register_mode = "none";
defparam \regOUT[46]~I .oe_sync_reset = "none";
defparam \regOUT[46]~I .operation_mode = "output";
defparam \regOUT[46]~I .output_async_reset = "none";
defparam \regOUT[46]~I .output_power_up = "low";
defparam \regOUT[46]~I .output_register_mode = "none";
defparam \regOUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[47]~I (
	.datain(!\FileRegister|G3|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[47]));
// synopsys translate_off
defparam \regOUT[47]~I .input_async_reset = "none";
defparam \regOUT[47]~I .input_power_up = "low";
defparam \regOUT[47]~I .input_register_mode = "none";
defparam \regOUT[47]~I .input_sync_reset = "none";
defparam \regOUT[47]~I .oe_async_reset = "none";
defparam \regOUT[47]~I .oe_power_up = "low";
defparam \regOUT[47]~I .oe_register_mode = "none";
defparam \regOUT[47]~I .oe_sync_reset = "none";
defparam \regOUT[47]~I .operation_mode = "output";
defparam \regOUT[47]~I .output_async_reset = "none";
defparam \regOUT[47]~I .output_power_up = "low";
defparam \regOUT[47]~I .output_register_mode = "none";
defparam \regOUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[48]~I (
	.datain(!\FileRegister|G4|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[48]));
// synopsys translate_off
defparam \regOUT[48]~I .input_async_reset = "none";
defparam \regOUT[48]~I .input_power_up = "low";
defparam \regOUT[48]~I .input_register_mode = "none";
defparam \regOUT[48]~I .input_sync_reset = "none";
defparam \regOUT[48]~I .oe_async_reset = "none";
defparam \regOUT[48]~I .oe_power_up = "low";
defparam \regOUT[48]~I .oe_register_mode = "none";
defparam \regOUT[48]~I .oe_sync_reset = "none";
defparam \regOUT[48]~I .operation_mode = "output";
defparam \regOUT[48]~I .output_async_reset = "none";
defparam \regOUT[48]~I .output_power_up = "low";
defparam \regOUT[48]~I .output_register_mode = "none";
defparam \regOUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[49]~I (
	.datain(!\FileRegister|G4|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[49]));
// synopsys translate_off
defparam \regOUT[49]~I .input_async_reset = "none";
defparam \regOUT[49]~I .input_power_up = "low";
defparam \regOUT[49]~I .input_register_mode = "none";
defparam \regOUT[49]~I .input_sync_reset = "none";
defparam \regOUT[49]~I .oe_async_reset = "none";
defparam \regOUT[49]~I .oe_power_up = "low";
defparam \regOUT[49]~I .oe_register_mode = "none";
defparam \regOUT[49]~I .oe_sync_reset = "none";
defparam \regOUT[49]~I .operation_mode = "output";
defparam \regOUT[49]~I .output_async_reset = "none";
defparam \regOUT[49]~I .output_power_up = "low";
defparam \regOUT[49]~I .output_register_mode = "none";
defparam \regOUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[50]~I (
	.datain(!\FileRegister|G4|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[50]));
// synopsys translate_off
defparam \regOUT[50]~I .input_async_reset = "none";
defparam \regOUT[50]~I .input_power_up = "low";
defparam \regOUT[50]~I .input_register_mode = "none";
defparam \regOUT[50]~I .input_sync_reset = "none";
defparam \regOUT[50]~I .oe_async_reset = "none";
defparam \regOUT[50]~I .oe_power_up = "low";
defparam \regOUT[50]~I .oe_register_mode = "none";
defparam \regOUT[50]~I .oe_sync_reset = "none";
defparam \regOUT[50]~I .operation_mode = "output";
defparam \regOUT[50]~I .output_async_reset = "none";
defparam \regOUT[50]~I .output_power_up = "low";
defparam \regOUT[50]~I .output_register_mode = "none";
defparam \regOUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[51]~I (
	.datain(!\FileRegister|G4|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[51]));
// synopsys translate_off
defparam \regOUT[51]~I .input_async_reset = "none";
defparam \regOUT[51]~I .input_power_up = "low";
defparam \regOUT[51]~I .input_register_mode = "none";
defparam \regOUT[51]~I .input_sync_reset = "none";
defparam \regOUT[51]~I .oe_async_reset = "none";
defparam \regOUT[51]~I .oe_power_up = "low";
defparam \regOUT[51]~I .oe_register_mode = "none";
defparam \regOUT[51]~I .oe_sync_reset = "none";
defparam \regOUT[51]~I .operation_mode = "output";
defparam \regOUT[51]~I .output_async_reset = "none";
defparam \regOUT[51]~I .output_power_up = "low";
defparam \regOUT[51]~I .output_register_mode = "none";
defparam \regOUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[52]~I (
	.datain(!\FileRegister|G4|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[52]));
// synopsys translate_off
defparam \regOUT[52]~I .input_async_reset = "none";
defparam \regOUT[52]~I .input_power_up = "low";
defparam \regOUT[52]~I .input_register_mode = "none";
defparam \regOUT[52]~I .input_sync_reset = "none";
defparam \regOUT[52]~I .oe_async_reset = "none";
defparam \regOUT[52]~I .oe_power_up = "low";
defparam \regOUT[52]~I .oe_register_mode = "none";
defparam \regOUT[52]~I .oe_sync_reset = "none";
defparam \regOUT[52]~I .operation_mode = "output";
defparam \regOUT[52]~I .output_async_reset = "none";
defparam \regOUT[52]~I .output_power_up = "low";
defparam \regOUT[52]~I .output_register_mode = "none";
defparam \regOUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[53]~I (
	.datain(!\FileRegister|G4|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[53]));
// synopsys translate_off
defparam \regOUT[53]~I .input_async_reset = "none";
defparam \regOUT[53]~I .input_power_up = "low";
defparam \regOUT[53]~I .input_register_mode = "none";
defparam \regOUT[53]~I .input_sync_reset = "none";
defparam \regOUT[53]~I .oe_async_reset = "none";
defparam \regOUT[53]~I .oe_power_up = "low";
defparam \regOUT[53]~I .oe_register_mode = "none";
defparam \regOUT[53]~I .oe_sync_reset = "none";
defparam \regOUT[53]~I .operation_mode = "output";
defparam \regOUT[53]~I .output_async_reset = "none";
defparam \regOUT[53]~I .output_power_up = "low";
defparam \regOUT[53]~I .output_register_mode = "none";
defparam \regOUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[54]~I (
	.datain(!\FileRegister|G4|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[54]));
// synopsys translate_off
defparam \regOUT[54]~I .input_async_reset = "none";
defparam \regOUT[54]~I .input_power_up = "low";
defparam \regOUT[54]~I .input_register_mode = "none";
defparam \regOUT[54]~I .input_sync_reset = "none";
defparam \regOUT[54]~I .oe_async_reset = "none";
defparam \regOUT[54]~I .oe_power_up = "low";
defparam \regOUT[54]~I .oe_register_mode = "none";
defparam \regOUT[54]~I .oe_sync_reset = "none";
defparam \regOUT[54]~I .operation_mode = "output";
defparam \regOUT[54]~I .output_async_reset = "none";
defparam \regOUT[54]~I .output_power_up = "low";
defparam \regOUT[54]~I .output_register_mode = "none";
defparam \regOUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[55]~I (
	.datain(!\FileRegister|G4|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[55]));
// synopsys translate_off
defparam \regOUT[55]~I .input_async_reset = "none";
defparam \regOUT[55]~I .input_power_up = "low";
defparam \regOUT[55]~I .input_register_mode = "none";
defparam \regOUT[55]~I .input_sync_reset = "none";
defparam \regOUT[55]~I .oe_async_reset = "none";
defparam \regOUT[55]~I .oe_power_up = "low";
defparam \regOUT[55]~I .oe_register_mode = "none";
defparam \regOUT[55]~I .oe_sync_reset = "none";
defparam \regOUT[55]~I .operation_mode = "output";
defparam \regOUT[55]~I .output_async_reset = "none";
defparam \regOUT[55]~I .output_power_up = "low";
defparam \regOUT[55]~I .output_register_mode = "none";
defparam \regOUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[56]~I (
	.datain(!\FileRegister|G4|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[56]));
// synopsys translate_off
defparam \regOUT[56]~I .input_async_reset = "none";
defparam \regOUT[56]~I .input_power_up = "low";
defparam \regOUT[56]~I .input_register_mode = "none";
defparam \regOUT[56]~I .input_sync_reset = "none";
defparam \regOUT[56]~I .oe_async_reset = "none";
defparam \regOUT[56]~I .oe_power_up = "low";
defparam \regOUT[56]~I .oe_register_mode = "none";
defparam \regOUT[56]~I .oe_sync_reset = "none";
defparam \regOUT[56]~I .operation_mode = "output";
defparam \regOUT[56]~I .output_async_reset = "none";
defparam \regOUT[56]~I .output_power_up = "low";
defparam \regOUT[56]~I .output_register_mode = "none";
defparam \regOUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[57]~I (
	.datain(!\FileRegister|G4|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[57]));
// synopsys translate_off
defparam \regOUT[57]~I .input_async_reset = "none";
defparam \regOUT[57]~I .input_power_up = "low";
defparam \regOUT[57]~I .input_register_mode = "none";
defparam \regOUT[57]~I .input_sync_reset = "none";
defparam \regOUT[57]~I .oe_async_reset = "none";
defparam \regOUT[57]~I .oe_power_up = "low";
defparam \regOUT[57]~I .oe_register_mode = "none";
defparam \regOUT[57]~I .oe_sync_reset = "none";
defparam \regOUT[57]~I .operation_mode = "output";
defparam \regOUT[57]~I .output_async_reset = "none";
defparam \regOUT[57]~I .output_power_up = "low";
defparam \regOUT[57]~I .output_register_mode = "none";
defparam \regOUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[58]~I (
	.datain(!\FileRegister|G4|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[58]));
// synopsys translate_off
defparam \regOUT[58]~I .input_async_reset = "none";
defparam \regOUT[58]~I .input_power_up = "low";
defparam \regOUT[58]~I .input_register_mode = "none";
defparam \regOUT[58]~I .input_sync_reset = "none";
defparam \regOUT[58]~I .oe_async_reset = "none";
defparam \regOUT[58]~I .oe_power_up = "low";
defparam \regOUT[58]~I .oe_register_mode = "none";
defparam \regOUT[58]~I .oe_sync_reset = "none";
defparam \regOUT[58]~I .operation_mode = "output";
defparam \regOUT[58]~I .output_async_reset = "none";
defparam \regOUT[58]~I .output_power_up = "low";
defparam \regOUT[58]~I .output_register_mode = "none";
defparam \regOUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[59]~I (
	.datain(!\FileRegister|G4|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[59]));
// synopsys translate_off
defparam \regOUT[59]~I .input_async_reset = "none";
defparam \regOUT[59]~I .input_power_up = "low";
defparam \regOUT[59]~I .input_register_mode = "none";
defparam \regOUT[59]~I .input_sync_reset = "none";
defparam \regOUT[59]~I .oe_async_reset = "none";
defparam \regOUT[59]~I .oe_power_up = "low";
defparam \regOUT[59]~I .oe_register_mode = "none";
defparam \regOUT[59]~I .oe_sync_reset = "none";
defparam \regOUT[59]~I .operation_mode = "output";
defparam \regOUT[59]~I .output_async_reset = "none";
defparam \regOUT[59]~I .output_power_up = "low";
defparam \regOUT[59]~I .output_register_mode = "none";
defparam \regOUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[60]~I (
	.datain(!\FileRegister|G4|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[60]));
// synopsys translate_off
defparam \regOUT[60]~I .input_async_reset = "none";
defparam \regOUT[60]~I .input_power_up = "low";
defparam \regOUT[60]~I .input_register_mode = "none";
defparam \regOUT[60]~I .input_sync_reset = "none";
defparam \regOUT[60]~I .oe_async_reset = "none";
defparam \regOUT[60]~I .oe_power_up = "low";
defparam \regOUT[60]~I .oe_register_mode = "none";
defparam \regOUT[60]~I .oe_sync_reset = "none";
defparam \regOUT[60]~I .operation_mode = "output";
defparam \regOUT[60]~I .output_async_reset = "none";
defparam \regOUT[60]~I .output_power_up = "low";
defparam \regOUT[60]~I .output_register_mode = "none";
defparam \regOUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[61]~I (
	.datain(!\FileRegister|G4|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[61]));
// synopsys translate_off
defparam \regOUT[61]~I .input_async_reset = "none";
defparam \regOUT[61]~I .input_power_up = "low";
defparam \regOUT[61]~I .input_register_mode = "none";
defparam \regOUT[61]~I .input_sync_reset = "none";
defparam \regOUT[61]~I .oe_async_reset = "none";
defparam \regOUT[61]~I .oe_power_up = "low";
defparam \regOUT[61]~I .oe_register_mode = "none";
defparam \regOUT[61]~I .oe_sync_reset = "none";
defparam \regOUT[61]~I .operation_mode = "output";
defparam \regOUT[61]~I .output_async_reset = "none";
defparam \regOUT[61]~I .output_power_up = "low";
defparam \regOUT[61]~I .output_register_mode = "none";
defparam \regOUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[62]~I (
	.datain(!\FileRegister|G4|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[62]));
// synopsys translate_off
defparam \regOUT[62]~I .input_async_reset = "none";
defparam \regOUT[62]~I .input_power_up = "low";
defparam \regOUT[62]~I .input_register_mode = "none";
defparam \regOUT[62]~I .input_sync_reset = "none";
defparam \regOUT[62]~I .oe_async_reset = "none";
defparam \regOUT[62]~I .oe_power_up = "low";
defparam \regOUT[62]~I .oe_register_mode = "none";
defparam \regOUT[62]~I .oe_sync_reset = "none";
defparam \regOUT[62]~I .operation_mode = "output";
defparam \regOUT[62]~I .output_async_reset = "none";
defparam \regOUT[62]~I .output_power_up = "low";
defparam \regOUT[62]~I .output_register_mode = "none";
defparam \regOUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[63]~I (
	.datain(!\FileRegister|G4|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[63]));
// synopsys translate_off
defparam \regOUT[63]~I .input_async_reset = "none";
defparam \regOUT[63]~I .input_power_up = "low";
defparam \regOUT[63]~I .input_register_mode = "none";
defparam \regOUT[63]~I .input_sync_reset = "none";
defparam \regOUT[63]~I .oe_async_reset = "none";
defparam \regOUT[63]~I .oe_power_up = "low";
defparam \regOUT[63]~I .oe_register_mode = "none";
defparam \regOUT[63]~I .oe_sync_reset = "none";
defparam \regOUT[63]~I .operation_mode = "output";
defparam \regOUT[63]~I .output_async_reset = "none";
defparam \regOUT[63]~I .output_power_up = "low";
defparam \regOUT[63]~I .output_register_mode = "none";
defparam \regOUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[64]~I (
	.datain(!\FileRegister|G5|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[64]));
// synopsys translate_off
defparam \regOUT[64]~I .input_async_reset = "none";
defparam \regOUT[64]~I .input_power_up = "low";
defparam \regOUT[64]~I .input_register_mode = "none";
defparam \regOUT[64]~I .input_sync_reset = "none";
defparam \regOUT[64]~I .oe_async_reset = "none";
defparam \regOUT[64]~I .oe_power_up = "low";
defparam \regOUT[64]~I .oe_register_mode = "none";
defparam \regOUT[64]~I .oe_sync_reset = "none";
defparam \regOUT[64]~I .operation_mode = "output";
defparam \regOUT[64]~I .output_async_reset = "none";
defparam \regOUT[64]~I .output_power_up = "low";
defparam \regOUT[64]~I .output_register_mode = "none";
defparam \regOUT[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[65]~I (
	.datain(!\FileRegister|G5|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[65]));
// synopsys translate_off
defparam \regOUT[65]~I .input_async_reset = "none";
defparam \regOUT[65]~I .input_power_up = "low";
defparam \regOUT[65]~I .input_register_mode = "none";
defparam \regOUT[65]~I .input_sync_reset = "none";
defparam \regOUT[65]~I .oe_async_reset = "none";
defparam \regOUT[65]~I .oe_power_up = "low";
defparam \regOUT[65]~I .oe_register_mode = "none";
defparam \regOUT[65]~I .oe_sync_reset = "none";
defparam \regOUT[65]~I .operation_mode = "output";
defparam \regOUT[65]~I .output_async_reset = "none";
defparam \regOUT[65]~I .output_power_up = "low";
defparam \regOUT[65]~I .output_register_mode = "none";
defparam \regOUT[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[66]~I (
	.datain(!\FileRegister|G5|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[66]));
// synopsys translate_off
defparam \regOUT[66]~I .input_async_reset = "none";
defparam \regOUT[66]~I .input_power_up = "low";
defparam \regOUT[66]~I .input_register_mode = "none";
defparam \regOUT[66]~I .input_sync_reset = "none";
defparam \regOUT[66]~I .oe_async_reset = "none";
defparam \regOUT[66]~I .oe_power_up = "low";
defparam \regOUT[66]~I .oe_register_mode = "none";
defparam \regOUT[66]~I .oe_sync_reset = "none";
defparam \regOUT[66]~I .operation_mode = "output";
defparam \regOUT[66]~I .output_async_reset = "none";
defparam \regOUT[66]~I .output_power_up = "low";
defparam \regOUT[66]~I .output_register_mode = "none";
defparam \regOUT[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[67]~I (
	.datain(!\FileRegister|G5|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[67]));
// synopsys translate_off
defparam \regOUT[67]~I .input_async_reset = "none";
defparam \regOUT[67]~I .input_power_up = "low";
defparam \regOUT[67]~I .input_register_mode = "none";
defparam \regOUT[67]~I .input_sync_reset = "none";
defparam \regOUT[67]~I .oe_async_reset = "none";
defparam \regOUT[67]~I .oe_power_up = "low";
defparam \regOUT[67]~I .oe_register_mode = "none";
defparam \regOUT[67]~I .oe_sync_reset = "none";
defparam \regOUT[67]~I .operation_mode = "output";
defparam \regOUT[67]~I .output_async_reset = "none";
defparam \regOUT[67]~I .output_power_up = "low";
defparam \regOUT[67]~I .output_register_mode = "none";
defparam \regOUT[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[68]~I (
	.datain(!\FileRegister|G5|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[68]));
// synopsys translate_off
defparam \regOUT[68]~I .input_async_reset = "none";
defparam \regOUT[68]~I .input_power_up = "low";
defparam \regOUT[68]~I .input_register_mode = "none";
defparam \regOUT[68]~I .input_sync_reset = "none";
defparam \regOUT[68]~I .oe_async_reset = "none";
defparam \regOUT[68]~I .oe_power_up = "low";
defparam \regOUT[68]~I .oe_register_mode = "none";
defparam \regOUT[68]~I .oe_sync_reset = "none";
defparam \regOUT[68]~I .operation_mode = "output";
defparam \regOUT[68]~I .output_async_reset = "none";
defparam \regOUT[68]~I .output_power_up = "low";
defparam \regOUT[68]~I .output_register_mode = "none";
defparam \regOUT[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[69]~I (
	.datain(!\FileRegister|G5|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[69]));
// synopsys translate_off
defparam \regOUT[69]~I .input_async_reset = "none";
defparam \regOUT[69]~I .input_power_up = "low";
defparam \regOUT[69]~I .input_register_mode = "none";
defparam \regOUT[69]~I .input_sync_reset = "none";
defparam \regOUT[69]~I .oe_async_reset = "none";
defparam \regOUT[69]~I .oe_power_up = "low";
defparam \regOUT[69]~I .oe_register_mode = "none";
defparam \regOUT[69]~I .oe_sync_reset = "none";
defparam \regOUT[69]~I .operation_mode = "output";
defparam \regOUT[69]~I .output_async_reset = "none";
defparam \regOUT[69]~I .output_power_up = "low";
defparam \regOUT[69]~I .output_register_mode = "none";
defparam \regOUT[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[70]~I (
	.datain(!\FileRegister|G5|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[70]));
// synopsys translate_off
defparam \regOUT[70]~I .input_async_reset = "none";
defparam \regOUT[70]~I .input_power_up = "low";
defparam \regOUT[70]~I .input_register_mode = "none";
defparam \regOUT[70]~I .input_sync_reset = "none";
defparam \regOUT[70]~I .oe_async_reset = "none";
defparam \regOUT[70]~I .oe_power_up = "low";
defparam \regOUT[70]~I .oe_register_mode = "none";
defparam \regOUT[70]~I .oe_sync_reset = "none";
defparam \regOUT[70]~I .operation_mode = "output";
defparam \regOUT[70]~I .output_async_reset = "none";
defparam \regOUT[70]~I .output_power_up = "low";
defparam \regOUT[70]~I .output_register_mode = "none";
defparam \regOUT[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[71]~I (
	.datain(!\FileRegister|G5|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[71]));
// synopsys translate_off
defparam \regOUT[71]~I .input_async_reset = "none";
defparam \regOUT[71]~I .input_power_up = "low";
defparam \regOUT[71]~I .input_register_mode = "none";
defparam \regOUT[71]~I .input_sync_reset = "none";
defparam \regOUT[71]~I .oe_async_reset = "none";
defparam \regOUT[71]~I .oe_power_up = "low";
defparam \regOUT[71]~I .oe_register_mode = "none";
defparam \regOUT[71]~I .oe_sync_reset = "none";
defparam \regOUT[71]~I .operation_mode = "output";
defparam \regOUT[71]~I .output_async_reset = "none";
defparam \regOUT[71]~I .output_power_up = "low";
defparam \regOUT[71]~I .output_register_mode = "none";
defparam \regOUT[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[72]~I (
	.datain(!\FileRegister|G5|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[72]));
// synopsys translate_off
defparam \regOUT[72]~I .input_async_reset = "none";
defparam \regOUT[72]~I .input_power_up = "low";
defparam \regOUT[72]~I .input_register_mode = "none";
defparam \regOUT[72]~I .input_sync_reset = "none";
defparam \regOUT[72]~I .oe_async_reset = "none";
defparam \regOUT[72]~I .oe_power_up = "low";
defparam \regOUT[72]~I .oe_register_mode = "none";
defparam \regOUT[72]~I .oe_sync_reset = "none";
defparam \regOUT[72]~I .operation_mode = "output";
defparam \regOUT[72]~I .output_async_reset = "none";
defparam \regOUT[72]~I .output_power_up = "low";
defparam \regOUT[72]~I .output_register_mode = "none";
defparam \regOUT[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[73]~I (
	.datain(!\FileRegister|G5|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[73]));
// synopsys translate_off
defparam \regOUT[73]~I .input_async_reset = "none";
defparam \regOUT[73]~I .input_power_up = "low";
defparam \regOUT[73]~I .input_register_mode = "none";
defparam \regOUT[73]~I .input_sync_reset = "none";
defparam \regOUT[73]~I .oe_async_reset = "none";
defparam \regOUT[73]~I .oe_power_up = "low";
defparam \regOUT[73]~I .oe_register_mode = "none";
defparam \regOUT[73]~I .oe_sync_reset = "none";
defparam \regOUT[73]~I .operation_mode = "output";
defparam \regOUT[73]~I .output_async_reset = "none";
defparam \regOUT[73]~I .output_power_up = "low";
defparam \regOUT[73]~I .output_register_mode = "none";
defparam \regOUT[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[74]~I (
	.datain(!\FileRegister|G5|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[74]));
// synopsys translate_off
defparam \regOUT[74]~I .input_async_reset = "none";
defparam \regOUT[74]~I .input_power_up = "low";
defparam \regOUT[74]~I .input_register_mode = "none";
defparam \regOUT[74]~I .input_sync_reset = "none";
defparam \regOUT[74]~I .oe_async_reset = "none";
defparam \regOUT[74]~I .oe_power_up = "low";
defparam \regOUT[74]~I .oe_register_mode = "none";
defparam \regOUT[74]~I .oe_sync_reset = "none";
defparam \regOUT[74]~I .operation_mode = "output";
defparam \regOUT[74]~I .output_async_reset = "none";
defparam \regOUT[74]~I .output_power_up = "low";
defparam \regOUT[74]~I .output_register_mode = "none";
defparam \regOUT[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[75]~I (
	.datain(!\FileRegister|G5|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[75]));
// synopsys translate_off
defparam \regOUT[75]~I .input_async_reset = "none";
defparam \regOUT[75]~I .input_power_up = "low";
defparam \regOUT[75]~I .input_register_mode = "none";
defparam \regOUT[75]~I .input_sync_reset = "none";
defparam \regOUT[75]~I .oe_async_reset = "none";
defparam \regOUT[75]~I .oe_power_up = "low";
defparam \regOUT[75]~I .oe_register_mode = "none";
defparam \regOUT[75]~I .oe_sync_reset = "none";
defparam \regOUT[75]~I .operation_mode = "output";
defparam \regOUT[75]~I .output_async_reset = "none";
defparam \regOUT[75]~I .output_power_up = "low";
defparam \regOUT[75]~I .output_register_mode = "none";
defparam \regOUT[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[76]~I (
	.datain(!\FileRegister|G5|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[76]));
// synopsys translate_off
defparam \regOUT[76]~I .input_async_reset = "none";
defparam \regOUT[76]~I .input_power_up = "low";
defparam \regOUT[76]~I .input_register_mode = "none";
defparam \regOUT[76]~I .input_sync_reset = "none";
defparam \regOUT[76]~I .oe_async_reset = "none";
defparam \regOUT[76]~I .oe_power_up = "low";
defparam \regOUT[76]~I .oe_register_mode = "none";
defparam \regOUT[76]~I .oe_sync_reset = "none";
defparam \regOUT[76]~I .operation_mode = "output";
defparam \regOUT[76]~I .output_async_reset = "none";
defparam \regOUT[76]~I .output_power_up = "low";
defparam \regOUT[76]~I .output_register_mode = "none";
defparam \regOUT[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[77]~I (
	.datain(!\FileRegister|G5|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[77]));
// synopsys translate_off
defparam \regOUT[77]~I .input_async_reset = "none";
defparam \regOUT[77]~I .input_power_up = "low";
defparam \regOUT[77]~I .input_register_mode = "none";
defparam \regOUT[77]~I .input_sync_reset = "none";
defparam \regOUT[77]~I .oe_async_reset = "none";
defparam \regOUT[77]~I .oe_power_up = "low";
defparam \regOUT[77]~I .oe_register_mode = "none";
defparam \regOUT[77]~I .oe_sync_reset = "none";
defparam \regOUT[77]~I .operation_mode = "output";
defparam \regOUT[77]~I .output_async_reset = "none";
defparam \regOUT[77]~I .output_power_up = "low";
defparam \regOUT[77]~I .output_register_mode = "none";
defparam \regOUT[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[78]~I (
	.datain(!\FileRegister|G5|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[78]));
// synopsys translate_off
defparam \regOUT[78]~I .input_async_reset = "none";
defparam \regOUT[78]~I .input_power_up = "low";
defparam \regOUT[78]~I .input_register_mode = "none";
defparam \regOUT[78]~I .input_sync_reset = "none";
defparam \regOUT[78]~I .oe_async_reset = "none";
defparam \regOUT[78]~I .oe_power_up = "low";
defparam \regOUT[78]~I .oe_register_mode = "none";
defparam \regOUT[78]~I .oe_sync_reset = "none";
defparam \regOUT[78]~I .operation_mode = "output";
defparam \regOUT[78]~I .output_async_reset = "none";
defparam \regOUT[78]~I .output_power_up = "low";
defparam \regOUT[78]~I .output_register_mode = "none";
defparam \regOUT[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[79]~I (
	.datain(!\FileRegister|G5|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[79]));
// synopsys translate_off
defparam \regOUT[79]~I .input_async_reset = "none";
defparam \regOUT[79]~I .input_power_up = "low";
defparam \regOUT[79]~I .input_register_mode = "none";
defparam \regOUT[79]~I .input_sync_reset = "none";
defparam \regOUT[79]~I .oe_async_reset = "none";
defparam \regOUT[79]~I .oe_power_up = "low";
defparam \regOUT[79]~I .oe_register_mode = "none";
defparam \regOUT[79]~I .oe_sync_reset = "none";
defparam \regOUT[79]~I .operation_mode = "output";
defparam \regOUT[79]~I .output_async_reset = "none";
defparam \regOUT[79]~I .output_power_up = "low";
defparam \regOUT[79]~I .output_register_mode = "none";
defparam \regOUT[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[80]~I (
	.datain(!\FileRegister|G6|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[80]));
// synopsys translate_off
defparam \regOUT[80]~I .input_async_reset = "none";
defparam \regOUT[80]~I .input_power_up = "low";
defparam \regOUT[80]~I .input_register_mode = "none";
defparam \regOUT[80]~I .input_sync_reset = "none";
defparam \regOUT[80]~I .oe_async_reset = "none";
defparam \regOUT[80]~I .oe_power_up = "low";
defparam \regOUT[80]~I .oe_register_mode = "none";
defparam \regOUT[80]~I .oe_sync_reset = "none";
defparam \regOUT[80]~I .operation_mode = "output";
defparam \regOUT[80]~I .output_async_reset = "none";
defparam \regOUT[80]~I .output_power_up = "low";
defparam \regOUT[80]~I .output_register_mode = "none";
defparam \regOUT[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[81]~I (
	.datain(!\FileRegister|G6|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[81]));
// synopsys translate_off
defparam \regOUT[81]~I .input_async_reset = "none";
defparam \regOUT[81]~I .input_power_up = "low";
defparam \regOUT[81]~I .input_register_mode = "none";
defparam \regOUT[81]~I .input_sync_reset = "none";
defparam \regOUT[81]~I .oe_async_reset = "none";
defparam \regOUT[81]~I .oe_power_up = "low";
defparam \regOUT[81]~I .oe_register_mode = "none";
defparam \regOUT[81]~I .oe_sync_reset = "none";
defparam \regOUT[81]~I .operation_mode = "output";
defparam \regOUT[81]~I .output_async_reset = "none";
defparam \regOUT[81]~I .output_power_up = "low";
defparam \regOUT[81]~I .output_register_mode = "none";
defparam \regOUT[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[82]~I (
	.datain(!\FileRegister|G6|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[82]));
// synopsys translate_off
defparam \regOUT[82]~I .input_async_reset = "none";
defparam \regOUT[82]~I .input_power_up = "low";
defparam \regOUT[82]~I .input_register_mode = "none";
defparam \regOUT[82]~I .input_sync_reset = "none";
defparam \regOUT[82]~I .oe_async_reset = "none";
defparam \regOUT[82]~I .oe_power_up = "low";
defparam \regOUT[82]~I .oe_register_mode = "none";
defparam \regOUT[82]~I .oe_sync_reset = "none";
defparam \regOUT[82]~I .operation_mode = "output";
defparam \regOUT[82]~I .output_async_reset = "none";
defparam \regOUT[82]~I .output_power_up = "low";
defparam \regOUT[82]~I .output_register_mode = "none";
defparam \regOUT[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[83]~I (
	.datain(!\FileRegister|G6|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[83]));
// synopsys translate_off
defparam \regOUT[83]~I .input_async_reset = "none";
defparam \regOUT[83]~I .input_power_up = "low";
defparam \regOUT[83]~I .input_register_mode = "none";
defparam \regOUT[83]~I .input_sync_reset = "none";
defparam \regOUT[83]~I .oe_async_reset = "none";
defparam \regOUT[83]~I .oe_power_up = "low";
defparam \regOUT[83]~I .oe_register_mode = "none";
defparam \regOUT[83]~I .oe_sync_reset = "none";
defparam \regOUT[83]~I .operation_mode = "output";
defparam \regOUT[83]~I .output_async_reset = "none";
defparam \regOUT[83]~I .output_power_up = "low";
defparam \regOUT[83]~I .output_register_mode = "none";
defparam \regOUT[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[84]~I (
	.datain(!\FileRegister|G6|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[84]));
// synopsys translate_off
defparam \regOUT[84]~I .input_async_reset = "none";
defparam \regOUT[84]~I .input_power_up = "low";
defparam \regOUT[84]~I .input_register_mode = "none";
defparam \regOUT[84]~I .input_sync_reset = "none";
defparam \regOUT[84]~I .oe_async_reset = "none";
defparam \regOUT[84]~I .oe_power_up = "low";
defparam \regOUT[84]~I .oe_register_mode = "none";
defparam \regOUT[84]~I .oe_sync_reset = "none";
defparam \regOUT[84]~I .operation_mode = "output";
defparam \regOUT[84]~I .output_async_reset = "none";
defparam \regOUT[84]~I .output_power_up = "low";
defparam \regOUT[84]~I .output_register_mode = "none";
defparam \regOUT[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[85]~I (
	.datain(!\FileRegister|G6|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[85]));
// synopsys translate_off
defparam \regOUT[85]~I .input_async_reset = "none";
defparam \regOUT[85]~I .input_power_up = "low";
defparam \regOUT[85]~I .input_register_mode = "none";
defparam \regOUT[85]~I .input_sync_reset = "none";
defparam \regOUT[85]~I .oe_async_reset = "none";
defparam \regOUT[85]~I .oe_power_up = "low";
defparam \regOUT[85]~I .oe_register_mode = "none";
defparam \regOUT[85]~I .oe_sync_reset = "none";
defparam \regOUT[85]~I .operation_mode = "output";
defparam \regOUT[85]~I .output_async_reset = "none";
defparam \regOUT[85]~I .output_power_up = "low";
defparam \regOUT[85]~I .output_register_mode = "none";
defparam \regOUT[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[86]~I (
	.datain(!\FileRegister|G6|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[86]));
// synopsys translate_off
defparam \regOUT[86]~I .input_async_reset = "none";
defparam \regOUT[86]~I .input_power_up = "low";
defparam \regOUT[86]~I .input_register_mode = "none";
defparam \regOUT[86]~I .input_sync_reset = "none";
defparam \regOUT[86]~I .oe_async_reset = "none";
defparam \regOUT[86]~I .oe_power_up = "low";
defparam \regOUT[86]~I .oe_register_mode = "none";
defparam \regOUT[86]~I .oe_sync_reset = "none";
defparam \regOUT[86]~I .operation_mode = "output";
defparam \regOUT[86]~I .output_async_reset = "none";
defparam \regOUT[86]~I .output_power_up = "low";
defparam \regOUT[86]~I .output_register_mode = "none";
defparam \regOUT[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[87]~I (
	.datain(!\FileRegister|G6|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[87]));
// synopsys translate_off
defparam \regOUT[87]~I .input_async_reset = "none";
defparam \regOUT[87]~I .input_power_up = "low";
defparam \regOUT[87]~I .input_register_mode = "none";
defparam \regOUT[87]~I .input_sync_reset = "none";
defparam \regOUT[87]~I .oe_async_reset = "none";
defparam \regOUT[87]~I .oe_power_up = "low";
defparam \regOUT[87]~I .oe_register_mode = "none";
defparam \regOUT[87]~I .oe_sync_reset = "none";
defparam \regOUT[87]~I .operation_mode = "output";
defparam \regOUT[87]~I .output_async_reset = "none";
defparam \regOUT[87]~I .output_power_up = "low";
defparam \regOUT[87]~I .output_register_mode = "none";
defparam \regOUT[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[88]~I (
	.datain(!\FileRegister|G6|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[88]));
// synopsys translate_off
defparam \regOUT[88]~I .input_async_reset = "none";
defparam \regOUT[88]~I .input_power_up = "low";
defparam \regOUT[88]~I .input_register_mode = "none";
defparam \regOUT[88]~I .input_sync_reset = "none";
defparam \regOUT[88]~I .oe_async_reset = "none";
defparam \regOUT[88]~I .oe_power_up = "low";
defparam \regOUT[88]~I .oe_register_mode = "none";
defparam \regOUT[88]~I .oe_sync_reset = "none";
defparam \regOUT[88]~I .operation_mode = "output";
defparam \regOUT[88]~I .output_async_reset = "none";
defparam \regOUT[88]~I .output_power_up = "low";
defparam \regOUT[88]~I .output_register_mode = "none";
defparam \regOUT[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[89]~I (
	.datain(!\FileRegister|G6|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[89]));
// synopsys translate_off
defparam \regOUT[89]~I .input_async_reset = "none";
defparam \regOUT[89]~I .input_power_up = "low";
defparam \regOUT[89]~I .input_register_mode = "none";
defparam \regOUT[89]~I .input_sync_reset = "none";
defparam \regOUT[89]~I .oe_async_reset = "none";
defparam \regOUT[89]~I .oe_power_up = "low";
defparam \regOUT[89]~I .oe_register_mode = "none";
defparam \regOUT[89]~I .oe_sync_reset = "none";
defparam \regOUT[89]~I .operation_mode = "output";
defparam \regOUT[89]~I .output_async_reset = "none";
defparam \regOUT[89]~I .output_power_up = "low";
defparam \regOUT[89]~I .output_register_mode = "none";
defparam \regOUT[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[90]~I (
	.datain(!\FileRegister|G6|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[90]));
// synopsys translate_off
defparam \regOUT[90]~I .input_async_reset = "none";
defparam \regOUT[90]~I .input_power_up = "low";
defparam \regOUT[90]~I .input_register_mode = "none";
defparam \regOUT[90]~I .input_sync_reset = "none";
defparam \regOUT[90]~I .oe_async_reset = "none";
defparam \regOUT[90]~I .oe_power_up = "low";
defparam \regOUT[90]~I .oe_register_mode = "none";
defparam \regOUT[90]~I .oe_sync_reset = "none";
defparam \regOUT[90]~I .operation_mode = "output";
defparam \regOUT[90]~I .output_async_reset = "none";
defparam \regOUT[90]~I .output_power_up = "low";
defparam \regOUT[90]~I .output_register_mode = "none";
defparam \regOUT[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[91]~I (
	.datain(!\FileRegister|G6|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[91]));
// synopsys translate_off
defparam \regOUT[91]~I .input_async_reset = "none";
defparam \regOUT[91]~I .input_power_up = "low";
defparam \regOUT[91]~I .input_register_mode = "none";
defparam \regOUT[91]~I .input_sync_reset = "none";
defparam \regOUT[91]~I .oe_async_reset = "none";
defparam \regOUT[91]~I .oe_power_up = "low";
defparam \regOUT[91]~I .oe_register_mode = "none";
defparam \regOUT[91]~I .oe_sync_reset = "none";
defparam \regOUT[91]~I .operation_mode = "output";
defparam \regOUT[91]~I .output_async_reset = "none";
defparam \regOUT[91]~I .output_power_up = "low";
defparam \regOUT[91]~I .output_register_mode = "none";
defparam \regOUT[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[92]~I (
	.datain(!\FileRegister|G6|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[92]));
// synopsys translate_off
defparam \regOUT[92]~I .input_async_reset = "none";
defparam \regOUT[92]~I .input_power_up = "low";
defparam \regOUT[92]~I .input_register_mode = "none";
defparam \regOUT[92]~I .input_sync_reset = "none";
defparam \regOUT[92]~I .oe_async_reset = "none";
defparam \regOUT[92]~I .oe_power_up = "low";
defparam \regOUT[92]~I .oe_register_mode = "none";
defparam \regOUT[92]~I .oe_sync_reset = "none";
defparam \regOUT[92]~I .operation_mode = "output";
defparam \regOUT[92]~I .output_async_reset = "none";
defparam \regOUT[92]~I .output_power_up = "low";
defparam \regOUT[92]~I .output_register_mode = "none";
defparam \regOUT[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[93]~I (
	.datain(!\FileRegister|G6|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[93]));
// synopsys translate_off
defparam \regOUT[93]~I .input_async_reset = "none";
defparam \regOUT[93]~I .input_power_up = "low";
defparam \regOUT[93]~I .input_register_mode = "none";
defparam \regOUT[93]~I .input_sync_reset = "none";
defparam \regOUT[93]~I .oe_async_reset = "none";
defparam \regOUT[93]~I .oe_power_up = "low";
defparam \regOUT[93]~I .oe_register_mode = "none";
defparam \regOUT[93]~I .oe_sync_reset = "none";
defparam \regOUT[93]~I .operation_mode = "output";
defparam \regOUT[93]~I .output_async_reset = "none";
defparam \regOUT[93]~I .output_power_up = "low";
defparam \regOUT[93]~I .output_register_mode = "none";
defparam \regOUT[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[94]~I (
	.datain(!\FileRegister|G6|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[94]));
// synopsys translate_off
defparam \regOUT[94]~I .input_async_reset = "none";
defparam \regOUT[94]~I .input_power_up = "low";
defparam \regOUT[94]~I .input_register_mode = "none";
defparam \regOUT[94]~I .input_sync_reset = "none";
defparam \regOUT[94]~I .oe_async_reset = "none";
defparam \regOUT[94]~I .oe_power_up = "low";
defparam \regOUT[94]~I .oe_register_mode = "none";
defparam \regOUT[94]~I .oe_sync_reset = "none";
defparam \regOUT[94]~I .operation_mode = "output";
defparam \regOUT[94]~I .output_async_reset = "none";
defparam \regOUT[94]~I .output_power_up = "low";
defparam \regOUT[94]~I .output_register_mode = "none";
defparam \regOUT[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[95]~I (
	.datain(!\FileRegister|G6|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[95]));
// synopsys translate_off
defparam \regOUT[95]~I .input_async_reset = "none";
defparam \regOUT[95]~I .input_power_up = "low";
defparam \regOUT[95]~I .input_register_mode = "none";
defparam \regOUT[95]~I .input_sync_reset = "none";
defparam \regOUT[95]~I .oe_async_reset = "none";
defparam \regOUT[95]~I .oe_power_up = "low";
defparam \regOUT[95]~I .oe_register_mode = "none";
defparam \regOUT[95]~I .oe_sync_reset = "none";
defparam \regOUT[95]~I .operation_mode = "output";
defparam \regOUT[95]~I .output_async_reset = "none";
defparam \regOUT[95]~I .output_power_up = "low";
defparam \regOUT[95]~I .output_register_mode = "none";
defparam \regOUT[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[96]~I (
	.datain(!\FileRegister|G7|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[96]));
// synopsys translate_off
defparam \regOUT[96]~I .input_async_reset = "none";
defparam \regOUT[96]~I .input_power_up = "low";
defparam \regOUT[96]~I .input_register_mode = "none";
defparam \regOUT[96]~I .input_sync_reset = "none";
defparam \regOUT[96]~I .oe_async_reset = "none";
defparam \regOUT[96]~I .oe_power_up = "low";
defparam \regOUT[96]~I .oe_register_mode = "none";
defparam \regOUT[96]~I .oe_sync_reset = "none";
defparam \regOUT[96]~I .operation_mode = "output";
defparam \regOUT[96]~I .output_async_reset = "none";
defparam \regOUT[96]~I .output_power_up = "low";
defparam \regOUT[96]~I .output_register_mode = "none";
defparam \regOUT[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[97]~I (
	.datain(!\FileRegister|G7|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[97]));
// synopsys translate_off
defparam \regOUT[97]~I .input_async_reset = "none";
defparam \regOUT[97]~I .input_power_up = "low";
defparam \regOUT[97]~I .input_register_mode = "none";
defparam \regOUT[97]~I .input_sync_reset = "none";
defparam \regOUT[97]~I .oe_async_reset = "none";
defparam \regOUT[97]~I .oe_power_up = "low";
defparam \regOUT[97]~I .oe_register_mode = "none";
defparam \regOUT[97]~I .oe_sync_reset = "none";
defparam \regOUT[97]~I .operation_mode = "output";
defparam \regOUT[97]~I .output_async_reset = "none";
defparam \regOUT[97]~I .output_power_up = "low";
defparam \regOUT[97]~I .output_register_mode = "none";
defparam \regOUT[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[98]~I (
	.datain(!\FileRegister|G7|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[98]));
// synopsys translate_off
defparam \regOUT[98]~I .input_async_reset = "none";
defparam \regOUT[98]~I .input_power_up = "low";
defparam \regOUT[98]~I .input_register_mode = "none";
defparam \regOUT[98]~I .input_sync_reset = "none";
defparam \regOUT[98]~I .oe_async_reset = "none";
defparam \regOUT[98]~I .oe_power_up = "low";
defparam \regOUT[98]~I .oe_register_mode = "none";
defparam \regOUT[98]~I .oe_sync_reset = "none";
defparam \regOUT[98]~I .operation_mode = "output";
defparam \regOUT[98]~I .output_async_reset = "none";
defparam \regOUT[98]~I .output_power_up = "low";
defparam \regOUT[98]~I .output_register_mode = "none";
defparam \regOUT[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[99]~I (
	.datain(!\FileRegister|G7|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[99]));
// synopsys translate_off
defparam \regOUT[99]~I .input_async_reset = "none";
defparam \regOUT[99]~I .input_power_up = "low";
defparam \regOUT[99]~I .input_register_mode = "none";
defparam \regOUT[99]~I .input_sync_reset = "none";
defparam \regOUT[99]~I .oe_async_reset = "none";
defparam \regOUT[99]~I .oe_power_up = "low";
defparam \regOUT[99]~I .oe_register_mode = "none";
defparam \regOUT[99]~I .oe_sync_reset = "none";
defparam \regOUT[99]~I .operation_mode = "output";
defparam \regOUT[99]~I .output_async_reset = "none";
defparam \regOUT[99]~I .output_power_up = "low";
defparam \regOUT[99]~I .output_register_mode = "none";
defparam \regOUT[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[100]~I (
	.datain(!\FileRegister|G7|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[100]));
// synopsys translate_off
defparam \regOUT[100]~I .input_async_reset = "none";
defparam \regOUT[100]~I .input_power_up = "low";
defparam \regOUT[100]~I .input_register_mode = "none";
defparam \regOUT[100]~I .input_sync_reset = "none";
defparam \regOUT[100]~I .oe_async_reset = "none";
defparam \regOUT[100]~I .oe_power_up = "low";
defparam \regOUT[100]~I .oe_register_mode = "none";
defparam \regOUT[100]~I .oe_sync_reset = "none";
defparam \regOUT[100]~I .operation_mode = "output";
defparam \regOUT[100]~I .output_async_reset = "none";
defparam \regOUT[100]~I .output_power_up = "low";
defparam \regOUT[100]~I .output_register_mode = "none";
defparam \regOUT[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[101]~I (
	.datain(!\FileRegister|G7|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[101]));
// synopsys translate_off
defparam \regOUT[101]~I .input_async_reset = "none";
defparam \regOUT[101]~I .input_power_up = "low";
defparam \regOUT[101]~I .input_register_mode = "none";
defparam \regOUT[101]~I .input_sync_reset = "none";
defparam \regOUT[101]~I .oe_async_reset = "none";
defparam \regOUT[101]~I .oe_power_up = "low";
defparam \regOUT[101]~I .oe_register_mode = "none";
defparam \regOUT[101]~I .oe_sync_reset = "none";
defparam \regOUT[101]~I .operation_mode = "output";
defparam \regOUT[101]~I .output_async_reset = "none";
defparam \regOUT[101]~I .output_power_up = "low";
defparam \regOUT[101]~I .output_register_mode = "none";
defparam \regOUT[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[102]~I (
	.datain(!\FileRegister|G7|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[102]));
// synopsys translate_off
defparam \regOUT[102]~I .input_async_reset = "none";
defparam \regOUT[102]~I .input_power_up = "low";
defparam \regOUT[102]~I .input_register_mode = "none";
defparam \regOUT[102]~I .input_sync_reset = "none";
defparam \regOUT[102]~I .oe_async_reset = "none";
defparam \regOUT[102]~I .oe_power_up = "low";
defparam \regOUT[102]~I .oe_register_mode = "none";
defparam \regOUT[102]~I .oe_sync_reset = "none";
defparam \regOUT[102]~I .operation_mode = "output";
defparam \regOUT[102]~I .output_async_reset = "none";
defparam \regOUT[102]~I .output_power_up = "low";
defparam \regOUT[102]~I .output_register_mode = "none";
defparam \regOUT[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[103]~I (
	.datain(!\FileRegister|G7|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[103]));
// synopsys translate_off
defparam \regOUT[103]~I .input_async_reset = "none";
defparam \regOUT[103]~I .input_power_up = "low";
defparam \regOUT[103]~I .input_register_mode = "none";
defparam \regOUT[103]~I .input_sync_reset = "none";
defparam \regOUT[103]~I .oe_async_reset = "none";
defparam \regOUT[103]~I .oe_power_up = "low";
defparam \regOUT[103]~I .oe_register_mode = "none";
defparam \regOUT[103]~I .oe_sync_reset = "none";
defparam \regOUT[103]~I .operation_mode = "output";
defparam \regOUT[103]~I .output_async_reset = "none";
defparam \regOUT[103]~I .output_power_up = "low";
defparam \regOUT[103]~I .output_register_mode = "none";
defparam \regOUT[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[104]~I (
	.datain(!\FileRegister|G7|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[104]));
// synopsys translate_off
defparam \regOUT[104]~I .input_async_reset = "none";
defparam \regOUT[104]~I .input_power_up = "low";
defparam \regOUT[104]~I .input_register_mode = "none";
defparam \regOUT[104]~I .input_sync_reset = "none";
defparam \regOUT[104]~I .oe_async_reset = "none";
defparam \regOUT[104]~I .oe_power_up = "low";
defparam \regOUT[104]~I .oe_register_mode = "none";
defparam \regOUT[104]~I .oe_sync_reset = "none";
defparam \regOUT[104]~I .operation_mode = "output";
defparam \regOUT[104]~I .output_async_reset = "none";
defparam \regOUT[104]~I .output_power_up = "low";
defparam \regOUT[104]~I .output_register_mode = "none";
defparam \regOUT[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[105]~I (
	.datain(!\FileRegister|G7|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[105]));
// synopsys translate_off
defparam \regOUT[105]~I .input_async_reset = "none";
defparam \regOUT[105]~I .input_power_up = "low";
defparam \regOUT[105]~I .input_register_mode = "none";
defparam \regOUT[105]~I .input_sync_reset = "none";
defparam \regOUT[105]~I .oe_async_reset = "none";
defparam \regOUT[105]~I .oe_power_up = "low";
defparam \regOUT[105]~I .oe_register_mode = "none";
defparam \regOUT[105]~I .oe_sync_reset = "none";
defparam \regOUT[105]~I .operation_mode = "output";
defparam \regOUT[105]~I .output_async_reset = "none";
defparam \regOUT[105]~I .output_power_up = "low";
defparam \regOUT[105]~I .output_register_mode = "none";
defparam \regOUT[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[106]~I (
	.datain(!\FileRegister|G7|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[106]));
// synopsys translate_off
defparam \regOUT[106]~I .input_async_reset = "none";
defparam \regOUT[106]~I .input_power_up = "low";
defparam \regOUT[106]~I .input_register_mode = "none";
defparam \regOUT[106]~I .input_sync_reset = "none";
defparam \regOUT[106]~I .oe_async_reset = "none";
defparam \regOUT[106]~I .oe_power_up = "low";
defparam \regOUT[106]~I .oe_register_mode = "none";
defparam \regOUT[106]~I .oe_sync_reset = "none";
defparam \regOUT[106]~I .operation_mode = "output";
defparam \regOUT[106]~I .output_async_reset = "none";
defparam \regOUT[106]~I .output_power_up = "low";
defparam \regOUT[106]~I .output_register_mode = "none";
defparam \regOUT[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[107]~I (
	.datain(!\FileRegister|G7|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[107]));
// synopsys translate_off
defparam \regOUT[107]~I .input_async_reset = "none";
defparam \regOUT[107]~I .input_power_up = "low";
defparam \regOUT[107]~I .input_register_mode = "none";
defparam \regOUT[107]~I .input_sync_reset = "none";
defparam \regOUT[107]~I .oe_async_reset = "none";
defparam \regOUT[107]~I .oe_power_up = "low";
defparam \regOUT[107]~I .oe_register_mode = "none";
defparam \regOUT[107]~I .oe_sync_reset = "none";
defparam \regOUT[107]~I .operation_mode = "output";
defparam \regOUT[107]~I .output_async_reset = "none";
defparam \regOUT[107]~I .output_power_up = "low";
defparam \regOUT[107]~I .output_register_mode = "none";
defparam \regOUT[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[108]~I (
	.datain(!\FileRegister|G7|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[108]));
// synopsys translate_off
defparam \regOUT[108]~I .input_async_reset = "none";
defparam \regOUT[108]~I .input_power_up = "low";
defparam \regOUT[108]~I .input_register_mode = "none";
defparam \regOUT[108]~I .input_sync_reset = "none";
defparam \regOUT[108]~I .oe_async_reset = "none";
defparam \regOUT[108]~I .oe_power_up = "low";
defparam \regOUT[108]~I .oe_register_mode = "none";
defparam \regOUT[108]~I .oe_sync_reset = "none";
defparam \regOUT[108]~I .operation_mode = "output";
defparam \regOUT[108]~I .output_async_reset = "none";
defparam \regOUT[108]~I .output_power_up = "low";
defparam \regOUT[108]~I .output_register_mode = "none";
defparam \regOUT[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[109]~I (
	.datain(!\FileRegister|G7|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[109]));
// synopsys translate_off
defparam \regOUT[109]~I .input_async_reset = "none";
defparam \regOUT[109]~I .input_power_up = "low";
defparam \regOUT[109]~I .input_register_mode = "none";
defparam \regOUT[109]~I .input_sync_reset = "none";
defparam \regOUT[109]~I .oe_async_reset = "none";
defparam \regOUT[109]~I .oe_power_up = "low";
defparam \regOUT[109]~I .oe_register_mode = "none";
defparam \regOUT[109]~I .oe_sync_reset = "none";
defparam \regOUT[109]~I .operation_mode = "output";
defparam \regOUT[109]~I .output_async_reset = "none";
defparam \regOUT[109]~I .output_power_up = "low";
defparam \regOUT[109]~I .output_register_mode = "none";
defparam \regOUT[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[110]~I (
	.datain(!\FileRegister|G7|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[110]));
// synopsys translate_off
defparam \regOUT[110]~I .input_async_reset = "none";
defparam \regOUT[110]~I .input_power_up = "low";
defparam \regOUT[110]~I .input_register_mode = "none";
defparam \regOUT[110]~I .input_sync_reset = "none";
defparam \regOUT[110]~I .oe_async_reset = "none";
defparam \regOUT[110]~I .oe_power_up = "low";
defparam \regOUT[110]~I .oe_register_mode = "none";
defparam \regOUT[110]~I .oe_sync_reset = "none";
defparam \regOUT[110]~I .operation_mode = "output";
defparam \regOUT[110]~I .output_async_reset = "none";
defparam \regOUT[110]~I .output_power_up = "low";
defparam \regOUT[110]~I .output_register_mode = "none";
defparam \regOUT[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[111]~I (
	.datain(!\FileRegister|G7|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[111]));
// synopsys translate_off
defparam \regOUT[111]~I .input_async_reset = "none";
defparam \regOUT[111]~I .input_power_up = "low";
defparam \regOUT[111]~I .input_register_mode = "none";
defparam \regOUT[111]~I .input_sync_reset = "none";
defparam \regOUT[111]~I .oe_async_reset = "none";
defparam \regOUT[111]~I .oe_power_up = "low";
defparam \regOUT[111]~I .oe_register_mode = "none";
defparam \regOUT[111]~I .oe_sync_reset = "none";
defparam \regOUT[111]~I .operation_mode = "output";
defparam \regOUT[111]~I .output_async_reset = "none";
defparam \regOUT[111]~I .output_power_up = "low";
defparam \regOUT[111]~I .output_register_mode = "none";
defparam \regOUT[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[112]~I (
	.datain(!\FileRegister|G8|G0|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[112]));
// synopsys translate_off
defparam \regOUT[112]~I .input_async_reset = "none";
defparam \regOUT[112]~I .input_power_up = "low";
defparam \regOUT[112]~I .input_register_mode = "none";
defparam \regOUT[112]~I .input_sync_reset = "none";
defparam \regOUT[112]~I .oe_async_reset = "none";
defparam \regOUT[112]~I .oe_power_up = "low";
defparam \regOUT[112]~I .oe_register_mode = "none";
defparam \regOUT[112]~I .oe_sync_reset = "none";
defparam \regOUT[112]~I .operation_mode = "output";
defparam \regOUT[112]~I .output_async_reset = "none";
defparam \regOUT[112]~I .output_power_up = "low";
defparam \regOUT[112]~I .output_register_mode = "none";
defparam \regOUT[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[113]~I (
	.datain(!\FileRegister|G8|G1|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[113]));
// synopsys translate_off
defparam \regOUT[113]~I .input_async_reset = "none";
defparam \regOUT[113]~I .input_power_up = "low";
defparam \regOUT[113]~I .input_register_mode = "none";
defparam \regOUT[113]~I .input_sync_reset = "none";
defparam \regOUT[113]~I .oe_async_reset = "none";
defparam \regOUT[113]~I .oe_power_up = "low";
defparam \regOUT[113]~I .oe_register_mode = "none";
defparam \regOUT[113]~I .oe_sync_reset = "none";
defparam \regOUT[113]~I .operation_mode = "output";
defparam \regOUT[113]~I .output_async_reset = "none";
defparam \regOUT[113]~I .output_power_up = "low";
defparam \regOUT[113]~I .output_register_mode = "none";
defparam \regOUT[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[114]~I (
	.datain(!\FileRegister|G8|G2|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[114]));
// synopsys translate_off
defparam \regOUT[114]~I .input_async_reset = "none";
defparam \regOUT[114]~I .input_power_up = "low";
defparam \regOUT[114]~I .input_register_mode = "none";
defparam \regOUT[114]~I .input_sync_reset = "none";
defparam \regOUT[114]~I .oe_async_reset = "none";
defparam \regOUT[114]~I .oe_power_up = "low";
defparam \regOUT[114]~I .oe_register_mode = "none";
defparam \regOUT[114]~I .oe_sync_reset = "none";
defparam \regOUT[114]~I .operation_mode = "output";
defparam \regOUT[114]~I .output_async_reset = "none";
defparam \regOUT[114]~I .output_power_up = "low";
defparam \regOUT[114]~I .output_register_mode = "none";
defparam \regOUT[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[115]~I (
	.datain(!\FileRegister|G8|G3|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[115]));
// synopsys translate_off
defparam \regOUT[115]~I .input_async_reset = "none";
defparam \regOUT[115]~I .input_power_up = "low";
defparam \regOUT[115]~I .input_register_mode = "none";
defparam \regOUT[115]~I .input_sync_reset = "none";
defparam \regOUT[115]~I .oe_async_reset = "none";
defparam \regOUT[115]~I .oe_power_up = "low";
defparam \regOUT[115]~I .oe_register_mode = "none";
defparam \regOUT[115]~I .oe_sync_reset = "none";
defparam \regOUT[115]~I .operation_mode = "output";
defparam \regOUT[115]~I .output_async_reset = "none";
defparam \regOUT[115]~I .output_power_up = "low";
defparam \regOUT[115]~I .output_register_mode = "none";
defparam \regOUT[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[116]~I (
	.datain(!\FileRegister|G8|G4|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[116]));
// synopsys translate_off
defparam \regOUT[116]~I .input_async_reset = "none";
defparam \regOUT[116]~I .input_power_up = "low";
defparam \regOUT[116]~I .input_register_mode = "none";
defparam \regOUT[116]~I .input_sync_reset = "none";
defparam \regOUT[116]~I .oe_async_reset = "none";
defparam \regOUT[116]~I .oe_power_up = "low";
defparam \regOUT[116]~I .oe_register_mode = "none";
defparam \regOUT[116]~I .oe_sync_reset = "none";
defparam \regOUT[116]~I .operation_mode = "output";
defparam \regOUT[116]~I .output_async_reset = "none";
defparam \regOUT[116]~I .output_power_up = "low";
defparam \regOUT[116]~I .output_register_mode = "none";
defparam \regOUT[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[117]~I (
	.datain(!\FileRegister|G8|G5|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[117]));
// synopsys translate_off
defparam \regOUT[117]~I .input_async_reset = "none";
defparam \regOUT[117]~I .input_power_up = "low";
defparam \regOUT[117]~I .input_register_mode = "none";
defparam \regOUT[117]~I .input_sync_reset = "none";
defparam \regOUT[117]~I .oe_async_reset = "none";
defparam \regOUT[117]~I .oe_power_up = "low";
defparam \regOUT[117]~I .oe_register_mode = "none";
defparam \regOUT[117]~I .oe_sync_reset = "none";
defparam \regOUT[117]~I .operation_mode = "output";
defparam \regOUT[117]~I .output_async_reset = "none";
defparam \regOUT[117]~I .output_power_up = "low";
defparam \regOUT[117]~I .output_register_mode = "none";
defparam \regOUT[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[118]~I (
	.datain(!\FileRegister|G8|G6|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[118]));
// synopsys translate_off
defparam \regOUT[118]~I .input_async_reset = "none";
defparam \regOUT[118]~I .input_power_up = "low";
defparam \regOUT[118]~I .input_register_mode = "none";
defparam \regOUT[118]~I .input_sync_reset = "none";
defparam \regOUT[118]~I .oe_async_reset = "none";
defparam \regOUT[118]~I .oe_power_up = "low";
defparam \regOUT[118]~I .oe_register_mode = "none";
defparam \regOUT[118]~I .oe_sync_reset = "none";
defparam \regOUT[118]~I .operation_mode = "output";
defparam \regOUT[118]~I .output_async_reset = "none";
defparam \regOUT[118]~I .output_power_up = "low";
defparam \regOUT[118]~I .output_register_mode = "none";
defparam \regOUT[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[119]~I (
	.datain(!\FileRegister|G8|G7|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[119]));
// synopsys translate_off
defparam \regOUT[119]~I .input_async_reset = "none";
defparam \regOUT[119]~I .input_power_up = "low";
defparam \regOUT[119]~I .input_register_mode = "none";
defparam \regOUT[119]~I .input_sync_reset = "none";
defparam \regOUT[119]~I .oe_async_reset = "none";
defparam \regOUT[119]~I .oe_power_up = "low";
defparam \regOUT[119]~I .oe_register_mode = "none";
defparam \regOUT[119]~I .oe_sync_reset = "none";
defparam \regOUT[119]~I .operation_mode = "output";
defparam \regOUT[119]~I .output_async_reset = "none";
defparam \regOUT[119]~I .output_power_up = "low";
defparam \regOUT[119]~I .output_register_mode = "none";
defparam \regOUT[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[120]~I (
	.datain(!\FileRegister|G8|G8|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[120]));
// synopsys translate_off
defparam \regOUT[120]~I .input_async_reset = "none";
defparam \regOUT[120]~I .input_power_up = "low";
defparam \regOUT[120]~I .input_register_mode = "none";
defparam \regOUT[120]~I .input_sync_reset = "none";
defparam \regOUT[120]~I .oe_async_reset = "none";
defparam \regOUT[120]~I .oe_power_up = "low";
defparam \regOUT[120]~I .oe_register_mode = "none";
defparam \regOUT[120]~I .oe_sync_reset = "none";
defparam \regOUT[120]~I .operation_mode = "output";
defparam \regOUT[120]~I .output_async_reset = "none";
defparam \regOUT[120]~I .output_power_up = "low";
defparam \regOUT[120]~I .output_register_mode = "none";
defparam \regOUT[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[121]~I (
	.datain(!\FileRegister|G8|G9|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[121]));
// synopsys translate_off
defparam \regOUT[121]~I .input_async_reset = "none";
defparam \regOUT[121]~I .input_power_up = "low";
defparam \regOUT[121]~I .input_register_mode = "none";
defparam \regOUT[121]~I .input_sync_reset = "none";
defparam \regOUT[121]~I .oe_async_reset = "none";
defparam \regOUT[121]~I .oe_power_up = "low";
defparam \regOUT[121]~I .oe_register_mode = "none";
defparam \regOUT[121]~I .oe_sync_reset = "none";
defparam \regOUT[121]~I .operation_mode = "output";
defparam \regOUT[121]~I .output_async_reset = "none";
defparam \regOUT[121]~I .output_power_up = "low";
defparam \regOUT[121]~I .output_register_mode = "none";
defparam \regOUT[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[122]~I (
	.datain(!\FileRegister|G8|G10|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[122]));
// synopsys translate_off
defparam \regOUT[122]~I .input_async_reset = "none";
defparam \regOUT[122]~I .input_power_up = "low";
defparam \regOUT[122]~I .input_register_mode = "none";
defparam \regOUT[122]~I .input_sync_reset = "none";
defparam \regOUT[122]~I .oe_async_reset = "none";
defparam \regOUT[122]~I .oe_power_up = "low";
defparam \regOUT[122]~I .oe_register_mode = "none";
defparam \regOUT[122]~I .oe_sync_reset = "none";
defparam \regOUT[122]~I .operation_mode = "output";
defparam \regOUT[122]~I .output_async_reset = "none";
defparam \regOUT[122]~I .output_power_up = "low";
defparam \regOUT[122]~I .output_register_mode = "none";
defparam \regOUT[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[123]~I (
	.datain(!\FileRegister|G8|G11|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[123]));
// synopsys translate_off
defparam \regOUT[123]~I .input_async_reset = "none";
defparam \regOUT[123]~I .input_power_up = "low";
defparam \regOUT[123]~I .input_register_mode = "none";
defparam \regOUT[123]~I .input_sync_reset = "none";
defparam \regOUT[123]~I .oe_async_reset = "none";
defparam \regOUT[123]~I .oe_power_up = "low";
defparam \regOUT[123]~I .oe_register_mode = "none";
defparam \regOUT[123]~I .oe_sync_reset = "none";
defparam \regOUT[123]~I .operation_mode = "output";
defparam \regOUT[123]~I .output_async_reset = "none";
defparam \regOUT[123]~I .output_power_up = "low";
defparam \regOUT[123]~I .output_register_mode = "none";
defparam \regOUT[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[124]~I (
	.datain(!\FileRegister|G8|G12|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[124]));
// synopsys translate_off
defparam \regOUT[124]~I .input_async_reset = "none";
defparam \regOUT[124]~I .input_power_up = "low";
defparam \regOUT[124]~I .input_register_mode = "none";
defparam \regOUT[124]~I .input_sync_reset = "none";
defparam \regOUT[124]~I .oe_async_reset = "none";
defparam \regOUT[124]~I .oe_power_up = "low";
defparam \regOUT[124]~I .oe_register_mode = "none";
defparam \regOUT[124]~I .oe_sync_reset = "none";
defparam \regOUT[124]~I .operation_mode = "output";
defparam \regOUT[124]~I .output_async_reset = "none";
defparam \regOUT[124]~I .output_power_up = "low";
defparam \regOUT[124]~I .output_register_mode = "none";
defparam \regOUT[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[125]~I (
	.datain(!\FileRegister|G8|G13|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[125]));
// synopsys translate_off
defparam \regOUT[125]~I .input_async_reset = "none";
defparam \regOUT[125]~I .input_power_up = "low";
defparam \regOUT[125]~I .input_register_mode = "none";
defparam \regOUT[125]~I .input_sync_reset = "none";
defparam \regOUT[125]~I .oe_async_reset = "none";
defparam \regOUT[125]~I .oe_power_up = "low";
defparam \regOUT[125]~I .oe_register_mode = "none";
defparam \regOUT[125]~I .oe_sync_reset = "none";
defparam \regOUT[125]~I .operation_mode = "output";
defparam \regOUT[125]~I .output_async_reset = "none";
defparam \regOUT[125]~I .output_power_up = "low";
defparam \regOUT[125]~I .output_register_mode = "none";
defparam \regOUT[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[126]~I (
	.datain(!\FileRegister|G8|G14|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[126]));
// synopsys translate_off
defparam \regOUT[126]~I .input_async_reset = "none";
defparam \regOUT[126]~I .input_power_up = "low";
defparam \regOUT[126]~I .input_register_mode = "none";
defparam \regOUT[126]~I .input_sync_reset = "none";
defparam \regOUT[126]~I .oe_async_reset = "none";
defparam \regOUT[126]~I .oe_power_up = "low";
defparam \regOUT[126]~I .oe_register_mode = "none";
defparam \regOUT[126]~I .oe_sync_reset = "none";
defparam \regOUT[126]~I .operation_mode = "output";
defparam \regOUT[126]~I .output_async_reset = "none";
defparam \regOUT[126]~I .output_power_up = "low";
defparam \regOUT[126]~I .output_register_mode = "none";
defparam \regOUT[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[127]~I (
	.datain(!\FileRegister|G8|G15|P5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[127]));
// synopsys translate_off
defparam \regOUT[127]~I .input_async_reset = "none";
defparam \regOUT[127]~I .input_power_up = "low";
defparam \regOUT[127]~I .input_register_mode = "none";
defparam \regOUT[127]~I .input_sync_reset = "none";
defparam \regOUT[127]~I .oe_async_reset = "none";
defparam \regOUT[127]~I .oe_power_up = "low";
defparam \regOUT[127]~I .oe_register_mode = "none";
defparam \regOUT[127]~I .oe_sync_reset = "none";
defparam \regOUT[127]~I .operation_mode = "output";
defparam \regOUT[127]~I .output_async_reset = "none";
defparam \regOUT[127]~I .output_power_up = "low";
defparam \regOUT[127]~I .output_register_mode = "none";
defparam \regOUT[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[128]~I (
	.datain(\PCRegister|output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[128]));
// synopsys translate_off
defparam \regOUT[128]~I .input_async_reset = "none";
defparam \regOUT[128]~I .input_power_up = "low";
defparam \regOUT[128]~I .input_register_mode = "none";
defparam \regOUT[128]~I .input_sync_reset = "none";
defparam \regOUT[128]~I .oe_async_reset = "none";
defparam \regOUT[128]~I .oe_power_up = "low";
defparam \regOUT[128]~I .oe_register_mode = "none";
defparam \regOUT[128]~I .oe_sync_reset = "none";
defparam \regOUT[128]~I .operation_mode = "output";
defparam \regOUT[128]~I .output_async_reset = "none";
defparam \regOUT[128]~I .output_power_up = "low";
defparam \regOUT[128]~I .output_register_mode = "none";
defparam \regOUT[128]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[129]~I (
	.datain(\PCRegister|output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[129]));
// synopsys translate_off
defparam \regOUT[129]~I .input_async_reset = "none";
defparam \regOUT[129]~I .input_power_up = "low";
defparam \regOUT[129]~I .input_register_mode = "none";
defparam \regOUT[129]~I .input_sync_reset = "none";
defparam \regOUT[129]~I .oe_async_reset = "none";
defparam \regOUT[129]~I .oe_power_up = "low";
defparam \regOUT[129]~I .oe_register_mode = "none";
defparam \regOUT[129]~I .oe_sync_reset = "none";
defparam \regOUT[129]~I .operation_mode = "output";
defparam \regOUT[129]~I .output_async_reset = "none";
defparam \regOUT[129]~I .output_power_up = "low";
defparam \regOUT[129]~I .output_register_mode = "none";
defparam \regOUT[129]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[130]~I (
	.datain(\PCRegister|output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[130]));
// synopsys translate_off
defparam \regOUT[130]~I .input_async_reset = "none";
defparam \regOUT[130]~I .input_power_up = "low";
defparam \regOUT[130]~I .input_register_mode = "none";
defparam \regOUT[130]~I .input_sync_reset = "none";
defparam \regOUT[130]~I .oe_async_reset = "none";
defparam \regOUT[130]~I .oe_power_up = "low";
defparam \regOUT[130]~I .oe_register_mode = "none";
defparam \regOUT[130]~I .oe_sync_reset = "none";
defparam \regOUT[130]~I .operation_mode = "output";
defparam \regOUT[130]~I .output_async_reset = "none";
defparam \regOUT[130]~I .output_power_up = "low";
defparam \regOUT[130]~I .output_register_mode = "none";
defparam \regOUT[130]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[131]~I (
	.datain(\PCRegister|output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[131]));
// synopsys translate_off
defparam \regOUT[131]~I .input_async_reset = "none";
defparam \regOUT[131]~I .input_power_up = "low";
defparam \regOUT[131]~I .input_register_mode = "none";
defparam \regOUT[131]~I .input_sync_reset = "none";
defparam \regOUT[131]~I .oe_async_reset = "none";
defparam \regOUT[131]~I .oe_power_up = "low";
defparam \regOUT[131]~I .oe_register_mode = "none";
defparam \regOUT[131]~I .oe_sync_reset = "none";
defparam \regOUT[131]~I .operation_mode = "output";
defparam \regOUT[131]~I .output_async_reset = "none";
defparam \regOUT[131]~I .output_power_up = "low";
defparam \regOUT[131]~I .output_register_mode = "none";
defparam \regOUT[131]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[132]~I (
	.datain(\PCRegister|output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[132]));
// synopsys translate_off
defparam \regOUT[132]~I .input_async_reset = "none";
defparam \regOUT[132]~I .input_power_up = "low";
defparam \regOUT[132]~I .input_register_mode = "none";
defparam \regOUT[132]~I .input_sync_reset = "none";
defparam \regOUT[132]~I .oe_async_reset = "none";
defparam \regOUT[132]~I .oe_power_up = "low";
defparam \regOUT[132]~I .oe_register_mode = "none";
defparam \regOUT[132]~I .oe_sync_reset = "none";
defparam \regOUT[132]~I .operation_mode = "output";
defparam \regOUT[132]~I .output_async_reset = "none";
defparam \regOUT[132]~I .output_power_up = "low";
defparam \regOUT[132]~I .output_register_mode = "none";
defparam \regOUT[132]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[133]~I (
	.datain(\PCRegister|output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[133]));
// synopsys translate_off
defparam \regOUT[133]~I .input_async_reset = "none";
defparam \regOUT[133]~I .input_power_up = "low";
defparam \regOUT[133]~I .input_register_mode = "none";
defparam \regOUT[133]~I .input_sync_reset = "none";
defparam \regOUT[133]~I .oe_async_reset = "none";
defparam \regOUT[133]~I .oe_power_up = "low";
defparam \regOUT[133]~I .oe_register_mode = "none";
defparam \regOUT[133]~I .oe_sync_reset = "none";
defparam \regOUT[133]~I .operation_mode = "output";
defparam \regOUT[133]~I .output_async_reset = "none";
defparam \regOUT[133]~I .output_power_up = "low";
defparam \regOUT[133]~I .output_register_mode = "none";
defparam \regOUT[133]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[134]~I (
	.datain(\PCRegister|output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[134]));
// synopsys translate_off
defparam \regOUT[134]~I .input_async_reset = "none";
defparam \regOUT[134]~I .input_power_up = "low";
defparam \regOUT[134]~I .input_register_mode = "none";
defparam \regOUT[134]~I .input_sync_reset = "none";
defparam \regOUT[134]~I .oe_async_reset = "none";
defparam \regOUT[134]~I .oe_power_up = "low";
defparam \regOUT[134]~I .oe_register_mode = "none";
defparam \regOUT[134]~I .oe_sync_reset = "none";
defparam \regOUT[134]~I .operation_mode = "output";
defparam \regOUT[134]~I .output_async_reset = "none";
defparam \regOUT[134]~I .output_power_up = "low";
defparam \regOUT[134]~I .output_register_mode = "none";
defparam \regOUT[134]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[135]~I (
	.datain(\PCRegister|output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[135]));
// synopsys translate_off
defparam \regOUT[135]~I .input_async_reset = "none";
defparam \regOUT[135]~I .input_power_up = "low";
defparam \regOUT[135]~I .input_register_mode = "none";
defparam \regOUT[135]~I .input_sync_reset = "none";
defparam \regOUT[135]~I .oe_async_reset = "none";
defparam \regOUT[135]~I .oe_power_up = "low";
defparam \regOUT[135]~I .oe_register_mode = "none";
defparam \regOUT[135]~I .oe_sync_reset = "none";
defparam \regOUT[135]~I .operation_mode = "output";
defparam \regOUT[135]~I .output_async_reset = "none";
defparam \regOUT[135]~I .output_power_up = "low";
defparam \regOUT[135]~I .output_register_mode = "none";
defparam \regOUT[135]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[136]~I (
	.datain(\PCRegister|output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[136]));
// synopsys translate_off
defparam \regOUT[136]~I .input_async_reset = "none";
defparam \regOUT[136]~I .input_power_up = "low";
defparam \regOUT[136]~I .input_register_mode = "none";
defparam \regOUT[136]~I .input_sync_reset = "none";
defparam \regOUT[136]~I .oe_async_reset = "none";
defparam \regOUT[136]~I .oe_power_up = "low";
defparam \regOUT[136]~I .oe_register_mode = "none";
defparam \regOUT[136]~I .oe_sync_reset = "none";
defparam \regOUT[136]~I .operation_mode = "output";
defparam \regOUT[136]~I .output_async_reset = "none";
defparam \regOUT[136]~I .output_power_up = "low";
defparam \regOUT[136]~I .output_register_mode = "none";
defparam \regOUT[136]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[137]~I (
	.datain(\PCRegister|output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[137]));
// synopsys translate_off
defparam \regOUT[137]~I .input_async_reset = "none";
defparam \regOUT[137]~I .input_power_up = "low";
defparam \regOUT[137]~I .input_register_mode = "none";
defparam \regOUT[137]~I .input_sync_reset = "none";
defparam \regOUT[137]~I .oe_async_reset = "none";
defparam \regOUT[137]~I .oe_power_up = "low";
defparam \regOUT[137]~I .oe_register_mode = "none";
defparam \regOUT[137]~I .oe_sync_reset = "none";
defparam \regOUT[137]~I .operation_mode = "output";
defparam \regOUT[137]~I .output_async_reset = "none";
defparam \regOUT[137]~I .output_power_up = "low";
defparam \regOUT[137]~I .output_register_mode = "none";
defparam \regOUT[137]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[138]~I (
	.datain(\PCRegister|output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[138]));
// synopsys translate_off
defparam \regOUT[138]~I .input_async_reset = "none";
defparam \regOUT[138]~I .input_power_up = "low";
defparam \regOUT[138]~I .input_register_mode = "none";
defparam \regOUT[138]~I .input_sync_reset = "none";
defparam \regOUT[138]~I .oe_async_reset = "none";
defparam \regOUT[138]~I .oe_power_up = "low";
defparam \regOUT[138]~I .oe_register_mode = "none";
defparam \regOUT[138]~I .oe_sync_reset = "none";
defparam \regOUT[138]~I .operation_mode = "output";
defparam \regOUT[138]~I .output_async_reset = "none";
defparam \regOUT[138]~I .output_power_up = "low";
defparam \regOUT[138]~I .output_register_mode = "none";
defparam \regOUT[138]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[139]~I (
	.datain(\PCRegister|output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[139]));
// synopsys translate_off
defparam \regOUT[139]~I .input_async_reset = "none";
defparam \regOUT[139]~I .input_power_up = "low";
defparam \regOUT[139]~I .input_register_mode = "none";
defparam \regOUT[139]~I .input_sync_reset = "none";
defparam \regOUT[139]~I .oe_async_reset = "none";
defparam \regOUT[139]~I .oe_power_up = "low";
defparam \regOUT[139]~I .oe_register_mode = "none";
defparam \regOUT[139]~I .oe_sync_reset = "none";
defparam \regOUT[139]~I .operation_mode = "output";
defparam \regOUT[139]~I .output_async_reset = "none";
defparam \regOUT[139]~I .output_power_up = "low";
defparam \regOUT[139]~I .output_register_mode = "none";
defparam \regOUT[139]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[140]~I (
	.datain(\PCRegister|output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[140]));
// synopsys translate_off
defparam \regOUT[140]~I .input_async_reset = "none";
defparam \regOUT[140]~I .input_power_up = "low";
defparam \regOUT[140]~I .input_register_mode = "none";
defparam \regOUT[140]~I .input_sync_reset = "none";
defparam \regOUT[140]~I .oe_async_reset = "none";
defparam \regOUT[140]~I .oe_power_up = "low";
defparam \regOUT[140]~I .oe_register_mode = "none";
defparam \regOUT[140]~I .oe_sync_reset = "none";
defparam \regOUT[140]~I .operation_mode = "output";
defparam \regOUT[140]~I .output_async_reset = "none";
defparam \regOUT[140]~I .output_power_up = "low";
defparam \regOUT[140]~I .output_register_mode = "none";
defparam \regOUT[140]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[141]~I (
	.datain(\PCRegister|output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[141]));
// synopsys translate_off
defparam \regOUT[141]~I .input_async_reset = "none";
defparam \regOUT[141]~I .input_power_up = "low";
defparam \regOUT[141]~I .input_register_mode = "none";
defparam \regOUT[141]~I .input_sync_reset = "none";
defparam \regOUT[141]~I .oe_async_reset = "none";
defparam \regOUT[141]~I .oe_power_up = "low";
defparam \regOUT[141]~I .oe_register_mode = "none";
defparam \regOUT[141]~I .oe_sync_reset = "none";
defparam \regOUT[141]~I .operation_mode = "output";
defparam \regOUT[141]~I .output_async_reset = "none";
defparam \regOUT[141]~I .output_power_up = "low";
defparam \regOUT[141]~I .output_register_mode = "none";
defparam \regOUT[141]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[142]~I (
	.datain(\PCRegister|output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[142]));
// synopsys translate_off
defparam \regOUT[142]~I .input_async_reset = "none";
defparam \regOUT[142]~I .input_power_up = "low";
defparam \regOUT[142]~I .input_register_mode = "none";
defparam \regOUT[142]~I .input_sync_reset = "none";
defparam \regOUT[142]~I .oe_async_reset = "none";
defparam \regOUT[142]~I .oe_power_up = "low";
defparam \regOUT[142]~I .oe_register_mode = "none";
defparam \regOUT[142]~I .oe_sync_reset = "none";
defparam \regOUT[142]~I .operation_mode = "output";
defparam \regOUT[142]~I .output_async_reset = "none";
defparam \regOUT[142]~I .output_power_up = "low";
defparam \regOUT[142]~I .output_register_mode = "none";
defparam \regOUT[142]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \regOUT[143]~I (
	.datain(\PCRegister|output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(regOUT[143]));
// synopsys translate_off
defparam \regOUT[143]~I .input_async_reset = "none";
defparam \regOUT[143]~I .input_power_up = "low";
defparam \regOUT[143]~I .input_register_mode = "none";
defparam \regOUT[143]~I .input_sync_reset = "none";
defparam \regOUT[143]~I .oe_async_reset = "none";
defparam \regOUT[143]~I .oe_power_up = "low";
defparam \regOUT[143]~I .oe_register_mode = "none";
defparam \regOUT[143]~I .oe_sync_reset = "none";
defparam \regOUT[143]~I .operation_mode = "output";
defparam \regOUT[143]~I .output_async_reset = "none";
defparam \regOUT[143]~I .output_power_up = "low";
defparam \regOUT[143]~I .output_register_mode = "none";
defparam \regOUT[143]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
