
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.422110                       # Number of seconds simulated
sim_ticks                                2422110026000                       # Number of ticks simulated
final_tick                               2422110026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187590                       # Simulator instruction rate (inst/s)
host_op_rate                                   246831                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76522340                       # Simulator tick rate (ticks/s)
host_mem_usage                                3290176                       # Number of bytes of host memory used
host_seconds                                 31652.33                       # Real time elapsed on the host
sim_insts                                  5937647662                       # Number of instructions simulated
sim_ops                                    7812775824                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            82432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           155328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              237760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        82432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          82432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1288                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2427                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3715                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks             18                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  18                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               34033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               64129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  98162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          34033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             34033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks              476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks              476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              34033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              64129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 98638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3715                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          18                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        18                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  237696                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   237760                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1152                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                221                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               270                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               291                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               267                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               259                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   2422109947000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3715                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    18                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2524                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1073                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      106                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          574                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     410.090592                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    241.096799                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    377.566645                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           167     29.09%     29.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          117     20.38%     49.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           44      7.67%     57.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           45      7.84%     64.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      5.23%     70.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      4.01%     74.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           19      3.31%     77.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      1.92%     79.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          118     20.56%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           574                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      46542250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                116179750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18570000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12531.57                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31281.57                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        8.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3131                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.30                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   648837382.00                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1956360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1020855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 12088020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22509870                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                824160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         68397150                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          9392640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      581253831720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            581389074615                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.034131                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          2422058506500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1013500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8078000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  2421884063000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     24463750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       42385250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    150022500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2206260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1157475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 14429940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26374470                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1160640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         78815610                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4861920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      581247831240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            581396506035                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.037199                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          2422047906750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2048500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        8326000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  2421863662750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     12662250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       50454500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    172872000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               156326422                       # Number of BP lookups
system.cpu.branchPred.condPredicted         156326422                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6829                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            156287606                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1314                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                378                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       156287606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          156277426                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10180                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2091                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   468819611                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       16716                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           999                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   468795615                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           237                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4844220053                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          468833344                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     5937849777                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   156326422                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          156278740                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    4375277867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   13894                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3019                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           849                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           45                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles         4878                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 468795479                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2569                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         4844126949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.612913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.870078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               3437772928     70.97%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                156253629      3.23%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 78135478      1.61%     75.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                156258020      3.23%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 78128274      1.61%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                156256363      3.23%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 78130585      1.61%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                156257414      3.23%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                546934258     11.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           4844126949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032271                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.225760                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                332105886                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            3535364690                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     75906                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             976573520                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6947                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             7813097961                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   6947                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                625081031                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               351715017                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2352                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 664141549                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            3203180053                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             7813069237                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              19532790                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents             3085951784                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    281                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42063                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          8281948792                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           20626453068                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2032100245                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups       17031263272                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            8281595729                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   353063                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                168                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                4980512550                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            468821983                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20935                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1392                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              697                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 7813020767                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 250                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                7812954062                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2289                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          245192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       337721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            170                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    4844126949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.060483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           508069460     10.49%     10.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          1992210179     41.13%     51.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1621109275     33.47%     85.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           410175411      8.47%     93.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           214861945      4.44%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            97672050      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14641      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8680      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5308      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      4844126949                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5865     68.17%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    45      0.52%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2158     25.08%     93.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   453      5.26%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                62      0.72%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3478      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2031605561     26.00%     26.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   61      0.00%     26.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1299      0.00%     26.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          5312503369     68.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  80      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70675      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               16905      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       468752046      6.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            588      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             7812954062                       # Type of FU issued
system.cpu.iq.rate                           1.612840                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        8604                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000001                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         7032533328                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1094504040                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1094165748                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads         13437512638                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         6718762242                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   6718755515                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1094202867                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              6718756321                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3028                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        34447                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8862                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          9226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6947                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  118035                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7529                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          7813021017                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               377                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             468821983                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                20935                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                169                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1104                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5964                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2066                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6441                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 8507                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            7812939640                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             468819558                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14422                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    468836271                       # number of memory reference insts executed
system.cpu.iew.exec_branches                156292992                       # Number of branches executed
system.cpu.iew.exec_stores                      16713                       # Number of stores executed
system.cpu.iew.exec_rate                     1.612837                       # Inst execution rate
system.cpu.iew.wb_sent                     7812925313                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    7812921263                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                6777673874                       # num instructions producing a value
system.cpu.iew.wb_consumers               12715380136                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.612834                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.533030                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          245221                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              6887                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   4844089328                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.612847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.224164                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   2187768077     45.16%     45.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    468769569      9.68%     54.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2   1406257908     29.03%     83.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    312513475      6.45%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5323      0.00%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4645      0.00%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2701      0.00%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7    156251749      3.23%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    312515881      6.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   4844089328                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           5937647662                       # Number of instructions committed
system.cpu.commit.committedOps             7812775824                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      468799609                       # Number of memory references committed
system.cpu.commit.loads                     468787536                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  156281702                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 6718754096                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1719022565                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  795                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1234      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       2031471325     26.00%     26.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              38      0.00%     26.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1191      0.00%     26.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     5312502347     68.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           36493      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          11506      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    468751043      6.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          567      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        7812775824                       # Class of committed instruction
system.cpu.commit.bw_lim_events             312515881                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  12344594492                       # The number of ROB reads
system.cpu.rob.rob_writes                 15626080171                       # The number of ROB writes
system.cpu.timesIdled                            1000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           93104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  5937647662                       # Number of Instructions Simulated
system.cpu.committedOps                    7812775824                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.815848                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.815848                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.225718                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.225718                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2031868432                       # number of integer regfile reads
system.cpu.int_regfile_writes               937860039                       # number of integer regfile writes
system.cpu.fp_regfile_reads               17031258000                       # number of floating regfile reads
system.cpu.fp_regfile_writes               6718754421                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 781476369                       # number of cc regfile reads
system.cpu.cc_regfile_writes                625152137                       # number of cc regfile writes
system.cpu.misc_regfile_reads               781436594                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1780                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.976418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           468806728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          167192.128388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.976418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          926                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         937640440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        937640440                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    468795171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       468795171                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        11557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11557                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     468806728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        468806728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    468806728                       # number of overall hits
system.cpu.dcache.overall_hits::total       468806728                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11574                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        12090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12090                       # number of overall misses
system.cpu.dcache.overall_misses::total         12090                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    618066500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    618066500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     37019942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37019942                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    655086442                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    655086442                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    655086442                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    655086442                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    468806745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    468806745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        12073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    468818818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    468818818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    468818818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    468818818                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.042740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042740                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53401.287368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53401.287368                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71744.073643                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71744.073643                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54184.155666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54184.155666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54184.155666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54184.155666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       115675                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           52                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1499                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.168112                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          579                       # number of writebacks
system.cpu.dcache.writebacks::total               579                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9285                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9286                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2289                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          515                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          515                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2804                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    159131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    159131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     36407942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36407942                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    195538942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    195538942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    195538942                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    195538942                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.042657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69519.877676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69519.877676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70695.033010                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70695.033010                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69735.713980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69735.713980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69735.713980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69735.713980                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1397                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           468793301                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1653                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          283601.513007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.998859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         937592551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        937592551                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    468793301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       468793301                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     468793301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        468793301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    468793301                       # number of overall hits
system.cpu.icache.overall_hits::total       468793301                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2148                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2148                       # number of overall misses
system.cpu.icache.overall_misses::total          2148                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    131461453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131461453                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    131461453                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131461453                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    131461453                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131461453                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    468795449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    468795449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    468795449                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    468795449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    468795449                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    468795449                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61201.793762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61201.793762                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 61201.793762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61201.793762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 61201.793762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61201.793762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        51564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               623                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.767255                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          494                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          494                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          494                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          494                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          494                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1654                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1654                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1654                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1654                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1654                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1654                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105074464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105074464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105074464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105074464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105074464                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105074464                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63527.487304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63527.487304                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63527.487304                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63527.487304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63527.487304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63527.487304                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           7635                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               10                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3942                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           597                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2746                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                515                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               515                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3943                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4703                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7388                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   12091                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       105728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       216512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   322240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               167                       # Total snoops (count)
system.l2bus.snoopTraffic                        1216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4624                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004325                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.065631                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4604     99.57%     99.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                       20      0.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4624                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4396500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2480997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4206000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  166                       # number of replacements
system.l2cache.tags.tagsinuse             3318.873155                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3899                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3719                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.048400                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     3.999697                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   948.974161                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2365.899297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.231683                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.577612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.810272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3553                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3226                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.867432                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                64719                       # Number of tag accesses
system.l2cache.tags.data_accesses               64719                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          579                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          579                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            50                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               50                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          364                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          327                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          691                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              364                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              377                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 741                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             364                       # number of overall hits
system.l2cache.overall_hits::cpu.data             377                       # number of overall hits
system.l2cache.overall_hits::total                741                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          465                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            465                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1289                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1962                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3251                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1289                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2427                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3716                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1289                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2427                       # number of overall misses
system.l2cache.overall_misses::total             3716                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     35065500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35065500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     98740500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    152224000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    250964500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     98740500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    187289500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    286030000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     98740500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    187289500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    286030000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          579                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          579                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          515                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          515                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1653                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1653                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2804                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4457                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1653                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2804                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4457                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.902913                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.902913                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.779794                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.857143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.824708                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.779794                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.865549                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.833745                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.779794                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.865549                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.833745                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75409.677419                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75409.677419                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 76602.404965                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77586.136595                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 77196.093510                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 76602.404965                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77169.138855                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 76972.551130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 76602.404965                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77169.138855                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 76972.551130                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks              18                       # number of writebacks
system.l2cache.writebacks::total                   18                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          465                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          465                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1289                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1962                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3251                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1289                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2427                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3716                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1289                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2427                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3716                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30415500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30415500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     85860500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    132604000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    218464500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     85860500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    163019500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    248880000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     85860500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    163019500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    248880000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.902913                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.902913                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.779794                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.857143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.824708                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.779794                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.865549                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.833745                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.779794                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.865549                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.833745                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65409.677419                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65409.677419                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 66610.162917                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67586.136595                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67199.169486                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66610.162917                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67169.138855                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66975.242196                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66610.162917                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67169.138855                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66975.242196                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2422110026000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3250                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              144                       # Transaction distribution
system.membus.trans_dist::ReadExReq               465                       # Transaction distribution
system.membus.trans_dist::ReadExResp              465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3250                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       238912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       238912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  238912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3715                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1974500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10115250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
