ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM6_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM6_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM6_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM6 init function */
  31:Core/Src/tim.c **** void MX_TIM6_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 27 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0093     		str	r3, [sp]
  42 0008 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  43:Core/Src/tim.c ****   htim6.Instance = TIM6;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 18 is_stmt 0 view .LVU4
  45 000a 0F48     		ldr	r0, .L7
  46 000c 0F4A     		ldr	r2, .L7+4
  47 000e 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim6.Init.Prescaler = 719;
  48              		.loc 1 44 3 is_stmt 1 view .LVU5
  49              		.loc 1 44 24 is_stmt 0 view .LVU6
  50 0010 40F2CF22 		movw	r2, #719
  51 0014 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  52              		.loc 1 45 3 is_stmt 1 view .LVU7
  53              		.loc 1 45 26 is_stmt 0 view .LVU8
  54 0016 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim6.Init.Period = 19999;
  55              		.loc 1 46 3 is_stmt 1 view .LVU9
  56              		.loc 1 46 21 is_stmt 0 view .LVU10
  57 0018 44F61F62 		movw	r2, #19999
  58 001c C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  59              		.loc 1 47 3 is_stmt 1 view .LVU11
  60              		.loc 1 47 32 is_stmt 0 view .LVU12
  61 001e 8361     		str	r3, [r0, #24]
  48:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  62              		.loc 1 48 3 is_stmt 1 view .LVU13
  63              		.loc 1 48 7 is_stmt 0 view .LVU14
  64 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
  65              	.LVL0:
  66              		.loc 1 48 6 view .LVU15
  67 0024 50B9     		cbnz	r0, .L5
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 3


  68              	.L2:
  49:Core/Src/tim.c ****   {
  50:Core/Src/tim.c ****     Error_Handler();
  51:Core/Src/tim.c ****   }
  52:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69              		.loc 1 52 3 is_stmt 1 view .LVU16
  70              		.loc 1 52 37 is_stmt 0 view .LVU17
  71 0026 0023     		movs	r3, #0
  72 0028 0093     		str	r3, [sp]
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  73              		.loc 1 53 3 is_stmt 1 view .LVU18
  74              		.loc 1 53 33 is_stmt 0 view .LVU19
  75 002a 0193     		str	r3, [sp, #4]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  76              		.loc 1 54 3 is_stmt 1 view .LVU20
  77              		.loc 1 54 7 is_stmt 0 view .LVU21
  78 002c 6946     		mov	r1, sp
  79 002e 0648     		ldr	r0, .L7
  80 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  81              	.LVL1:
  82              		.loc 1 54 6 view .LVU22
  83 0034 28B9     		cbnz	r0, .L6
  84              	.L1:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  59:Core/Src/tim.c **** 
  60:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  61:Core/Src/tim.c **** 
  62:Core/Src/tim.c **** }
  85              		.loc 1 62 1 view .LVU23
  86 0036 03B0     		add	sp, sp, #12
  87              	.LCFI2:
  88              		.cfi_remember_state
  89              		.cfi_def_cfa_offset 4
  90              		@ sp needed
  91 0038 5DF804FB 		ldr	pc, [sp], #4
  92              	.L5:
  93              	.LCFI3:
  94              		.cfi_restore_state
  50:Core/Src/tim.c ****   }
  95              		.loc 1 50 5 is_stmt 1 view .LVU24
  96 003c FFF7FEFF 		bl	Error_Handler
  97              	.LVL2:
  98 0040 F1E7     		b	.L2
  99              	.L6:
  56:Core/Src/tim.c ****   }
 100              		.loc 1 56 5 view .LVU25
 101 0042 FFF7FEFF 		bl	Error_Handler
 102              	.LVL3:
 103              		.loc 1 62 1 is_stmt 0 view .LVU26
 104 0046 F6E7     		b	.L1
 105              	.L8:
 106              		.align	2
 107              	.L7:
 108 0048 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 4


 109 004c 00100040 		.word	1073745920
 110              		.cfi_endproc
 111              	.LFE65:
 113              		.section	.text.MX_TIM7_Init,"ax",%progbits
 114              		.align	1
 115              		.global	MX_TIM7_Init
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	MX_TIM7_Init:
 122              	.LFB66:
  63:Core/Src/tim.c **** /* TIM7 init function */
  64:Core/Src/tim.c **** void MX_TIM7_Init(void)
  65:Core/Src/tim.c **** {
 123              		.loc 1 65 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0000 00B5     		push	{lr}
 128              	.LCFI4:
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 14, -4
 131 0002 83B0     		sub	sp, sp, #12
 132              	.LCFI5:
 133              		.cfi_def_cfa_offset 16
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 134              		.loc 1 71 3 view .LVU28
 135              		.loc 1 71 27 is_stmt 0 view .LVU29
 136 0004 0023     		movs	r3, #0
 137 0006 0093     		str	r3, [sp]
 138 0008 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  76:Core/Src/tim.c ****   htim7.Instance = TIM7;
 139              		.loc 1 76 3 is_stmt 1 view .LVU30
 140              		.loc 1 76 18 is_stmt 0 view .LVU31
 141 000a 0F48     		ldr	r0, .L15
 142 000c 0F4A     		ldr	r2, .L15+4
 143 000e 0260     		str	r2, [r0]
  77:Core/Src/tim.c ****   htim7.Init.Prescaler = 719;
 144              		.loc 1 77 3 is_stmt 1 view .LVU32
 145              		.loc 1 77 24 is_stmt 0 view .LVU33
 146 0010 40F2CF22 		movw	r2, #719
 147 0014 4260     		str	r2, [r0, #4]
  78:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 148              		.loc 1 78 3 is_stmt 1 view .LVU34
 149              		.loc 1 78 26 is_stmt 0 view .LVU35
 150 0016 8360     		str	r3, [r0, #8]
  79:Core/Src/tim.c ****   htim7.Init.Period = 19999;
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 5


 151              		.loc 1 79 3 is_stmt 1 view .LVU36
 152              		.loc 1 79 21 is_stmt 0 view .LVU37
 153 0018 44F61F62 		movw	r2, #19999
 154 001c C260     		str	r2, [r0, #12]
  80:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 155              		.loc 1 80 3 is_stmt 1 view .LVU38
 156              		.loc 1 80 32 is_stmt 0 view .LVU39
 157 001e 8361     		str	r3, [r0, #24]
  81:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 158              		.loc 1 81 3 is_stmt 1 view .LVU40
 159              		.loc 1 81 7 is_stmt 0 view .LVU41
 160 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 161              	.LVL4:
 162              		.loc 1 81 6 view .LVU42
 163 0024 50B9     		cbnz	r0, .L13
 164              	.L10:
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 165              		.loc 1 85 3 is_stmt 1 view .LVU43
 166              		.loc 1 85 37 is_stmt 0 view .LVU44
 167 0026 0023     		movs	r3, #0
 168 0028 0093     		str	r3, [sp]
  86:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 169              		.loc 1 86 3 is_stmt 1 view .LVU45
 170              		.loc 1 86 33 is_stmt 0 view .LVU46
 171 002a 0193     		str	r3, [sp, #4]
  87:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 172              		.loc 1 87 3 is_stmt 1 view .LVU47
 173              		.loc 1 87 7 is_stmt 0 view .LVU48
 174 002c 6946     		mov	r1, sp
 175 002e 0648     		ldr	r0, .L15
 176 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 177              	.LVL5:
 178              		.loc 1 87 6 view .LVU49
 179 0034 28B9     		cbnz	r0, .L14
 180              	.L9:
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c **** }
 181              		.loc 1 95 1 view .LVU50
 182 0036 03B0     		add	sp, sp, #12
 183              	.LCFI6:
 184              		.cfi_remember_state
 185              		.cfi_def_cfa_offset 4
 186              		@ sp needed
 187 0038 5DF804FB 		ldr	pc, [sp], #4
 188              	.L13:
 189              	.LCFI7:
 190              		.cfi_restore_state
  83:Core/Src/tim.c ****   }
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 6


 191              		.loc 1 83 5 is_stmt 1 view .LVU51
 192 003c FFF7FEFF 		bl	Error_Handler
 193              	.LVL6:
 194 0040 F1E7     		b	.L10
 195              	.L14:
  89:Core/Src/tim.c ****   }
 196              		.loc 1 89 5 view .LVU52
 197 0042 FFF7FEFF 		bl	Error_Handler
 198              	.LVL7:
 199              		.loc 1 95 1 is_stmt 0 view .LVU53
 200 0046 F6E7     		b	.L9
 201              	.L16:
 202              		.align	2
 203              	.L15:
 204 0048 00000000 		.word	.LANCHOR1
 205 004c 00140040 		.word	1073746944
 206              		.cfi_endproc
 207              	.LFE66:
 209              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_TIM_Base_MspInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 215              		.fpu softvfp
 217              	HAL_TIM_Base_MspInit:
 218              	.LVL8:
 219              	.LFB67:
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  98:Core/Src/tim.c **** {
 220              		.loc 1 98 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 8
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 98 1 is_stmt 0 view .LVU55
 225 0000 00B5     		push	{lr}
 226              	.LCFI8:
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 14, -4
 229 0002 83B0     		sub	sp, sp, #12
 230              	.LCFI9:
 231              		.cfi_def_cfa_offset 16
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 232              		.loc 1 100 3 is_stmt 1 view .LVU56
 233              		.loc 1 100 20 is_stmt 0 view .LVU57
 234 0004 0368     		ldr	r3, [r0]
 235              		.loc 1 100 5 view .LVU58
 236 0006 174A     		ldr	r2, .L23
 237 0008 9342     		cmp	r3, r2
 238 000a 05D0     		beq	.L21
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 105:Core/Src/tim.c ****     /* TIM6 clock enable */
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 7


 106:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 109:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 5, 0);
 110:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 239              		.loc 1 115 8 is_stmt 1 view .LVU59
 240              		.loc 1 115 10 is_stmt 0 view .LVU60
 241 000c 164A     		ldr	r2, .L23+4
 242 000e 9342     		cmp	r3, r2
 243 0010 15D0     		beq	.L22
 244              	.LVL9:
 245              	.L17:
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 120:Core/Src/tim.c ****     /* TIM7 clock enable */
 121:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 124:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 125:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c **** }
 246              		.loc 1 130 1 view .LVU61
 247 0012 03B0     		add	sp, sp, #12
 248              	.LCFI10:
 249              		.cfi_remember_state
 250              		.cfi_def_cfa_offset 4
 251              		@ sp needed
 252 0014 5DF804FB 		ldr	pc, [sp], #4
 253              	.LVL10:
 254              	.L21:
 255              	.LCFI11:
 256              		.cfi_restore_state
 106:Core/Src/tim.c **** 
 257              		.loc 1 106 5 is_stmt 1 view .LVU62
 258              	.LBB2:
 106:Core/Src/tim.c **** 
 259              		.loc 1 106 5 view .LVU63
 106:Core/Src/tim.c **** 
 260              		.loc 1 106 5 view .LVU64
 261 0018 144B     		ldr	r3, .L23+8
 262 001a DA69     		ldr	r2, [r3, #28]
 263 001c 42F01002 		orr	r2, r2, #16
 264 0020 DA61     		str	r2, [r3, #28]
 106:Core/Src/tim.c **** 
 265              		.loc 1 106 5 view .LVU65
 266 0022 DB69     		ldr	r3, [r3, #28]
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 8


 267 0024 03F01003 		and	r3, r3, #16
 268 0028 0093     		str	r3, [sp]
 106:Core/Src/tim.c **** 
 269              		.loc 1 106 5 view .LVU66
 270 002a 009B     		ldr	r3, [sp]
 271              	.LBE2:
 106:Core/Src/tim.c **** 
 272              		.loc 1 106 5 view .LVU67
 109:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 273              		.loc 1 109 5 view .LVU68
 274 002c 0022     		movs	r2, #0
 275 002e 0521     		movs	r1, #5
 276 0030 3620     		movs	r0, #54
 277              	.LVL11:
 109:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 278              		.loc 1 109 5 is_stmt 0 view .LVU69
 279 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 280              	.LVL12:
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 281              		.loc 1 110 5 is_stmt 1 view .LVU70
 282 0036 3620     		movs	r0, #54
 283 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 284              	.LVL13:
 285 003c E9E7     		b	.L17
 286              	.LVL14:
 287              	.L22:
 121:Core/Src/tim.c **** 
 288              		.loc 1 121 5 view .LVU71
 289              	.LBB3:
 121:Core/Src/tim.c **** 
 290              		.loc 1 121 5 view .LVU72
 121:Core/Src/tim.c **** 
 291              		.loc 1 121 5 view .LVU73
 292 003e 0B4B     		ldr	r3, .L23+8
 293 0040 DA69     		ldr	r2, [r3, #28]
 294 0042 42F02002 		orr	r2, r2, #32
 295 0046 DA61     		str	r2, [r3, #28]
 121:Core/Src/tim.c **** 
 296              		.loc 1 121 5 view .LVU74
 297 0048 DB69     		ldr	r3, [r3, #28]
 298 004a 03F02003 		and	r3, r3, #32
 299 004e 0193     		str	r3, [sp, #4]
 121:Core/Src/tim.c **** 
 300              		.loc 1 121 5 view .LVU75
 301 0050 019B     		ldr	r3, [sp, #4]
 302              	.LBE3:
 121:Core/Src/tim.c **** 
 303              		.loc 1 121 5 view .LVU76
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 304              		.loc 1 124 5 view .LVU77
 305 0052 0022     		movs	r2, #0
 306 0054 0521     		movs	r1, #5
 307 0056 3720     		movs	r0, #55
 308              	.LVL15:
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 309              		.loc 1 124 5 is_stmt 0 view .LVU78
 310 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 9


 311              	.LVL16:
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 312              		.loc 1 125 5 is_stmt 1 view .LVU79
 313 005c 3720     		movs	r0, #55
 314 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 315              	.LVL17:
 316              		.loc 1 130 1 is_stmt 0 view .LVU80
 317 0062 D6E7     		b	.L17
 318              	.L24:
 319              		.align	2
 320              	.L23:
 321 0064 00100040 		.word	1073745920
 322 0068 00140040 		.word	1073746944
 323 006c 00100240 		.word	1073876992
 324              		.cfi_endproc
 325              	.LFE67:
 327              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_TIM_Base_MspDeInit
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu softvfp
 335              	HAL_TIM_Base_MspDeInit:
 336              	.LVL18:
 337              	.LFB68:
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 133:Core/Src/tim.c **** {
 338              		.loc 1 133 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		.loc 1 133 1 is_stmt 0 view .LVU82
 343 0000 08B5     		push	{r3, lr}
 344              	.LCFI12:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 3, -8
 347              		.cfi_offset 14, -4
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 348              		.loc 1 135 3 is_stmt 1 view .LVU83
 349              		.loc 1 135 20 is_stmt 0 view .LVU84
 350 0002 0368     		ldr	r3, [r0]
 351              		.loc 1 135 5 view .LVU85
 352 0004 0D4A     		ldr	r2, .L31
 353 0006 9342     		cmp	r3, r2
 354 0008 03D0     		beq	.L29
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 140:Core/Src/tim.c ****     /* Peripheral clock disable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 144:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 10


 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 148:Core/Src/tim.c ****   }
 149:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 355              		.loc 1 149 8 is_stmt 1 view .LVU86
 356              		.loc 1 149 10 is_stmt 0 view .LVU87
 357 000a 0D4A     		ldr	r2, .L31+4
 358 000c 9342     		cmp	r3, r2
 359 000e 0AD0     		beq	.L30
 360              	.LVL19:
 361              	.L25:
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 154:Core/Src/tim.c ****     /* Peripheral clock disable */
 155:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 158:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c **** }
 362              		.loc 1 163 1 view .LVU88
 363 0010 08BD     		pop	{r3, pc}
 364              	.LVL20:
 365              	.L29:
 141:Core/Src/tim.c **** 
 366              		.loc 1 141 5 is_stmt 1 view .LVU89
 367 0012 02F50032 		add	r2, r2, #131072
 368 0016 D369     		ldr	r3, [r2, #28]
 369 0018 23F01003 		bic	r3, r3, #16
 370 001c D361     		str	r3, [r2, #28]
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 371              		.loc 1 144 5 view .LVU90
 372 001e 3620     		movs	r0, #54
 373              	.LVL21:
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 374              		.loc 1 144 5 is_stmt 0 view .LVU91
 375 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 376              	.LVL22:
 377 0024 F4E7     		b	.L25
 378              	.LVL23:
 379              	.L30:
 155:Core/Src/tim.c **** 
 380              		.loc 1 155 5 is_stmt 1 view .LVU92
 381 0026 02F5FE32 		add	r2, r2, #130048
 382 002a D369     		ldr	r3, [r2, #28]
 383 002c 23F02003 		bic	r3, r3, #32
 384 0030 D361     		str	r3, [r2, #28]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 385              		.loc 1 158 5 view .LVU93
 386 0032 3720     		movs	r0, #55
 387              	.LVL24:
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 11


 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 388              		.loc 1 158 5 is_stmt 0 view .LVU94
 389 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 390              	.LVL25:
 391              		.loc 1 163 1 view .LVU95
 392 0038 EAE7     		b	.L25
 393              	.L32:
 394 003a 00BF     		.align	2
 395              	.L31:
 396 003c 00100040 		.word	1073745920
 397 0040 00140040 		.word	1073746944
 398              		.cfi_endproc
 399              	.LFE68:
 401              		.global	htim7
 402              		.global	htim6
 403              		.section	.bss.htim6,"aw",%nobits
 404              		.align	2
 405              		.set	.LANCHOR0,. + 0
 408              	htim6:
 409 0000 00000000 		.space	72
 409      00000000 
 409      00000000 
 409      00000000 
 409      00000000 
 410              		.section	.bss.htim7,"aw",%nobits
 411              		.align	2
 412              		.set	.LANCHOR1,. + 0
 415              	htim7:
 416 0000 00000000 		.space	72
 416      00000000 
 416      00000000 
 416      00000000 
 416      00000000 
 417              		.text
 418              	.Letext0:
 419              		.file 2 "d:\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\machine\\_default_type
 420              		.file 3 "d:\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 421              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 422              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 423              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 424              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 425              		.file 8 "Core/Inc/tim.h"
 426              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 427              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 428              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:16     .text.MX_TIM6_Init:00000000 $t
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:24     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:108    .text.MX_TIM6_Init:00000048 $d
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:114    .text.MX_TIM7_Init:00000000 $t
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:121    .text.MX_TIM7_Init:00000000 MX_TIM7_Init
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:204    .text.MX_TIM7_Init:00000048 $d
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:210    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:217    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:321    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:328    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:335    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:396    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:415    .bss.htim7:00000000 htim7
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:408    .bss.htim6:00000000 htim6
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:404    .bss.htim6:00000000 $d
C:\Users\Vento\AppData\Local\Temp\cctu5yHv.s:411    .bss.htim7:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
