$date
  Fri Nov 10 19:37:29 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! rst $end
$var reg 2 " adsel_ctrl[1:0] $end
$var reg 4 # aluctrl[3:0] $end
$var reg 5 $ shamt[4:0] $end
$var reg 32 % in1[31:0] $end
$var reg 32 & in2[31:0] $end
$var reg 32 ' aluout[31:0] $end
$scope module dut $end
$upscope $end
$enddefinitions $end
#0
0!
bUU "
b0000 #
b00010 $
b00000000000000000000000000000100 %
b00000000000000000000000000000110 &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
#20000000
#220000000
1!
#420000000
b00000000000000000000000000001000 %
#620000000
b0001 #
#820000000
b0010 #
b00000000000000000000000000001100 %
b00000000000000000000000000001010 &
#1020000000
b0011 #
#1220000000
b0100 #
#1420000000
b0101 #
#1620000000
b1000 #
b11000000000000000000000000001101 %
b00000000000000000000000000000110 &
#1820000000
b1001 #
#2020000000
b1010 #
b00000000000000000000000000001100 &
#2220000000
b1100 #
b00000000000000000000000000000101 %
b00000000000000000000000000000010 &
#2420000000
b00000000000000000000000000000101 &
#2620000000
b00000000000000000000000000001010 &
#2820000000
b1101 #
b00000000000000000000000000000101 &
#3020000000
b00000000000000000000000000001010 &
#3220000000
b0011 #
b00000000000000000000000000001000 %
b00000000000000000000000000000100 &
#3420000000
