// Seed: 4191222279
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    output tri1 id_10,
    output tri id_11,
    output wand id_12,
    input supply1 id_13,
    input wand id_14,
    input wire id_15,
    input wand id_16,
    output tri id_17
);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    output logic id_3,
    input  logic id_4
);
  always begin
    id_3 <= id_4;
  end
  module_0(
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2
  );
endmodule
