# Reading D:/software/Quarteus II/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do counter_ipcore_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying D:\software\Quarteus II\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\software\Quarteus II\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {counter_ipcore_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_ipcore
# 
# Top level modules:
# 	counter_ipcore
# 
# vlog -vlog01compat -work work +incdir+F:/fpga/c04_counter_ipcore/prj/../testbench {F:/fpga/c04_counter_ipcore/prj/../testbench/counter_ipcore_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counter_ipcore_tb
# 
# Top level modules:
# 	counter_ipcore_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  counter_ipcore_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps counter_ipcore_tb 
# Loading work.counter_ipcore_tb
# Loading work.counter_ipcore
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from counter_ipcore_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from counter_ipcore_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /counter_ipcore_tb File: F:/fpga/c04_counter_ipcore/prj/../testbench/counter_ipcore_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module counter_ipcore_tb at F:/fpga/c04_counter_ipcore/prj/../testbench/counter_ipcore_tb.v line 31
# Simulation Breakpoint: Break in Module counter_ipcore_tb at F:/fpga/c04_counter_ipcore/prj/../testbench/counter_ipcore_tb.v line 31
# MACRO ./counter_ipcore_run_msim_gate_verilog.do PAUSED at line 17
