

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri Apr 28 00:35:22 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F458
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackBANK1,global,class=BANK1,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F458 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _TMR1	set	4046
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   003F7E                     __pcinit:
    55                           	callstack 0
    56   003F7E                     start_initialization:
    57                           	callstack 0
    58   003F7E                     __initialization:
    59                           	callstack 0
    60   003F7E                     end_of_initialization:
    61                           	callstack 0
    62   003F7E                     __end_of__initialization:
    63                           	callstack 0
    64   003F7E  0100               	movlb	0
    65   003F80  EFC2  F01F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackBANK1
    68   000100                     __pcstackBANK1:
    69                           	callstack 0
    70   000100                     main@val:
    71                           	callstack 0
    72                           
    73                           ; 200 bytes @ 0x0
    74   000100                     	ds	200
    75   0001C8                     main@sum:
    76                           	callstack 0
    77                           
    78                           ; 2 bytes @ 0xC8
    79   0001C8                     	ds	2
    80   0001CA                     main@i:
    81                           	callstack 0
    82                           
    83                           ; 2 bytes @ 0xCA
    84   0001CA                     	ds	2
    85                           
    86                           	psect	cstackCOMRAM
    87   000000                     __pcstackCOMRAM:
    88                           	callstack 0
    89   000000                     
    90                           ; 1 bytes @ 0x0
    91 ;;
    92 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    93 ;;
    94 ;; *************** function _main *****************
    95 ;; Defined at:
    96 ;;		line 6 in file "ass2.c"
    97 ;; Parameters:    Size  Location     Type
    98 ;;		None
    99 ;; Auto vars:     Size  Location     Type
   100 ;;  i               2  202[BANK1 ] int 
   101 ;;  val           200    0[BANK1 ] int [100]
   102 ;;  sum             2  200[BANK1 ] int 
   103 ;; Return value:  Size  Location     Type
   104 ;;                  1    wreg      void 
   105 ;; Registers used:
   106 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   107 ;; Tracked objects:
   108 ;;		On entry : 0/0
   109 ;;		On exit  : 0/0
   110 ;;		Unchanged: 0/0
   111 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   112 ;;      Params:         0       0       0       0       0       0       0
   113 ;;      Locals:         0       0     204       0       0       0       0
   114 ;;      Temps:          0       0       0       0       0       0       0
   115 ;;      Totals:         0       0     204       0       0       0       0
   116 ;;Total ram usage:      204 bytes
   117 ;; This function calls:
   118 ;;		Nothing
   119 ;; This function is called by:
   120 ;;		Startup code after reset
   121 ;; This function uses a non-reentrant model
   122 ;;
   123                           
   124                           	psect	text0
   125   003F84                     __ptext0:
   126                           	callstack 0
   127   003F84                     _main:
   128                           	callstack 31
   129   003F84  FFFF               	dw	65535	; assembler added errata NOP
   130                           
   131                           ;ass2.c: 7:     int sum=0;
   132   003F86  0E00               	movlw	0
   133   003F88  0101               	movlb	1	; () banked
   134   003F8A  6FC9               	movwf	(main@sum+1)& (0+255),b
   135   003F8C  0E00               	movlw	0
   136   003F8E  6FC8               	movwf	main@sum& (0+255),b
   137                           
   138                           ;ass2.c: 8:     int val[100];;ass2.c: 9:     for(int i=0;i<100;i++){
   139   003F90  0E00               	movlw	0
   140   003F92  6FCB               	movwf	(main@i+1)& (0+255),b
   141   003F94  0E00               	movlw	0
   142   003F96  6FCA               	movwf	main@i& (0+255),b
   143   003F98                     l703:
   144   003F98  FFFF               	dw	65535	; assembler added errata NOP
   145                           
   146                           ; BSR set to: 1
   147                           ;ass2.c: 10:         val[i]=3;
   148   003F9A  90D8               	bcf	status,0,c
   149   003F9C  35CA               	rlcf	main@i& (0+255),w,b
   150   003F9E  6ED9               	movwf	fsr2l,c
   151   003FA0  35CB               	rlcf	(main@i+1)& (0+255),w,b
   152   003FA2  6EDA               	movwf	fsr2h,c
   153   003FA4  0E00               	movlw	low main@val
   154   003FA6  26D9               	addwf	fsr2l,f,c
   155   003FA8  0E01               	movlw	high main@val
   156   003FAA  22DA               	addwfc	fsr2h,f,c
   157   003FAC  0E03               	movlw	3
   158   003FAE  6EDE               	movwf	postinc2,c
   159   003FB0  0E00               	movlw	0
   160   003FB2  6EDD               	movwf	postdec2,c
   161                           
   162                           ;ass2.c: 11:         sum+=val[i];
   163   003FB4  90D8               	bcf	status,0,c
   164   003FB6  35CA               	rlcf	main@i& (0+255),w,b
   165   003FB8  6ED9               	movwf	fsr2l,c
   166   003FBA  35CB               	rlcf	(main@i+1)& (0+255),w,b
   167   003FBC  6EDA               	movwf	fsr2h,c
   168   003FBE  0E00               	movlw	low main@val
   169   003FC0  26D9               	addwf	fsr2l,f,c
   170   003FC2  0E01               	movlw	high main@val
   171   003FC4  22DA               	addwfc	fsr2h,f,c
   172   003FC6  50DE               	movf	postinc2,w,c
   173   003FC8  27C8               	addwf	main@sum& (0+255),f,b
   174   003FCA  50DD               	movf	postdec2,w,c
   175   003FCC  23C9               	addwfc	(main@sum+1)& (0+255),f,b
   176   003FCE                     
   177                           ; BSR set to: 1
   178                           ;ass2.c: 12:     }
   179   003FCE  4BCA               	infsnz	main@i& (0+255),f,b
   180   003FD0  2BCB               	incf	(main@i+1)& (0+255),f,b
   181   003FD2                     
   182                           ; BSR set to: 1
   183   003FD2  BFCB               	btfsc	(main@i+1)& (0+255),7,b
   184   003FD4  EFF5  F01F         	goto	u21
   185   003FD8  51CB               	movf	(main@i+1)& (0+255),w,b
   186   003FDA  E10A               	bnz	u20
   187   003FDC  0E64               	movlw	100
   188   003FDE  5DCA               	subwf	main@i& (0+255),w,b
   189   003FE0  A0D8               	btfss	status,0,c
   190   003FE2  EFF5  F01F         	goto	u21
   191   003FE6  EFF8  F01F         	goto	u20
   192   003FEA                     u21:
   193   003FEA  FFFF               	dw	65535	; assembler added errata NOP
   194   003FEC  EFCC  F01F         	goto	l703
   195   003FF0                     u20:
   196   003FF0  FFFF               	dw	65535	; assembler added errata NOP
   197   003FF2                     
   198                           ; BSR set to: 1
   199                           ;ass2.c: 13:     TMR1=sum;
   200   003FF2  C1C8  FFCE         	movff	main@sum,4046	;volatile
   201   003FF6  C1C9  FFCF         	movff	main@sum+1,4047	;volatile
   202   003FFA                     
   203                           ; BSR set to: 1
   204   003FFA  EF01  F000         	goto	start
   205   003FFE                     __end_of_main:
   206                           	callstack 0
   207   003FFE  FFFF               	dw	65535	; assembler added errata NOP
   208                           
   209                           	psect	rparam
   210   000000                     
   211                           	psect	idloc
   212                           
   213                           ;Config register IDLOC0 @ 0x200000
   214                           ;	unspecified, using default values
   215   200000                     	org	2097152
   216   200000  FF                 	db	255
   217                           
   218                           ;Config register IDLOC1 @ 0x200001
   219                           ;	unspecified, using default values
   220   200001                     	org	2097153
   221   200001  FF                 	db	255
   222                           
   223                           ;Config register IDLOC2 @ 0x200002
   224                           ;	unspecified, using default values
   225   200002                     	org	2097154
   226   200002  FF                 	db	255
   227                           
   228                           ;Config register IDLOC3 @ 0x200003
   229                           ;	unspecified, using default values
   230   200003                     	org	2097155
   231   200003  FF                 	db	255
   232                           
   233                           ;Config register IDLOC4 @ 0x200004
   234                           ;	unspecified, using default values
   235   200004                     	org	2097156
   236   200004  FF                 	db	255
   237                           
   238                           ;Config register IDLOC5 @ 0x200005
   239                           ;	unspecified, using default values
   240   200005                     	org	2097157
   241   200005  FF                 	db	255
   242                           
   243                           ;Config register IDLOC6 @ 0x200006
   244                           ;	unspecified, using default values
   245   200006                     	org	2097158
   246   200006  FF                 	db	255
   247                           
   248                           ;Config register IDLOC7 @ 0x200007
   249                           ;	unspecified, using default values
   250   200007                     	org	2097159
   251   200007  FF                 	db	255
   252                           
   253                           	psect	config
   254                           
   255                           ; Padding undefined space
   256   300000                     	org	3145728
   257   300000  FF                 	db	255
   258                           
   259                           ;Config register CONFIG1H @ 0x300001
   260                           ;	unspecified, using default values
   261                           ;	Oscillator Selection bits
   262                           ;	OSC = 0x7, unprogrammed default
   263                           ;	Oscillator System Clock Switch Enable bit
   264                           ;	OSCS = 0x1, unprogrammed default
   265   300001                     	org	3145729
   266   300001  27                 	db	39
   267                           
   268                           ;Config register CONFIG2L @ 0x300002
   269                           ;	unspecified, using default values
   270                           ;	Power-up Timer Enable bit
   271                           ;	PWRT = 0x1, unprogrammed default
   272                           ;	Brown-out Reset Enable bit
   273                           ;	BOR = 0x1, unprogrammed default
   274                           ;	Brown-out Reset Voltage bits
   275                           ;	BORV = 0x3, unprogrammed default
   276   300002                     	org	3145730
   277   300002  0F                 	db	15
   278                           
   279                           ;Config register CONFIG2H @ 0x300003
   280                           ;	unspecified, using default values
   281                           ;	Watchdog Timer Enable bit
   282                           ;	WDT = 0x1, unprogrammed default
   283                           ;	Watchdog Timer Postscale Select bits
   284                           ;	WDTPS = 0x7, unprogrammed default
   285   300003                     	org	3145731
   286   300003  0F                 	db	15
   287                           
   288                           ;Config register CONFIG4L @ 0x300006
   289                           ;	unspecified, using default values
   290                           ;	Stack Full/Underflow Reset Enable bit
   291                           ;	STVR = 0x1, unprogrammed default
   292                           ;	Low-Voltage ICSP Enable bit
   293                           ;	LVP = 0x1, unprogrammed default
   294                           ;	Background Debugger Enable bit
   295                           ;	DEBUG = 0x1, unprogrammed default
   296   300006                     	org	3145734
   297   300006  85                 	db	133
   298                           
   299                           ; Padding undefined space
   300   300007                     	org	3145735
   301   300007  FF                 	db	255
   302                           
   303                           ;Config register CONFIG5L @ 0x300008
   304                           ;	unspecified, using default values
   305                           ;	Code Protection bit
   306                           ;	CP0 = 0x1, unprogrammed default
   307                           ;	Code Protection bit
   308                           ;	CP1 = 0x1, unprogrammed default
   309                           ;	Code Protection bit
   310                           ;	CP2 = 0x1, unprogrammed default
   311                           ;	Code Protection bit
   312                           ;	CP3 = 0x1, unprogrammed default
   313   300008                     	org	3145736
   314   300008  0F                 	db	15
   315                           
   316                           ;Config register CONFIG5H @ 0x300009
   317                           ;	unspecified, using default values
   318                           ;	Boot Block Code Protection bit
   319                           ;	CPB = 0x1, unprogrammed default
   320                           ;	Data EEPROM Code Protection bit
   321                           ;	CPD = 0x1, unprogrammed default
   322   300009                     	org	3145737
   323   300009  C0                 	db	192
   324                           
   325                           ;Config register CONFIG6L @ 0x30000A
   326                           ;	unspecified, using default values
   327                           ;	Write Protection bit
   328                           ;	WRT0 = 0x1, unprogrammed default
   329                           ;	Write Protection bit
   330                           ;	WRT1 = 0x1, unprogrammed default
   331                           ;	Write Protection bit
   332                           ;	WRT2 = 0x1, unprogrammed default
   333                           ;	Write Protection bit
   334                           ;	WRT3 = 0x1, unprogrammed default
   335   30000A                     	org	3145738
   336   30000A  0F                 	db	15
   337                           
   338                           ;Config register CONFIG6H @ 0x30000B
   339                           ;	unspecified, using default values
   340                           ;	Configuration Register Write Protection bit
   341                           ;	WRTC = 0x1, unprogrammed default
   342                           ;	Boot Block Write Protection bit
   343                           ;	WRTB = 0x1, unprogrammed default
   344                           ;	Data EEPROM Write Protection bit
   345                           ;	WRTD = 0x1, unprogrammed default
   346   30000B                     	org	3145739
   347   30000B  E0                 	db	224
   348                           
   349                           ;Config register CONFIG7L @ 0x30000C
   350                           ;	unspecified, using default values
   351                           ;	Table Read Protection bit
   352                           ;	EBTR0 = 0x1, unprogrammed default
   353                           ;	Table Read Protection bit
   354                           ;	EBTR1 = 0x1, unprogrammed default
   355                           ;	Table Read Protection bit
   356                           ;	EBTR2 = 0x1, unprogrammed default
   357                           ;	Table Read Protection bit
   358                           ;	EBTR3 = 0x1, unprogrammed default
   359   30000C                     	org	3145740
   360   30000C  0F                 	db	15
   361                           
   362                           ;Config register CONFIG7H @ 0x30000D
   363                           ;	unspecified, using default values
   364                           ;	Boot Block Table Read Protection bit
   365                           ;	EBTRB = 0x1, unprogrammed default
   366   30000D                     	org	3145741
   367   30000D  40                 	db	64
   368                           tosu	equ	0xFFF
   369                           tosh	equ	0xFFE
   370                           tosl	equ	0xFFD
   371                           stkptr	equ	0xFFC
   372                           pclatu	equ	0xFFB
   373                           pclath	equ	0xFFA
   374                           pcl	equ	0xFF9
   375                           tblptru	equ	0xFF8
   376                           tblptrh	equ	0xFF7
   377                           tblptrl	equ	0xFF6
   378                           tablat	equ	0xFF5
   379                           prodh	equ	0xFF4
   380                           prodl	equ	0xFF3
   381                           indf0	equ	0xFEF
   382                           postinc0	equ	0xFEE
   383                           postdec0	equ	0xFED
   384                           preinc0	equ	0xFEC
   385                           plusw0	equ	0xFEB
   386                           fsr0h	equ	0xFEA
   387                           fsr0l	equ	0xFE9
   388                           wreg	equ	0xFE8
   389                           indf1	equ	0xFE7
   390                           postinc1	equ	0xFE6
   391                           postdec1	equ	0xFE5
   392                           preinc1	equ	0xFE4
   393                           plusw1	equ	0xFE3
   394                           fsr1h	equ	0xFE2
   395                           fsr1l	equ	0xFE1
   396                           bsr	equ	0xFE0
   397                           indf2	equ	0xFDF
   398                           postinc2	equ	0xFDE
   399                           postdec2	equ	0xFDD
   400                           preinc2	equ	0xFDC
   401                           plusw2	equ	0xFDB
   402                           fsr2h	equ	0xFDA
   403                           fsr2l	equ	0xFD9
   404                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256    204     204
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                               204   204      0     161
                                              0 BANK1    204   204      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100     CC      CC       7       79.7%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh          30      0       0      16        0.0%
BITBIGSFRl          CE      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BIGRAM             5FF      0       0      19        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri Apr 28 00:35:22 2023

                                                      l8 3FF2  
                                                      l9 3FFA  
                                                     u20 3FF0  
                                                     u21 3FEA  
                                                    l703 3F98  
                                                    l705 3FCE  
                                                    l707 3FD2  
                                                    l697 3F84  
                                                   _TMR1 0FCE  
                                                   _main 3F84  
                                                   fsr2h 0FDA  
                                                   fsr2l 0FD9  
                                                   start 0002  
                                           ___param_bank 0000  
                                                  ?_main 0000  
                                                  main@i 01CA  
                                                  status 0FD8  
                                        __initialization 3F7E  
                                           __end_of_main 3FFE  
                                                 ??_main 0000  
                                          __activetblptr 0000  
                                                 isa$std 0001  
                                             __accesstop 0060  
                                __end_of__initialization 3F7E  
                                          ___rparam_used 0001  
                                         __pcstackCOMRAM 0000  
                                                __Hparam 0000  
                                                __Lparam 0000  
                                                __pcinit 3F7E  
                                                __ramtop 0600  
                                                __ptext0 3F84  
                                                main@val 0100  
                                                main@sum 01C8  
                                   end_of_initialization 3F7E  
                                                postdec2 0FDD  
                                                postinc2 0FDE  
                                    start_initialization 3F7E  
                                          __pcstackBANK1 0100  
                                               __Hrparam 0000  
                                               __Lrparam 0000  
                                               isa$xinst 0000  
