@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|Initial value is not supported on state machine M_this_state_q
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":116:2:116:7|Initial value is not supported on state machine M_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":20:17:20:24|Input port bits 31 to 22 of oam_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":20:17:20:24|Input port bits 7 to 0 of oam_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Pruning register bits 11 to 10 of M_hcounter_q[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

