Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Aug  9 16:05:58 2024
| Host         : DESKTOP-RDVR7FP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.462       -7.532                     32                 3409        0.067        0.000                      0                 3395        3.020        0.000                       0                  1590  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk            -0.462       -7.532                     32                  244        0.239        0.000                      0                  230        3.500        0.000                       0                   115  
clk_fpga_0          0.040        0.000                      0                 3165        0.067        0.000                      0                 3165        3.020        0.000                       0                  1475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           32  Failing Endpoints,  Worst Slack       -0.462ns,  Total Violation       -7.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 4.121ns (51.256%)  route 3.919ns (48.744%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 12.485 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          1.016    12.941    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X41Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.573    12.485    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]/C
                         clock pessimism              0.364    12.849    
                         clock uncertainty           -0.035    12.814    
    SLICE_X41Y38         FDRE (Setup_fdre_C_R)       -0.335    12.479    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 4.121ns (52.126%)  route 3.785ns (47.874%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.882    12.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X40Y37         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X40Y37         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X40Y37         FDSE (Setup_fdse_C_S)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 4.121ns (52.126%)  route 3.785ns (47.874%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.882    12.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X40Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X40Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 4.121ns (52.126%)  route 3.785ns (47.874%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.882    12.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X40Y37         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X40Y37         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X40Y37         FDSE (Setup_fdse_C_S)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 4.121ns (52.126%)  route 3.785ns (47.874%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.882    12.807    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X40Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X40Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 4.121ns (52.154%)  route 3.781ns (47.846%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.877    12.803    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X41Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X41Y37         FDRE (Setup_fdre_C_R)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 4.121ns (52.154%)  route 3.781ns (47.846%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.877    12.803    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X41Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X41Y37         FDRE (Setup_fdre_C_R)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 4.121ns (52.154%)  route 3.781ns (47.846%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.877    12.803    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X41Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[7]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X41Y37         FDRE (Setup_fdre_C_R)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 4.121ns (52.154%)  route 3.781ns (47.846%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.877    12.803    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X41Y37         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.572    12.484    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y37         FDSE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]/C
                         clock pessimism              0.364    12.848    
                         clock uncertainty           -0.035    12.813    
    SLICE_X41Y37         FDSE (Setup_fdse_C_S)       -0.335    12.478    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 4.121ns (53.399%)  route 3.596ns (46.601%))
  Logic Levels:           15  (CARRY4=11 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 12.485 - 8.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.740     4.901    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     5.357 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/Q
                         net (fo=3, routed)           0.302     5.659    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[1]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.296 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.296    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_8_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.611 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]_i_15/O[3]
                         net (fo=1, routed)           0.784     7.395    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_next[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.307     7.702 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7/O
                         net (fo=1, routed)           0.433     8.135    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_7_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_comp/O
                         net (fo=3, routed)           0.615     8.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_4_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124     8.997 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11/O
                         net (fo=1, routed)           0.000     8.997    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_11_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.529 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.529    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_10_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.643    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.757    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_10_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__0_i_9_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.985    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_10_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.099    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__1_i_9_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.213    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_10_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.770    11.223    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_next[30]
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.302    11.525 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    11.525    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_i_5_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.926 r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2/CO[3]
                         net (fo=33, routed)          0.693    12.619    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count0_carry__2_n_0
    SLICE_X42Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         1.573    12.485    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X42Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[12]/C
                         clock pessimism              0.364    12.849    
                         clock uncertainty           -0.035    12.814    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.426    12.388    system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.590     1.645    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.079     1.865    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[0]
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.989 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1_n_6
    SLICE_X41Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.859     2.005    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]/C
                         clock pessimism             -0.360     1.645    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.750    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.592     1.647    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y46         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]/Q
                         net (fo=4, routed)           0.118     1.906    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[31]
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.014 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.014    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]_i_1_n_4
    SLICE_X41Y46         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.861     2.007    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y46         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105     1.752    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.591     1.646    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]/Q
                         net (fo=4, routed)           0.123     1.910    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[11]
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.018 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]_i_1_n_4
    SLICE_X41Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.860     2.006    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]/C
                         clock pessimism             -0.360     1.646    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.751    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.591     1.646    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/Q
                         net (fo=4, routed)           0.123     1.910    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[15]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.018 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]_i_1_n_4
    SLICE_X41Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.860     2.006    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]/C
                         clock pessimism             -0.360     1.646    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.105     1.751    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.592     1.647    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/Q
                         net (fo=4, routed)           0.123     1.911    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[19]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.019 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]_i_1_n_4
    SLICE_X41Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.861     2.007    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.752    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.592     1.647    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/Q
                         net (fo=4, routed)           0.123     1.911    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[23]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.019 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]_i_1_n_4
    SLICE_X41Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.861     2.007    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.752    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.592     1.647    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]/Q
                         net (fo=4, routed)           0.123     1.911    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[27]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.019 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]_i_1_n_4
    SLICE_X41Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.861     2.007    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.752    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.590     1.645    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.123     1.909    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[3]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.017 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]_i_1_n_4
    SLICE_X41Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.859     2.005    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y39         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]/C
                         clock pessimism             -0.360     1.645    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.750    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.592     1.647    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y46         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]/Q
                         net (fo=4, routed)           0.117     1.906    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[28]
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.021 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.021    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[31]_i_1_n_7
    SLICE_X41Y46         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.861     2.007    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y46         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105     1.752    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.591     1.646    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]/Q
                         net (fo=4, routed)           0.122     1.909    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter[6]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.020 r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.020    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[7]_i_1_n_5
    SLICE_X41Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=114, routed)         0.860     2.006    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X41Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]/C
                         clock pessimism             -0.360     1.646    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.751    system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y31   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y31   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y31   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38   system_i/FrequencyCounter/frequency_counter_0/inst/pulse_count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45   system_i/FrequencyCounter/frequency_counter_0/inst/clock_counter_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 2.623ns (35.458%)  route 4.774ns (64.542%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=17, routed)          0.473     9.810    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     9.934 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.536    10.470    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.497    10.689    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X6Y50          FDRE (Setup_fdre_C_CE)      -0.169    10.511    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 2.623ns (35.470%)  route 4.772ns (64.530%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=17, routed)          0.473     9.810    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     9.934 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.533    10.468    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X7Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.507    10.699    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X7Y48          FDRE (Setup_fdre_C_CE)      -0.205    10.600    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 2.623ns (35.470%)  route 4.772ns (64.530%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=17, routed)          0.473     9.810    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     9.934 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.533    10.468    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X7Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.507    10.699    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X7Y48          FDRE (Setup_fdre_C_CE)      -0.205    10.600    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 2.623ns (35.470%)  route 4.772ns (64.530%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=17, routed)          0.473     9.810    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.124     9.934 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.533    10.468    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_13
    SLICE_X7Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.507    10.699    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X7Y48          FDRE (Setup_fdre_C_CE)      -0.205    10.600    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.623ns (35.958%)  route 4.672ns (64.042%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=17, routed)          0.526     9.864    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     9.988 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379    10.367    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    10.635    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.623ns (35.958%)  route 4.672ns (64.042%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=17, routed)          0.526     9.864    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     9.988 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379    10.367    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    10.635    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.623ns (35.958%)  route 4.672ns (64.042%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=17, routed)          0.526     9.864    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     9.988 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379    10.367    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    10.635    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.623ns (35.958%)  route 4.672ns (64.042%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.596     9.214    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.338 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_1/O
                         net (fo=17, routed)          0.526     9.864    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_2
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     9.988 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[19]_i_1/O
                         net (fo=4, routed)           0.379    10.367    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_14
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.506    10.698    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.169    10.635    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.623ns (36.747%)  route 4.515ns (63.253%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.362     8.979    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.124     9.103 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=17, routed)          0.592     9.695    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.124     9.819 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.392    10.211    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[1]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.169    10.556    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.623ns (36.747%)  route 4.515ns (63.253%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.674     6.200    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     6.324 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.324    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_3__0_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.874 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           0.675     7.549    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X6Y50          LUT5 (Prop_lut5_I0_O)        0.124     7.673 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12/O
                         net (fo=3, routed)           0.821     8.494    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.618 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6/O
                         net (fo=8, routed)           0.362     8.979    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_6_n_0
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.124     9.103 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=17, routed)          0.592     9.695    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I0_O)        0.124     9.819 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[3]_i_1/O
                         net (fo=4, routed)           0.392    10.211    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_16
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[2]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.169    10.556    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.565     0.906    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y40         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.056     1.102    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X12Y40         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.833     1.203    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y40         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.997%)  route 0.247ns (57.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.562     0.903    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.247     1.290    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.335 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.335    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.832     1.202    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X14Y48         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.092     1.265    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.228%)  route 0.164ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y49         FDSE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/Q
                         net (fo=23, routed)          0.164     1.213    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1476, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.136    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y45   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y45   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y45   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y48   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y48   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y45   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y46   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y43   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[1]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y41   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y42   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y40   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y43   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y39   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y38   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y38   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y38   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y38   system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK



