Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 06:21:20 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.577        0.000                      0                 1189        0.056        0.000                      0                 1189        4.500        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.577        0.000                      0                 1189        0.056        0.000                      0                 1189        4.500        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg1_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 2.154ns (23.206%)  route 7.128ns (76.794%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.118    12.593 r  whale/M_reg0_q[14]_i_9/O
                         net (fo=3, routed)           0.534    13.127    whale/M_reg0_q[14]_i_9_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.326    13.453 r  whale/M_reg0_q[14]_i_3/O
                         net (fo=1, routed)           0.162    13.614    whale/M_reg0_q[14]_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    13.738 r  whale/M_reg0_q[14]_i_1/O
                         net (fo=8, routed)           0.753    14.491    regfile/D[14]
    SLICE_X58Y98         FDRE                                         r  regfile/M_reg1_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X58Y98         FDRE                                         r  regfile/M_reg1_q_reg[14]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)       -0.081    15.069    regfile/M_reg1_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg2_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 2.154ns (23.181%)  route 7.138ns (76.819%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.118    12.593 r  whale/M_reg0_q[14]_i_9/O
                         net (fo=3, routed)           0.534    13.127    whale/M_reg0_q[14]_i_9_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.326    13.453 r  whale/M_reg0_q[14]_i_3/O
                         net (fo=1, routed)           0.162    13.614    whale/M_reg0_q[14]_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    13.738 r  whale/M_reg0_q[14]_i_1/O
                         net (fo=8, routed)           0.763    14.501    regfile/D[14]
    SLICE_X61Y97         FDRE                                         r  regfile/M_reg2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  regfile/M_reg2_q_reg[14]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X61Y97         FDRE (Setup_fdre_C_D)       -0.067    15.083    regfile/M_reg2_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg1_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.958ns (21.084%)  route 7.329ns (78.916%))
  Logic Levels:           11  (LUT5=8 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.599 r  whale/M_reg0_q[12]_i_5/O
                         net (fo=2, routed)           0.526    13.125    whale/M_reg0_q[12]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.124    13.249 r  whale/M_reg0_q[12]_i_2/O
                         net (fo=1, routed)           0.154    13.403    whale/M_reg0_q[12]_i_2_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.527 r  whale/M_reg0_q[12]_i_1/O
                         net (fo=8, routed)           0.969    14.496    regfile/D[12]
    SLICE_X58Y98         FDRE                                         r  regfile/M_reg1_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X58Y98         FDRE                                         r  regfile/M_reg1_q_reg[12]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)       -0.067    15.083    regfile/M_reg1_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg1_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.154ns (23.264%)  route 7.105ns (76.736%))
  Logic Levels:           11  (LUT4=1 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.118    12.593 r  whale/M_reg0_q[14]_i_9/O
                         net (fo=3, routed)           0.460    13.053    whale/M_reg0_q[14]_i_9_n_0
    SLICE_X58Y93         LUT4 (Prop_lut4_I3_O)        0.326    13.379 r  whale/M_reg0_q[13]_i_3/O
                         net (fo=1, routed)           0.298    13.677    whale/M_reg0_q[13]_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    13.801 r  whale/M_reg0_q[13]_i_1/O
                         net (fo=8, routed)           0.667    14.468    regfile/D[13]
    SLICE_X59Y96         FDRE                                         r  regfile/M_reg1_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  regfile/M_reg1_q_reg[13]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.081    15.068    regfile/M_reg1_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 2.154ns (23.258%)  route 7.107ns (76.742%))
  Logic Levels:           11  (LUT4=1 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.118    12.593 r  whale/M_reg0_q[14]_i_9/O
                         net (fo=3, routed)           0.460    13.053    whale/M_reg0_q[14]_i_9_n_0
    SLICE_X58Y93         LUT4 (Prop_lut4_I3_O)        0.326    13.379 r  whale/M_reg0_q[13]_i_3/O
                         net (fo=1, routed)           0.298    13.677    whale/M_reg0_q[13]_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    13.801 r  whale/M_reg0_q[13]_i_1/O
                         net (fo=8, routed)           0.669    14.470    regfile/D[13]
    SLICE_X60Y96         FDRE                                         r  regfile/M_reg0_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  regfile/M_reg0_q_reg[13]/C
                         clock pessimism              0.275    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)       -0.045    15.107    regfile/M_reg0_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg5_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 1.958ns (21.237%)  route 7.262ns (78.763%))
  Logic Levels:           11  (LUT5=8 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.599 r  whale/M_reg0_q[12]_i_5/O
                         net (fo=2, routed)           0.526    13.125    whale/M_reg0_q[12]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.124    13.249 r  whale/M_reg0_q[12]_i_2/O
                         net (fo=1, routed)           0.154    13.403    whale/M_reg0_q[12]_i_2_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.527 r  whale/M_reg0_q[12]_i_1/O
                         net (fo=8, routed)           0.902    14.429    regfile/D[12]
    SLICE_X59Y98         FDRE                                         r  regfile/M_reg5_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  regfile/M_reg5_q_reg[12]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)       -0.067    15.083    regfile/M_reg5_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.958ns (21.460%)  route 7.166ns (78.540%))
  Logic Levels:           11  (LUT5=8 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.599 r  whale/M_reg0_q[12]_i_5/O
                         net (fo=2, routed)           0.526    13.125    whale/M_reg0_q[12]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.124    13.249 r  whale/M_reg0_q[12]_i_2/O
                         net (fo=1, routed)           0.154    13.403    whale/M_reg0_q[12]_i_2_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.527 r  whale/M_reg0_q[12]_i_1/O
                         net (fo=8, routed)           0.806    14.333    regfile/D[12]
    SLICE_X57Y99         FDRE                                         r  regfile/M_reg0_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.444    14.848    regfile/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  regfile/M_reg0_q_reg[12]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y99         FDRE (Setup_fdre_C_D)       -0.081    14.990    regfile/M_reg0_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg5_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 2.154ns (23.384%)  route 7.058ns (76.616%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.118    12.593 r  whale/M_reg0_q[14]_i_9/O
                         net (fo=3, routed)           0.534    13.127    whale/M_reg0_q[14]_i_9_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I3_O)        0.326    13.453 r  whale/M_reg0_q[14]_i_3/O
                         net (fo=1, routed)           0.162    13.614    whale/M_reg0_q[14]_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    13.738 r  whale/M_reg0_q[14]_i_1/O
                         net (fo=8, routed)           0.682    14.421    regfile/D[14]
    SLICE_X59Y97         FDRE                                         r  regfile/M_reg5_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  regfile/M_reg5_q_reg[14]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y97         FDRE (Setup_fdre_C_D)       -0.067    15.083    regfile/M_reg5_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg3_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.154ns (23.424%)  route 7.042ns (76.576%))
  Logic Levels:           11  (LUT4=1 LUT5=7 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.118    12.593 r  whale/M_reg0_q[14]_i_9/O
                         net (fo=3, routed)           0.460    13.053    whale/M_reg0_q[14]_i_9_n_0
    SLICE_X58Y93         LUT4 (Prop_lut4_I3_O)        0.326    13.379 r  whale/M_reg0_q[13]_i_3/O
                         net (fo=1, routed)           0.298    13.677    whale/M_reg0_q[13]_i_3_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    13.801 r  whale/M_reg0_q[13]_i_1/O
                         net (fo=8, routed)           0.604    14.405    regfile/D[13]
    SLICE_X61Y95         FDRE                                         r  regfile/M_reg3_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X61Y95         FDRE                                         r  regfile/M_reg3_q_reg[13]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X61Y95         FDRE (Setup_fdre_C_D)       -0.081    15.068    regfile/M_reg3_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 1.958ns (21.294%)  route 7.237ns (78.706%))
  Logic Levels:           11  (LUT5=7 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.419     5.628 r  whale/M_state_q_reg[4]/Q
                         net (fo=74, routed)          0.865     6.493    whale/M_state_q[4]
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.299     6.792 r  whale/M_state_q[3]_i_32/O
                         net (fo=32, routed)          0.671     7.463    regfile/M_reg0_q[0]_i_9
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.587 r  regfile/M_reg0_q[15]_i_31/O
                         net (fo=2, routed)           0.483     8.071    whale/M_reg0_q[0]_i_11_1
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.195 r  whale/M_reg0_q[15]_i_17/O
                         net (fo=36, routed)          0.699     8.894    whale/M_reg0_q[15]_i_17_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.018 r  whale/M_reg0_q[3]_i_10/O
                         net (fo=4, routed)           0.751     9.768    whale/M_reg0_q[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.892 f  whale/M_reg0_q[15]_i_38/O
                         net (fo=1, routed)           0.440    10.333    whale/M_reg0_q[15]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.457 r  whale/M_reg0_q[15]_i_36/O
                         net (fo=2, routed)           0.620    11.077    whale/M_reg0_q[15]_i_36_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.201 r  whale/M_reg0_q[14]_i_19/O
                         net (fo=1, routed)           0.641    11.842    whale/M_reg0_q[14]_i_19_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  whale/M_reg0_q[14]_i_13/O
                         net (fo=2, routed)           0.508    12.475    whale/M_reg0_q[14]_i_13_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    12.599 f  whale/M_reg0_q[12]_i_5/O
                         net (fo=2, routed)           0.822    13.421    whale/M_reg0_q[12]_i_5_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.545 f  whale/M_reg0_q[0]_i_3/O
                         net (fo=1, routed)           0.162    13.707    whale/M_reg0_q[0]_i_3_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I3_O)        0.124    13.831 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=8, routed)           0.573    14.404    regfile/D[0]
    SLICE_X59Y95         FDRE                                         r  regfile/M_reg0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  regfile/M_reg0_q_reg[0]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)       -0.081    15.068    regfile/M_reg0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  0.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  reset_button/M_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.049    reset_button/M_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[8]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.062 r  reset_button/M_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.062    reset_button/M_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[10]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.085 r  reset_button/M_ctr_q_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.085    reset_button/M_ctr_q_reg[8]_i_1__3_n_6
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[9]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.087 r  reset_button/M_ctr_q_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.087    reset_button/M_ctr_q_reg[8]_i_1__3_n_4
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[11]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.075%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  reset_button/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    reset_button/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.089 r  reset_button/M_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.089    reset_button/M_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[12]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  reset_button/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    reset_button/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.102 r  reset_button/M_ctr_q_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.102    reset_button/M_ctr_q_reg[12]_i_1__3_n_5
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[14]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y92         FDSE                                         r  rng_sequence/rnd_gen/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  rng_sequence/rnd_gen/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.065     1.715    rng_sequence/rnd_gen/M_x_q[30]
    SLICE_X56Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.760 r  rng_sequence/rnd_gen/M_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.760    rng_sequence/rnd_gen/M_w_q[22]_i_1_n_0
    SLICE_X56Y92         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.833     2.023    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y92         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[22]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y92         FDSE (Hold_fdse_C_D)         0.121     1.643    rng_sequence/rnd_gen/M_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.591     1.535    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X61Y91         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  rng_sequence/rnd_gen/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.075     1.751    rng_sequence/rnd_gen/M_w_q_reg_n_0_[28]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  rng_sequence/rnd_gen/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.796    rng_sequence/rnd_gen/M_w_q[9]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.860     2.050    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[9]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.121     1.669    rng_sequence/rnd_gen/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  reset_button/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    reset_button/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.125 r  reset_button/M_ctr_q_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.125    reset_button/M_ctr_q_reg[12]_i_1__3_n_6
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[13]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.423%)  route 0.127ns (20.577%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  reset_button/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.799    reset_button/M_ctr_q_reg[2]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     1.955    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.996    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  reset_button/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    reset_button/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.127 r  reset_button/M_ctr_q_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.127    reset_button/M_ctr_q_reg[12]_i_1__3_n_4
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[15]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y87   button_cond0/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y89   button_cond0/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y89   button_cond0/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   button_cond0/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   button_cond0/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   button_cond0/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   button_cond0/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y91   button_cond0/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y89   button_cond1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   button_cond2/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   button_cond2/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   button_cond2/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   button_cond2/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   play_counter/ctr/M_ctr_q_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   play_counter/ctr/M_ctr_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   regfile/M_reg1_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   regfile/M_reg2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   regfile/M_reg2_q_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   regfile/M_reg2_q_reg[12]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   button_cond0/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   button_cond1/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   button_cond1/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   button_cond1/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   button_cond1/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   button_cond2/M_ctr_q_reg[0]/C



