\hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable}{}\doxysection{AHB2 Peripheral Clock Enable Disable}
\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}


Enable or disable the AHB2 peripheral clock.  


Collaboration diagram for AHB2 Peripheral Clock Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB2__Peripheral__Clock__Enable__Disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1eb7dd0a520cef518fb624bf7117b7e1}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1eb7dd0a520cef518fb624bf7117b7e1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_gabcdcfe2178943b36539cd5edf8402c19}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_gabcdcfe2178943b36539cd5edf8402c19}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga8f885339c99130e538e4d7474933d470}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga8f885339c99130e538e4d7474933d470}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga646c863666584ab4fca8fc93fe4112c5}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga646c863666584ab4fca8fc93fe4112c5}} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga041e72359b94f19569e774030fc6ebff}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga041e72359b94f19569e774030fc6ebff}} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}\label{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}} 
\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN); \(\backslash\)}
\DoxyCodeLine{                                                 \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN); \(\backslash\)}
\DoxyCodeLine{                                                 UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
