FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"TUBII_RT_OUT";
3"GND\G";
4"EXT_TRIG_IN<0>";
5"EXT_PED_OUT";
6"GND\G";
7"EXT_TRIG_IN<1>";
8"EXT_TRIG_IN<2>";
9"EXT_TRIG_IN<3>";
10"EXT_TRIG_IN<4>";
11"GND\G";
12"GND\G";
13"GND\G";
14"GND\G";
15"GND\G";
16"EXT_PED_IN";
17"GND\G";
18"EXT_TRIG_IN<15>";
19"GND\G";
20"EXT_TRIG_IN<14>";
21"GND\G";
22"EXT_TRIG_IN<13>";
23"GND\G";
24"EXT_TRIG_IN<12>";
25"GND\G";
26"EXT_TRIG_IN<11>";
27"GND\G";
28"EXT_TRIG_IN<10>";
29"GND\G";
30"EXT_TRIG_IN<9>";
31"GND\G";
32"EXT_TRIG_IN<8>";
33"GND\G";
34"EXT_TRIG_IN<7>";
35"GND\G";
36"EXT_TRIG_IN<6>";
37"GND\G";
38"EXT_TRIG_IN<5>";
%"TESTPOINT_L"
"1","(-825,4275)","0","misc","I1";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(-850,2125)","2","misc","I10";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"34;
%"TESTPOINT_L"
"1","(-850,2025)","2","misc","I11";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"33;
%"TESTPOINT_L"
"1","(-850,1925)","2","misc","I12";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"32;
%"TESTPOINT_L"
"1","(-850,1825)","2","misc","I13";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"31;
%"TESTPOINT_L"
"1","(-850,1725)","2","misc","I14";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"30;
%"TESTPOINT_L"
"1","(-850,1625)","2","misc","I15";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"29;
%"TESTPOINT_L"
"1","(-850,1525)","2","misc","I16";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"28;
%"TESTPOINT_L"
"1","(-850,1425)","2","misc","I17";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"27;
%"TESTPOINT_L"
"1","(-850,1325)","2","misc","I18";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"26;
%"TESTPOINT_L"
"1","(-850,1225)","2","misc","I19";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"25;
%"TESTPOINT_L"
"1","(-825,4175)","0","misc","I2";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"6;
%"TESTPOINT_L"
"1","(-850,1125)","2","misc","I20";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"24;
%"TESTPOINT_L"
"1","(-850,1025)","2","misc","I21";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"23;
%"TESTPOINT_L"
"1","(-850,925)","2","misc","I22";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"22;
%"TESTPOINT_L"
"1","(-850,825)","2","misc","I23";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"21;
%"TESTPOINT_L"
"1","(-850,725)","2","misc","I24";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"20;
%"TESTPOINT_L"
"1","(-850,625)","2","misc","I25";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"19;
%"TESTPOINT_L"
"1","(-850,525)","2","misc","I26";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"18;
%"TESTPOINT_L"
"1","(-850,425)","2","misc","I27";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"17;
%"OUTPORT"
"1","(500,2725)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(500,2525)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"38;
%"TESTPOINT_L"
"1","(-850,2725)","2","misc","I3";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"10;
%"OUTPORT"
"1","(500,2325)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"OUTPORT"
"1","(500,2125)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"OUTPORT"
"1","(500,1925)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(500,1725)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(500,1525)","0","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(500,1325)","0","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"OUTPORT"
"1","(500,1125)","0","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"OUTPORT"
"1","(500,925)","0","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"OUTPORT"
"1","(500,725)","0","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(500,525)","0","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"TESTPOINT_L"
"1","(-800,4775)","2","misc","I40";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"16;
%"TESTPOINT_L"
"1","(-800,4675)","2","misc","I41";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"15;
%"OUTPORT"
"1","(150,4775)","0","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"INPORT"
"1","(-1750,4275)","0","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"TESTPOINT_L"
"1","(-850,2825)","2","misc","I44";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"13;
%"TESTPOINT_L"
"1","(-850,2925)","2","misc","I45";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"9;
%"TESTPOINT_L"
"1","(-850,3025)","2","misc","I46";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"12;
%"TESTPOINT_L"
"1","(-850,3125)","2","misc","I47";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"8;
%"TESTPOINT_L"
"1","(-850,3225)","2","misc","I48";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"11;
%"TESTPOINT_L"
"1","(-850,3325)","2","misc","I49";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"7;
%"TESTPOINT_L"
"1","(-850,2625)","2","misc","I5";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"14;
%"TESTPOINT_L"
"1","(-850,3425)","2","misc","I50";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(-850,3525)","2","misc","I51";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"4;
%"OUTPORT"
"1","(500,2925)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(500,3125)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(500,3325)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(500,3525)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"TESTPOINT_L"
"1","(-825,3725)","0","misc","I56";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(-825,3825)","0","misc","I57";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"2;
%"INPORT"
"1","(-1725,3825)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"TESTPOINT_L"
"1","(-850,2525)","2","misc","I6";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"38;
%"TESTPOINT_L"
"1","(-850,2425)","2","misc","I7";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"37;
%"TESTPOINT_L"
"1","(-850,2325)","2","misc","I8";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"36;
%"TESTPOINT_L"
"1","(-850,2225)","2","misc","I9";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"35;
END.
