

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sat Feb 17 11:40:32 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_atax_no_taffo
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |              Modules             | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |              & Loops             | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ atax                            |     -|   0.00|      359|  7.180e+03|         -|      360|     -|        no|     -|  10 (~0%)|  6580 (~0%)|   4127 (1%)|    -|
    | + atax_Pipeline_VITIS_LOOP_48_1  |     -|   0.00|      296|  5.920e+03|         -|      296|     -|        no|     -|  10 (~0%)|  3327 (~0%)|  1958 (~0%)|    -|
    |  o VITIS_LOOP_48_1               |    II|  14.60|      294|  5.880e+03|        55|       16|    16|       yes|     -|         -|           -|           -|    -|
    +----------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A |
| s_axi_control | x_1      | 0x1c   | 32    | W      | Data signal of x |
| s_axi_control | x_2      | 0x20   | 32    | W      | Data signal of x |
| s_axi_control | y_1      | 0x28   | 32    | W      | Data signal of y |
| s_axi_control | y_2      | 0x2c   | 32    | W      | Data signal of y |
+---------------+----------+--------+-------+--------+------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| x        | inout     | float*   |
| y        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| x        | m_axi_gmem    | interface |          |                               |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x1c range=32 |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x20 range=32 |
| y        | m_axi_gmem    | interface |          |                               |
| y        | s_axi_control | register  | offset   | name=y_1 offset=0x28 range=32 |
| y        | s_axi_control | register  | offset   | name=y_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+-----------------------+
| HW Interface | Loop            | Direction | Length | Width | Location              |
+--------------+-----------------+-----------+--------+-------+-----------------------+
| m_axi_gmem   |                 | read      | 16     | 32    | atax_no_taffo.c:60:7  |
| m_axi_gmem   | VITIS_LOOP_48_1 | read      | 256    | 32    | atax_no_taffo.c:48:22 |
| m_axi_gmem   |                 | write     | 16     | 32    | atax_no_taffo.c:64:1  |
+--------------+-----------------+-----------+--------+-------+-----------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location              |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------+
| m_axi_gmem   | y        |                 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | atax_no_taffo.c:64:1  |
| m_axi_gmem   | A        | VITIS_LOOP_48_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | atax_no_taffo.c:48:22 |
| m_axi_gmem   | y        |                 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | atax_no_taffo.c:60:7  |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + atax                               | 10  |        |          |      |         |         |
|  + atax_Pipeline_VITIS_LOOP_48_1     | 10  |        |          |      |         |         |
|    add_ln48_fu_691_p2                | -   |        | add_ln48 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7     | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp      | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_1   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_1    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_2   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_2    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_3   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_3    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_4   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_4    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_5   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_5    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_6   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_6    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_7   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | tmp_7    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_8   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_8    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_9   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_9    | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_s   | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_32   | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_10  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_33   | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_11  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_34   | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_12  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_35   | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_13  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_36   | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U3  | 3   |        | mul7_14  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | tmp_37   | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul      | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add      | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_1  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_1  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_2  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_2  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_3  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_3  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_4  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_4  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_5  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_5  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_6  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_6  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_7  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_7  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_8  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_8  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_9  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_9  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_s  | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_s  | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_10 | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_10 | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_11 | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_11 | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_12 | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_12 | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_13 | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U1 | 2   |        | add19_13 | fadd | fulldsp | 1       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U4  | 3   |        | mul18_14 | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U2 | 2   |        | add19_14 | fadd | fulldsp | 1       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+----------------------------+
| Type      | Options                    | Location                   |
+-----------+----------------------------+----------------------------+
| interface | m_axi port = A depth = 256 | atax_no_taffo.c:25 in atax |
| interface | m_axi port = x depth = 16  | atax_no_taffo.c:26 in atax |
| interface | m_axi port = y depth = 16  | atax_no_taffo.c:27 in atax |
| pipeline  | II=1                       | atax_no_taffo.c:50 in atax |
| pipeline  | II=1                       | atax_no_taffo.c:54 in atax |
| unroll    | factor=4                   | atax_no_taffo.c:59 in atax |
+-----------+----------------------------+----------------------------+


