from .yellow_block import YellowBlock
from constraints import PortConstraint, ClockConstraint, GenClockConstraint, ClockGroupConstraint, InputDelayConstraint,\
    OutputDelayConstraint, MaxDelayConstraint, MinDelayConstraint, FalsePathConstraint, MultiCycleConstraint, RawConstraint
from helpers import to_int_list
from .yellow_block_typecodes import *

class onegbe(YellowBlock):
    @staticmethod
    def factory(blk, plat, hdl_root=None):
        if plat.name in ['vcu118']:
            return onegbe_vcu118(blk, plat, hdl_root)
        elif plat.name in ['vcu128']:
            return onegbe_vcu128(blk, plat, hdl_root)
        elif plat.name in ['casia_k7']:
            return onegbe_casia_k7(blk, plat, hdl_root)
        elif plat.name in ['casia_k7_21cma']:
            return onegbe_casia_k7(blk, plat, hdl_root)
        elif plat.name in ['skarab']:
            return onegbe_skarab(blk, plat, hdl_root)
        else:
            return onegbe_snap(blk, plat, hdl_root)

    def _instantiate_udp(self, top):
        gbe_udp = top.get_instance(entity='gbe_udp', name=self.fullname)
        gbe_udp.add_parameter('LOCAL_ENABLE',   '%d' % int(self.local_en))
        gbe_udp.add_parameter('LOCAL_MAC',      '48\'d%d' % self.local_mac)
        gbe_udp.add_parameter('LOCAL_IP',       '32\'d%d' % self.local_ip)
        gbe_udp.add_parameter('LOCAL_PORT',     '16\'d%d' % self.local_port)
        gbe_udp.add_parameter('LOCAL_GATEWAY',  '32\'d%d' % self.local_gateway)
        gbe_udp.add_parameter('CPU_PROMISCUOUS', '%d' % int(self.cpu_promiscuous))
        gbe_udp.add_parameter('DIS_CPU_TX',      '%d' % int(self.dis_cpu_tx))
        gbe_udp.add_parameter('DIS_CPU_RX',      '%d' % int(self.dis_cpu_rx))

        # simulink interface
        gbe_udp.add_port('app_clk', 'user_clk', parent_sig=False),

        gbe_udp.add_port('app_tx_data'     , self.fullname+'_app_tx_data'    , width=8)
        gbe_udp.add_port('app_tx_dvld'     , self.fullname+'_app_tx_dvld'    )
        gbe_udp.add_port('app_tx_eof'      , self.fullname+'_app_tx_eof'     )
        gbe_udp.add_port('app_tx_destip'   , self.fullname+'_app_tx_destip'  , width=32)
        gbe_udp.add_port('app_tx_destport' , self.fullname+'_app_tx_destport', width=16)
        gbe_udp.add_port('app_tx_afull'    , self.fullname+'_app_tx_afull'   )
        gbe_udp.add_port('app_tx_overflow' , self.fullname+'_app_tx_overflow')
        gbe_udp.add_port('app_tx_rst'      , self.fullname+'_app_tx_rst'     )
        gbe_udp.add_port('app_rx_data'     , self.fullname+'_app_rx_data'    , width=8)
        gbe_udp.add_port('app_rx_dvld'     , self.fullname+'_app_rx_dvld'    )
        gbe_udp.add_port('app_rx_eof'      , self.fullname+'_app_rx_eof'     )
        gbe_udp.add_port('app_rx_srcip'    , self.fullname+'_app_rx_srcip'   , width=32)
        gbe_udp.add_port('app_rx_srcport'  , self.fullname+'_app_rx_srcport' , width=16)
        gbe_udp.add_port('app_rx_badframe' , self.fullname+'_app_rx_badframe')
        gbe_udp.add_port('app_rx_overrun'  , self.fullname+'_app_rx_overrun' )
        gbe_udp.add_port('app_rx_ack'      , self.fullname+'_app_rx_ack'     )
        gbe_udp.add_port('app_rx_rst'      , self.fullname+'_app_rx_rst'     )
        # simulink debug interface
        gbe_udp.add_port('app_dbg_data'      , self.fullname+'_app_dbg_data' , width=32)
        gbe_udp.add_port('app_dbg_dvld'      , self.fullname+'_app_dbg_dvld' )

        # connections to MAC
        gbe_udp.add_port('mac_tx_clk',  'gbe_userclk2_out')
        gbe_udp.add_port('mac_tx_rst',  self.fullname + '_app_tx_rst')
        gbe_udp.add_port('mac_tx_data', self.fullname + '_mac_tx_data', width=8)
        gbe_udp.add_port('mac_tx_dvld', self.fullname + '_mac_tx_dvld')
        gbe_udp.add_port('mac_tx_ack',  self.fullname + '_mac_tx_ack')

        gbe_udp.add_port('mac_rx_clk',       'gbe_userclk2_out')
        gbe_udp.add_port('mac_rx_rst',       self.fullname + '_app_rx_rst')
        gbe_udp.add_port('mac_rx_data',      self.fullname + '_mac_rx_data', width=8)
        gbe_udp.add_port('mac_rx_dvld',      self.fullname + '_mac_rx_dvld')
        gbe_udp.add_port('mac_rx_goodframe', self.fullname + '_mac_rx_goodframe')
        gbe_udp.add_port('mac_rx_badframe',  self.fullname + '_mac_rx_badframe')
        gbe_udp.add_port('mac_syncacquired', self.fullname + '_mac_syncacquired')

        #connections to PHY
        gbe_udp.add_port('phy_status', self.fullname + '_phy_status', width=16)

        gbe_udp.add_wb_interface(regname=self.unique_name, mode='rw', nbytes=65536, typecode=self.typecode)

    def _instantiate_mac(self, top):
        gbe_mac = top.get_instance(entity='gig_eth_mac', name=self.fullname+'_mac')
        gbe_mac.add_parameter('MAX_FRAME_SIZE_STANDARD', 1522)
        gbe_mac.add_parameter('MAX_FRAME_SIZE_JUMBO', 9022)
        
        #gbe_mac.add_port('reset', '~'+self.fullname+'_reset_done', parent_sig=False)
        gbe_mac.add_port('reset', 'sys_rst', parent_sig=False)
        
        gbe_mac.add_port('tx_clk', 'gbe_userclk2_out'),
        gbe_mac.add_port('rx_clk', 'gbe_userclk2_out'),
  
        gbe_mac.add_port('conf_tx_en', '1', parent_sig=False),
        gbe_mac.add_port('conf_rx_en', '1', parent_sig=False),
        gbe_mac.add_port('conf_tx_no_gen_crc', '0', parent_sig=False),
        gbe_mac.add_port('conf_rx_no_chk_crc', '0', parent_sig=False),
        gbe_mac.add_port('conf_tx_jumbo_en',   '1', parent_sig=False),
        gbe_mac.add_port('conf_rx_jumbo_en',   '1', parent_sig=False),

        #top.add_signal('data_lb', width=8)
        #top.add_signal('dvld_lb')
  
        gbe_mac.add_port('mac_tx_data', self.fullname+'_mac_tx_data', width=8)
        gbe_mac.add_port('mac_tx_dvld', self.fullname+'_mac_tx_dvld')
        gbe_mac.add_port('mac_tx_ack',  self.fullname+'_mac_tx_ack')
        #gbe_mac.add_port('mac_tx_data', 'data_lb', width=8)
        #gbe_mac.add_port('mac_tx_dvld', 'dvld_lb')
        #gbe_mac.add_port('mac_tx_ack',  '1\'b1')
        gbe_mac.add_port('mac_tx_underrun', '0', parent_sig=False),
  
        gbe_mac.add_port('mac_rx_data',      self.fullname+'_mac_rx_data', width=8)
        gbe_mac.add_port('mac_rx_dvld',      self.fullname+'_mac_rx_dvld')
        #gbe_mac.add_port('mac_rx_data',    'data_lb', width=8)
        #gbe_mac.add_port('mac_rx_dvld',    'dvld_lb')
        gbe_mac.add_port('mac_rx_goodframe', self.fullname+'_mac_rx_goodframe')
        gbe_mac.add_port('mac_rx_badframe',  self.fullname+'_mac_rx_badframe')
  
        gbe_mac.add_port('gmii_tx_data', self.fullname+'_mac_gmii_tx_data', width=8)
        gbe_mac.add_port('gmii_tx_en',   self.fullname+'_mac_gmii_tx_en')
        gbe_mac.add_port('gmii_tx_er',   self.fullname+'_mac_gmii_tx_er')
  
        gbe_mac.add_port('gmii_rx_data', self.fullname+'_mac_gmii_rx_data', width=8)
        gbe_mac.add_port('gmii_rx_dvld', self.fullname+'_mac_gmii_rx_dvld')
        gbe_mac.add_port('gmii_rx_er',   self.fullname+'_mac_gmii_rx_er')
  
        gbe_mac.add_port('gmii_col', '0', parent_sig=False)
        gbe_mac.add_port('gmii_crs', '0', parent_sig=False)

    def modify_top(self,top):
        self._instantiate_udp(top)
        self._instantiate_mac(top)
        self._instantiate_phy(top)

class onegbe_vcu128(onegbe):
        def initialize(self):
            self.typecode = TYPECODE_ETHCORE
            self.add_source('onegbe/*.v')
            #self.add_source('onegbe/*.xci')
            #self.add_source('onegbe/*.coe')
            self.add_source('onegbe/virtexuplushbm/*.v')
            self.add_source('onegbe/virtexuplushbm/*.xci')
            self.add_source('onegbe/virtexuplushbm/*.coe')
    
            self.provides = ['ethernet']
            if (not self.dis_cpu_tx) and (not self.dis_cpu_tx):
                self.provides += ['cpu_ethernet']
        
            self.refclk_freq = 625.0
            
        def modify_top(self,top):
            self._instantiate_udp(top)
            self._instantiate_mac(top)
            self._instantiate_phy(top)
            self._instantiate_mdio(top)
    
        def _instantiate_udp(self, top):
            gbe_udp = top.get_instance(entity='gbe_udp', name=self.fullname)
            gbe_udp.add_parameter('LOCAL_ENABLE',   '%d' % int(self.local_en))
            gbe_udp.add_parameter('LOCAL_MAC',      '48\'d%d' % self.local_mac)
            gbe_udp.add_parameter('LOCAL_IP',       '32\'d%d' % self.local_ip)
            gbe_udp.add_parameter('LOCAL_PORT',     '16\'d%d' % self.local_port)
            gbe_udp.add_parameter('LOCAL_GATEWAY',  '32\'d%d' % self.local_gateway)
            gbe_udp.add_parameter('CPU_PROMISCUOUS', '%d' % int(self.cpu_promiscuous))
            gbe_udp.add_parameter('DIS_CPU_TX',      '%d' % int(self.dis_cpu_tx))
            gbe_udp.add_parameter('DIS_CPU_RX',      '%d' % int(self.dis_cpu_rx))
    
            # simulink interface
            gbe_udp.add_port('app_clk', 'user_clk', parent_sig=False),
    
            gbe_udp.add_port('app_tx_data'     , self.fullname+'_app_tx_data'    , width=8)
            gbe_udp.add_port('app_tx_dvld'     , self.fullname+'_app_tx_dvld'    )
            gbe_udp.add_port('app_tx_eof'      , self.fullname+'_app_tx_eof'     )
            gbe_udp.add_port('app_tx_destip'   , self.fullname+'_app_tx_destip'  , width=32)
            gbe_udp.add_port('app_tx_destport' , self.fullname+'_app_tx_destport', width=16)
            gbe_udp.add_port('app_tx_afull'    , self.fullname+'_app_tx_afull'   )
            gbe_udp.add_port('app_tx_overflow' , self.fullname+'_app_tx_overflow')
            gbe_udp.add_port('app_tx_rst'      , self.fullname+'_app_tx_rst'     )
            gbe_udp.add_port('app_rx_data'     , self.fullname+'_app_rx_data'    , width=8)
            gbe_udp.add_port('app_rx_dvld'     , self.fullname+'_app_rx_dvld'    )
            gbe_udp.add_port('app_rx_eof'      , self.fullname+'_app_rx_eof'     )
            gbe_udp.add_port('app_rx_srcip'    , self.fullname+'_app_rx_srcip'   , width=32)
            gbe_udp.add_port('app_rx_srcport'  , self.fullname+'_app_rx_srcport' , width=16)
            gbe_udp.add_port('app_rx_badframe' , self.fullname+'_app_rx_badframe')
            gbe_udp.add_port('app_rx_overrun'  , self.fullname+'_app_rx_overrun' )
            gbe_udp.add_port('app_rx_ack'      , self.fullname+'_app_rx_ack'     )
            gbe_udp.add_port('app_rx_rst'      , self.fullname+'_app_rx_rst'     )
            # simulink debug interface
            gbe_udp.add_port('app_dbg_data'      , self.fullname+'_app_dbg_data' , width=32)
            gbe_udp.add_port('app_dbg_dvld'      , self.fullname+'_app_dbg_dvld' )
    
            # connections to MAC
            gbe_udp.add_port('mac_tx_clk',  'gbe_userclk2_out')
            gbe_udp.add_port('mac_tx_rst',  'rst_125_out')
            gbe_udp.add_port('mac_tx_data', self.fullname + '_mac_tx_data', width=8)
            gbe_udp.add_port('mac_tx_dvld', self.fullname + '_mac_tx_dvld')
            gbe_udp.add_port('mac_tx_ack',  self.fullname + '_mac_tx_ack')
    
            gbe_udp.add_port('mac_rx_clk',       'gbe_userclk2_out')
            gbe_udp.add_port('mac_rx_rst',       'rst_125_out')
            gbe_udp.add_port('mac_rx_data',      self.fullname + '_mac_rx_data', width=8)
            gbe_udp.add_port('mac_rx_dvld',      self.fullname + '_mac_rx_dvld')
            gbe_udp.add_port('mac_rx_goodframe', self.fullname + '_mac_rx_goodframe')
            gbe_udp.add_port('mac_rx_badframe',  self.fullname + '_mac_rx_badframe')
            gbe_udp.add_port('mac_syncacquired', self.fullname + '_mac_syncacquired')
    
            gbe_udp.add_wb_interface(regname=self.unique_name, mode='rw', nbytes=65536, typecode=self.typecode)
    
        def _instantiate_mac(self, top):
            gbe_mac = top.get_instance(entity='gig_eth_mac', name=self.fullname+'_mac')
            gbe_mac.add_parameter('MAX_FRAME_SIZE_STANDARD', 1522)
            gbe_mac.add_parameter('MAX_FRAME_SIZE_JUMBO', 9022)
            
            gbe_mac.add_port('reset', 'rst_125_out', parent_sig=False)
            
            gbe_mac.add_port('tx_clk', 'gbe_userclk2_out'),
            gbe_mac.add_port('rx_clk', 'gbe_userclk2_out'),
      
            gbe_mac.add_port('conf_tx_en', '1', parent_sig=False),
            gbe_mac.add_port('conf_rx_en', '1', parent_sig=False),
            gbe_mac.add_port('conf_tx_no_gen_crc', '0', parent_sig=False),
            gbe_mac.add_port('conf_rx_no_chk_crc', '0', parent_sig=False),
            gbe_mac.add_port('conf_tx_jumbo_en',   '0', parent_sig=False),
            gbe_mac.add_port('conf_rx_jumbo_en',   '0', parent_sig=False),
      
            gbe_mac.add_port('mac_tx_data', self.fullname+'_mac_tx_data', width=8)
            gbe_mac.add_port('mac_tx_dvld', self.fullname+'_mac_tx_dvld')
            gbe_mac.add_port('mac_tx_ack',  self.fullname+'_mac_tx_ack')
            gbe_mac.add_port('mac_tx_underrun', '0', parent_sig=False),
      
            gbe_mac.add_port('mac_rx_data',      self.fullname+'_mac_rx_data', width=8)
            gbe_mac.add_port('mac_rx_dvld',      self.fullname+'_mac_rx_dvld')
            gbe_mac.add_port('mac_rx_goodframe', self.fullname+'_mac_rx_goodframe')
            gbe_mac.add_port('mac_rx_badframe',  self.fullname+'_mac_rx_badframe')
      
            gbe_mac.add_port('gmii_tx_data', self.fullname+'_mac_gmii_tx_data', width=8)
            gbe_mac.add_port('gmii_tx_en',   self.fullname+'_mac_gmii_tx_en')
            gbe_mac.add_port('gmii_tx_er',   self.fullname+'_mac_gmii_tx_er')
      
            gbe_mac.add_port('gmii_rx_data', self.fullname+'_mac_gmii_rx_data', width=8)
            gbe_mac.add_port('gmii_rx_dvld', self.fullname+'_mac_gmii_rx_dvld')
            gbe_mac.add_port('gmii_rx_er',   self.fullname+'_mac_gmii_rx_er')
      
            gbe_mac.add_port('gmii_col', '0', parent_sig=False)
            gbe_mac.add_port('gmii_crs', '0', parent_sig=False)
            
        def _instantiate_phy(self, top):
            gbe_pcs = top.get_instance(entity='gig_ethernet_pcs_pma_sgmii_lvds', name=self.fullname+'_pcs_pma')

            gbe_pcs.add_port('refclk625_p', self.fullname+'_refclk625_p', dir='in', parent_port=True)
            gbe_pcs.add_port('refclk625_n', self.fullname+'_refclk625_n', dir='in', parent_port=True)
            gbe_pcs.add_port('clk125_out', 'gbe_userclk2_out')
            gbe_pcs.add_port('clk312_out', '')
            gbe_pcs.add_port('rst_125_out', 'rst_125_out')
            gbe_pcs.add_port('gmii_isolate_0', '')
            gbe_pcs.add_port('an_interrupt_0', '')
            gbe_pcs.add_port('status_vector_0', '')

            gbe_pcs.add_port('txn_0', self.fullname+'_tx_n', dir='out', parent_port=True)
            gbe_pcs.add_port('txp_0', self.fullname+'_tx_p', dir='out', parent_port=True)
            gbe_pcs.add_port('rxn_0', self.fullname+'_rx_n', dir='in',  parent_port=True)
            gbe_pcs.add_port('rxp_0', self.fullname+'_rx_p', dir='in',  parent_port=True)

            gbe_pcs.add_port('sgmii_clk_r_0', '')
            gbe_pcs.add_port('sgmii_clk_f_0', '')
            gbe_pcs.add_port('sgmii_clk_en_0', '')
            gbe_pcs.add_port('gmii_txd_0',   self.fullname+'_mac_gmii_tx_data', width=8)
            gbe_pcs.add_port('gmii_tx_en_0', self.fullname+'_mac_gmii_tx_en')
            gbe_pcs.add_port('gmii_tx_er_0', self.fullname+'_mac_gmii_tx_er')
            gbe_pcs.add_port('gmii_rxd_0',   self.fullname+'_mac_gmii_rx_data', width=8)
            gbe_pcs.add_port('gmii_rx_dv_0', self.fullname+'_mac_gmii_rx_dvld')
            gbe_pcs.add_port('gmii_rx_er_0', self.fullname+'_mac_gmii_rx_er')
            gbe_pcs.add_port('configuration_vector_0', '5\'b10000', parent_sig=False)
            gbe_pcs.add_port('speed_is_10_100_0', '1\'b0', parent_sig=False)
            gbe_pcs.add_port('speed_is_100_0', '1\'b0', parent_sig=False)
            gbe_pcs.add_port('reset', 'sys_rst | ~mdio_done', parent_sig=False) # don't make a signal called "sys_rst | ~mdio_done"!
            gbe_pcs.add_port('signal_detect_0', '1\'b1', parent_sig=False)

            gbe_pcs.add_port('an_adv_config_vector_0', '16\'b1101100000000001', parent_sig=False)
            gbe_pcs.add_port('an_restart_config_0', '1\'b0', parent_sig=False)
            gbe_pcs.add_port('riu_rddata_1', '16\'b0')
            gbe_pcs.add_port('riu_valid_1', '1\'b0')
            gbe_pcs.add_port('riu_prsnt_1', '1\'b0')
            gbe_pcs.add_port('riu_rddata_2', '16\'b0')
            gbe_pcs.add_port('riu_valid_2', '1\'b0')
            gbe_pcs.add_port('riu_prsnt_2', '1\'b0')
            gbe_pcs.add_port('riu_rddata_3', '16\'b0')
            gbe_pcs.add_port('riu_valid_3', '1\'b0')
            gbe_pcs.add_port('riu_prsnt_3', '1\'b0')

            gbe_pcs.add_port('tx_dly_rdy_1', '1\'b1')
            gbe_pcs.add_port('tx_dly_rdy_2', '1\'b1')
            gbe_pcs.add_port('tx_dly_rdy_3', '1\'b1')
            gbe_pcs.add_port('rx_dly_rdy_1', '1\'b1')
            gbe_pcs.add_port('rx_dly_rdy_2', '1\'b1')
            gbe_pcs.add_port('rx_dly_rdy_3', '1\'b1')
            gbe_pcs.add_port('tx_vtc_rdy_1', '1\'b1')
            gbe_pcs.add_port('tx_vtc_rdy_2', '1\'b1')
            gbe_pcs.add_port('tx_vtc_rdy_3', '1\'b1')
            gbe_pcs.add_port('rx_vtc_rdy_1', '1\'b1')
            gbe_pcs.add_port('rx_vtc_rdy_2', '1\'b1')
            gbe_pcs.add_port('rx_vtc_rdy_3', '1\'b1')
            
            # Referene pg047
            gbe_pcs.add_port('dummy_port_in',self.fullname+'_dummy_port_in',dir='in',parent_port=True)

            # AB: Pin not present on xcvu37p
            #top.add_port('phy_rst_n', dir='out', width=0)
            #top.assign_signal('phy_rst_n', '~sys_rst')
            top.add_port('phy_pdown_n', dir='out', width=0)
            top.assign_signal('phy_pdown_n', '1\'b1')
        
        def _instantiate_mdio(self, top):
            gbe_mdio = top.get_instance(entity='mdio_config', name=self.fullname+'_mdio_config_inst')
            gbe_mdio.add_port('sys_clk', 'sys_clk')
            gbe_mdio.add_port('sys_clk_rst_sync', 'sys_clk_rst_sync')
            gbe_mdio.add_port('mdc', 'phy_mdc', dir='out', parent_port=True)
            gbe_mdio.add_port('mdio', 'phy_mdio', dir='inout', parent_port=True)
            gbe_mdio.add_port('done', 'mdio_done')
   
        def gen_constraints(self):
            consts = []
            consts += [PortConstraint(self.fullname+'_dummy_port_in', 'gbe_phy_rx_bitslice')]     
            consts += [PortConstraint(self.fullname+'_tx_p', 'gbe_phy_sgmii_in_p')]
            consts += [PortConstraint(self.fullname+'_tx_n', 'gbe_phy_sgmii_in_n')]
            consts += [PortConstraint(self.fullname+'_rx_p', 'gbe_phy_sgmii_out_p')]
            consts += [PortConstraint(self.fullname+'_rx_n', 'gbe_phy_sgmii_out_n')]
            #consts += [PortConstraint('phy_rst_n', 'gbe_phy_rst_n')]
            consts += [PortConstraint('phy_pdown_n', 'gbe_phy_power_down_n')]
            consts += [PortConstraint('phy_mdio', 'gbe_phy_mdio')]
            consts += [PortConstraint('phy_mdc', 'gbe_phy_mdc')]
            consts += [PortConstraint(self.fullname+'_refclk625_p', 'gbe_phy_sgmii_clk_p')]
            consts += [PortConstraint(self.fullname+'_refclk625_n', 'gbe_phy_sgmii_clk_n')]
            # Clock is defined automatically by the PCS/PMA IP
            #consts += [ClockConstraint(self.fullname+'_refclk625_p', name='onegbe_clk', freq=self.refclk_freq)]
            consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT1]]', '[get_clocks -of_objects [get_pins %s_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'%self.fullname)]
            consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins %s_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'%self.fullname, '[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT1]]')]
            # add for test
            consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT4]]', '[get_clocks -of_objects [get_pins %s_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'%self.fullname)]
            consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins %s_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'%self.fullname, '[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT4]]')]
            consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT1]]','[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT4]]')]
            consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT4]]','[get_clocks -of_objects [get_pins vcu128_infrastructure_inst/MMCM_BASE_inst/CLKOUT1]]')]
            # better just an async between adc_100g_gbe_one_refclk625_p and sys_clk_p_CLK?
            consts += [RawConstraint('set_clock_groups -name asyncclocks_gbe -asynchronous -group [get_clocks -include_generated_clocks sys_clk_p_CLK] -group [get_clocks -include_generated_clocks %s_refclk625_p]' %self.fullname)]
            return consts
        

class onegbe_vcu118(onegbe):
    def initialize(self):
        self.typecode = TYPECODE_ETHCORE
        self.add_source('onegbe/*.v')
        #self.add_source('onegbe/*.xci')
        #self.add_source('onegbe/*.coe')
        self.add_source('onegbe/virtexuplus/*.v')
        self.add_source('onegbe/virtexuplus/*.xci')
        self.add_source('onegbe/virtexuplus/*.coe')

        self.provides = ['ethernet']
        if (not self.dis_cpu_tx) and (not self.dis_cpu_tx):
            self.provides += ['cpu_ethernet']

        self.refclk_freq = 625.0

    def modify_top(self,top):
        self._instantiate_udp(top)
        self._instantiate_mac(top)
        self._instantiate_phy(top)
        self._instantiate_mdio(top)

    def _instantiate_udp(self, top):
        gbe_udp = top.get_instance(entity='gbe_udp', name=self.fullname)
        gbe_udp.add_parameter('LOCAL_ENABLE',   '%d' % int(self.local_en))
        gbe_udp.add_parameter('LOCAL_MAC',      '48\'d%d' % self.local_mac)
        gbe_udp.add_parameter('LOCAL_IP',       '32\'d%d' % self.local_ip)
        gbe_udp.add_parameter('LOCAL_PORT',     '16\'d%d' % self.local_port)
        gbe_udp.add_parameter('LOCAL_GATEWAY',  '32\'d%d' % self.local_gateway)
        gbe_udp.add_parameter('CPU_PROMISCUOUS', '%d' % int(self.cpu_promiscuous))
        gbe_udp.add_parameter('DIS_CPU_TX',      '%d' % int(self.dis_cpu_tx))
        gbe_udp.add_parameter('DIS_CPU_RX',      '%d' % int(self.dis_cpu_rx))

        # simulink interface
        gbe_udp.add_port('app_clk', 'user_clk', parent_sig=False),

        gbe_udp.add_port('app_tx_data'     , self.fullname+'_app_tx_data'    , width=8)
        gbe_udp.add_port('app_tx_dvld'     , self.fullname+'_app_tx_dvld'    )
        gbe_udp.add_port('app_tx_eof'      , self.fullname+'_app_tx_eof'     )
        gbe_udp.add_port('app_tx_destip'   , self.fullname+'_app_tx_destip'  , width=32)
        gbe_udp.add_port('app_tx_destport' , self.fullname+'_app_tx_destport', width=16)
        gbe_udp.add_port('app_tx_afull'    , self.fullname+'_app_tx_afull'   )
        gbe_udp.add_port('app_tx_overflow' , self.fullname+'_app_tx_overflow')
        gbe_udp.add_port('app_tx_rst'      , self.fullname+'_app_tx_rst'     )
        gbe_udp.add_port('app_rx_data'     , self.fullname+'_app_rx_data'    , width=8)
        gbe_udp.add_port('app_rx_dvld'     , self.fullname+'_app_rx_dvld'    )
        gbe_udp.add_port('app_rx_eof'      , self.fullname+'_app_rx_eof'     )
        gbe_udp.add_port('app_rx_srcip'    , self.fullname+'_app_rx_srcip'   , width=32)
        gbe_udp.add_port('app_rx_srcport'  , self.fullname+'_app_rx_srcport' , width=16)
        gbe_udp.add_port('app_rx_badframe' , self.fullname+'_app_rx_badframe')
        gbe_udp.add_port('app_rx_overrun'  , self.fullname+'_app_rx_overrun' )
        gbe_udp.add_port('app_rx_ack'      , self.fullname+'_app_rx_ack'     )
        gbe_udp.add_port('app_rx_rst'      , self.fullname+'_app_rx_rst'     )
        # simulink debug interface
        gbe_udp.add_port('app_dbg_data'      , self.fullname+'_app_dbg_data' , width=32)
        gbe_udp.add_port('app_dbg_dvld'      , self.fullname+'_app_dbg_dvld' )

        # connections to MAC
        gbe_udp.add_port('mac_tx_clk',  'gbe_userclk2_out')
        gbe_udp.add_port('mac_tx_rst',  'rst_125_out')
        gbe_udp.add_port('mac_tx_data', self.fullname + '_mac_tx_data', width=8)
        gbe_udp.add_port('mac_tx_dvld', self.fullname + '_mac_tx_dvld')
        gbe_udp.add_port('mac_tx_ack',  self.fullname + '_mac_tx_ack')

        gbe_udp.add_port('mac_rx_clk',       'gbe_userclk2_out')
        gbe_udp.add_port('mac_rx_rst',       'rst_125_out')
        gbe_udp.add_port('mac_rx_data',      self.fullname + '_mac_rx_data', width=8)
        gbe_udp.add_port('mac_rx_dvld',      self.fullname + '_mac_rx_dvld')
        gbe_udp.add_port('mac_rx_goodframe', self.fullname + '_mac_rx_goodframe')
        gbe_udp.add_port('mac_rx_badframe',  self.fullname + '_mac_rx_badframe')
        gbe_udp.add_port('mac_syncacquired', self.fullname + '_mac_syncacquired')

        gbe_udp.add_wb_interface(regname=self.unique_name, mode='rw', nbytes=65536, typecode=self.typecode)

    def _instantiate_mac(self, top):
        gbe_mac = top.get_instance(entity='gig_eth_mac', name=self.fullname+'_mac')
        gbe_mac.add_parameter('MAX_FRAME_SIZE_STANDARD', 1522)
        gbe_mac.add_parameter('MAX_FRAME_SIZE_JUMBO', 9022)
        
        gbe_mac.add_port('reset', 'rst_125_out', parent_sig=False)
        
        gbe_mac.add_port('tx_clk', 'gbe_userclk2_out'),
        gbe_mac.add_port('rx_clk', 'gbe_userclk2_out'),
  
        gbe_mac.add_port('conf_tx_en', '1', parent_sig=False),
        gbe_mac.add_port('conf_rx_en', '1', parent_sig=False),
        gbe_mac.add_port('conf_tx_no_gen_crc', '0', parent_sig=False),
        gbe_mac.add_port('conf_rx_no_chk_crc', '0', parent_sig=False),
        gbe_mac.add_port('conf_tx_jumbo_en',   '0', parent_sig=False),
        gbe_mac.add_port('conf_rx_jumbo_en',   '0', parent_sig=False),
  
        gbe_mac.add_port('mac_tx_data', self.fullname+'_mac_tx_data', width=8)
        gbe_mac.add_port('mac_tx_dvld', self.fullname+'_mac_tx_dvld')
        gbe_mac.add_port('mac_tx_ack',  self.fullname+'_mac_tx_ack')
        gbe_mac.add_port('mac_tx_underrun', '0', parent_sig=False),
  
        gbe_mac.add_port('mac_rx_data',      self.fullname+'_mac_rx_data', width=8)
        gbe_mac.add_port('mac_rx_dvld',      self.fullname+'_mac_rx_dvld')
        gbe_mac.add_port('mac_rx_goodframe', self.fullname+'_mac_rx_goodframe')
        gbe_mac.add_port('mac_rx_badframe',  self.fullname+'_mac_rx_badframe')
  
        gbe_mac.add_port('gmii_tx_data', self.fullname+'_mac_gmii_tx_data', width=8)
        gbe_mac.add_port('gmii_tx_en',   self.fullname+'_mac_gmii_tx_en')
        gbe_mac.add_port('gmii_tx_er',   self.fullname+'_mac_gmii_tx_er')
  
        gbe_mac.add_port('gmii_rx_data', self.fullname+'_mac_gmii_rx_data', width=8)
        gbe_mac.add_port('gmii_rx_dvld', self.fullname+'_mac_gmii_rx_dvld')
        gbe_mac.add_port('gmii_rx_er',   self.fullname+'_mac_gmii_rx_er')
  
        gbe_mac.add_port('gmii_col', '0', parent_sig=False)
        gbe_mac.add_port('gmii_crs', '0', parent_sig=False)

    def _instantiate_phy(self, top):
        gbe_pcs = top.get_instance(entity='gig_ethernet_pcs_pma_sgmii_lvds', name=self.fullname+'_pcs_pma')
        
        gbe_pcs.add_port('refclk625_p', self.fullname+'_refclk625_p', dir='in', parent_port=True)
        gbe_pcs.add_port('refclk625_n', self.fullname+'_refclk625_n', dir='in', parent_port=True)
        gbe_pcs.add_port('clk125_out', 'gbe_userclk2_out')
        gbe_pcs.add_port('clk312_out', '')
        gbe_pcs.add_port('rst_125_out', 'rst_125_out')
        gbe_pcs.add_port('gmii_isolate_0', '')
        gbe_pcs.add_port('an_interrupt_0', '')
        gbe_pcs.add_port('status_vector_0', '')

        gbe_pcs.add_port('txn_0', self.fullname+'_tx_n', dir='out', parent_port=True)
        gbe_pcs.add_port('txp_0', self.fullname+'_tx_p', dir='out', parent_port=True)
        gbe_pcs.add_port('rxn_0', self.fullname+'_rx_n', dir='in',  parent_port=True)
        gbe_pcs.add_port('rxp_0', self.fullname+'_rx_p', dir='in',  parent_port=True)

        gbe_pcs.add_port('sgmii_clk_r_0', '')
        gbe_pcs.add_port('sgmii_clk_f_0', '')
        gbe_pcs.add_port('sgmii_clk_en_0', '')
        gbe_pcs.add_port('gmii_txd_0',   self.fullname+'_mac_gmii_tx_data', width=8)
        gbe_pcs.add_port('gmii_tx_en_0', self.fullname+'_mac_gmii_tx_en')
        gbe_pcs.add_port('gmii_tx_er_0', self.fullname+'_mac_gmii_tx_er')
        gbe_pcs.add_port('gmii_rxd_0',   self.fullname+'_mac_gmii_rx_data', width=8)
        gbe_pcs.add_port('gmii_rx_dv_0', self.fullname+'_mac_gmii_rx_dvld')
        gbe_pcs.add_port('gmii_rx_er_0', self.fullname+'_mac_gmii_rx_er')
        gbe_pcs.add_port('configuration_vector_0', '5\'b10000', parent_sig=False)
        gbe_pcs.add_port('speed_is_10_100_0', '1\'b0', parent_sig=False)
        gbe_pcs.add_port('speed_is_100_0', '1\'b0', parent_sig=False)
        gbe_pcs.add_port('reset', 'sys_rst | ~mdio_done', parent_sig=False) # don't make a signal called "sys_rst | ~mdio_done"!
        gbe_pcs.add_port('signal_detect_0', '1\'b1', parent_sig=False)

        gbe_pcs.add_port('an_adv_config_vector_0', '16\'b1101100000000001', parent_sig=False)
        gbe_pcs.add_port('an_restart_config_0', '1\'b0', parent_sig=False)
        gbe_pcs.add_port('riu_rddata_1', '16\'b0')
        gbe_pcs.add_port('riu_valid_1', '1\'b0')
        gbe_pcs.add_port('riu_prsnt_1', '1\'b0')
        gbe_pcs.add_port('riu_rddata_2', '16\'b0')
        gbe_pcs.add_port('riu_valid_2', '1\'b0')
        gbe_pcs.add_port('riu_prsnt_2', '1\'b0')
        gbe_pcs.add_port('riu_rddata_3', '16\'b0')
        gbe_pcs.add_port('riu_valid_3', '1\'b0')
        gbe_pcs.add_port('riu_prsnt_3', '1\'b0')

        gbe_pcs.add_port('tx_dly_rdy_1', '1\'b1')
        gbe_pcs.add_port('tx_dly_rdy_2', '1\'b1')
        gbe_pcs.add_port('tx_dly_rdy_3', '1\'b1')
        gbe_pcs.add_port('rx_dly_rdy_1', '1\'b1')
        gbe_pcs.add_port('rx_dly_rdy_2', '1\'b1')
        gbe_pcs.add_port('rx_dly_rdy_3', '1\'b1')
        gbe_pcs.add_port('tx_vtc_rdy_1', '1\'b1')
        gbe_pcs.add_port('tx_vtc_rdy_2', '1\'b1')
        gbe_pcs.add_port('tx_vtc_rdy_3', '1\'b1')
        gbe_pcs.add_port('rx_vtc_rdy_1', '1\'b1')
        gbe_pcs.add_port('rx_vtc_rdy_2', '1\'b1')
        gbe_pcs.add_port('rx_vtc_rdy_3', '1\'b1')

        top.add_port('phy_rst_n', dir='out', width=0)
        top.assign_signal('phy_rst_n', '~sys_rst')
        top.add_port('phy_pdown_n', dir='out', width=0)
        top.assign_signal('phy_pdown_n', '1\'b1')

    def _instantiate_mdio(self, top):
        gbe_mdio = top.get_instance(entity='mdio_config', name=self.fullname+'_mdio_config_inst')
        gbe_mdio.add_port('sys_clk', 'sys_clk')
        gbe_mdio.add_port('sys_clk_rst_sync', 'sys_clk_rst_sync')
        gbe_mdio.add_port('mdc', 'phy_mdc', dir='out', parent_port=True)
        gbe_mdio.add_port('mdio', 'phy_mdio', dir='inout', parent_port=True)
        gbe_mdio.add_port('done', 'mdio_done')

    def gen_constraints(self):
        consts = []
        consts += [PortConstraint(self.fullname+'_tx_p', 'gbe_phy_sgmii_in_p')]
        consts += [PortConstraint(self.fullname+'_tx_n', 'gbe_phy_sgmii_in_n')]
        consts += [PortConstraint(self.fullname+'_rx_p', 'gbe_phy_sgmii_out_p')]
        consts += [PortConstraint(self.fullname+'_rx_n', 'gbe_phy_sgmii_out_n')]
        consts += [PortConstraint('phy_rst_n', 'gbe_phy_rst_n')]
        consts += [PortConstraint('phy_pdown_n', 'gbe_phy_power_down_n')]
        consts += [PortConstraint('phy_mdio', 'gbe_phy_mdio')]
        consts += [PortConstraint('phy_mdc', 'gbe_phy_mdc')]
        consts += [PortConstraint(self.fullname+'_refclk625_p', 'gbe_phy_sgmii_clk_p')]
        consts += [PortConstraint(self.fullname+'_refclk625_n', 'gbe_phy_sgmii_clk_n')]
        # Clock is defined automatically by the PCS/PMA IP
        #consts += [ClockConstraint(self.fullname+'_refclk625_p', name='onegbe_clk', freq=self.refclk_freq)]
        consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins vcu118_infrastructure_inst/MMCM_BASE_inst/CLKOUT1]]', '[get_clocks -of_objects [get_pins %s_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'%self.fullname)]
        consts += [FalsePathConstraint('[get_clocks -of_objects [get_pins %s_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'%self.fullname, '[get_clocks -of_objects [get_pins vcu118_infrastructure_inst/MMCM_BASE_inst/CLKOUT1]]')]

        return consts

class onegbe_snap(onegbe):
    def initialize(self):
        self.typecode = TYPECODE_ETHCORE
        version = self.platform.version # shortcut
    
        self.add_source('onegbe/*.v')
        self.add_source('onegbe/*.xci')
        self.add_source('onegbe/*.coe')
        self.add_source('onegbe/virtex7/*.v')
        self.add_source('onegbe/virtex7/*.xci')
        self.add_source('onegbe/virtex7/*.coe')

        self.provides = ['ethernet']
        if (not self.dis_cpu_tx) and (not self.dis_cpu_tx):
            self.provides += ['cpu_ethernet']

        if self.platform.name in ['snap2']:
            if version == 1:
                self.refclk_freq = 625.0
                self.use_lvds = True
                self.use_autonegotiation = False
            else:
                self.use_lvds = False
                self.use_autonegotiation = True
                self.refclk_freq = 125.0
        else:
            if self.platform.name in ['mx175']:
                self.use_autonegotiation = True
            else:
                self.use_autonegotiation = False
            self.use_lvds = False
            self.refclk_freq = 125.0

    def _instantiate_udp(self, top):
        gbe_udp = top.get_instance(entity='gbe_udp', name=self.fullname, comment=self.fullname)
        gbe_udp.add_parameter('LOCAL_ENABLE',   '%d' % int(self.local_en))
        gbe_udp.add_parameter('LOCAL_MAC',      '48\'d%d' % self.local_mac)
        gbe_udp.add_parameter('LOCAL_IP',       '32\'d%d' % self.local_ip)
        gbe_udp.add_parameter('LOCAL_PORT',     '16\'d%d' % self.local_port)
        gbe_udp.add_parameter('LOCAL_GATEWAY',  '32\'d%d' % self.local_gateway)
        gbe_udp.add_parameter('CPU_PROMISCUOUS', '%d' % int(self.cpu_promiscuous))
        gbe_udp.add_parameter('DIS_CPU_TX',      '%d' % int(self.dis_cpu_tx))
        gbe_udp.add_parameter('DIS_CPU_RX',      '%d' % int(self.dis_cpu_rx))

        # simulink interface
        gbe_udp.add_port('app_clk', 'user_clk', parent_sig=False),

        gbe_udp.add_port('app_tx_data'     , self.fullname+'_app_tx_data'    , width=8)
        gbe_udp.add_port('app_tx_dvld'     , self.fullname+'_app_tx_dvld'    )
        gbe_udp.add_port('app_tx_eof'      , self.fullname+'_app_tx_eof'     )
        gbe_udp.add_port('app_tx_destip'   , self.fullname+'_app_tx_destip'  , width=32)
        gbe_udp.add_port('app_tx_destport' , self.fullname+'_app_tx_destport', width=16)
        gbe_udp.add_port('app_tx_afull'    , self.fullname+'_app_tx_afull'   )
        gbe_udp.add_port('app_tx_overflow' , self.fullname+'_app_tx_overflow')
        gbe_udp.add_port('app_tx_rst'      , self.fullname+'_app_tx_rst'     )
        gbe_udp.add_port('app_rx_data'     , self.fullname+'_app_rx_data'    , width=8)
        gbe_udp.add_port('app_rx_dvld'     , self.fullname+'_app_rx_dvld'    )
        gbe_udp.add_port('app_rx_eof'      , self.fullname+'_app_rx_eof'     )
        gbe_udp.add_port('app_rx_srcip'    , self.fullname+'_app_rx_srcip'   , width=32)
        gbe_udp.add_port('app_rx_srcport'  , self.fullname+'_app_rx_srcport' , width=16)
        gbe_udp.add_port('app_rx_badframe' , self.fullname+'_app_rx_badframe')
        gbe_udp.add_port('app_rx_overrun'  , self.fullname+'_app_rx_overrun' )
        gbe_udp.add_port('app_rx_ack'      , self.fullname+'_app_rx_ack'     )
        gbe_udp.add_port('app_rx_rst'      , self.fullname+'_app_rx_rst'     )
        # simulink debug interface
        gbe_udp.add_port('app_dbg_data'      , self.fullname+'_app_dbg_data' , width=32)
        gbe_udp.add_port('app_dbg_dvld'      , self.fullname+'_app_dbg_dvld' )

        # connections to MAC
        gbe_udp.add_port('mac_tx_clk',  'gbe_userclk2_out')
        gbe_udp.add_port('mac_tx_rst',  self.fullname + '_app_tx_rst')
        gbe_udp.add_port('mac_tx_data', self.fullname + '_mac_tx_data', width=8)
        gbe_udp.add_port('mac_tx_dvld', self.fullname + '_mac_tx_dvld')
        gbe_udp.add_port('mac_tx_ack',  self.fullname + '_mac_tx_ack')

        gbe_udp.add_port('mac_rx_clk',       'gbe_userclk2_out')
        gbe_udp.add_port('mac_rx_rst',       self.fullname + '_app_rx_rst')
        gbe_udp.add_port('mac_rx_data',      self.fullname + '_mac_rx_data', width=8)
        gbe_udp.add_port('mac_rx_dvld',      self.fullname + '_mac_rx_dvld')
        gbe_udp.add_port('mac_rx_goodframe', self.fullname + '_mac_rx_goodframe')
        gbe_udp.add_port('mac_rx_badframe',  self.fullname + '_mac_rx_badframe')
        gbe_udp.add_port('mac_syncacquired', self.fullname + '_mac_syncacquired')

       #connections to PHY
        gbe_udp.add_port('phy_status', self.fullname + '_phy_status', width=16)

        gbe_udp.add_wb_interface(regname=self.unique_name, mode='rw', nbytes=65536, typecode=self.typecode)

    def _instantiate_mac(self, top):
        gbe_mac = top.get_instance(entity='gig_eth_mac', name=self.fullname+'_mac', comment=self.fullname)
        gbe_mac.add_parameter('MAX_FRAME_SIZE_STANDARD', 1522)
        gbe_mac.add_parameter('MAX_FRAME_SIZE_JUMBO', 9022)
        
        #gbe_mac.add_port('reset', '~'+self.fullname+'_reset_done', parent_sig=False)
        gbe_mac.add_port('reset', 'sys_rst', parent_sig=False)
        
        gbe_mac.add_port('tx_clk', 'gbe_userclk2_out'),
        gbe_mac.add_port('rx_clk', 'gbe_userclk2_out'),
  
        gbe_mac.add_port('conf_tx_en', '1', parent_sig=False),
        gbe_mac.add_port('conf_rx_en', '1', parent_sig=False),
        gbe_mac.add_port('conf_tx_no_gen_crc', '0', parent_sig=False),
        gbe_mac.add_port('conf_rx_no_chk_crc', '0', parent_sig=False),
        gbe_mac.add_port('conf_tx_jumbo_en',   '1', parent_sig=False),
        gbe_mac.add_port('conf_rx_jumbo_en',   '1', parent_sig=False),

        #top.add_signal('data_lb', width=8)
        #top.add_signal('dvld_lb')
  
        gbe_mac.add_port('mac_tx_data', self.fullname+'_mac_tx_data', width=8)
        gbe_mac.add_port('mac_tx_dvld', self.fullname+'_mac_tx_dvld')
        gbe_mac.add_port('mac_tx_ack',  self.fullname+'_mac_tx_ack')
        #gbe_mac.add_port('mac_tx_data', 'data_lb', width=8)
        #gbe_mac.add_port('mac_tx_dvld', 'dvld_lb')
        #gbe_mac.add_port('mac_tx_ack',  '1\'b1')
        gbe_mac.add_port('mac_tx_underrun', '0', parent_sig=False),
  
        gbe_mac.add_port('mac_rx_data',      self.fullname+'_mac_rx_data', width=8)
        gbe_mac.add_port('mac_rx_dvld',      self.fullname+'_mac_rx_dvld')
        #gbe_mac.add_port('mac_rx_data',    'data_lb', width=8)
        #gbe_mac.add_port('mac_rx_dvld',    'dvld_lb')
        gbe_mac.add_port('mac_rx_goodframe', self.fullname+'_mac_rx_goodframe')
        gbe_mac.add_port('mac_rx_badframe',  self.fullname+'_mac_rx_badframe')
  
        gbe_mac.add_port('gmii_tx_data', self.fullname+'_mac_gmii_tx_data', width=8)
        gbe_mac.add_port('gmii_tx_en',   self.fullname+'_mac_gmii_tx_en')
        gbe_mac.add_port('gmii_tx_er',   self.fullname+'_mac_gmii_tx_er')
  
        gbe_mac.add_port('gmii_rx_data', self.fullname+'_mac_gmii_rx_data', width=8)
        gbe_mac.add_port('gmii_rx_dvld', self.fullname+'_mac_gmii_rx_dvld')
        gbe_mac.add_port('gmii_rx_er',   self.fullname+'_mac_gmii_rx_er')
  
        gbe_mac.add_port('gmii_col', '0', parent_sig=False)
        gbe_mac.add_port('gmii_crs', '0', parent_sig=False)

    def _instantiate_phy(self, top):
        ############ PCS / PMA (Xilinx Core) #############
        if self.use_lvds:
           gbe_pcs = top.get_instance(entity='gig_ethernet_pcs_pma_sgmii_lvds', name=self.fullname+'_pcs_pma')
           
           gbe_pcs.add_port('refclk625_p', self.fullname+'_mgt_clk_p', dir='in', parent_port=True)
           gbe_pcs.add_port('refclk625_n', self.fullname+'_mgt_clk_n', dir='in', parent_port=True)
           gbe_pcs.add_port('clk125_out', 'gbe_userclk2_out')
           gbe_pcs.add_port('clk625_out', '')
           gbe_pcs.add_port('clk312_out', '')
           gbe_pcs.add_port('idelay_rdy_out', '')
           gbe_pcs.add_port('rst_125_out', '')

           gbe_pcs.add_port('txn', self.fullname+'_sfp_tx_n', dir='out', parent_port=True)
           gbe_pcs.add_port('txp', self.fullname+'_sfp_tx_p', dir='out', parent_port=True)
           gbe_pcs.add_port('rxn', self.fullname+'_sfp_rx_n', dir='in', parent_port=True)
           gbe_pcs.add_port('rxp', self.fullname+'_sfp_rx_p', dir='in', parent_port=True)

           gbe_pcs.add_port('mmcm_locked_out', 'gbe_mmcm_locked_out')
           gbe_pcs.add_port('sgmii_clk_r', '')
           gbe_pcs.add_port('sgmii_clk_f', '')
           gbe_pcs.add_port('sgmii_clk_en', '')
           gbe_pcs.add_port('gmii_txd',   self.fullname+'_mac_gmii_tx_data', width=8)
           gbe_pcs.add_port('gmii_tx_en', self.fullname+'_mac_gmii_tx_en')
           gbe_pcs.add_port('gmii_tx_er', self.fullname+'_mac_gmii_tx_er')
           gbe_pcs.add_port('gmii_rxd',   self.fullname+'_mac_gmii_rx_data', width=8)
           gbe_pcs.add_port('gmii_rx_dv', self.fullname+'_mac_gmii_rx_dvld')
           gbe_pcs.add_port('gmii_rx_er', self.fullname+'_mac_gmii_rx_er')
           gbe_pcs.add_port('gmii_isolate', '')
           gbe_pcs.add_port('configuration_vector', '5\'b10000', parent_sig=False)
           gbe_pcs.add_port('speed_is_10_100', '0', parent_sig=False)
           gbe_pcs.add_port('speed_is_100', '0', parent_sig=False)
           gbe_pcs.add_port('status_vector', self.fullname+'_phy_status', width=16)
           gbe_pcs.add_port('reset', 'sys_rst')
           gbe_pcs.add_port('signal_detect', '1', parent_sig=False)

           gbe_pcs.add_port('an_interrupt', '', parent_sig=False)
           gbe_pcs.add_port('an_adv_config_vector', '16\'b1000100000000001', parent_sig=False)
           gbe_pcs.add_port('an_restart_config', '1\'b0', parent_sig=False)

           top.add_port('phy_rst_n', dir='out', width=0)
           top.assign_signal('phy_rst_n', '~sys_rst')

        elif self.use_autonegotiation:
           gbe_pcs = top.get_instance(entity='gig_ethernet_pcs_pma_sgmii_autonegotiation', name=self.fullname+'_pcs_pma')
           
           gbe_pcs.add_port('gtrefclk_p', self.fullname+'_mgt_clk_p', dir='in', parent_port=True)
           gbe_pcs.add_port('gtrefclk_n', self.fullname+'_mgt_clk_n', dir='in', parent_port=True)
           gbe_pcs.add_port('gtrefclk_out', 'gbe_mgt_clk')
           gbe_pcs.add_port('txn', self.fullname+'_sfp_tx_n', dir='out', parent_port=True)
           gbe_pcs.add_port('txp', self.fullname+'_sfp_tx_p', dir='out', parent_port=True)
           gbe_pcs.add_port('rxn', self.fullname+'_sfp_rx_n', dir='in', parent_port=True)
           gbe_pcs.add_port('rxp', self.fullname+'_sfp_rx_p', dir='in', parent_port=True)
           gbe_pcs.add_port('independent_clock_bufg', 'clk_200')
           gbe_pcs.add_port('userclk_out',   'gbe_userclk_out')    # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('userclk2_out',  'gbe_userclk2_out')   # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('rxuserclk_out', 'gbe_rxuserclk_out')  # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('rxuserclk2_out','gbe_rxuserclk2_out') # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('resetdone', self.fullname+'_reset_done')
           gbe_pcs.add_port('pma_reset_out', '')
           gbe_pcs.add_port('mmcm_locked_out', 'gbe_mmcm_locked_out')
           gbe_pcs.add_port('sgmii_clk_r', '')
           gbe_pcs.add_port('sgmii_clk_f', '')
           gbe_pcs.add_port('sgmii_clk_en', '')
           gbe_pcs.add_port('gmii_txd',   self.fullname+'_mac_gmii_tx_data', width=8)
           gbe_pcs.add_port('gmii_tx_en', self.fullname+'_mac_gmii_tx_en')
           gbe_pcs.add_port('gmii_tx_er', self.fullname+'_mac_gmii_tx_er')
           gbe_pcs.add_port('gmii_rxd',   self.fullname+'_mac_gmii_rx_data', width=8)
           gbe_pcs.add_port('gmii_rx_dv', self.fullname+'_mac_gmii_rx_dvld')
           gbe_pcs.add_port('gmii_rx_er', self.fullname+'_mac_gmii_rx_er')
           gbe_pcs.add_port('gmii_isolate', '')
           gbe_pcs.add_port('configuration_vector', '5\'b10000', parent_sig=False)
           gbe_pcs.add_port('speed_is_10_100', '0', parent_sig=False)
           gbe_pcs.add_port('speed_is_100', '0', parent_sig=False)
           gbe_pcs.add_port('status_vector', self.fullname+'_phy_status', width=16)
           gbe_pcs.add_port('reset', 'sys_rst')
           gbe_pcs.add_port('signal_detect', '1', parent_sig=False)

           gbe_pcs.add_port('an_interrupt', '', parent_sig=False)
           gbe_pcs.add_port('an_adv_config_vector', '16\'b1001100000000001', parent_sig=False)
           gbe_pcs.add_port('an_restart_config', '1\'b0', parent_sig=False)
           
           top.add_port('phy_rst_n', dir='out', width=0)
           top.assign_signal('phy_rst_n', '~sys_rst')

        else:
           gbe_pcs = top.get_instance(entity='gig_ethernet_pcs_pma_sgmii', name=self.fullname+'_pcs_pma')
           
           gbe_pcs.add_port('gtrefclk_p', self.fullname+'_mgt_clk_p', dir='in', parent_port=True)
           gbe_pcs.add_port('gtrefclk_n', self.fullname+'_mgt_clk_n', dir='in', parent_port=True)
           gbe_pcs.add_port('gtrefclk_out', 'gbe_mgt_clk')
           gbe_pcs.add_port('txn', self.fullname+'_sfp_tx_n', dir='out', parent_port=True)
           gbe_pcs.add_port('txp', self.fullname+'_sfp_tx_p', dir='out', parent_port=True)
           gbe_pcs.add_port('rxn', self.fullname+'_sfp_rx_n', dir='in', parent_port=True)
           gbe_pcs.add_port('rxp', self.fullname+'_sfp_rx_p', dir='in', parent_port=True)
           gbe_pcs.add_port('independent_clock_bufg', 'clk_200')
           gbe_pcs.add_port('userclk_out',   'gbe_userclk_out')    # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('userclk2_out',  'gbe_userclk2_out')   # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('rxuserclk_out', 'gbe_rxuserclk_out')  # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('rxuserclk2_out','gbe_rxuserclk2_out') # first instance only (shared logic lives in first core)
           gbe_pcs.add_port('resetdone', self.fullname+'_reset_done')
           gbe_pcs.add_port('pma_reset_out', '')
           gbe_pcs.add_port('mmcm_locked_out', 'gbe_mmcm_locked_out')
           gbe_pcs.add_port('sgmii_clk_r', '')
           gbe_pcs.add_port('sgmii_clk_f', '')
           gbe_pcs.add_port('sgmii_clk_en', '')
           gbe_pcs.add_port('gmii_txd',   self.fullname+'_mac_gmii_tx_data', width=8)
           gbe_pcs.add_port('gmii_tx_en', self.fullname+'_mac_gmii_tx_en')
           gbe_pcs.add_port('gmii_tx_er', self.fullname+'_mac_gmii_tx_er')
           gbe_pcs.add_port('gmii_rxd',   self.fullname+'_mac_gmii_rx_data', width=8)
           gbe_pcs.add_port('gmii_rx_dv', self.fullname+'_mac_gmii_rx_dvld')
           gbe_pcs.add_port('gmii_rx_er', self.fullname+'_mac_gmii_rx_er')
           gbe_pcs.add_port('gmii_isolate', '')
           gbe_pcs.add_port('configuration_vector', '5\'b0', parent_sig=False)
           gbe_pcs.add_port('speed_is_10_100', '0', parent_sig=False)
           gbe_pcs.add_port('speed_is_100', '0', parent_sig=False)
           gbe_pcs.add_port('status_vector', self.fullname+'_phy_status', width=16)
           gbe_pcs.add_port('reset', 'sys_rst')
           gbe_pcs.add_port('signal_detect', '1', parent_sig=False)
           gbe_pcs.add_port('gt0_qplloutclk_out', 'gbe_gt0_qplloutclk_out')
           gbe_pcs.add_port('gt0_qplloutrefclk_out', 'gbe_gt0_qplloutrefclk_out')
               
           # hard code SFP disable to 0
           top.add_port(self.fullname+'_sfp_disable', dir='out', width=0)
           top.assign_signal(self.fullname+'_sfp_disable', '1\'b0')


    def gen_constraints(self):
        consts = []
        consts += [PortConstraint(self.fullname+'_sfp_tx_p', 'mgt_tx_p')]
        consts += [PortConstraint(self.fullname+'_sfp_tx_n', 'mgt_tx_n')]
        consts += [PortConstraint(self.fullname+'_sfp_rx_p', 'mgt_rx_p')]
        consts += [PortConstraint(self.fullname+'_sfp_rx_n', 'mgt_rx_n')]
        consts += [PortConstraint(self.fullname+'_mgt_clk_p', 'eth_clk_125_p')]
        consts += [PortConstraint(self.fullname+'_mgt_clk_n', 'eth_clk_125_n')]
        consts += [ClockConstraint(self.fullname+'_mgt_clk_p', name='onegbe_clk', freq=self.refclk_freq)]
        if self.use_lvds:
            # Maybe this constraint is never needed? Definitely not needed if the IP is for a transceiver core, which sets the clock constraint.
            consts += [RawConstraint('create_clock -period 8.000 -name gbe_userclk2_out -waveform {0.000 4.000} [get_nets {gbe_userclk2_out}]')]
        #consts += [RawConstraint('set_clock_groups -name asyncclocks_onegbe -asynchronous -group [get_clocks -include_generated_clocks sys_clk_p_CLK] -group [get_clocks -include_generated_clocks gbe_userclk2_out]')]
        #consts += [RawConstraint('set_clock_groups -name asyncclocks_onegbe_usr_clk -asynchronous -group [get_clocks -of_objects [get_cells -hierarchical -filter {name=~*clk_counter*}]] -group [get_clocks -include_generated_clocks gbe_userclk2_out]')]
        
        consts += [ClockGroupConstraint('-include_generated_clocks -of_objects [get_nets user_clk]',
                                        '-include_generated_clocks -of_objects [get_ports %s_mgt_clk_p]' % self.fullname,
                                        'asynchronous')]
        consts += [ClockGroupConstraint('-include_generated_clocks -of_objects [get_nets sys_clk]',
                                        '-include_generated_clocks -of_objects [get_ports %s_mgt_clk_p]' % self.fullname,
                                        'asynchronous')]

        if self.platform.name in ['snap2']:
            if self.platform.version == 1:
                # In vivado 2019.1.3 the placer does something mad with an IDELAY block, putting it in the wrong SLR, which stops the design meeting timing.
                # Force it to a reasonable place here.
                consts += [RawConstraint('set_property LOC BITSLICE_RX_TX_X2Y86 [get_cells %s_pcs_pma/U0/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/idelay_cal]' % self.fullname)]

        if (not self.use_lvds) and (self.platform.name in ['snap']):
            consts += [PortConstraint(self.fullname+'_sfp_disable', 'sfp_disable')]
        else:
            consts += [PortConstraint('phy_rst_n', 'phy_rst_n')]
        return consts

    def modify_top(self,top):
        self._instantiate_udp(top)
        self._instantiate_mac(top)
        self._instantiate_phy(top)

class onegbe_casia_k7(onegbe):
    def initialize(self):
        self.typecode = TYPECODE_ETHCORE
        self.add_source('onegbe_rgmii/*.v')
        self.add_source('onegbe_rgmii/*.xci')
        self.add_source('onegbe_rgmii/*.coe')

        self.provides = ['ethernet']
        if (not self.dis_cpu_tx) and (not self.dis_cpu_tx):
            self.provides += ['cpu_ethernet']

        self.refclk_freq = 125.0

    def _instantiate_udp(self, top):
        gbe_udp = top.get_instance(entity='gbe_udp', name=self.fullname, comment=self.fullname)
        gbe_udp.add_parameter('LOCAL_ENABLE',   '%d' % int(self.local_en))
        gbe_udp.add_parameter('LOCAL_MAC',      '48\'d%d' % self.local_mac)
        gbe_udp.add_parameter('LOCAL_IP',       '32\'d%d' % self.local_ip)
        gbe_udp.add_parameter('LOCAL_PORT',     '16\'d%d' % self.local_port)
        gbe_udp.add_parameter('LOCAL_GATEWAY',  '32\'d%d' % self.local_gateway)
        gbe_udp.add_parameter('CPU_PROMISCUOUS', '%d' % int(self.cpu_promiscuous))
        gbe_udp.add_parameter('DIS_CPU_TX',      '%d' % int(self.dis_cpu_tx))
        gbe_udp.add_parameter('DIS_CPU_RX',      '%d' % int(self.dis_cpu_rx))

        # simulink interface
        gbe_udp.add_port('app_clk', 'user_clk', parent_sig=False),

        gbe_udp.add_port('app_tx_data'     , self.fullname+'_app_tx_data'    , width=8)
        gbe_udp.add_port('app_tx_dvld'     , self.fullname+'_app_tx_dvld'    )
        gbe_udp.add_port('app_tx_eof'      , self.fullname+'_app_tx_eof'     )
        gbe_udp.add_port('app_tx_destip'   , self.fullname+'_app_tx_destip'  , width=32)
        gbe_udp.add_port('app_tx_destport' , self.fullname+'_app_tx_destport', width=16)
        gbe_udp.add_port('app_tx_afull'    , self.fullname+'_app_tx_afull'   )
        gbe_udp.add_port('app_tx_overflow' , self.fullname+'_app_tx_overflow')
        gbe_udp.add_port('app_tx_rst'      , self.fullname+'_app_tx_rst'     )
        gbe_udp.add_port('app_rx_data'     , self.fullname+'_app_rx_data'    , width=8)
        gbe_udp.add_port('app_rx_dvld'     , self.fullname+'_app_rx_dvld'    )
        gbe_udp.add_port('app_rx_eof'      , self.fullname+'_app_rx_eof'     )
        gbe_udp.add_port('app_rx_srcip'    , self.fullname+'_app_rx_srcip'   , width=32)
        gbe_udp.add_port('app_rx_srcport'  , self.fullname+'_app_rx_srcport' , width=16)
        gbe_udp.add_port('app_rx_badframe' , self.fullname+'_app_rx_badframe')
        gbe_udp.add_port('app_rx_overrun'  , self.fullname+'_app_rx_overrun' )
        gbe_udp.add_port('app_rx_ack'      , self.fullname+'_app_rx_ack'     )
        gbe_udp.add_port('app_rx_rst'      , self.fullname+'_app_rx_rst'     )
        # simulink debug interface
        gbe_udp.add_port('app_dbg_data'      , self.fullname+'_app_dbg_data' , width=32)
        gbe_udp.add_port('app_dbg_dvld'      , self.fullname+'_app_dbg_dvld' )

        # connections to MAC
        gbe_udp.add_port('mac_tx_clk',  self.fullname + '_tx_mac_clk')
        gbe_udp.add_port('mac_tx_rst',  self.fullname + '_tx_reset')
        gbe_udp.add_port('mac_tx_data', self.fullname + '_mac_tx_data', width=8)
        gbe_udp.add_port('mac_tx_dvld', self.fullname + '_mac_tx_dvld')
        gbe_udp.add_port('mac_tx_ack',  self.fullname + '_mac_tx_ack')

        gbe_udp.add_port('mac_rx_clk',       self.fullname + '_rx_mac_clk')
        gbe_udp.add_port('mac_rx_rst',       self.fullname + '_rx_reset')
        gbe_udp.add_port('mac_rx_data',      self.fullname + '_mac_rx_data', width=8)
        gbe_udp.add_port('mac_rx_dvld',      self.fullname + '_mac_rx_dvld')
        gbe_udp.add_port('mac_rx_goodframe', self.fullname + '_mac_rx_goodframe')
        gbe_udp.add_port('mac_rx_badframe',  self.fullname + '_mac_rx_badframe')
        gbe_udp.add_port('mac_syncacquired', self.fullname + '_mac_syncacquired')

       #connections to PHY
        gbe_udp.add_port('phy_status', self.fullname + '_phy_status', width=16)

        gbe_udp.add_wb_interface(regname=self.unique_name, mode='rw', nbytes=65536, typecode=self.typecode)

    def _instantiate_mac(self, top):
        gbe_mac = top.get_instance(entity='tri_mode_ethernet_mac_rgmii_example_design', name=self.fullname+'_mac', comment=self.fullname)
        
        gbe_mac.add_port('glbl_rst', 'sys_rst', parent_sig=False)
        gbe_mac.add_port('gtx_clk_bufg', 'clk_125', parent_sig=False)
        gbe_mac.add_port('refclk_bufg', 'clk_200', parent_sig=False)
        gbe_mac.add_port('s_axi_aclk', 'clk_125', parent_sig=False)        
        gbe_mac.add_port('dcm_locked', 'pll_lock', parent_sig=False)

        gbe_mac.add_port('tx_mac_clk', self.fullname + '_tx_mac_clk'),
        gbe_mac.add_port('rx_mac_clk', self.fullname + '_rx_mac_clk'),
        gbe_mac.add_port('tx_reset', self.fullname + '_tx_reset'),
        gbe_mac.add_port('rx_reset', self.fullname + '_rx_reset'),

  
        gbe_mac.add_port('mac_tx_data', self.fullname+'_mac_tx_data', width=8)
        gbe_mac.add_port('mac_tx_dvld', self.fullname+'_mac_tx_dvld')
        gbe_mac.add_port('mac_tx_ack',  self.fullname+'_mac_tx_ack')
  
        gbe_mac.add_port('mac_rx_data',      self.fullname+'_mac_rx_data', width=8)
        gbe_mac.add_port('mac_rx_dvld',      self.fullname+'_mac_rx_dvld')
        gbe_mac.add_port('mac_rx_goodframe', self.fullname+'_mac_rx_goodframe')
        gbe_mac.add_port('mac_rx_badframe',  self.fullname+'_mac_rx_badframe')
        gbe_mac.add_port('phy_status', self.fullname+'_phy_status', width=16)

        #gbe_mac.add_port('rx_configuration_vector', '80\'b10100000010010', parent_sig=False)
        #gbe_mac.add_port('tx_configuration_vector', '80\'b10100000010010', parent_sig=False)

        gbe_mac.add_port('rgmii_txd', self.fullname+'_rgmii_txd', dir='out', width=4, parent_port=True)
        gbe_mac.add_port('rgmii_tx_ctl', self.fullname+'_rgmii_tx_ctl', dir='out', parent_port=True)
        gbe_mac.add_port('rgmii_txc', self.fullname+'_rgmii_txc', dir='out', parent_port=True)
        gbe_mac.add_port('rgmii_rxd', self.fullname+'_rgmii_rxd', dir='in', width=4, parent_port=True)
        gbe_mac.add_port('rgmii_rx_ctl', self.fullname+'_rgmii_rx_ctl', dir='in', parent_port=True)
        gbe_mac.add_port('rgmii_rxc', self.fullname+'_rgmii_rxc', dir='in', parent_port=True)

        gbe_mac.add_port('mdc', self.fullname+'_mdc', dir='out', width=1, parent_port=True)
        gbe_mac.add_port('mdio', self.fullname+'_mdio', dir='inout', width=1, parent_port=True)

        top.add_port('phy_rst_n', dir='out', width=0)
        top.assign_signal('phy_rst_n', '~sys_rst')

    def gen_constraints(self):
        consts = []
        consts += [PortConstraint(self.fullname+'_rgmii_txd[0]', 'rgmii_txd',iogroup_index=0)]
        consts += [PortConstraint(self.fullname+'_rgmii_txd[1]', 'rgmii_txd',iogroup_index=1)]
        consts += [PortConstraint(self.fullname+'_rgmii_txd[2]', 'rgmii_txd',iogroup_index=2)]
        consts += [PortConstraint(self.fullname+'_rgmii_txd[3]', 'rgmii_txd',iogroup_index=3)]
        consts += [PortConstraint(self.fullname+'_rgmii_rxd[0]', 'rgmii_rxd',iogroup_index=0)]
        consts += [PortConstraint(self.fullname+'_rgmii_rxd[1]', 'rgmii_rxd',iogroup_index=1)]
        consts += [PortConstraint(self.fullname+'_rgmii_rxd[2]', 'rgmii_rxd',iogroup_index=2)]
        consts += [PortConstraint(self.fullname+'_rgmii_rxd[3]', 'rgmii_rxd',iogroup_index=3)]
        consts += [PortConstraint(self.fullname+'_rgmii_tx_ctl', 'rgmii_tx_ctl')]
        consts += [PortConstraint(self.fullname+'_rgmii_txc', 'rgmii_txc')]
        consts += [PortConstraint(self.fullname+'_rgmii_rx_ctl', 'rgmii_rx_ctl')]
        consts += [PortConstraint(self.fullname+'_rgmii_rxc', 'rgmii_rxc')]
        consts += [PortConstraint(self.fullname+'_mdc', 'mdc')]
        consts += [PortConstraint(self.fullname+'_mdio', 'mdio')]
        consts += [ClockConstraint(self.fullname+'_gtx_clk_bufg', name='onegbe_clk', freq=self.refclk_freq)]
        consts += [PortConstraint('phy_rst_n', 'phy_rst_n')]
        consts += [RawConstraint('set_output_delay -clock $axi_clk_name 1 [get_ports mdc]')]
        consts += [RawConstraint('set_false_path -from [get_cells -hier -filter {name =~ tx_stats_reg[*]}] -to [get_cells -hier -filter {name =~ tx_stats_shift_reg[*]}]')]
        consts += [RawConstraint('set_false_path -from [get_cells -hier -filter {name =~ rx_stats_reg[*]}] -to [get_cells -hier -filter {name =~ rx_stats_shift_reg[*]}]')]
        consts += [RawConstraint('set_false_path -to [get_pins -hier -filter {NAME =~ */reset_sync*/PRE}]')]
        consts += [RawConstraint('set_false_path -to [get_pins -hier -filter {NAME =~ */*_sync*/D}]')]
        consts += [RawConstraint('set_max_delay -from [get_cells tx_stats_toggle_reg] -to [get_cells tx_stats_sync/data_sync_reg0] 6 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells rx_stats_toggle_reg] -to [get_cells rx_stats_sync/data_sync_reg0] 6 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *rx_fifo_i/rd_addr_reg[*]}] -to [get_cells -hier -filter {name =~ *fifo*wr_rd_addr_reg[*]}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *rx_fifo_i/wr_store_frame_tog_reg}] -to [get_cells -hier -filter {name =~ *fifo_i/resync_wr_store_frame_tog/data_sync_reg0}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *rx_fifo_i/update_addr_tog_reg}] -to [get_cells -hier -filter {name =~ *rx_fifo_i/sync_rd_addr_tog/data_sync_reg0}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/rd_addr_txfer_reg[*]}] -to [get_cells -hier -filter {name =~ *fifo*wr_rd_addr_reg[*]}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/wr_frame_in_fifo_reg}] -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/wr_frames_in_fifo_reg}] -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/frame_in_fifo_valid_tog_reg}] -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_fif_valid_tog/data_sync_reg0}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/rd_txfer_tog_reg}] -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0}] 3.2 -datapath_only')]
        consts += [RawConstraint('set_max_delay -from [get_cells -hier -filter {name =~ *tx_fifo_i/rd_tran_frame_tog_reg}] -to [get_cells -hier -filter {name =~ *tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0}] 3.2 -datapath_only')]
        return consts
    def modify_top(self,top):
        self._instantiate_udp(top)
        self._instantiate_mac(top)



class onegbe_skarab(onegbe):
    def initialize(self):
        self.typecode = TYPECODE_ETHCORE
    
        self.add_source('skarab_one_gbe/SKA_10GBE_MAC')
        self.add_source('skarab_one_gbe/xaui_to_gmii_fifo/*.xci')
        self.add_source('skarab_one_gbe/gmii_to_xaui_fifo/*.xci')
        self.add_source('skarab_one_gbe/gmii_to_sgmii/*.xci')
        self.add_source('skarab_one_gbe/one_gbe.vhd')
        self.add_source('skarab_one_gbe/*.vhd')
        self.add_source("skarab_one_gbe/tx_fifo_ext/*.xci")
        self.add_source("skarab_one_gbe/tx_data_fifo_ext/*.xci")
        self.add_source("skarab_one_gbe/cpu_buffer/*.xci")
        self.add_source("skarab_one_gbe/tx_packet_fifo/*.xci")
        self.add_source("skarab_one_gbe/tx_packet_ctrl_fifo/*.xci")
        self.add_source("skarab_one_gbe/rx_packet_fifo_bram/*.xci")
        self.add_source("skarab_one_gbe/rx_packet_ctrl_fifo/*.xci")
        self.add_source("skarab_one_gbe/packet_byte_count_fifo/*.xci")

        self.provides = ['ethernet']
        self.refclk_freq = 125.0

    def _instantiate_udp_mac(self, top):
        # the forty_gbe cores are at the first 4 locations
        # so we request the 5th (zero indexed) one for the one_gbe
        req_offset = 0x16000 * 4
        gbe_udp = top.get_instance(entity='one_gbe', name=self.fullname, comment=self.fullname)
        gbe_udp.add_parameter('FABRIC_MAC',             '48\'d%d' % self.local_mac)
        gbe_udp.add_parameter('FABRIC_IP',              '32\'d%d' % self.local_ip)
        gbe_udp.add_parameter('FABRIC_PORT',            '16\'d%d' % self.local_port)
        gbe_udp.add_parameter('FABRIC_NETMASK',         '32\'d%d' % 256)
        gbe_udp.add_parameter('FABRIC_GATEWAY',         '8\'d%d' % self.local_gateway)
        gbe_udp.add_parameter('FABRIC_ENABLE',          '1\'d%d' % int(self.local_en))
        gbe_udp.add_parameter('FABRIC_MC_RECV_IP',      '32\'hFFFFFFFF')
        gbe_udp.add_parameter('FABRIC_MC_RECV_IP_MASK', '32\'hFFFFFFFF')

        # simulink interface
        gbe_udp.add_port('user_clk', 'user_clk', parent_sig=False),
        gbe_udp.add_port('user_rst', 'user_rst', parent_sig=False),

        gbe_udp.add_port('sys_clk', 'board_clk',     parent_sig=False),
        gbe_udp.add_port('sys_rst', 'board_clk_rst', parent_sig=False),

        gbe_udp.add_port('gmii_tx_data',         self.fullname+'_app_tx_data',     dir='in', width=8)
        gbe_udp.add_port('gmii_tx_valid',        self.fullname+'_app_tx_dvld',     dir='in', )
        gbe_udp.add_port('gmii_tx_end_of_frame', self.fullname+'_app_tx_eof',      dir='in', )
        gbe_udp.add_port('gmii_tx_dest_ip',      self.fullname+'_app_tx_destip',   dir='in', width=32)
        gbe_udp.add_port('gmii_tx_dest_port',    self.fullname+'_app_tx_destport', dir='in', width=16)
        gbe_udp.add_port('gmii_tx_afull',        self.fullname+'_app_tx_afull',    dir='out', )
        gbe_udp.add_port('gmii_tx_overflow',     self.fullname+'_app_tx_overflow', dir='out', )
        #gbe_udp.add_port('tx_rst',          self.fullname+'_app_tx_rst'     )dir='out', 
        gbe_udp.add_port('gmii_rx_data',         self.fullname+'_app_rx_data',     dir='out', width=8)
        gbe_udp.add_port('gmii_rx_valid',        self.fullname+'_app_rx_dvld',     dir='out', )
        gbe_udp.add_port('gmii_rx_end_of_frame', self.fullname+'_app_rx_eof',      dir='out', )
        gbe_udp.add_port('gmii_rx_source_ip',    self.fullname+'_app_rx_srcip',    dir='out', width=32)
        gbe_udp.add_port('gmii_rx_source_port',  self.fullname+'_app_rx_srcport',  dir='out', width=16)
        gbe_udp.add_port('gmii_rx_bad_frame',    self.fullname+'_app_rx_badframe', dir='out', )
        gbe_udp.add_port('gmii_rx_overrun',      self.fullname+'_app_rx_overrun',  dir='out', )
        gbe_udp.add_port('gmii_rx_ack',          self.fullname+'_app_rx_ack',      dir='in', )
        
        gbe_udp.add_port('gbe_if_present',     'gbe_if_present',    dir='out')
        gbe_udp.add_port('gbe_link_up',        'gbe_link_up',       dir='out')
        gbe_udp.add_port('gbe_phy_up',         'gbe_link_up',       dir='out')
        gbe_udp.add_port('gmii_reset_done_o',  'gmii_reset_done',   dir='out')
        gbe_udp.add_port('gbe_status_vector',  'gbe_status_vector', dir='out')
        #gbe_udp.add_port('ONE_GBE_INT_N',     'ONE_GBE_INT_N',     dir='out')
        #gbe_udp.add_port('host_reset_gmii_synced', 'host_reset_gmii_synced', parent_sig=True, dir='out')
        gbe_udp.add_port('host_reset',         'host_reset_o'      , dir='in')
        gbe_udp.add_port('sync_gmii_fpga_rst', 'sync_gmii_fpga_rst', dir='in')
        #gbe_udp.add_port('FPGA_RESET_N',       'FPGA_RESET_N',       dir='in', parent_sig=False)

        # 1GBE SIDEBAND SIGNALS
        gbe_udp.add_port('ONE_GBE_RESET_N',   'ONE_GBE_RESET_N', dir='out', parent_port=True)
        #gbe_udp.add_port('ONE_GBE_LINK', 'ONE_GBE_LINK', dir='in', parent_port=True)
        #gbe_udp.add_port('GBE_INT_N', 'ONE_GBE_INT_N', parent_sig=True, parent_port=True, dir='in')
        #gbe_udp.add_port('ONE_GBE_INT_N',   self.fullname+'_ONE_GBE_INT_N',   dir='in',  parent_port=True)
        #gbe_udp.add_port('ONE_GBE_LINK',    self.fullname+'_ONE_GBE_LINK',    dir='in',  parent_port=True)

        # 1GBE SIGNALS
        gbe_udp.add_port('ONE_GBE_SGMII_TX_P',  'ONE_GBE_SGMII_TX_P',  dir='out', parent_port=True)
        gbe_udp.add_port('ONE_GBE_SGMII_TX_N',  'ONE_GBE_SGMII_TX_N',  dir='out', parent_port=True)
        gbe_udp.add_port('ONE_GBE_SGMII_RX_P',  'ONE_GBE_SGMII_RX_P',  dir='in',  parent_port=True)
        gbe_udp.add_port('ONE_GBE_SGMII_RX_N',  'ONE_GBE_SGMII_RX_N',  dir='in',  parent_port=True)
        gbe_udp.add_port('ONE_GBE_MGTREFCLK_P', 'ONE_GBE_MGTREFCLK_P', dir='in',  parent_port=True)
        gbe_udp.add_port('ONE_GBE_MGTREFCLK_N', 'ONE_GBE_MGTREFCLK_N', dir='in',  parent_port=True)


        #gbe_udp.add_port('rx_rst',          self.fullname+'_app_rx_rst'     )
        # simulink debug interface
        #gbe_udp.add_port('dbg_data'      , self.fullname+'_app_dbg_data' , width=32)
        #gbe_udp.add_port('dbg_dvld'      , self.fullname+'_app_dbg_dvld' )

        # connections to MAC
        #gbe_udp.add_port('mac_tx_clk',  'gbe_userclk2_out')
        #gbe_udp.add_port('mac_tx_rst',  self.fullname + '_app_tx_rst')
        #gbe_udp.add_port('mac_tx_data', self.fullname + '_mac_tx_data', width=8)
        #gbe_udp.add_port('mac_tx_dvld', self.fullname + '_mac_tx_dvld')
        #gbe_udp.add_port('mac_tx_ack',  self.fullname + '_mac_tx_ack')
#
        #gbe_udp.add_port('mac_rx_clk',       'gbe_userclk2_out')
        #gbe_udp.add_port('mac_rx_rst',       self.fullname + '_app_rx_rst')
        #gbe_udp.add_port('mac_rx_data',      self.fullname + '_mac_rx_data', width=8)
        #gbe_udp.add_port('mac_rx_dvld',      self.fullname + '_mac_rx_dvld')
        #gbe_udp.add_port('mac_rx_goodframe', self.fullname + '_mac_rx_goodframe')
        #gbe_udp.add_port('mac_rx_badframe',  self.fullname + '_mac_rx_badframe')
        #gbe_udp.add_port('mac_syncacquired', self.fullname + '_mac_syncacquired')

        #connections to PHY
        #gbe_udp.add_port('phy_status', self.fullname + '_phy_status', width=16)

        gbe_udp.add_wb_interface(regname=self.unique_name, mode='rw', nbytes=65536, typecode=self.typecode, req_offset=req_offset)

    def gen_constraints(self):
        consts = []
        #consts.append(PortConstraint('ONE_GBE_INT_N', 'ONE_GBE_INT_N'))
        consts.append(PortConstraint('ONE_GBE_SGMII_RX_P','ONE_GBE_SGMII_RX_P'))
        consts.append(PortConstraint('ONE_GBE_SGMII_RX_N','ONE_GBE_SGMII_RX_N'))
        consts.append(PortConstraint('ONE_GBE_SGMII_TX_P','ONE_GBE_SGMII_TX_P'))
        consts.append(PortConstraint('ONE_GBE_SGMII_TX_N','ONE_GBE_SGMII_TX_N'))
        consts.append(PortConstraint('ONE_GBE_MGTREFCLK_N','ONE_GBE_MGTREFCLK_N'))
        consts.append(PortConstraint('ONE_GBE_MGTREFCLK_P','ONE_GBE_MGTREFCLK_P'))
        consts.append(PortConstraint('ONE_GBE_RESET_N','ONE_GBE_RESET_N'))
        #consts.append(PortConstraint('ONE_GBE_LINK','ONE_GBE_LINK'))
        #consts.append(PortConstraint('ONE_GBE_INT_N', 'ONE_GBE_INT_N'))
        consts.append(ClockConstraint('ONE_GBE_MGTREFCLK_P','ONE_GBE_MGTREFCLK_P', period=8.0, port_en=True, virtual_en=False, waveform_min=0.0, waveform_max=4.0))
        consts.append(ClockGroupConstraint('-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, '-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT0]', 'asynchronous'))
        consts.append(ClockGroupConstraint('-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT0]', '-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, 'asynchronous'))
        consts.append(ClockGroupConstraint('FPGA_EMCCLK2', '-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, 'asynchronous'))
        consts.append(ClockGroupConstraint('-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' %self.fullname, 'FPGA_EMCCLK2', 'asynchronous'))
        consts.append(ClockGroupConstraint('-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname,'-of_objects [get_pins skarab_infr/USER_CLK_MMCM_inst/CLKOUT0]', 'asynchronous'))
        consts.append(ClockGroupConstraint('-of_objects [get_pins skarab_infr/USER_CLK_MMCM_inst/CLKOUT0]', '-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, 'asynchronous'))
        consts.append(ClockGroupConstraint('-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, '-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', 'asynchronous'))
        consts.append(ClockGroupConstraint('-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', '-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, 'asynchronous'))
        #consts.append(ClockGroupConstraint('MEZ3_REFCLK_0_P', '-of_objects [get_pins %s/gmii_to_sgmii_0/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0]' % self.fullname, 'asynchronous'))
        #consts.append(InputDelayConstraint(clkname='-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', consttype='min', constdelay_ns=1.0, add_delay_en=True, portname='ONE_GBE_INT_N'))
        #consts.append(InputDelayConstraint(clkname='-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', consttype='max', constdelay_ns=2.0, add_delay_en=True, portname='ONE_GBE_INT_N'))
        #consts.append(InputDelayConstraint(clkname='-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', consttype='min', constdelay_ns=1.0, add_delay_en=True, portname='ONE_GBE_LINK'))
        #consts.append(InputDelayConstraint(clkname='-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', consttype='max', constdelay_ns=2.0, add_delay_en=True, portname='ONE_GBE_LINK'))
        consts.append(OutputDelayConstraint(clkname='-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', consttype='min', constdelay_ns=1.0, add_delay_en=True, portname='ONE_GBE_RESET_N'))
        consts.append(OutputDelayConstraint(clkname='-of_objects [get_pins skarab_infr/SYS_CLK_MMCM_inst/CLKOUT1]', consttype='max', constdelay_ns=2.0, add_delay_en=True, portname='ONE_GBE_RESET_N'))
        consts.append(RawConstraint('set_property OFFCHIP_TERM NONE [get_ports ONE_GBE_RESET_N]'))

        return consts

    def modify_top(self,top):
        self._instantiate_udp_mac(top)
