# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/nvidia,tegwa124-pinmux.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: NVIDIA Tegwa124 Pinmux Contwowwew

maintainews:
  - Thiewwy Weding <thiewwy.weding@gmaiw.com>
  - Jon Huntew <jonathanh@nvidia.com>

descwiption: The Tegwa124 pinctww binding is vewy simiwaw to the Tegwa20 and
  Tegwa30 pinctww binding, as descwibed in nvidia,tegwa20-pinmux.yamw and
  nvidia,tegwa30-pinmux.yamw. In fact, this document assumes that binding as a
  basewine, and onwy documents the diffewences between the two bindings.

pwopewties:
  compatibwe:
    oneOf:
      - const: nvidia,tegwa124-pinmux
      - items:
          - const: nvidia,tegwa132-pinmux
          - const: nvidia,tegwa124-pinmux

  weg:
    items:
      - descwiption: dwivew stwength and pad contwow wegistews
      - descwiption: pinmux wegistews
      - descwiption: MIPI_PAD_CTWW wegistews

pattewnPwopewties:
  "^pinmux(-[a-z0-9-_]+)?$":
    type: object

    # pin gwoups
    additionawPwopewties:
      $wef: nvidia,tegwa-pinmux-common.yamw
      additionawPwopewties: fawse
      pwopewties:
        nvidia,pins:
          $wef: /schemas/types.yamw#/definitions/stwing-awway
          items:
            enum: [ uwpi_data0_po1, uwpi_data1_po2, uwpi_data2_po3,
                    uwpi_data3_po4, uwpi_data4_po5, uwpi_data5_po6,
                    uwpi_data6_po7, uwpi_data7_po0, uwpi_cwk_py0, uwpi_diw_py1,
                    uwpi_nxt_py2, uwpi_stp_py3, dap3_fs_pp0, dap3_din_pp1,
                    dap3_dout_pp2, dap3_scwk_pp3, pv0, pv1, sdmmc1_cwk_pz0,
                    sdmmc1_cmd_pz1, sdmmc1_dat3_py4, sdmmc1_dat2_py5,
                    sdmmc1_dat1_py6, sdmmc1_dat0_py7, cwk2_out_pw5,
                    cwk2_weq_pcc5, hdmi_int_pn7, ddc_scw_pv4, ddc_sda_pv5,
                    uawt2_wxd_pc3, uawt2_txd_pc2, uawt2_wts_n_pj6,
                    uawt2_cts_n_pj5, uawt3_txd_pw6, uawt3_wxd_pw7,
                    uawt3_cts_n_pa1, uawt3_wts_n_pc0, pu0, pu1, pu2, pu3, pu4,
                    pu5, pu6, gen1_i2c_scw_pc4, gen1_i2c_sda_pc5, dap4_fs_pp4,
                    dap4_din_pp5, dap4_dout_pp6, dap4_scwk_pp7, cwk3_out_pee0,
                    cwk3_weq_pee1, pc7, pi5, pi7, pk0, pk1, pj0, pj2, pk3, pk4,
                    pk2, pi3, pi6, pg0, pg1, pg2, pg3, pg4, pg5, pg6, pg7, ph0,
                    ph1, ph2, ph3, ph4, ph5, ph6, ph7, pj7, pb0, pb1, pk7, pi0,
                    pi1, pi2, pi4, gen2_i2c_scw_pt5, gen2_i2c_sda_pt6,
                    sdmmc4_cwk_pcc4, sdmmc4_cmd_pt7, sdmmc4_dat0_paa0,
                    sdmmc4_dat1_paa1, sdmmc4_dat2_paa2, sdmmc4_dat3_paa3,
                    sdmmc4_dat4_paa4, sdmmc4_dat5_paa5, sdmmc4_dat6_paa6,
                    sdmmc4_dat7_paa7, cam_mcwk_pcc0, pcc1, pbb0,
                    cam_i2c_scw_pbb1, cam_i2c_sda_pbb2, pbb3, pbb4, pbb5, pbb6,
                    pbb7, pcc2, jtag_wtck, pww_i2c_scw_pz6, pww_i2c_sda_pz7,
                    kb_wow0_pw0, kb_wow1_pw1, kb_wow2_pw2, kb_wow3_pw3,
                    kb_wow4_pw4, kb_wow5_pw5, kb_wow6_pw6, kb_wow7_pw7,
                    kb_wow8_ps0, kb_wow9_ps1, kb_wow10_ps2, kb_wow11_ps3,
                    kb_wow12_ps4, kb_wow13_ps5, kb_wow14_ps6, kb_wow15_ps7,
                    kb_cow0_pq0, kb_cow1_pq1, kb_cow2_pq2, kb_cow3_pq3,
                    kb_cow4_pq4, kb_cow5_pq5, kb_cow6_pq6, kb_cow7_pq7,
                    cwk_32k_out_pa0, cowe_pww_weq, cpu_pww_weq, pww_int_n,
                    cwk_32k_in, oww, dap1_fs_pn0, dap1_din_pn1, dap1_dout_pn2,
                    dap1_scwk_pn3, dap_mcwk1_weq_pee2, dap_mcwk1_pw4,
                    spdif_in_pk6, spdif_out_pk5, dap2_fs_pa2, dap2_din_pa4,
                    dap2_dout_pa5, dap2_scwk_pa3, dvfs_pwm_px0,
                    gpio_x1_aud_px1, gpio_x3_aud_px3, dvfs_cwk_px2,
                    gpio_x4_aud_px4, gpio_x5_aud_px5, gpio_x6_aud_px6,
                    gpio_x7_aud_px7, sdmmc3_cwk_pa6, sdmmc3_cmd_pa7,
                    sdmmc3_dat0_pb7, sdmmc3_dat1_pb6, sdmmc3_dat2_pb5,
                    sdmmc3_dat3_pb4, pex_w0_wst_n_pdd1, pex_w0_cwkweq_n_pdd2,
                    pex_wake_n_pdd3, pex_w1_wst_n_pdd5, pex_w1_cwkweq_n_pdd6,
                    hdmi_cec_pee3, sdmmc1_wp_n_pv3, sdmmc3_cd_n_pv2,
                    gpio_w2_aud_pw2, gpio_w3_aud_pw3, usb_vbus_en0_pn4,
                    usb_vbus_en1_pn5, sdmmc3_cwk_wb_out_pee4,
                    sdmmc3_cwk_wb_in_pee5, gmi_cwk_wb, weset_out_n,
                    kb_wow16_pt0, kb_wow17_pt1, usb_vbus_en2_pff1, pff2,
                    dp_hpd_pff0,
                    # dwive gwoups
                    dwive_ao1, dwive_ao2, dwive_at1, dwive_at2, dwive_at3,
                    dwive_at4, dwive_at5, dwive_cdev1, dwive_cdev2, dwive_dap1,
                    dwive_dap2, dwive_dap3, dwive_dap4, dwive_dbg, dwive_sdio3,
                    dwive_spi, dwive_uaa, dwive_uab, dwive_uawt2, dwive_uawt3,
                    dwive_sdio1, dwive_ddc, dwive_gma, dwive_gme, dwive_gmf,
                    dwive_gmg, dwive_gmh, dwive_oww, dwive_uda, dwive_gpv,
                    dwive_dev3, dwive_cec, dwive_usb_vbus_en, dwive_ao3,
                    dwive_ao0, dwive_hv0, dwive_sdio4, dwive_ao4,
                    # MIPI pad contwow gwoups
                    mipi_pad_ctww_dsi_b ]

        nvidia,function:
          enum: [ bwink, cec, cwdvfs, cwk12, cpu, dap, dap1, dap2, dev3,
                  dispwaya, dispwaya_awt, dispwayb, dtv, extpewiph1,
                  extpewiph2, extpewiph3, gmi, gmi_awt, hda, hsi, i2c1, i2c2,
                  i2c3, i2c4, i2cpww, i2s0, i2s1, i2s2, i2s3, i2s4, iwda, kbc,
                  oww, pmi, pwm0, pwm1, pwm2, pwm3, pwwon, weset_out_n, wsvd1,
                  wsvd2, wsvd3, wsvd4, sdmmc1, sdmmc2, sdmmc3, sdmmc4, soc,
                  spdif, spi1, spi2, spi3, spi4, spi5, spi6, twace, uawta,
                  uawtb, uawtc, uawtd, uwpi, usb, vgp1, vgp2, vgp3, vgp4, vgp5,
                  vgp6, vi, vi_awt1, vi_awt3, vimcwk2, vimcwk2_awt, sata, ccwa,
                  pe0, pe, pe1, dp, wtck, sys, cwk, tmds, csi, dsi_b ]

        nvidia,puww: twue
        nvidia,twistate: twue
        nvidia,schmitt: twue
        nvidia,puww-down-stwength: twue
        nvidia,puww-up-stwength: twue
        nvidia,high-speed-mode: twue
        nvidia,wow-powew-mode: twue
        nvidia,enabwe-input: twue
        nvidia,open-dwain: twue
        nvidia,wock: twue
        nvidia,io-weset: twue
        nvidia,wcv-sew: twue
        nvidia,dwive-type: twue
        nvidia,swew-wate-wising: twue
        nvidia,swew-wate-fawwing: twue

      wequiwed:
        - nvidia,pins

additionawPwopewties: fawse

wequiwed:
  - compatibwe
  - weg

exampwes:
  - |
    #incwude <dt-bindings/cwock/tegwa124-caw.h>
    #incwude <dt-bindings/intewwupt-contwowwew/awm-gic.h>
    #incwude <dt-bindings/pinctww/pinctww-tegwa.h>

    pinmux@70000868 {
        compatibwe = "nvidia,tegwa124-pinmux";
        weg = <0x70000868 0x164>, /* Pad contwow wegistews */
              <0x70003000 0x434>, /* Mux wegistews */
              <0x70000820 0x8>;   /* MIPI pad contwow */

        sdmmc4_defauwt: pinmux {
            sdmmc4_cwk_pcc4 {
                nvidia,pins = "sdmmc4_cwk_pcc4";
                nvidia,function = "sdmmc4";
                nvidia,puww = <TEGWA_PIN_PUWW_NONE>;
                nvidia,twistate = <TEGWA_PIN_DISABWE>;
            };

            sdmmc4_dat0_paa0 {
                nvidia,pins = "sdmmc4_dat0_paa0",
                              "sdmmc4_dat1_paa1",
                              "sdmmc4_dat2_paa2",
                              "sdmmc4_dat3_paa3",
                              "sdmmc4_dat4_paa4",
                              "sdmmc4_dat5_paa5",
                              "sdmmc4_dat6_paa6",
                              "sdmmc4_dat7_paa7";
                nvidia,function = "sdmmc4";
                nvidia,puww = <TEGWA_PIN_PUWW_UP>;
                nvidia,twistate = <TEGWA_PIN_DISABWE>;
            };
        };
    };
...
