$date
	Tue Nov 04 11:54:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mod5_counter_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ Q [2:0] $end
$var wire 3 % D [2:0] $end
$scope module DF1 $end
$var wire 1 & D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module DF2 $end
$var wire 1 ( D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module DF3 $end
$var wire 1 * D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
1*
0)
0(
0'
1&
b101 %
b0 $
1#
0"
b0 !
$end
#5000
1"
#10000
0"
0#
#15000
0&
1(
b110 %
1'
b101 !
b101 $
1+
1"
#20000
0"
#25000
0(
b100 %
1)
b110 !
b110 $
0'
1"
#30000
0"
#35000
1(
0*
b10 %
b100 !
b100 $
0)
1"
#40000
0"
#45000
0(
b0 %
0+
b10 !
b10 $
1)
1"
#50000
0"
#55000
1*
1&
b101 %
b0 !
b0 $
0)
1"
#60000
0"
#65000
0&
1(
b110 %
1+
b101 !
b101 $
1'
1"
#70000
0"
#75000
0(
b100 %
0'
b110 !
b110 $
1)
1"
#80000
0"
#85000
1(
0*
b10 %
b100 !
b100 $
0)
1"
#90000
0"
#95000
0(
b0 %
1)
b10 !
b10 $
0+
1"
#100000
0"
#105000
1*
1&
b101 %
b0 !
b0 $
0)
1"
#110000
0"
