#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x123f0e3c0 .scope module, "universal_shift_register_tb" "universal_shift_register_tb" 2 4;
 .timescale -9 -12;
v0x123f20c70_0 .var "clk", 0 0;
v0x123f20d20_0 .var "mode", 1 0;
v0x123f20db0_0 .var "p_in", 3 0;
v0x123f20e60_0 .net "p_out", 3 0, L_0x123f21220;  1 drivers
v0x123f20f10_0 .var "rst", 0 0;
v0x123f20fe0_0 .var "s_in", 0 0;
v0x123f21090_0 .net "s_out", 0 0, L_0x123f21140;  1 drivers
S_0x123f08990 .scope module, "uut" "universal_shift_register" 2 15, 3 3 0, S_0x123f0e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 1 "s_in";
    .port_info 4 /INPUT 4 "p_in";
    .port_info 5 /OUTPUT 1 "s_out";
    .port_info 6 /OUTPUT 4 "p_out";
L_0x123f21220 .functor BUFZ 4, v0x123f20b10_0, C4<0000>, C4<0000>, C4<0000>;
v0x123f110c0_0 .net "clk", 0 0, v0x123f20c70_0;  1 drivers
v0x123f206f0_0 .net "mode", 1 0, v0x123f20d20_0;  1 drivers
v0x123f20790_0 .net "p_in", 3 0, v0x123f20db0_0;  1 drivers
v0x123f20840_0 .net "p_out", 3 0, L_0x123f21220;  alias, 1 drivers
v0x123f208f0_0 .net "rst", 0 0, v0x123f20f10_0;  1 drivers
v0x123f209d0_0 .net "s_in", 0 0, v0x123f20fe0_0;  1 drivers
v0x123f20a70_0 .net "s_out", 0 0, L_0x123f21140;  alias, 1 drivers
v0x123f20b10_0 .var "shift_reg", 3 0;
E_0x123f09400 .event posedge, v0x123f208f0_0, v0x123f110c0_0;
L_0x123f21140 .part v0x123f20b10_0, 3, 1;
    .scope S_0x123f08990;
T_0 ;
    %wait E_0x123f09400;
    %load/vec4 v0x123f208f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123f20b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x123f206f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x123f20b10_0;
    %assign/vec4 v0x123f20b10_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x123f20b10_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x123f209d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123f20b10_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x123f20790_0;
    %assign/vec4 v0x123f20b10_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x123f209d0_0;
    %load/vec4 v0x123f20b10_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123f20b10_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x123f0e3c0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x123f20c70_0;
    %inv;
    %store/vec4 v0x123f20c70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123f0e3c0;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "universal_shift_register.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123f0e3c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f20c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f20f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123f20d20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f20fe0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x123f20db0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f20f10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x123f20d20_0, 0, 2;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x123f20db0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x123f20d20_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x123f20d20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f20fe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f20fe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x123f20d20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f20fe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f20fe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "universal_shift_register_tb.v";
    "universal_shift_register.v";
