{
  "memspec": {
    "memoryId": "lpddr4",
    "memoryType": "LPDDR4",
    "memarchitecturespec": {
      "nbrOfChannels": 0,
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 8,
      "maxBurstLength": 8,
      "dataRate": 2,
      "nbrOfBankGroups": 1,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1
    },
    "mempowerspec": {
      "vdd1": 1.2,
      "idd01": 56.25e-3,
      "idd2n1": 33.75e-3,
      "idd3n1": 35e-3,
      "idd4r1": 157.5e-3,
      "idd4w1": 135.0e-3,
      "idd51": 118.0e-3,
      "idd5pb1": 74.0e-3,
      "idd61": 20.25e-3,
      "idd2p1": 17.0e-3,
      "idd3p1": 22.5e-3,
      "vdd2": 1.2,
      "idd02": 0,
      "idd2n2": 0,
      "idd3n2": 0,
      "idd4r2": 0,
      "idd4w2": 0,
      "idd52": 0,
      "idd5pb2": 0,
      "idd62": 0,
      "idd2p2": 0,
      "idd3p2": 0,
      "vddq": 1.2,
      "iBeta_vdd1": 56.25e-3,
      "iBeta_vdd2": 0
    },
    "memtimingspec": {
      "tCK": 0.76923076923076923076923076923077e-9,
      "CKE": 0,
      "ESCKE": 0,
      "CMDCKE": 0,
      "RAS": 10,
      "RCD": 13,
      "RL": 0,
      "REFM": 0,
      "REFI": 20,
      "REFIpb": 0,
      "RFCpb": 20,
      "RFCab": 25,
      "RPpb": 10,
      "RPab": 0,
      "RCpb": 0,
      "RCab": 0,
      "PPD": 0,
      "FAW": 0,
      "RRD": 0,
      "CCD": 0,
      "CCDMW": 0,
      "RPST": 0,
      "DQSCK": 0,
      "RTP": 2,
      "WL": 5,
      "DQSS": 0,
      "DQS2DQ": 0,
      "WR": 5,
      "WPRE": 0,
      "WTR": 0,
      "XP": 0,
      "SR": 0,
      "XSR": 0,
      "RTRS": 0
    },
    "bankwisespec":{
      "factRho":0.5,
      "factSigma": 1.0,
      "pasrMode": 0,
      "hasPASR": false
    },
    "memimpedancespec": {
        "C_total_ck": 1.0e-12,
        "C_total_cb": 1.0e-12,
        "C_total_rb": 1.0e-12,
        "C_total_wb": 1.0e-12,
        "C_total_dqs": 1.0e-12,
        "R_eq_ck": 1.0e6,
        "R_eq_cb": 1.0e6,
        "R_eq_rb": 1.0e6,
        "R_eq_wb": 1.0e6,
        "R_eq_dqs": 1.0e6
    }
  }
}


