

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Sat Dec 28 19:43:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    773|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        -|      -|     685|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     685|   1251|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |network_mux_32_16_1_1_x_U75  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U76  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U77  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U78  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0| 260|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U87  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U79         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U80         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U81         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U82         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U83         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U84         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U85         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U86         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U88         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_18_fu_420_p2        |     *    |      0|  0|  26|           6|           4|
    |mul_ln35_fu_377_p2           |     *    |      0|  0|  26|           4|           6|
    |mul_ln41_2_fu_626_p2         |     *    |      0|  0|  17|           5|           4|
    |mul_ln41_fu_553_p2           |     *    |      0|  0|  17|           4|           5|
    |mul_ln5_fu_353_p2            |     *    |      0|  0|  13|           4|           4|
    |tmp5_0_0_mid2_fu_500_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp5_1_0_mid2_fu_514_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp5_2_0_mid2_fu_593_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln22_fu_562_p2           |     +    |      0|  0|  13|          11|           1|
    |add_ln23_6_fu_491_p2         |     +    |      0|  0|  15|           1|           8|
    |add_ln29_fu_578_p2           |     +    |      0|  0|  10|           1|           2|
    |add_ln35_12_fu_542_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_13_fu_598_p2        |     +    |      0|  0|  13|           2|           4|
    |add_ln35_14_fu_607_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_15_fu_617_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_16_fu_732_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_17_fu_741_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_18_fu_787_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_19_fu_796_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_20_fu_805_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln35_fu_522_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln41_10_fu_849_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_11_fu_853_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_12_fu_924_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_13_fu_905_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_14_fu_909_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_15_fu_913_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_16_fu_918_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln41_9_fu_884_p2         |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_397_p2              |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_453_p2              |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_533_p2              |     +    |      0|  0|  13|           1|           4|
    |output_r_d0                  |     +    |      0|  0|  16|          16|          16|
    |tmp5_1_0_mid2_v_v_fu_505_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp5_2_0_mid2_v_v_fu_584_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp6_fu_557_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp6_mid1_fu_652_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_386_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_477_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_5_fu_723_p4              |     +    |      0|  0|  10|           2|           2|
    |icmp_ln22_fu_392_p2          |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln23_fu_403_p2          |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln24_5_fu_441_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_367_p2          |   icmp   |      0|  0|   9|           4|           1|
    |empty_52_fu_459_p2           |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_465_p3       |  select  |      0|  0|   4|           1|           1|
    |select_ln23_2_fu_809_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln23_fu_750_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln29_19_fu_568_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln29_20_fu_425_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_21_fu_630_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_22_fu_433_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_23_fu_646_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln29_24_fu_446_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln29_fu_408_p3        |  select  |      0|  0|   4|           1|           1|
    |tmp5_0_0_mid2_v_v_fu_483_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp7_mid2_v_v_fu_657_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |tmp_4_fu_714_p4              |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 773|         378|         442|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten39_phi_fu_258_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_282_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_270_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_293_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_304_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_254                   |   9|          2|   11|         22|
    |indvar_flatten_reg_278                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_266                            |   9|          2|    4|          8|
    |out_h_0_reg_289                            |   9|          2|    4|          8|
    |out_w_0_reg_300                            |   9|          2|    4|          8|
    |reg_311                                    |   9|          2|   16|         32|
    |reg_316                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  124|        352|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_1207                    |  11|   0|   11|          0|
    |add_ln23_6_reg_1128                  |   8|   0|    8|          0|
    |add_ln29_reg_1225                    |   2|   0|    2|          0|
    |add_ln35_20_reg_1334                 |  11|   0|   11|          0|
    |add_ln41_11_reg_1364                 |  16|   0|   16|          0|
    |add_ln41_16_reg_1394                 |  16|   0|   16|          0|
    |add_ln41_9_reg_1379                  |  16|   0|   16|          0|
    |add_ln41_reg_1389                    |  11|   0|   11|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |empty_reg_1041                       |   4|   0|    4|          0|
    |icmp_ln22_reg_1071                   |   1|   0|    1|          0|
    |icmp_ln22_reg_1071_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln23_reg_1080                   |   1|   0|    1|          0|
    |icmp_ln24_reg_1056                   |   1|   0|    1|          0|
    |indvar_flatten39_reg_254             |  11|   0|   11|          0|
    |indvar_flatten_reg_278               |   8|   0|    8|          0|
    |kernel1_load_reg_1165                |  16|   0|   16|          0|
    |kernel2_load_reg_1173                |  16|   0|   16|          0|
    |kernel_load_reg_1157                 |  16|   0|   16|          0|
    |mul_ln41_reg_1197                    |   7|   0|    7|          0|
    |mul_ln5_reg_1046                     |   8|   0|    8|          0|
    |out_d_0_reg_266                      |   4|   0|    4|          0|
    |out_d_reg_1075                       |   4|   0|    4|          0|
    |out_h_0_reg_289                      |   4|   0|    4|          0|
    |out_h_reg_1104                       |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1109                |   4|   0|    4|          0|
    |out_w_0_reg_300                      |   4|   0|    4|          0|
    |out_w_reg_1181                       |   4|   0|    4|          0|
    |reg_311                              |  16|   0|   16|          0|
    |reg_316                              |  16|   0|   16|          0|
    |select_ln23_2_reg_1339               |   8|   0|    8|          0|
    |select_ln23_reg_1299                 |   4|   0|    4|          0|
    |select_ln29_19_reg_1212              |   4|   0|    4|          0|
    |select_ln29_24_reg_1098              |   1|   0|    1|          0|
    |select_ln29_reg_1088                 |   4|   0|    4|          0|
    |sext_ln35_13_reg_1258                |  30|   0|   30|          0|
    |sext_ln35_15_reg_1269                |  30|   0|   30|          0|
    |sext_ln35_17_reg_1304                |  30|   0|   30|          0|
    |sext_ln35_19_reg_1314                |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1133               |  11|   0|   11|          0|
    |tmp5_0_0_mid2_v_v_reg_1121           |   7|   0|    7|          0|
    |tmp5_1_0_mid2_reg_1138               |  11|   0|   11|          0|
    |tmp5_2_0_mid2_reg_1230               |  11|   0|   11|          0|
    |tmp6_reg_1202                        |   7|   0|    7|          0|
    |tmp7_mid2_v_v_reg_1253               |   7|   0|    7|          0|
    |tmp_4_reg_1279                       |  16|   0|   16|          0|
    |tmp_5_reg_1284                       |  16|   0|   16|          0|
    |tmp_6_reg_1051                       |   8|   0|   11|          3|
    |trunc_ln29_reg_1218                  |   2|   0|    2|          0|
    |trunc_ln41_1_reg_1349                |  16|   0|   16|          0|
    |trunc_ln41_2_reg_1354                |  16|   0|   16|          0|
    |trunc_ln41_3_reg_1369                |  16|   0|   16|          0|
    |trunc_ln41_4_reg_1374                |  16|   0|   16|          0|
    |trunc_ln41_5_reg_1384                |  16|   0|   16|          0|
    |trunc_ln41_8_reg_1319                |  16|   0|   16|          0|
    |trunc_ln41_9_reg_1274                |  16|   0|   16|          0|
    |trunc_ln41_s_reg_1309                |  16|   0|   16|          0|
    |trunc_ln_reg_1264                    |  16|   0|   16|          0|
    |zext_ln35_13_reg_1145                |   4|   0|   11|          7|
    |zext_ln35_13_reg_1145_pp0_iter1_reg  |   4|   0|   11|          7|
    |zext_ln35_15_reg_1186                |   4|   0|   11|          7|
    |zext_ln35_17_reg_1237                |   4|   0|   11|          7|
    |zext_ln35_1_cast14_reg_1023          |   6|   0|   11|          5|
    |zext_ln35_3_cast_mid_reg_1116        |   4|   0|    7|          3|
    |zext_ln35_3_cast_reg_1066            |   4|   0|    7|          3|
    |zext_ln35_reg_1017                   |   6|   0|    7|          1|
    |zext_ln41_1_cast_reg_1036            |   5|   0|   11|          6|
    |zext_ln41_2_reg_1061                 |   4|   0|    7|          3|
    |zext_ln41_4_reg_1093                 |   4|   0|    7|          3|
    |zext_ln41_reg_1030                   |   5|   0|    7|          2|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 685|   0|  742|         57|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    5|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    5|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    5|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

