Current working directory is: /verilog-ethernet/example/NexysVideo/fpga
/verilog-ethernet/example/NexysVideo/fpga /verilog-ethernet/example/NexysVideo/fpga
Generating bitstream...
cd fpga && make
make[1]: Entering directory '/verilog-ethernet/example/NexysVideo/fpga/fpga'
rm -rf defines.v
touch defines.v
for x in ; do echo '`define' $x >> defines.v; done
echo "create_project -force -part xc7a200t-sbg484-1 fpga" > create_project.tcl
echo "add_files -fileset sources_1 defines.v ../rtl/fpga.v ../rtl/fpga_core.v ../rtl/debounce_switch.v ../rtl/sync_signal.v ../lib/eth/rtl/iddr.v ../lib/eth/rtl/oddr.v ../lib/eth/rtl/ssio_ddr_in.v ../lib/eth/rtl/ssio_ddr_out.v ../lib/eth/rtl/rgmii_phy_if.v ../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v ../lib/eth/rtl/eth_mac_1g_rgmii.v ../lib/eth/rtl/eth_mac_1g.v ../lib/eth/rtl/axis_gmii_rx.v ../lib/eth/rtl/axis_gmii_tx.v ../lib/eth/rtl/lfsr.v ../lib/eth/rtl/eth_axis_rx.v ../lib/eth/rtl/eth_axis_tx.v ../lib/eth/rtl/udp_complete.v ../lib/eth/rtl/udp_checksum_gen.v ../lib/eth/rtl/udp.v ../lib/eth/rtl/udp_ip_rx.v ../lib/eth/rtl/udp_ip_tx.v ../lib/eth/rtl/ip_complete.v ../lib/eth/rtl/ip.v ../lib/eth/rtl/ip_eth_rx.v ../lib/eth/rtl/ip_eth_tx.v ../lib/eth/rtl/ip_arb_mux.v ../lib/eth/rtl/arp.v ../lib/eth/rtl/arp_cache.v ../lib/eth/rtl/arp_eth_rx.v ../lib/eth/rtl/arp_eth_tx.v ../lib/eth/rtl/eth_arb_mux.v ../lib/eth/lib/axis/rtl/arbiter.v ../lib/eth/lib/axis/rtl/priority_encoder.v ../lib/eth/lib/axis/rtl/axis_fifo.v ../lib/eth/lib/axis/rtl/axis_async_fifo.v ../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v ../lib/eth/lib/axis/rtl/sync_reset.v" >> create_project.tcl
echo "set_property top fpga [current_fileset]" >> create_project.tcl
echo "add_files -fileset constrs_1 ../fpga.xdc ../eth.xdc ../lib/eth/syn/vivado/rgmii_phy_if.tcl ../lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl ../lib/eth/syn/vivado/eth_mac_fifo.tcl ../lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl ../lib/eth/lib/axis/syn/vivado/sync_reset.tcl" >> create_project.tcl
for x in ; do echo "import_ip $x" >> create_project.tcl; done
for x in ; do echo "source $x" >> create_project.tcl; done
for x in ; do echo "source $x" >> create_project.tcl; done
echo "open_project -quiet fpga.xpr" > update_config.tcl
for x in ; do echo "source $x" >> update_config.tcl; done
vivado -nojournal -nolog -mode batch -source create_project.tcl -source update_config.tcl
WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source create_project.tcl
# create_project -force -part xc7a200t-sbg484-1 fpga
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.977 ; gain = 65.195 ; free physical = 135889 ; free virtual = 248773
# add_files -fileset sources_1 defines.v ../rtl/fpga.v ../rtl/fpga_core.v ../rtl/debounce_switch.v ../rtl/sync_signal.v ../lib/eth/rtl/iddr.v ../lib/eth/rtl/oddr.v ../lib/eth/rtl/ssio_ddr_in.v ../lib/eth/rtl/ssio_ddr_out.v ../lib/eth/rtl/rgmii_phy_if.v ../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v ../lib/eth/rtl/eth_mac_1g_rgmii.v ../lib/eth/rtl/eth_mac_1g.v ../lib/eth/rtl/axis_gmii_rx.v ../lib/eth/rtl/axis_gmii_tx.v ../lib/eth/rtl/lfsr.v ../lib/eth/rtl/eth_axis_rx.v ../lib/eth/rtl/eth_axis_tx.v ../lib/eth/rtl/udp_complete.v ../lib/eth/rtl/udp_checksum_gen.v ../lib/eth/rtl/udp.v ../lib/eth/rtl/udp_ip_rx.v ../lib/eth/rtl/udp_ip_tx.v ../lib/eth/rtl/ip_complete.v ../lib/eth/rtl/ip.v ../lib/eth/rtl/ip_eth_rx.v ../lib/eth/rtl/ip_eth_tx.v ../lib/eth/rtl/ip_arb_mux.v ../lib/eth/rtl/arp.v ../lib/eth/rtl/arp_cache.v ../lib/eth/rtl/arp_eth_rx.v ../lib/eth/rtl/arp_eth_tx.v ../lib/eth/rtl/eth_arb_mux.v ../lib/eth/lib/axis/rtl/arbiter.v ../lib/eth/lib/axis/rtl/priority_encoder.v ../lib/eth/lib/axis/rtl/axis_fifo.v ../lib/eth/lib/axis/rtl/axis_async_fifo.v ../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v ../lib/eth/lib/axis/rtl/sync_reset.v
# set_property top fpga [current_fileset]
# add_files -fileset constrs_1 ../fpga.xdc ../eth.xdc ../lib/eth/syn/vivado/rgmii_phy_if.tcl ../lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl ../lib/eth/syn/vivado/eth_mac_fifo.tcl ../lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl ../lib/eth/lib/axis/syn/vivado/sync_reset.tcl
source update_config.tcl
# open_project -quiet fpga.xpr
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:12:10 2024...
echo "open_project fpga.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl
WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_synth.tcl
# open_project fpga.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.211 ; gain = 0.023 ; free physical = 135827 ; free virtual = 248712
# reset_run synth_1
# launch_runs -jobs 4 synth_1
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Jun 30 19:12:23 2024] Launched synth_1...
Run output will be captured here: /verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Jun 30 19:12:23 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.625 ; gain = 0.023 ; free physical = 135360 ; free virtual = 248245
Command: synth_design -top fpga -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 203
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.129 ; gain = 405.715 ; free physical = 134369 ; free virtual = 247255
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:93]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g.v:191]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g.v:192]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen' with formal parameter declaration list [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:143]
INFO: [Synth 8-6157] synthesizing module 'fpga' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v:34]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74115]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74115]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82294]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82294]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/verilog-ethernet/example/NexysVideo/fpga/rtl/debounce_switch.v:34]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 125000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/rtl/debounce_switch.v:34]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/verilog-ethernet/example/NexysVideo/fpga/rtl/sync_signal.v:35]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/rtl/sync_signal.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v:233]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75727]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75740]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75740]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:34]
	Parameter TARGET bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_phy_if' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/rgmii_phy_if.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ssio_ddr_in' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ssio_ddr_in.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2223]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2223]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2289]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2289]
INFO: [Synth 8-6157] synthesizing module 'iddr' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/iddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75605]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:75605]
INFO: [Synth 8-6155] done synthesizing module 'iddr' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/iddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ssio_ddr_in' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ssio_ddr_in.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96703]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/opt/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96703]
INFO: [Synth 8-6155] done synthesizing module 'oddr' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/oddr.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr__parameterized0' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oddr__parameterized0' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/oddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_phy_if' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/rgmii_phy_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:241]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:222]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:273]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:324]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii_fifo' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:34]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:322]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:322]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:322]
WARNING: [Synth 8-7023] instance 'eth_mac_inst' of module 'eth_mac_1g_rgmii_fifo' has 36 connections declared, but only 33 given [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:322]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:34]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:364]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:364]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:364]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:390]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:390]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:390]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_complete.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_rx.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_rx.v:279]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_tx.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_tx.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_complete.v:401]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_complete.v:401]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_complete.v:401]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
WARNING: [Synth 8-7023] instance 'payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:450]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_ip_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_ip_rx.v:265]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_ip_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_ip_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_ip_tx.v:240]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_ip_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'udp_payload_fifo' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:556]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'udp_payload_fifo' [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:556]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'udp_payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:556]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v:34]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_rx.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:413]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:414]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/axis_gmii_tx.v:415]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:290]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:291]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tuser_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:292]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:296]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:379]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_rx.v:384]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tdata_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:297]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:298]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tuser_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:299]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tlast_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:303]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_axis_tx.v:388]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:381]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:283]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:290]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:342]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:347]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/arp_eth_tx.v:165]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/rtl/udp_checksum_gen.v:521]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:257]
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[0] in module arp_eth_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2369.777 ; gain = 720.363 ; free physical = 134038 ; free virtual = 246926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2381.652 ; gain = 732.238 ; free physical = 134035 ; free virtual = 246923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2381.652 ; gain = 732.238 ; free physical = 134035 ; free virtual = 246923
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2384.621 ; gain = 0.000 ; free physical = 134031 ; free virtual = 246918
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clk_ibufg_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
Finished Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/eth.xdc]
Finished Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/eth.xdc]
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
INFO: [Timing 38-2] Deriving generated clocks [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl:23]
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.434 ; gain = 0.000 ; free physical = 134019 ; free virtual = 246906
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.469 ; gain = 0.000 ; free physical = 134018 ; free virtual = 246905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 134017 ; free virtual = 246905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 134017 ; free virtual = 246905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/\oddr[0].oddr_inst . (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_1_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_1_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_2_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_2_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_3_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_3_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_4_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_4_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_1_reg[0] . (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_2_reg[0] . (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_3_reg[0] . (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_4_reg[0] . (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl, line 23).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 134017 ; free virtual = 246905
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
               STATE_IFG |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
WARNING: [Synth 8-6430] The Block RAM "arp_cache:/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 134015 ; free virtual = 246905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 13    
	   2 Input   16 Bit       Adders := 13    
	   3 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 8     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 10    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 167   
	   3 Input      1 Bit         XORs := 44    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 12    
	  20 Input      1 Bit         XORs := 8     
	  21 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 10    
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 4     
+---XORs : 
	               13 Bit    Wide XORs := 48    
+---Registers : 
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 52    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 37    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 259   
+---RAMs : 
	              80K Bit	(8192 X 10 bit)          RAMs := 1     
	              40K Bit	(4096 X 10 bit)          RAMs := 2     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              20K Bit	(2048 X 10 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 7     
	              104 Bit	(8 X 13 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 21    
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 2     
	  21 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 25    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 76    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 14    
	   7 Input    3 Bit        Muxes := 3     
	  21 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 6     
	  22 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 402   
	   3 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 22    
	  21 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 34    
	   4 Input    1 Bit        Muxes := 43    
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fpga has port uart_txd driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst/ip_addr_mem_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133970 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|ip_complete | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                              | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fpga                                                                     | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                 | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg       | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fpga                                                                     | core_inst/udp_payload_fifo/mem_reg               | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                              | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl. [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl. [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133970 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                              | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga                                                                     | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fpga                                                                     | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                 | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg       | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fpga                                                                     | core_inst/udp_payload_fifo/mem_reg               | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                              | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |BUFIO       |     1|
|3     |BUFR        |     1|
|4     |CARRY4      |   200|
|5     |IDDR        |     5|
|6     |IDELAYCTRL  |     1|
|7     |IDELAYE2    |     5|
|8     |LUT1        |   173|
|9     |LUT2        |   264|
|10    |LUT3        |   407|
|11    |LUT4        |   249|
|12    |LUT5        |   353|
|13    |LUT6        |   644|
|14    |MMCME2_BASE |     1|
|15    |MUXF7       |     3|
|16    |ODDR        |     6|
|17    |RAM128X1D   |     4|
|18    |RAM32M      |    19|
|19    |RAMB18E1    |     4|
|23    |RAMB36E1    |     6|
|28    |FDPE        |    14|
|29    |FDRE        |  2590|
|30    |FDSE        |   166|
|31    |IBUF        |     7|
|32    |IBUFG       |     1|
|33    |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2545.469 ; gain = 732.238 ; free physical = 133969 ; free virtual = 246871
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2545.469 ; gain = 896.055 ; free physical = 133969 ; free virtual = 246871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.469 ; gain = 0.000 ; free physical = 134252 ; free virtual = 247154
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clk_ibufg_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.469 ; gain = 0.000 ; free physical = 134252 ; free virtual = 247154
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

Synth Design complete | Checksum: f3d4985e
INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2545.469 ; gain = 1221.844 ; free physical = 134252 ; free virtual = 247154
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2126.832; main = 1790.765; forked = 385.387
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3482.656; main = 2545.438; forked = 987.238
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.445 ; gain = 0.000 ; free physical = 134252 ; free virtual = 247154
INFO: [Common 17-1381] The checkpoint '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:13:33 2024...
[Sun Jun 30 19:13:33 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:10 . Memory (MB): peak = 1324.242 ; gain = 0.000 ; free physical = 135812 ; free virtual = 248699
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:13:33 2024...
echo "open_project fpga.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl
echo "open_run impl_1" >> run_impl.tcl
echo "report_utilization -file fpga_utilization.rpt" >> run_impl.tcl
echo "report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl
WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_impl.tcl
# open_project fpga.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.621 ; gain = 0.023 ; free physical = 135818 ; free virtual = 248704
# reset_run impl_1
# launch_runs -jobs 4 impl_1
[Sun Jun 30 19:13:45 2024] Launched impl_1...
Run output will be captured here: /verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Jun 30 19:13:45 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.215 ; gain = 0.023 ; free physical = 135354 ; free virtual = 248241
Command: link_design -top fpga -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1652.035 ; gain = 0.000 ; free physical = 135039 ; free virtual = 247926
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
Finished Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc]
Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/eth.xdc]
Finished Parsing XDC File [/verilog-ethernet/example/NexysVideo/fpga/eth.xdc]
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl:23]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.555 ; gain = 635.055 ; free physical = 134473 ; free virtual = 247360
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/verilog-ethernet/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.555 ; gain = 0.000 ; free physical = 134470 ; free virtual = 247357
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.590 ; gain = 1227.375 ; free physical = 134470 ; free virtual = 247357
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2631.586 ; gain = 79.996 ; free physical = 134455 ; free virtual = 247342

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2631.586 ; gain = 0.000 ; free physical = 134452 ; free virtual = 247339

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134159 ; free virtual = 247046

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134159 ; free virtual = 247046
Phase 1 Initialization | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134159 ; free virtual = 247046

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046
Phase 2 Timer Update And Timing Data Collection | Checksum: 26e5b4ffc

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1dbf9126f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046
Retarget | Checksum: 1dbf9126f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16e8a4fa8

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046
Constant propagation | Checksum: 16e8a4fa8
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19b7ce477

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2842.465 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046
Sweep | Checksum: 19b7ce477
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 19b7ce477

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046
BUFG optimization | Checksum: 19b7ce477
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19b7ce477

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046
Shift Register Optimization | Checksum: 19b7ce477
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19b7ce477

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046
Post Processing Netlist | Checksum: 19b7ce477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1531f14bc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.469 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1531f14bc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046
Phase 9 Finalization | Checksum: 1531f14bc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1531f14bc

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2852.469 ; gain = 10.004 ; free physical = 134158 ; free virtual = 247046
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.469 ; gain = 0.000 ; free physical = 134158 ; free virtual = 247046

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 3 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1a820c9f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3286.125 ; gain = 0.000 ; free physical = 133920 ; free virtual = 246808
Ending Power Optimization Task | Checksum: 1a820c9f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3286.125 ; gain = 433.656 ; free physical = 133920 ; free virtual = 246808

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: cd967bcb

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3286.125 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3286.125 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Ending Final Cleanup Task | Checksum: cd967bcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3286.125 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3286.125 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Ending Netlist Obfuscation Task | Checksum: cd967bcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3286.125 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3286.125 ; gain = 734.535 ; free physical = 133906 ; free virtual = 246793
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246793
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246794
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133906 ; free virtual = 246794
INFO: [Common 17-1381] The checkpoint '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133903 ; free virtual = 246792
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccb14e34

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133903 ; free virtual = 246792
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133903 ; free virtual = 246792

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d7b6080

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133903 ; free virtual = 246792

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8f5545bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133904 ; free virtual = 246793

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8f5545bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133904 ; free virtual = 246793
Phase 1 Placer Initialization | Checksum: 8f5545bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133904 ; free virtual = 246793

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9dca0d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133874 ; free virtual = 246762

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 863fb1c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133888 ; free virtual = 246777

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 863fb1c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133888 ; free virtual = 246777

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 194baa2f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133864 ; free virtual = 246753

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 113 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 48 nets or LUTs. Breaked 1 LUT, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246754

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             47  |                    48  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             47  |                    48  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20cbbbc75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
Phase 2.4 Global Placement Core | Checksum: 23d8e6f13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133865 ; free virtual = 246754
Phase 2 Global Placement | Checksum: 23d8e6f13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133865 ; free virtual = 246753

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 179c6a598

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133864 ; free virtual = 246752

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2179ae8b1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133868 ; free virtual = 246757

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 213ec50a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133868 ; free virtual = 246757

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d6b909a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133868 ; free virtual = 246757

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ce91543f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dfbd1be4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246754

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 105116a74

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246754

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c4fd7205

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246754

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 185ad947f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133864 ; free virtual = 246753
Phase 3 Detail Placement | Checksum: 185ad947f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133865 ; free virtual = 246753

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 611d4828

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.040 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 465a72e0

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133863 ; free virtual = 246752
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 465a72e0

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133863 ; free virtual = 246752
Phase 4.1.1.1 BUFG Insertion | Checksum: 611d4828

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133863 ; free virtual = 246752

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.434. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c10d63f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
Phase 4.1 Post Commit Optimization | Checksum: c10d63f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c10d63f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c10d63f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
Phase 4.3 Placer Reporting | Checksum: c10d63f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16233cc02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
Ending Placer Task | Checksum: 13100cb9d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
129 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133866 ; free virtual = 246755
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133867 ; free virtual = 246756
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133867 ; free virtual = 246755
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133862 ; free virtual = 246756
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133862 ; free virtual = 246756
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133862 ; free virtual = 246756
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133862 ; free virtual = 246756
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133862 ; free virtual = 246756
Write Physdb Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133862 ; free virtual = 246756
INFO: [Common 17-1381] The checkpoint '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133864 ; free virtual = 246753
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133863 ; free virtual = 246753
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133856 ; free virtual = 246751
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133856 ; free virtual = 246751
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133856 ; free virtual = 246751
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133855 ; free virtual = 246751
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133855 ; free virtual = 246750
Write Physdb Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133855 ; free virtual = 246750
INFO: [Common 17-1381] The checkpoint '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 580d924e ConstDB: 0 ShapeSum: d8f3394f RouteDB: 0
Post Restoration Checksum: NetGraph: 56573f27 | NumContArr: d05a94b8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ac03c919

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133762 ; free virtual = 246654

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ac03c919

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133762 ; free virtual = 246654

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ac03c919

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 3326.141 ; gain = 0.000 ; free physical = 133762 ; free virtual = 246654
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 237a6d5b2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 3346.852 ; gain = 20.711 ; free physical = 133694 ; free virtual = 246586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.336  | TNS=0.000  | WHS=-0.220 | THS=-88.713|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2290cbf22

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3346.852 ; gain = 20.711 ; free physical = 133694 ; free virtual = 246586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.336  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20fd5ca6e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3346.852 ; gain = 20.711 ; free physical = 133694 ; free virtual = 246586

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4460
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4460
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bf98e882

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bf98e882

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2becaa5ef

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577
Phase 3 Initial Routing | Checksum: 2becaa5ef

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.295  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 207dfa980

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577
Phase 4 Rip-up And Reroute | Checksum: 207dfa980

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a3a20f19

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.308  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2b6e372e4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b6e372e4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577
Phase 5 Delay and Skew Optimization | Checksum: 2b6e372e4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b5f54d94

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.308  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 213a889d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577
Phase 6 Post Hold Fix | Checksum: 213a889d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.277397 %
  Global Horizontal Routing Utilization  = 0.346629 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213a889d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246577

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213a889d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246576

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 294e76456

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246576

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.308  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 294e76456

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246576
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16932538b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246576
Ending Routing Task | Checksum: 16932538b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246576

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 3357.938 ; gain = 31.797 ; free physical = 133684 ; free virtual = 246576
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/verilog-ethernet/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
180 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133683 ; free virtual = 246578
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133678 ; free virtual = 246578
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133678 ; free virtual = 246578
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133677 ; free virtual = 246578
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133676 ; free virtual = 246578
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133676 ; free virtual = 246578
Write Physdb Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3477.984 ; gain = 0.000 ; free physical = 133676 ; free virtual = 246578
INFO: [Common 17-1381] The checkpoint '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:15:28 2024...
[Sun Jun 30 19:15:29 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 1323.652 ; gain = 0.000 ; free physical = 135778 ; free virtual = 248676
# open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1656.340 ; gain = 0.000 ; free physical = 135460 ; free virtual = 248358
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1731.059 ; gain = 1.000 ; free physical = 135373 ; free virtual = 248271
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134824 ; free virtual = 247722
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134823 ; free virtual = 247721
Read PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134822 ; free virtual = 247720
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134822 ; free virtual = 247720
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134821 ; free virtual = 247719
Read Physdb Files: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134821 ; free virtual = 247719
Restored from archive | CPU: 0.290000 secs | Memory: 6.714050 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2406.738 ; gain = 5.938 ; free physical = 134821 ; free virtual = 247719
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.738 ; gain = 0.000 ; free physical = 134821 ; free virtual = 247719
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2406.773 ; gain = 1083.121 ; free physical = 134821 ; free virtual = 247719
# report_utilization -file fpga_utilization.rpt
# report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:15:42 2024...
echo "open_project fpga.xpr" > generate_bit.tcl
echo "open_run impl_1" >> generate_bit.tcl
echo "write_bitstream -force fpga.runs/impl_1/fpga.bit" >> generate_bit.tcl
echo "write_debug_probes -force fpga.runs/impl_1/fpga.ltx" >> generate_bit.tcl
vivado -nojournal -nolog -mode batch -source generate_bit.tcl
WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source generate_bit.tcl
# open_project fpga.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/verilog-ethernet/example/NexysVideo/fpga/fpga/fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.211 ; gain = 0.023 ; free physical = 135779 ; free virtual = 248677
# open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1651.000 ; gain = 0.000 ; free physical = 135468 ; free virtual = 248366
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1725.719 ; gain = 1.000 ; free physical = 135378 ; free virtual = 248276
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134832 ; free virtual = 247730
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134831 ; free virtual = 247729
Read PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134828 ; free virtual = 247726
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134828 ; free virtual = 247726
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134827 ; free virtual = 247725
Read Physdb Files: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134827 ; free virtual = 247725
Restored from archive | CPU: 0.280000 secs | Memory: 6.714050 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2398.430 ; gain = 5.938 ; free physical = 134827 ; free virtual = 247725
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.430 ; gain = 0.000 ; free physical = 134827 ; free virtual = 247725
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2398.465 ; gain = 1074.254 ; free physical = 134827 ; free virtual = 247724
# write_bitstream -force fpga.runs/impl_1/fpga.bit
Command: write_bitstream -force fpga.runs/impl_1/fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 66328544 bits.
Writing bitstream fpga.runs/impl_1/fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3045.684 ; gain = 647.219 ; free physical = 134330 ; free virtual = 247229
# write_debug_probes -force fpga.runs/impl_1/fpga.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:16:16 2024...
ln -f -s fpga.runs/impl_1/fpga.bit .
if [ -e fpga.runs/impl_1/fpga.ltx ]; then ln -f -s fpga.runs/impl_1/fpga.ltx .; fi
mkdir -p rev
COUNT=100; \
while [ -e rev/fpga_rev$COUNT.bit ]; \
do COUNT=$((COUNT+1)); done; \
cp -pv fpga.runs/impl_1/fpga.bit rev/fpga_rev$COUNT.bit; \
if [ -e fpga.runs/impl_1/fpga.ltx ]; then cp -pv fpga.runs/impl_1/fpga.ltx rev/fpga_rev$COUNT.ltx; fi
'fpga.runs/impl_1/fpga.bit' -> 'rev/fpga_rev100.bit'
make[1]: Leaving directory '/verilog-ethernet/example/NexysVideo/fpga/fpga'
