--Copyright (C) 2018  Intel Corporation. All rights reserved.
--Your use of Intel Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Intel Program License 
--Subscription Agreement, the Intel Quartus Prime License Agreement,
--the Intel FPGA IP License Agreement, or other applicable license
--agreement, including, without limitation, that your use is for
--the sole purpose of programming logic devices manufactured by
--Intel and sold by Intel or its authorized distributors.  Please
--refer to the applicable agreement for further details.


component ram
	PORT
	(
		arclk		: IN STD_LOGIC ;
		ardin		: IN STD_LOGIC ;
		arshft		: IN STD_LOGIC ;
		drclk		: IN STD_LOGIC ;
		drdin		: IN STD_LOGIC ;
		drshft		: IN STD_LOGIC ;
		erase		: IN STD_LOGIC ;
		oscena		: IN STD_LOGIC ;
		program		: IN STD_LOGIC ;
		busy		: OUT STD_LOGIC ;
		drdout		: OUT STD_LOGIC ;
		osc		: OUT STD_LOGIC ;
		rtpbusy		: OUT STD_LOGIC 
	);
end component;
