vendor_name = ModelSim
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/Clock_Division.vhd
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/cnt_time.vhd
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/tst2.bdf
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/tst2.vwf
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/tst2.cbx.xml
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/lpm_divide_qcm.tdf
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/sign_div_unsign_fnh.tdf
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/alt_u_div_iaf.tdf
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/add_sub_7pc.tdf
source_file = 1, E:/Field_Programable_Gate_Array/FPGA_text_final/tst2_smg3/db/add_sub_8pc.tdf
design_name = tst2
instance = comp, \count[3]~output , count[3]~output, tst2, 1
instance = comp, \count[2]~output , count[2]~output, tst2, 1
instance = comp, \count[1]~output , count[1]~output, tst2, 1
instance = comp, \count[0]~output , count[0]~output, tst2, 1
instance = comp, \LED8s[7]~output , LED8s[7]~output, tst2, 1
instance = comp, \LED8s[6]~output , LED8s[6]~output, tst2, 1
instance = comp, \LED8s[5]~output , LED8s[5]~output, tst2, 1
instance = comp, \LED8s[4]~output , LED8s[4]~output, tst2, 1
instance = comp, \LED8s[3]~output , LED8s[3]~output, tst2, 1
instance = comp, \LED8s[2]~output , LED8s[2]~output, tst2, 1
instance = comp, \LED8s[1]~output , LED8s[1]~output, tst2, 1
instance = comp, \LED8s[0]~output , LED8s[0]~output, tst2, 1
instance = comp, \SEL[2]~output , SEL[2]~output, tst2, 1
instance = comp, \SEL[1]~output , SEL[1]~output, tst2, 1
instance = comp, \SEL[0]~output , SEL[0]~output, tst2, 1
instance = comp, \sys_clk~input , sys_clk~input, tst2, 1
instance = comp, \sys_clk~inputclkctrl , sys_clk~inputclkctrl, tst2, 1
instance = comp, \inst|tmp1[24] , inst|tmp1[24], tst2, 1
instance = comp, \inst|Add0~0 , inst|Add0~0, tst2, 1
instance = comp, \inst|tmp1[0] , inst|tmp1[0], tst2, 1
instance = comp, \inst|Add0~2 , inst|Add0~2, tst2, 1
instance = comp, \inst|tmp1[1] , inst|tmp1[1], tst2, 1
instance = comp, \inst|Add0~4 , inst|Add0~4, tst2, 1
instance = comp, \inst|tmp1[2] , inst|tmp1[2], tst2, 1
instance = comp, \inst|Add0~6 , inst|Add0~6, tst2, 1
instance = comp, \inst|tmp1[3] , inst|tmp1[3], tst2, 1
instance = comp, \inst|Add0~8 , inst|Add0~8, tst2, 1
instance = comp, \inst|tmp1[4] , inst|tmp1[4], tst2, 1
instance = comp, \inst|Add0~10 , inst|Add0~10, tst2, 1
instance = comp, \inst|tmp1[5] , inst|tmp1[5], tst2, 1
instance = comp, \inst|Add0~12 , inst|Add0~12, tst2, 1
instance = comp, \inst|tmp1[6] , inst|tmp1[6], tst2, 1
instance = comp, \inst|Add0~14 , inst|Add0~14, tst2, 1
instance = comp, \inst|tmp1~13 , inst|tmp1~13, tst2, 1
instance = comp, \inst|tmp1[7] , inst|tmp1[7], tst2, 1
instance = comp, \inst|Add0~16 , inst|Add0~16, tst2, 1
instance = comp, \inst|tmp1[8] , inst|tmp1[8], tst2, 1
instance = comp, \inst|Add0~18 , inst|Add0~18, tst2, 1
instance = comp, \inst|tmp1[9] , inst|tmp1[9], tst2, 1
instance = comp, \inst|Add0~20 , inst|Add0~20, tst2, 1
instance = comp, \inst|tmp1[10] , inst|tmp1[10], tst2, 1
instance = comp, \inst|Add0~22 , inst|Add0~22, tst2, 1
instance = comp, \inst|tmp1[11] , inst|tmp1[11], tst2, 1
instance = comp, \inst|Add0~24 , inst|Add0~24, tst2, 1
instance = comp, \inst|tmp1~12 , inst|tmp1~12, tst2, 1
instance = comp, \inst|tmp1[12] , inst|tmp1[12], tst2, 1
instance = comp, \inst|Add0~26 , inst|Add0~26, tst2, 1
instance = comp, \inst|tmp1~11 , inst|tmp1~11, tst2, 1
instance = comp, \inst|tmp1[13] , inst|tmp1[13], tst2, 1
instance = comp, \inst|Add0~28 , inst|Add0~28, tst2, 1
instance = comp, \inst|tmp1~10 , inst|tmp1~10, tst2, 1
instance = comp, \inst|tmp1[14] , inst|tmp1[14], tst2, 1
instance = comp, \inst|Add0~30 , inst|Add0~30, tst2, 1
instance = comp, \inst|tmp1~9 , inst|tmp1~9, tst2, 1
instance = comp, \inst|tmp1[15] , inst|tmp1[15], tst2, 1
instance = comp, \inst|Add0~32 , inst|Add0~32, tst2, 1
instance = comp, \inst|tmp1[16] , inst|tmp1[16], tst2, 1
instance = comp, \inst|Add0~34 , inst|Add0~34, tst2, 1
instance = comp, \inst|tmp1~8 , inst|tmp1~8, tst2, 1
instance = comp, \inst|tmp1[17] , inst|tmp1[17], tst2, 1
instance = comp, \inst|Add0~36 , inst|Add0~36, tst2, 1
instance = comp, \inst|tmp1[18] , inst|tmp1[18], tst2, 1
instance = comp, \inst|Add0~38 , inst|Add0~38, tst2, 1
instance = comp, \inst|tmp1~7 , inst|tmp1~7, tst2, 1
instance = comp, \inst|tmp1[19] , inst|tmp1[19], tst2, 1
instance = comp, \inst|Add0~40 , inst|Add0~40, tst2, 1
instance = comp, \inst|tmp1~6 , inst|tmp1~6, tst2, 1
instance = comp, \inst|tmp1[20] , inst|tmp1[20], tst2, 1
instance = comp, \inst|Add0~42 , inst|Add0~42, tst2, 1
instance = comp, \inst|tmp1~5 , inst|tmp1~5, tst2, 1
instance = comp, \inst|tmp1[21] , inst|tmp1[21], tst2, 1
instance = comp, \inst|Add0~44 , inst|Add0~44, tst2, 1
instance = comp, \inst|tmp1~4 , inst|tmp1~4, tst2, 1
instance = comp, \inst|tmp1[22] , inst|tmp1[22], tst2, 1
instance = comp, \inst|Add0~46 , inst|Add0~46, tst2, 1
instance = comp, \inst|Equal0~0 , inst|Equal0~0, tst2, 1
instance = comp, \inst|Equal0~1 , inst|Equal0~1, tst2, 1
instance = comp, \inst|Equal0~2 , inst|Equal0~2, tst2, 1
instance = comp, \inst|Equal0~3 , inst|Equal0~3, tst2, 1
instance = comp, \inst|Equal0~4 , inst|Equal0~4, tst2, 1
instance = comp, \inst|Equal0~5 , inst|Equal0~5, tst2, 1
instance = comp, \inst|Equal0~6 , inst|Equal0~6, tst2, 1
instance = comp, \inst|Equal0~7 , inst|Equal0~7, tst2, 1
instance = comp, \inst|tmp1~15 , inst|tmp1~15, tst2, 1
instance = comp, \inst|tmp1[23] , inst|tmp1[23], tst2, 1
instance = comp, \inst|Add0~48 , inst|Add0~48, tst2, 1
instance = comp, \inst|tmp1~14 , inst|tmp1~14, tst2, 1
instance = comp, \inst|tmp1[25] , inst|tmp1[25], tst2, 1
instance = comp, \inst|Add0~50 , inst|Add0~50, tst2, 1
instance = comp, \inst|Equal0~8 , inst|Equal0~8, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38 , inst|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[646]~4 , inst|Mod0|auto_generated|divider|divider|StageOut[646]~4, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[648]~0 , inst|Mod0|auto_generated|divider|divider|StageOut[648]~0, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[645]~6 , inst|Mod0|auto_generated|divider|divider|StageOut[645]~6, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[648]~1 , inst|Mod0|auto_generated|divider|divider|StageOut[648]~1, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[647]~2 , inst|Mod0|auto_generated|divider|divider|StageOut[647]~2, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[647]~3 , inst|Mod0|auto_generated|divider|divider|StageOut[647]~3, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[646]~5 , inst|Mod0|auto_generated|divider|divider|StageOut[646]~5, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[645]~7 , inst|Mod0|auto_generated|divider|divider|StageOut[645]~7, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[644]~9 , inst|Mod0|auto_generated|divider|divider|StageOut[644]~9, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[644]~8 , inst|Mod0|auto_generated|divider|divider|StageOut[644]~8, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[643]~11 , inst|Mod0|auto_generated|divider|divider|StageOut[643]~11, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[643]~10 , inst|Mod0|auto_generated|divider|divider|StageOut[643]~10, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[642]~12 , inst|Mod0|auto_generated|divider|divider|StageOut[642]~12, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[642]~13 , inst|Mod0|auto_generated|divider|divider|StageOut[642]~13, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[641]~15 , inst|Mod0|auto_generated|divider|divider|StageOut[641]~15, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[641]~14 , inst|Mod0|auto_generated|divider|divider|StageOut[641]~14, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[640]~17 , inst|Mod0|auto_generated|divider|divider|StageOut[640]~17, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[640]~16 , inst|Mod0|auto_generated|divider|divider|StageOut[640]~16, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[639]~19 , inst|Mod0|auto_generated|divider|divider|StageOut[639]~19, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[639]~18 , inst|Mod0|auto_generated|divider|divider|StageOut[639]~18, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[638]~21 , inst|Mod0|auto_generated|divider|divider|StageOut[638]~21, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[638]~20 , inst|Mod0|auto_generated|divider|divider|StageOut[638]~20, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[637]~22 , inst|Mod0|auto_generated|divider|divider|StageOut[637]~22, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[637]~23 , inst|Mod0|auto_generated|divider|divider|StageOut[637]~23, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[636]~25 , inst|Mod0|auto_generated|divider|divider|StageOut[636]~25, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[636]~24 , inst|Mod0|auto_generated|divider|divider|StageOut[636]~24, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[635]~26 , inst|Mod0|auto_generated|divider|divider|StageOut[635]~26, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[635]~27 , inst|Mod0|auto_generated|divider|divider|StageOut[635]~27, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[634]~29 , inst|Mod0|auto_generated|divider|divider|StageOut[634]~29, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[634]~28 , inst|Mod0|auto_generated|divider|divider|StageOut[634]~28, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[633]~31 , inst|Mod0|auto_generated|divider|divider|StageOut[633]~31, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[633]~30 , inst|Mod0|auto_generated|divider|divider|StageOut[633]~30, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[632]~32 , inst|Mod0|auto_generated|divider|divider|StageOut[632]~32, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[632]~33 , inst|Mod0|auto_generated|divider|divider|StageOut[632]~33, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[631]~35 , inst|Mod0|auto_generated|divider|divider|StageOut[631]~35, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[631]~34 , inst|Mod0|auto_generated|divider|divider|StageOut[631]~34, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[630]~36 , inst|Mod0|auto_generated|divider|divider|StageOut[630]~36, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[630]~37 , inst|Mod0|auto_generated|divider|divider|StageOut[630]~37, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[629]~38 , inst|Mod0|auto_generated|divider|divider|StageOut[629]~38, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[629]~39 , inst|Mod0|auto_generated|divider|divider|StageOut[629]~39, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40, tst2, 1
instance = comp, \inst|Equal1~110 , inst|Equal1~110, tst2, 1
instance = comp, \inst|Equal1~113 , inst|Equal1~113, tst2, 1
instance = comp, \inst|Equal1~111 , inst|Equal1~111, tst2, 1
instance = comp, \inst|Equal1~112 , inst|Equal1~112, tst2, 1
instance = comp, \inst|Equal1~114 , inst|Equal1~114, tst2, 1
instance = comp, \inst|Equal1~115 , inst|Equal1~115, tst2, 1
instance = comp, \inst|Equal1~90 , inst|Equal1~90, tst2, 1
instance = comp, \inst|Equal1~91 , inst|Equal1~91, tst2, 1
instance = comp, \inst|Equal1~94 , inst|Equal1~94, tst2, 1
instance = comp, \inst|Equal1~117 , inst|Equal1~117, tst2, 1
instance = comp, \inst|Equal1~95 , inst|Equal1~95, tst2, 1
instance = comp, \inst|Equal1~116 , inst|Equal1~116, tst2, 1
instance = comp, \inst|Equal1~92 , inst|Equal1~92, tst2, 1
instance = comp, \inst|Equal1~93 , inst|Equal1~93, tst2, 1
instance = comp, \inst|Equal1~98 , inst|Equal1~98, tst2, 1
instance = comp, \inst|Equal1~96 , inst|Equal1~96, tst2, 1
instance = comp, \inst|Equal1~97 , inst|Equal1~97, tst2, 1
instance = comp, \inst|Equal1~99 , inst|Equal1~99, tst2, 1
instance = comp, \inst|Equal1~100 , inst|Equal1~100, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[626]~45 , inst|Mod0|auto_generated|divider|divider|StageOut[626]~45, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[626]~44 , inst|Mod0|auto_generated|divider|divider|StageOut[626]~44, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~46 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~46, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[627]~42 , inst|Mod0|auto_generated|divider|divider|StageOut[627]~42, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[627]~43 , inst|Mod0|auto_generated|divider|divider|StageOut[627]~43, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~44 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~44, tst2, 1
instance = comp, \inst|Equal1~106 , inst|Equal1~106, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[628]~41 , inst|Mod0|auto_generated|divider|divider|StageOut[628]~41, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[628]~40 , inst|Mod0|auto_generated|divider|divider|StageOut[628]~40, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~42 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~42, tst2, 1
instance = comp, \inst|Equal1~105 , inst|Equal1~105, tst2, 1
instance = comp, \inst|Equal1~101 , inst|Equal1~101, tst2, 1
instance = comp, \inst|Equal1~102 , inst|Equal1~102, tst2, 1
instance = comp, \inst|Equal1~103 , inst|Equal1~103, tst2, 1
instance = comp, \inst|Equal1~104 , inst|Equal1~104, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[624]~49 , inst|Mod0|auto_generated|divider|divider|StageOut[624]~49, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[624]~48 , inst|Mod0|auto_generated|divider|divider|StageOut[624]~48, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~50 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~50, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[625]~46 , inst|Mod0|auto_generated|divider|divider|StageOut[625]~46, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|StageOut[625]~47 , inst|Mod0|auto_generated|divider|divider|StageOut[625]~47, tst2, 1
instance = comp, \inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~48 , inst|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~48, tst2, 1
instance = comp, \inst|Equal1~107 , inst|Equal1~107, tst2, 1
instance = comp, \inst|Equal1~108 , inst|Equal1~108, tst2, 1
instance = comp, \inst|Equal1~109 , inst|Equal1~109, tst2, 1
instance = comp, \inst|CLK_1s~0 , inst|CLK_1s~0, tst2, 1
instance = comp, \inst|CLK_1s , inst|CLK_1s, tst2, 1
instance = comp, \inst|CLK_1s~clkctrl , inst|CLK_1s~clkctrl, tst2, 1
instance = comp, \cnt|count~2 , cnt|count~2, tst2, 1
instance = comp, \rst~input , rst~input, tst2, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, tst2, 1
instance = comp, \cnt|count[1] , cnt|count[1], tst2, 1
instance = comp, \cnt|count~1 , cnt|count~1, tst2, 1
instance = comp, \cnt|count[2] , cnt|count[2], tst2, 1
instance = comp, \cnt|count~3 , cnt|count~3, tst2, 1
instance = comp, \cnt|count[0] , cnt|count[0], tst2, 1
instance = comp, \cnt|count~0 , cnt|count~0, tst2, 1
instance = comp, \cnt|count[3] , cnt|count[3], tst2, 1
instance = comp, \cnt|LED8s[6]~0 , cnt|LED8s[6]~0, tst2, 1
instance = comp, \cnt|LED8s[5]~1 , cnt|LED8s[5]~1, tst2, 1
instance = comp, \cnt|LED8s[4]~2 , cnt|LED8s[4]~2, tst2, 1
instance = comp, \cnt|LED8s[3]~3 , cnt|LED8s[3]~3, tst2, 1
instance = comp, \cnt|LED8s[2]~4 , cnt|LED8s[2]~4, tst2, 1
instance = comp, \cnt|LED8s[1]~5 , cnt|LED8s[1]~5, tst2, 1
instance = comp, \cnt|LED8s[0]~6 , cnt|LED8s[0]~6, tst2, 1
instance = comp, \cnt|SE[0]~4 , cnt|SE[0]~4, tst2, 1
instance = comp, \cnt|SE[0] , cnt|SE[0], tst2, 1
instance = comp, \cnt|SE[1]~1 , cnt|SE[1]~1, tst2, 1
instance = comp, \cnt|SE[1] , cnt|SE[1], tst2, 1
instance = comp, \cnt|SE[2]~0 , cnt|SE[2]~0, tst2, 1
instance = comp, \cnt|SE[2] , cnt|SE[2], tst2, 1
