#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec  1 10:59:03 2022
# Process ID: 2336
# Current directory: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv
# Command line: vivado nexys-video-riscv.xpr
# Log file: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/vivado.log
# Journal file: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/vivado.jou
# Running On: lee-virtual-machine, OS: Linux, CPU Frequency: 3599.999 MHz, CPU Physical cores: 2, Host memory: 36632 MB
#-----------------------------------------------------------
start_gui
open_project nexys-video-riscv.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7811.445 ; gain = 107.250 ; free physical = 29342 ; free virtual = 34521
update_compile_order -fileset sources_1
update_module_reference riscv_RocketChip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:module_ref:mem_reset_control:1.0 - mem_reset_control_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - XADC
Adding component instance block -- xilinx.com:module_ref:ethernet_nexys_video:1.0 - ethernet_stream_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_m
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_s
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:ethernet:1.0 - Ethernet
Adding component instance block -- xilinx.com:module_ref:sdc_controller:1.0 - SD
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - UART
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:Rocket64b1:1.0 - RocketChip
Successfully read diagram <riscv> from block design file </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>
Upgrading '/home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd'
delete_fileset: Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 9334.188 ; gain = 100.074 ; free physical = 24700 ; free virtual = 30137
delete_ip_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 9334.188 ; gain = 1201.336 ; free physical = 24700 ; free virtual = 30137
INFO: [IP_Flow 19-3420] Updated riscv_RocketChip_0 to use current project options
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
upgrade_ip: Time (s): cpu = 00:01:08 ; elapsed = 00:01:06 . Memory (MB): peak = 9334.188 ; gain = 1426.473 ; free physical = 25528 ; free virtual = 30143
update_module_reference: Time (s): cpu = 00:01:17 ; elapsed = 00:01:15 . Memory (MB): peak = 9334.188 ; gain = 1426.473 ; free physical = 25528 ; free virtual = 30143
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream
clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /IO/XADC/s_axi_aclk have been updated from connected ip, but BD cell '/IO/XADC' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </IO/XADC> to completely resolve these warnings.
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/sim/riscv.v
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_axi_smc_1_0, cache-ID = 3bac7d8a9482598c; cache size = 152.636 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_m_0, cache-ID = d0a18c5a2b820a7c; cache size = 152.636 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_s_0, cache-ID = afd96a29bf58ecdf; cache size = 152.636 MB.
[Thu Dec  1 11:13:33 2022] Launched riscv_RocketChip_0_synth_1, synth_1...
Run output will be captured here:
riscv_RocketChip_0_synth_1: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
synth_1: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log
[Thu Dec  1 11:13:33 2022] Launched impl_1...
Run output will be captured here: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 9467.664 ; gain = 133.477 ; free physical = 25117 ; free virtual = 29805
update_module_reference riscv_RocketChip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd'
INFO: [IP_Flow 19-3420] Updated riscv_RocketChip_0 to use current project options
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
update_module_reference: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 9576.168 ; gain = 11.152 ; free physical = 17580 ; free virtual = 29313
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream
clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /IO/XADC/s_axi_aclk have been updated from connected ip, but BD cell '/IO/XADC' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </IO/XADC> to completely resolve these warnings.
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/sim/riscv.v
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_axi_smc_1_0, cache-ID = 3bac7d8a9482598c; cache size = 152.636 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_m_0, cache-ID = d0a18c5a2b820a7c; cache size = 152.636 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_s_0, cache-ID = afd96a29bf58ecdf; cache size = 152.636 MB.
[Thu Dec  1 13:28:15 2022] Launched riscv_RocketChip_0_synth_1, synth_1...
Run output will be captured here:
riscv_RocketChip_0_synth_1: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
synth_1: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log
[Thu Dec  1 13:28:15 2022] Launched impl_1...
Run output will be captured here: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 9655.148 ; gain = 54.941 ; free physical = 12431 ; free virtual = 28969
update_module_reference riscv_RocketChip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd'
delete_fileset: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 9735.340 ; gain = 3.137 ; free physical = 17220 ; free virtual = 29133
delete_ip_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 9735.340 ; gain = 3.137 ; free physical = 17220 ; free virtual = 29133
INFO: [IP_Flow 19-3420] Updated riscv_RocketChip_0 to use current project options
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 9748.977 ; gain = 16.773 ; free physical = 17374 ; free virtual = 29131
update_module_reference: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 9748.977 ; gain = 27.738 ; free physical = 17374 ; free virtual = 29131
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream
clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /IO/XADC/s_axi_aclk have been updated from connected ip, but BD cell '/IO/XADC' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </IO/XADC> to completely resolve these warnings.
Wrote  : </home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/sim/riscv.v
VHDL Output written to : /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
Exporting to file /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Hardware Definition File /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_axi_smc_1_0, cache-ID = 3bac7d8a9482598c; cache size = 152.636 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_m_0, cache-ID = d0a18c5a2b820a7c; cache size = 152.636 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_s_0, cache-ID = afd96a29bf58ecdf; cache size = 152.636 MB.
[Thu Dec  1 14:47:05 2022] Launched riscv_RocketChip_0_synth_1, synth_1...
Run output will be captured here:
riscv_RocketChip_0_synth_1: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
synth_1: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log
[Thu Dec  1 14:47:05 2022] Launched impl_1...
Run output will be captured here: /home/lee/rebuild_oled_switch/vivado-risc-v/workspace/rocket64b1/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 9913.934 ; gain = 112.812 ; free physical = 17556 ; free virtual = 29112
reset_run synth_1
reset_run riscv_RocketChip_0_synth_1
