Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 15 07:48:12 2024
| Host         : DESKTOP-C79CDTU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file demonstration_control_sets_placed.rpt
| Design       : demonstration
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   776 |
|    Minimum number of control sets                        |   776 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  5409 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   776 |
| >= 0 to < 4        |   771 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |             573 |          529 |
| No           | Yes                   | No                     |             273 |          261 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+---------------+-------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         | Enable Signal |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+---------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_28 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_3  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_30 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_10 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_31 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_45    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_46    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_22 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_51    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_53    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_44    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_11 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_43    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_20 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_21 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_32 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_34 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_35 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_6     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_37 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_0  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_26 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_29 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_38 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_23 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_42    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_50    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_1  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_47    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_52    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_62    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_12 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_36 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_33 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_39 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_4  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_40 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_55    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_48    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_60    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_13 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_24 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_58    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_7     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_54    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_9     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_16 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_5     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_56    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_57    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_61    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_8     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_15 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_14 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_17 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_18 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_19 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_41    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_2  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_25 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_49    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_59    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_27 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_27 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_10 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_51 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_23 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_41 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_3  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_9  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_35 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_44 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_20 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_56 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_43 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_5  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_58 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_7  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_8  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_57 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_12 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_14 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_59 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_19 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_46 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_21 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_26 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_28 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_22 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_42 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_29 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_54 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_13 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_30 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_31 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_33 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_50 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_34 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_36 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_37 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_16 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_38 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_39 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_60 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_0  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_4  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_40 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_15 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_53 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_48 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_25 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_17 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_32 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_49 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_45 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_52 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_55 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_47 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_6  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_61 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_62 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_1  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_11 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_18 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_2  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_24 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_25 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_49 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_12 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_3  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_50 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_35 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_45 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_38 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_2  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_32 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_44 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_61 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_26 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_8  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_6  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_57 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_27 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_15 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_19 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_47 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_60 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_11 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_16 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_56 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_28 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_30 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_33 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_41 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_18 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_36 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_34 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_58 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_48 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_37 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_23 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_9  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_10 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_51 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_31 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_39 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_4  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_42 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_40 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_43 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_54 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_1  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_55 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_59 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_14 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_62 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_21 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_53 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_22 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_52 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_24 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_20 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_7  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_29 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_46 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_0  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_13 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_5  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_17 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_36 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_13 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_53 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_59 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_15 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_24 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_49 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_1  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_28 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_22 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_7  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_0  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_57 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_30 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_47 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_31 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_41 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_34 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_35 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_38 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_11 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_56 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_52 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_27 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_20 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_23 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_29 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_3  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_8  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_61 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_32 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_37 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_39 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_12 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_58 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_4  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_42 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_43 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_48 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_51 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_16 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_21 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_9  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_40 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_50 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_55 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_60 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_44 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_19 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_45 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_62 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_6  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_18 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_17 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_2  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_25 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_46 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_26 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_54 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_5  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_10 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_14 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_33 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_54 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_61 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_11 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_49 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_42 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_60 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_15 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_19 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_22 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_30 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_5  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_53 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_3  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_44 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_58 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_62 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_52 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_59 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_1  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_56 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_13 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_17 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_14 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_21 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_24 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_45 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_7  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_55 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_50 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_57 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_12 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_16 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_18 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_29 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_31 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_25 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_32 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_46 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_8  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_23 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_33 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_34 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_35 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_37 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_38 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_51 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_0  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_28 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_20 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_47 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_41 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_6  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_9  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_2  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_36 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_26 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_39 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_4  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_27 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_10 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_48 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_40 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_43 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_26 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_48 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_61 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_28 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_7  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_14 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_15 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_47 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_58 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_22 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_29 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_57 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_13 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_12 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_32 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_34 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_30 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_37 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_38 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_52 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_6  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_46 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_31 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_39 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_4  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_40 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_11 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_3  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_33 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_16 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_55 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_49 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_23 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_41 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_60 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_27 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_35 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_36 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_8  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_53 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_17 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_20 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_25 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_50 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_56 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_0  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_43 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_2  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_44 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_54 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_5  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_42 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_45 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_9  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_10 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_19 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_21 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_1  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_59 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_24 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_51 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_62 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_18 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_59 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_46 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_41 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_9  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_53 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_6  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_7  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_60 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_49 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_52 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_45 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_5  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_51 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_57 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_8  |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_44 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_43 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_48 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_58 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_55 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_61 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_56 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_54 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_62 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_47 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_42 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_50 |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg           |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_11        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_12        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_13        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_17        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_1         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_14        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_15        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_16        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_19        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_2         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_20        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_21        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_10        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_18        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_0         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_52        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_34        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_7         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_53        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_6         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_9         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_0     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_29        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_50        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_32        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_1     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_22        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_33        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_25        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_4         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_40        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_41        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_49        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_44        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_39        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_31        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_56        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_60        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_28        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_61        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_23        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_45        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_43        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep       |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_46        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_48        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_10    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_12    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_16    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_57        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_18    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_24        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_59        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_8         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_55        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_17    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_42        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_58        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_26        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_19    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_11    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_62        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_14    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_27        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_15    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_2     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_20    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_13    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_38        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_21    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_35        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_30        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_37        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_54        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_5         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_47        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_3         |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_51        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_36        |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_36    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_22    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_27    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_26    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_32    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_31    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_25    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_35    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_39    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_40    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_3     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_30    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_33    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_38    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_23    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_28    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_24    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_29    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_37    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_4     |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_34    |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/control_unit_inst/r_we_cr_reg_0                          |                1 |              1 |         1.00 |
|  delayed_clock_BUFG                                          |               | tl/control_unit_inst/r_we_cr_reg_1                          |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_28 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_32 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_30 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_34 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_10 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_23 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_45    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_0     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_46    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep       |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_51    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_55    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_53    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_57    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_44    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_1     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_11 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_47 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_43    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_2     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_35 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_39 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_37 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_41 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_29 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_33 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_38 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_42 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_52    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_56    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_62    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_6     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_12 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_48 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_36 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_40 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_60    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_4     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_13 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_49 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_7     |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_26    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_54    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_58    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_9     |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_24    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_16 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_20 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_61    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_5     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_8     |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_25    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_15 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_19 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_14 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_50 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_17 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_21 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_18 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_22 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_59    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_3     |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_27 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_31 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_27 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_31 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_10 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_23 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_51 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_55 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_9  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_24 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_35 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_39 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_44 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_1  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_43 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_2  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_7  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_26 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_8  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_25 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_12 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_48 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_14 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_50 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_59 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_3  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_46 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_28 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_32 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_29 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_33 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_54 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_58 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_13 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_49 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_30 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_34 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_36 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_40 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_37 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_41 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_16 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_20 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_38 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_42 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_60 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_4  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_15 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_19 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_53 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_57 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_17 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_21 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_45 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_0  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_52 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_56 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_61 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_5  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_62 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__0_6  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_11 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_47 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_18 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_22 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_12 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_48 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_35 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_39 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_45 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_0  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_38 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_42 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_44 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_1  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_61 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_5  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_8  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_25 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_27 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_31 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_15 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_19 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_60 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_4  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_11 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_47 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_16 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_20 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_28 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_32 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_30 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_34 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_18 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_22 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_36 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_40 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_37 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_41 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_9  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_24 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_10 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_23 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_51 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_55 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_43 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_2  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_54 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_58 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_59 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_3  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_14 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_50 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_62 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_6  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_53 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_57 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_52 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_56 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_7  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_26 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_29 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_33 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1_46 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__1    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_13 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_49 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_17 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_21 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_36 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_40 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_13 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_49 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_53 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_57 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_59 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_3  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_15 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_19 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_28 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_32 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_7  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_26 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_30 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_34 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_35 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_39 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_38 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_42 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_11 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_47 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_52 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_56 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_27 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_31 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_29 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_33 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_8  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_25 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_61 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_5  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_37 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_41 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_12 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_48 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_43 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_2  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_51 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_55 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_16 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_20 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_9  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_24 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_60 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_4  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_44 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_1  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_45 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_0  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_62 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_6  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_18 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_22 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_17 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_21 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_46 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_54 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__2_58 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_10 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_23 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_14 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_50 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_54 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_58 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_61 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_5  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_11 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_47 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_60 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_4  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_15 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_19 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_30 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_34 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_53 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_57 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_44 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_1  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_62 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_6  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_52 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_56 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_59 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_3  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_13 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_49 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_17 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_21 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_14 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_50 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_45 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_0  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_7  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_26 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_12 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_48 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_16 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_20 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_18 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_22 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_29 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_33 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_46 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_8  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_25 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_35 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_39 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_37 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_41 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_38 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_42 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_51 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_55 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_28 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_32 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_9  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_24 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_36 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_40 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_27 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_31 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_10 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_23 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_43 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__3_2  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_61 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_5  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_28 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_32 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_7  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_26 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_14 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_50 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_15 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_19 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_29 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_33 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_13 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_49 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_12 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_48 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_30 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_34 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_37 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_41 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_38 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_42 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_52 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_56 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_46 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_11 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_47 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_16 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_20 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_60 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_4  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_27 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_31 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_35 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_39 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_36 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_40 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_8  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_25 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_53 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_57 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_17 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_21 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_43 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_2  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_44 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_1  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_54 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_58 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_45 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_0  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_9  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_24 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_10 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_23 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_59 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_3  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_51 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_55 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_62 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__4_6  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_18 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_22 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_59 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_3  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_46 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_9  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_24 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_53 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_57 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_7  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_26 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_60 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_4  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_52 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_56 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_45 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_0  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_51 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_55 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_8  |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_25 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_44 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_1  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_43 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_2  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_61 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_5  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_54 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_58 |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_62 |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep__5_6  |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_11        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_47        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_12        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_48        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_13        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_50        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_17        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_21        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_14        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_49        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_15        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_19        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_16        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_20        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_10        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_25        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_18        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_22        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_52        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_56        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_7         |               | tl/datapath_inst/instruction_register/r_we_cr_reg_23        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_53        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_57        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_9         |               | tl/datapath_inst/instruction_register/r_we_cr_reg_26        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_29        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_34        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_44        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_1         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_60        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_4         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_28        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_32        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_61        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_6         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_45        |               | tl/datapath_inst/instruction_register/r_we_cr_reg           |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_43        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_2         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_46        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_0         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_10    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_23    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_12    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_48    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_16    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_20    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_18    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_22    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_59        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_3         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_8         |               | tl/datapath_inst/instruction_register/r_we_cr_reg_24        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_17    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_21    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_11    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_47    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_62        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_5         |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_14    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_50    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_27        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_31        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_15    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_19    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_13    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_49    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_38        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_41        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_35        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_39        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_30        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_33        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_37        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_42        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_54        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_58        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_51        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_55        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_36        |               | tl/datapath_inst/instruction_register/r_we_cr_reg_40        |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_36    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_40    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_27    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_31    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_35    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_39    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_30    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_34    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_38    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_42    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_28    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_32    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_29    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_33    |                1 |              1 |         1.00 |
|  tl/datapath_inst/instruction_register/r_we_cr_reg_rep_37    |               | tl/datapath_inst/instruction_register/r_we_cr_reg_rep_41    |                1 |              1 |         1.00 |
|  tl/control_unit_inst/r_we_cr_reg_0                          |               | tl/control_unit_inst/r_we_cr_reg_1                          |                1 |              1 |         1.00 |
|  tl/control_unit_inst/r_we_ir                                |               | tl/datapath_inst/program_counter/rst_n                      |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                               |               | dc/r_counter_20k                                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                               |               |                                                             |                7 |             17 |         2.43 |
|  delayed_clock_BUFG                                          |               | tl/datapath_inst/program_counter/rst_n                      |                6 |             23 |         3.83 |
|  tl/control_unit_inst/r_we_pc                                |               | tl/datapath_inst/program_counter/rst_n                      |                5 |             24 |         4.80 |
+--------------------------------------------------------------+---------------+-------------------------------------------------------------+------------------+----------------+--------------+


