// Seed: 2397325838
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7
);
  logic [1  ==  1 : -1] id_9;
endmodule
module module_0 #(
    parameter id_1  = 32'd72,
    parameter id_15 = 32'd74,
    parameter id_17 = 32'd45
) (
    input uwire id_0,
    input supply0 _id_1,
    input supply0 id_2,
    output wand id_3,
    output wor id_4
    , id_24,
    output supply1 id_5,
    input uwire id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    input supply1 _id_15,
    output wor id_16,
    output tri _id_17,
    output supply0 id_18,
    input wand id_19,
    output uwire id_20,
    input tri0 id_21,
    output supply1 module_1
);
  assign id_13 = id_9;
  module_0 modCall_1 (
      id_18,
      id_10,
      id_18,
      id_14,
      id_4,
      id_6,
      id_6,
      id_12
  );
  assign modCall_1.id_5 = 0;
  logic [id_15 : id_1  ==  id_17] id_25 = id_6;
  logic id_26 = id_1;
endmodule
