

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 19:43:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3193|  3193|  3193|  3193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       399|          -|          -|     8|    no    |
        | + Loop 1.1  |   395|   395|         5|          1|          1|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    400|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        0|      -|     436|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     449|    704|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+-------+---+----+-----+
    |           Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_646_16_1_1_U100  |network_mux_646_16_1_1  |        0|      0|  0|  65|    0|
    +-----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                        |                        |        0|      0|  0|  65|    0|
    +-----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U101  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_32_1_1_U102        |network_mul_mul_16s_16s_32_1_1        |    i0 * i1   |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_331_p2       |     +    |      0|  0|  15|           9|           6|
    |add_ln20_fu_407_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln21_fu_549_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln29_7_fu_529_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln29_fu_395_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln34_1_fu_740_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln34_fu_730_p2       |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_777_p2         |     +    |      0|  0|  29|          22|          22|
    |in_d_fu_543_p2           |     +    |      0|  0|  13|           4|           1|
    |merge_i_fu_591_p65       |     +    |      0|  0|  15|           6|           6|
    |out_d_fu_343_p2          |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_413_p2          |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_497_p2          |     +    |      0|  0|  12|           3|           1|
    |sub_ln29_3_fu_449_p2     |     -    |      0|  0|  15|           7|           7|
    |sub_ln29_fu_385_p2       |     -    |      0|  0|  15|           7|           7|
    |and_ln29_fu_483_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0              |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_337_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_401_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln21_fu_419_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln24_3_fu_725_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_477_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln24_fu_503_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_489_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln21_fu_555_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln24_6_fu_509_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln24_7_fu_517_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln24_8_fu_535_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln24_fu_758_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln29_6_fu_752_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln29_7_fu_455_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_8_fu_463_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_fu_425_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_801_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_471_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_795_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 400|         176|         217|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_324_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_303_p4  |   9|          2|    3|          6|
    |buffer_0_reg_310                  |   9|          2|   22|         44|
    |in_d_0_reg_320                    |   9|          2|    4|          8|
    |indvar_flatten20_reg_266          |   9|          2|    9|         18|
    |indvar_flatten_reg_288            |   9|          2|    7|         14|
    |out_d_0_reg_243                   |   9|          2|    4|          8|
    |out_h_0_reg_277                   |   9|          2|    3|          6|
    |out_w_0_reg_299                   |   9|          2|    3|          6|
    |phi_mul_reg_254                   |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 141|         30|   71|        146|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_839                     |   9|   0|    9|          0|
    |add_ln34_1_reg_950                   |  10|   0|   10|          0|
    |add_ln34_1_reg_950_pp0_iter3_reg     |  10|   0|   10|          0|
    |and_ln29_reg_893                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |buffer_0_reg_310                     |  22|   0|   22|          0|
    |icmp_ln20_reg_874                    |   1|   0|    1|          0|
    |icmp_ln21_reg_883                    |   1|   0|    1|          0|
    |icmp_ln24_3_reg_946                  |   1|   0|    1|          0|
    |icmp_ln24_3_reg_946_pp0_iter3_reg    |   1|   0|    1|          0|
    |in_d_0_reg_320                       |   4|   0|    4|          0|
    |in_d_reg_920                         |   4|   0|    4|          0|
    |in_d_reg_920_pp0_iter1_reg           |   4|   0|    4|          0|
    |indvar_flatten20_reg_266             |   9|   0|    9|          0|
    |indvar_flatten_reg_288               |   7|   0|    7|          0|
    |input_load_reg_936                   |  16|   0|   16|          0|
    |merge_i_reg_941                      |  16|   0|   16|          0|
    |mul_ln29_2_reg_955                   |  32|   0|   32|          0|
    |out_d_0_reg_243                      |   4|   0|    4|          0|
    |out_d_reg_847                        |   4|   0|    4|          0|
    |out_h_0_reg_277                      |   3|   0|    3|          0|
    |out_w_0_reg_299                      |   3|   0|    3|          0|
    |phi_mul_reg_254                      |   9|   0|    9|          0|
    |select_ln24_6_reg_903                |   4|   0|    4|          0|
    |select_ln24_6_reg_903_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln24_7_reg_909                |   3|   0|    3|          0|
    |select_ln24_7_reg_909_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln24_8_reg_915                |   7|   0|    7|          0|
    |select_ln29_7_reg_888                |   7|   0|    7|          0|
    |select_ln29_7_reg_888_pp0_iter1_reg  |   7|   0|    7|          0|
    |sext_ln29_reg_862                    |  22|   0|   22|          0|
    |shl_ln_reg_869                       |   3|   0|    6|          3|
    |trunc_ln29_reg_857                   |   3|   0|    3|          0|
    |and_ln29_reg_893                     |  64|  32|    1|          0|
    |icmp_ln20_reg_874                    |  64|  32|    1|          0|
    |icmp_ln21_reg_883                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 436|  96|  250|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 13 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 14 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 16 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 18 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 19 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 20 'load' 'SeparableConv2D_2_b_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 21 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i13* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 23 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 8> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i13 %SeparableConv2D_2_b_3 to i22" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 24 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln29, i3 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.33>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i9 [ 0, %.preheader4.preheader ], [ %add_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 27 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ 0, %.preheader4.preheader ], [ %select_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 28 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %.preheader4.preheader ], [ %select_ln21, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ 0, %.preheader4.preheader ], [ %select_ln24_7, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %sext_ln29, %.preheader4.preheader ], [ %buffer, %ifFalse ]"   --->   Operation 31 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ 0, %.preheader4.preheader ], [ %in_d, %ifFalse ]"   --->   Operation 32 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 33 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln29_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 34 'bitconcatenate' 'shl_ln29_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i6 %shl_ln29_4 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 35 'zext' 'zext_ln29_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.82ns)   --->   "%sub_ln29 = sub i7 %zext_ln29_12, %zext_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 36 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 37 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln29 = add i7 %sub_ln29, %zext_ln24_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 38 'add' 'add_ln29' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.66ns)   --->   "%icmp_ln20 = icmp eq i9 %indvar_flatten20, -120" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln20 = add i9 %indvar_flatten20, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 40 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 42 'add' 'out_h' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.48ns)   --->   "%icmp_ln21 = icmp eq i7 %indvar_flatten, 56" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 43 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.98ns)   --->   "%select_ln29 = select i1 %icmp_ln21, i3 0, i3 %out_w_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 44 'select' 'select_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i3 %out_h to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 45 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln29_4_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 46 'bitconcatenate' 'shl_ln29_4_mid1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i6 %shl_ln29_4_mid1 to i7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 47 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.82ns)   --->   "%sub_ln29_3 = sub i7 %zext_ln29_14, %zext_ln29_13" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 48 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln29_7 = select i1 %icmp_ln21, i7 %sub_ln29_3, i7 %sub_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 49 'select' 'select_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_8)   --->   "%select_ln29_8 = select i1 %icmp_ln21, i7 %sub_ln29_3, i7 %add_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 50 'select' 'select_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln21, true" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 51 'xor' 'xor_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 52 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln24, %xor_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 53 'and' 'and_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.98ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i3 %out_h, i3 %out_h_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 54 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.65ns)   --->   "%out_w = add i3 %select_ln29, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 55 'add' 'out_w' <Predicate = (!icmp_ln20)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_6)   --->   "%or_ln24 = or i1 %and_ln29, %icmp_ln21" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 56 'or' 'or_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln24_6 = select i1 %or_ln24, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 57 'select' 'select_ln24_6' <Predicate = (!icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.98ns)   --->   "%select_ln24_7 = select i1 %and_ln29, i3 %out_w, i3 %select_ln29" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 58 'select' 'select_ln24_7' <Predicate = (!icmp_ln20)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i3 %out_w to i7" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 59 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.87ns)   --->   "%add_ln29_7 = add i7 %select_ln29_7, %zext_ln24_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 60 'add' 'add_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24_8 = select i1 %and_ln29, i7 %add_ln29_7, i7 %select_ln29_8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 61 'select' 'select_ln24_8' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln24_6, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 62 'add' 'in_d' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 63 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i7 1, i7 %add_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 64 'select' 'select_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i7 %select_ln24_8 to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 65 'sext' 'sext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i4 %select_ln24_6 to i10" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 66 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29 = mul i10 %zext_ln29_15, 49" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 67 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_1 = add i10 %sext_ln24, %mul_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 68 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i10 %add_ln29_1 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 69 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i32 %sext_ln29_8 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 70 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_7" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 72 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 6 <SV = 5> <Delay = 4.96>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i7 %select_ln29_7 to i10" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 73 'sext' 'sext_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %select_ln24_7 to i9" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 74 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 75 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i4 %select_ln24_6 to i6" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln29_6 = add i6 %zext_ln29_16, %shl_ln" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 77 'add' 'add_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (3.13ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 10898, i16 6361, i16 -3520, i16 3573, i16 -7765, i16 -153, i16 10043, i16 6976, i16 573, i16 -7188, i16 6348, i16 -9376, i16 -9190, i16 -5413, i16 -876, i16 -40, i16 -8324, i16 2097, i16 -9487, i16 -6635, i16 607, i16 -8081, i16 7867, i16 -5466, i16 11547, i16 8413, i16 -1735, i16 8485, i16 2665, i16 3423, i16 -914, i16 4560, i16 -6048, i16 7028, i16 -5818, i16 9405, i16 6586, i16 4944, i16 7540, i16 8629, i16 6564, i16 -10620, i16 -1783, i16 5899, i16 -8276, i16 12149, i16 2883, i16 -4728, i16 9628, i16 8093, i16 733, i16 9047, i16 -4274, i16 -1225, i16 -6631, i16 -3726, i16 1720, i16 2151, i16 -1930, i16 5081, i16 -409, i16 -5892, i16 -4037, i16 1956, i6 %add_ln29_6)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 78 'mux' 'merge_i' <Predicate = (!icmp_ln20)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln24_3 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 79 'icmp' 'icmp_ln24_3' <Predicate = (!icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 80 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln34 = add i9 %phi_mul, %zext_ln24" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 81 'add' 'add_ln34' <Predicate = (icmp_ln24_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i9 %add_ln34 to i10" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 82 'zext' 'zext_ln34_3' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln34_1 = add i10 %zext_ln34_3, %sext_ln29_7" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 83 'add' 'add_ln34_1' <Predicate = (icmp_ln24_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 84 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i16 %merge_i to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 85 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln29_2 = mul nsw i32 %sext_ln29_3, %sext_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 86 'mul' 'mul_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 87 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln29_6 = select i1 %icmp_ln21, i22 %sext_ln29, i22 %buffer_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 88 'select' 'select_ln29_6' <Predicate = (!icmp_ln20 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln24 = select i1 %and_ln29, i22 %sext_ln29, i22 %select_ln29_6" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 89 'select' 'select_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29_2, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 92 'partselect' 'trunc_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln29_9 = sext i18 %trunc_ln to i22" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 93 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.25ns) (out node of the LUT)   --->   "%buffer = add i22 %sext_ln29_9, %select_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 94 'add' 'buffer' <Predicate = (!icmp_ln20)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 95 'specregionend' 'empty_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer, i32 15)" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 96 'bitselect' 'tmp_3' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%trunc_ln33 = trunc i22 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 97 'trunc' 'trunc_ln33' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln33 = xor i1 %tmp_3, true" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 98 'xor' 'xor_ln33' <Predicate = (icmp_ln24_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%select_ln33 = select i1 %xor_ln33, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 99 'select' 'select_ln33' <Predicate = (icmp_ln24_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln34 = and i16 %select_ln33, %trunc_ln33" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 100 'and' 'and_ln34' <Predicate = (icmp_ln24_3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %add_ln34_1 to i32" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 101 'sext' 'sext_ln34' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %sext_ln34 to i64" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 102 'zext' 'zext_ln34' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 103 'getelementptr' 'output_addr' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.25ns)   --->   "store i16 %and_ln34, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 104 'store' <Predicate = (icmp_ln24_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 105 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 106 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln19               (br               ) [ 0111111111]
out_d_0               (phi              ) [ 0010000000]
phi_mul               (phi              ) [ 0011111110]
add_ln19              (add              ) [ 0111111111]
icmp_ln19             (icmp             ) [ 0011111111]
empty                 (speclooptripcount) [ 0000000000]
out_d                 (add              ) [ 0111111111]
br_ln19               (br               ) [ 0000000000]
zext_ln23             (zext             ) [ 0000000000]
SeparableConv2D_2_b_2 (getelementptr    ) [ 0001000000]
trunc_ln29            (trunc            ) [ 0001000000]
ret_ln0               (ret              ) [ 0000000000]
SeparableConv2D_2_b_3 (load             ) [ 0000000000]
sext_ln29             (sext             ) [ 0011111111]
shl_ln                (bitconcatenate   ) [ 0000111110]
br_ln20               (br               ) [ 0011111111]
indvar_flatten20      (phi              ) [ 0000100000]
out_h_0               (phi              ) [ 0000100000]
indvar_flatten        (phi              ) [ 0000100000]
out_w_0               (phi              ) [ 0000100000]
buffer_0              (phi              ) [ 0000111110]
in_d_0                (phi              ) [ 0000100000]
zext_ln29             (zext             ) [ 0000000000]
shl_ln29_4            (bitconcatenate   ) [ 0000000000]
zext_ln29_12          (zext             ) [ 0000000000]
sub_ln29              (sub              ) [ 0000000000]
zext_ln24_3           (zext             ) [ 0000000000]
add_ln29              (add              ) [ 0000000000]
icmp_ln20             (icmp             ) [ 0011111111]
add_ln20              (add              ) [ 0011111111]
br_ln20               (br               ) [ 0000000000]
out_h                 (add              ) [ 0000000000]
icmp_ln21             (icmp             ) [ 0000111110]
select_ln29           (select           ) [ 0000000000]
zext_ln29_13          (zext             ) [ 0000000000]
shl_ln29_4_mid1       (bitconcatenate   ) [ 0000000000]
zext_ln29_14          (zext             ) [ 0000000000]
sub_ln29_3            (sub              ) [ 0000000000]
select_ln29_7         (select           ) [ 0000111000]
select_ln29_8         (select           ) [ 0000000000]
xor_ln29              (xor              ) [ 0000000000]
icmp_ln24             (icmp             ) [ 0000000000]
and_ln29              (and              ) [ 0000111110]
select_ln20           (select           ) [ 0011111111]
out_w                 (add              ) [ 0000000000]
or_ln24               (or               ) [ 0000000000]
select_ln24_6         (select           ) [ 0000111000]
select_ln24_7         (select           ) [ 0011111111]
zext_ln24_4           (zext             ) [ 0000000000]
add_ln29_7            (add              ) [ 0000000000]
select_ln24_8         (select           ) [ 0000110000]
in_d                  (add              ) [ 0011111111]
add_ln21              (add              ) [ 0000000000]
select_ln21           (select           ) [ 0011111111]
sext_ln24             (sext             ) [ 0000000000]
zext_ln29_15          (zext             ) [ 0000000000]
mul_ln29              (mul              ) [ 0000000000]
add_ln29_1            (add              ) [ 0000000000]
sext_ln29_8           (sext             ) [ 0000000000]
zext_ln29_7           (zext             ) [ 0000000000]
input_addr            (getelementptr    ) [ 0000101000]
sext_ln29_7           (sext             ) [ 0000000000]
zext_ln24             (zext             ) [ 0000000000]
input_load            (load             ) [ 0000100100]
zext_ln29_16          (zext             ) [ 0000000000]
add_ln29_6            (add              ) [ 0000000000]
merge_i               (mux              ) [ 0000100100]
icmp_ln24_3           (icmp             ) [ 0011111111]
br_ln24               (br               ) [ 0000000000]
add_ln34              (add              ) [ 0000000000]
zext_ln34_3           (zext             ) [ 0000000000]
add_ln34_1            (add              ) [ 0000100110]
sext_ln29_1           (sext             ) [ 0000000000]
sext_ln29_3           (sext             ) [ 0000000000]
mul_ln29_2            (mul              ) [ 0000100010]
empty_17              (speclooptripcount) [ 0000000000]
select_ln29_6         (select           ) [ 0000000000]
select_ln24           (select           ) [ 0000000000]
tmp                   (specregionbegin  ) [ 0000000000]
specpipeline_ln26     (specpipeline     ) [ 0000000000]
trunc_ln              (partselect       ) [ 0000000000]
sext_ln29_9           (sext             ) [ 0000000000]
buffer                (add              ) [ 0011111111]
empty_18              (specregionend    ) [ 0000000000]
tmp_3                 (bitselect        ) [ 0000000000]
trunc_ln33            (trunc            ) [ 0000000000]
xor_ln33              (xor              ) [ 0000000000]
select_ln33           (select           ) [ 0000000000]
and_ln34              (and              ) [ 0000000000]
sext_ln34             (sext             ) [ 0000000000]
zext_ln34             (zext             ) [ 0000000000]
output_addr           (getelementptr    ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
br_ln0                (br               ) [ 0011111111]
br_ln0                (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i16.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="SeparableConv2D_2_b_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_3/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="input_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln34_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/8 "/>
</bind>
</comp>

<comp id="243" class="1005" name="out_d_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="out_d_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="phi_mul_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="phi_mul_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten20_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="1"/>
<pin id="268" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten20_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="out_h_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="out_h_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="out_w_0_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="out_w_0_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="buffer_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="4"/>
<pin id="312" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="buffer_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="22" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="320" class="1005" name="in_d_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="in_d_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln19_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln19_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="out_d_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln23_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln29_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln29_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="shl_ln_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="1"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln29_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln29_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_4/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln29_12_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_12/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln29_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln24_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln29_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln20_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="9" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln20_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="out_h_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln21_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln29_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln29_13_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_13/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln29_4_mid1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_4_mid1/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln29_14_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_14/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln29_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_3/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln29_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="0" index="2" bw="7" slack="0"/>
<pin id="459" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln29_8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="7" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_8/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln29_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln24_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="and_ln29_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln20_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="0" index="2" bw="3" slack="0"/>
<pin id="493" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="out_w_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln24_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln24_6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln24_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="0" index="2" bw="3" slack="0"/>
<pin id="521" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln24_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln29_7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="3" slack="0"/>
<pin id="532" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_7/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln24_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="0"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_8/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="in_d_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln21_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln21_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="7" slack="0"/>
<pin id="558" dir="0" index="2" bw="7" slack="0"/>
<pin id="559" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln24_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="1"/>
<pin id="565" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln29_15_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="1"/>
<pin id="568" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_15/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln29_8_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_8/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln29_7_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln29_7_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="2"/>
<pin id="579" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_7/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln24_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="2"/>
<pin id="582" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln29_16_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="2"/>
<pin id="585" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_16/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln29_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="3"/>
<pin id="589" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="merge_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="15" slack="0"/>
<pin id="594" dir="0" index="2" bw="14" slack="0"/>
<pin id="595" dir="0" index="3" bw="13" slack="0"/>
<pin id="596" dir="0" index="4" bw="13" slack="0"/>
<pin id="597" dir="0" index="5" bw="14" slack="0"/>
<pin id="598" dir="0" index="6" bw="9" slack="0"/>
<pin id="599" dir="0" index="7" bw="15" slack="0"/>
<pin id="600" dir="0" index="8" bw="14" slack="0"/>
<pin id="601" dir="0" index="9" bw="11" slack="0"/>
<pin id="602" dir="0" index="10" bw="14" slack="0"/>
<pin id="603" dir="0" index="11" bw="14" slack="0"/>
<pin id="604" dir="0" index="12" bw="15" slack="0"/>
<pin id="605" dir="0" index="13" bw="15" slack="0"/>
<pin id="606" dir="0" index="14" bw="14" slack="0"/>
<pin id="607" dir="0" index="15" bw="11" slack="0"/>
<pin id="608" dir="0" index="16" bw="7" slack="0"/>
<pin id="609" dir="0" index="17" bw="15" slack="0"/>
<pin id="610" dir="0" index="18" bw="13" slack="0"/>
<pin id="611" dir="0" index="19" bw="15" slack="0"/>
<pin id="612" dir="0" index="20" bw="14" slack="0"/>
<pin id="613" dir="0" index="21" bw="11" slack="0"/>
<pin id="614" dir="0" index="22" bw="14" slack="0"/>
<pin id="615" dir="0" index="23" bw="14" slack="0"/>
<pin id="616" dir="0" index="24" bw="14" slack="0"/>
<pin id="617" dir="0" index="25" bw="15" slack="0"/>
<pin id="618" dir="0" index="26" bw="15" slack="0"/>
<pin id="619" dir="0" index="27" bw="12" slack="0"/>
<pin id="620" dir="0" index="28" bw="15" slack="0"/>
<pin id="621" dir="0" index="29" bw="13" slack="0"/>
<pin id="622" dir="0" index="30" bw="13" slack="0"/>
<pin id="623" dir="0" index="31" bw="11" slack="0"/>
<pin id="624" dir="0" index="32" bw="14" slack="0"/>
<pin id="625" dir="0" index="33" bw="14" slack="0"/>
<pin id="626" dir="0" index="34" bw="14" slack="0"/>
<pin id="627" dir="0" index="35" bw="14" slack="0"/>
<pin id="628" dir="0" index="36" bw="15" slack="0"/>
<pin id="629" dir="0" index="37" bw="14" slack="0"/>
<pin id="630" dir="0" index="38" bw="14" slack="0"/>
<pin id="631" dir="0" index="39" bw="14" slack="0"/>
<pin id="632" dir="0" index="40" bw="15" slack="0"/>
<pin id="633" dir="0" index="41" bw="14" slack="0"/>
<pin id="634" dir="0" index="42" bw="15" slack="0"/>
<pin id="635" dir="0" index="43" bw="12" slack="0"/>
<pin id="636" dir="0" index="44" bw="14" slack="0"/>
<pin id="637" dir="0" index="45" bw="15" slack="0"/>
<pin id="638" dir="0" index="46" bw="15" slack="0"/>
<pin id="639" dir="0" index="47" bw="13" slack="0"/>
<pin id="640" dir="0" index="48" bw="14" slack="0"/>
<pin id="641" dir="0" index="49" bw="15" slack="0"/>
<pin id="642" dir="0" index="50" bw="14" slack="0"/>
<pin id="643" dir="0" index="51" bw="11" slack="0"/>
<pin id="644" dir="0" index="52" bw="15" slack="0"/>
<pin id="645" dir="0" index="53" bw="14" slack="0"/>
<pin id="646" dir="0" index="54" bw="12" slack="0"/>
<pin id="647" dir="0" index="55" bw="14" slack="0"/>
<pin id="648" dir="0" index="56" bw="13" slack="0"/>
<pin id="649" dir="0" index="57" bw="12" slack="0"/>
<pin id="650" dir="0" index="58" bw="13" slack="0"/>
<pin id="651" dir="0" index="59" bw="12" slack="0"/>
<pin id="652" dir="0" index="60" bw="14" slack="0"/>
<pin id="653" dir="0" index="61" bw="10" slack="0"/>
<pin id="654" dir="0" index="62" bw="14" slack="0"/>
<pin id="655" dir="0" index="63" bw="13" slack="0"/>
<pin id="656" dir="0" index="64" bw="12" slack="0"/>
<pin id="657" dir="0" index="65" bw="6" slack="0"/>
<pin id="658" dir="1" index="66" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="merge_i/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln24_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="2"/>
<pin id="727" dir="0" index="1" bw="4" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_3/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln34_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="4"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln34_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln34_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="9" slack="0"/>
<pin id="742" dir="0" index="1" bw="7" slack="0"/>
<pin id="743" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln29_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln29_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln29_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="4"/>
<pin id="754" dir="0" index="1" bw="22" slack="5"/>
<pin id="755" dir="0" index="2" bw="22" slack="4"/>
<pin id="756" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln24_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="4"/>
<pin id="760" dir="0" index="1" bw="22" slack="5"/>
<pin id="761" dir="0" index="2" bw="22" slack="0"/>
<pin id="762" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="18" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="1"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln29_9_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="18" slack="0"/>
<pin id="775" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_9/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="buffer_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="18" slack="0"/>
<pin id="779" dir="0" index="1" bw="22" slack="0"/>
<pin id="780" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="22" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln33_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="22" slack="0"/>
<pin id="793" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="xor_ln33_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln33_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="16" slack="0"/>
<pin id="804" dir="0" index="2" bw="16" slack="0"/>
<pin id="805" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="and_ln34_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln34_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="2"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln34_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/8 "/>
</bind>
</comp>

<comp id="824" class="1007" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="0" index="1" bw="10" slack="0"/>
<pin id="827" dir="0" index="2" bw="7" slack="0"/>
<pin id="828" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29/5 add_ln29_1/5 "/>
</bind>
</comp>

<comp id="833" class="1007" name="mul_ln29_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="0" index="1" bw="16" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_2/7 "/>
</bind>
</comp>

<comp id="839" class="1005" name="add_ln19_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="9" slack="0"/>
<pin id="841" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="847" class="1005" name="out_d_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="0"/>
<pin id="849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="852" class="1005" name="SeparableConv2D_2_b_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="1"/>
<pin id="854" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln29_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="862" class="1005" name="sext_ln29_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="22" slack="1"/>
<pin id="864" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="869" class="1005" name="shl_ln_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="3"/>
<pin id="871" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln20_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln20_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="883" class="1005" name="icmp_ln21_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="4"/>
<pin id="885" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="888" class="1005" name="select_ln29_7_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="2"/>
<pin id="890" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln29_7 "/>
</bind>
</comp>

<comp id="893" class="1005" name="and_ln29_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="4"/>
<pin id="895" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="898" class="1005" name="select_ln20_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="903" class="1005" name="select_ln24_6_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="1"/>
<pin id="905" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_6 "/>
</bind>
</comp>

<comp id="909" class="1005" name="select_ln24_7_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="3" slack="0"/>
<pin id="911" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln24_7 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln24_8_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="1"/>
<pin id="917" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_8 "/>
</bind>
</comp>

<comp id="920" class="1005" name="in_d_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="0"/>
<pin id="922" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="926" class="1005" name="select_ln21_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="0"/>
<pin id="928" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="931" class="1005" name="input_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="14" slack="1"/>
<pin id="933" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="input_load_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="1"/>
<pin id="938" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="941" class="1005" name="merge_i_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln24_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="2"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="add_ln34_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="10" slack="2"/>
<pin id="952" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="mul_ln29_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="buffer_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="22" slack="1"/>
<pin id="962" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="319"><net_src comp="313" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="258" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="247" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="247" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="247" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="357"><net_src comp="247" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="211" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="281" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="281" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="369" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="303" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="385" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="270" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="28" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="270" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="281" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="292" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="303" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="413" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="413" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="433" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="419" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="385" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="419" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="449" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="395" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="419" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="36" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="324" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="12" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="419" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="413" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="281" pin="4"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="425" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="483" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="419" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="6" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="324" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="483" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="497" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="425" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="497" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="455" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="483" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="463" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="509" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="18" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="292" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="38" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="419" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="38" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="549" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="659"><net_src comp="42" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="660"><net_src comp="44" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="661"><net_src comp="46" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="662"><net_src comp="48" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="591" pin=4"/></net>

<net id="664"><net_src comp="52" pin="0"/><net_sink comp="591" pin=5"/></net>

<net id="665"><net_src comp="54" pin="0"/><net_sink comp="591" pin=6"/></net>

<net id="666"><net_src comp="56" pin="0"/><net_sink comp="591" pin=7"/></net>

<net id="667"><net_src comp="58" pin="0"/><net_sink comp="591" pin=8"/></net>

<net id="668"><net_src comp="60" pin="0"/><net_sink comp="591" pin=9"/></net>

<net id="669"><net_src comp="62" pin="0"/><net_sink comp="591" pin=10"/></net>

<net id="670"><net_src comp="64" pin="0"/><net_sink comp="591" pin=11"/></net>

<net id="671"><net_src comp="66" pin="0"/><net_sink comp="591" pin=12"/></net>

<net id="672"><net_src comp="68" pin="0"/><net_sink comp="591" pin=13"/></net>

<net id="673"><net_src comp="70" pin="0"/><net_sink comp="591" pin=14"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="591" pin=15"/></net>

<net id="675"><net_src comp="74" pin="0"/><net_sink comp="591" pin=16"/></net>

<net id="676"><net_src comp="76" pin="0"/><net_sink comp="591" pin=17"/></net>

<net id="677"><net_src comp="78" pin="0"/><net_sink comp="591" pin=18"/></net>

<net id="678"><net_src comp="80" pin="0"/><net_sink comp="591" pin=19"/></net>

<net id="679"><net_src comp="82" pin="0"/><net_sink comp="591" pin=20"/></net>

<net id="680"><net_src comp="84" pin="0"/><net_sink comp="591" pin=21"/></net>

<net id="681"><net_src comp="86" pin="0"/><net_sink comp="591" pin=22"/></net>

<net id="682"><net_src comp="88" pin="0"/><net_sink comp="591" pin=23"/></net>

<net id="683"><net_src comp="90" pin="0"/><net_sink comp="591" pin=24"/></net>

<net id="684"><net_src comp="92" pin="0"/><net_sink comp="591" pin=25"/></net>

<net id="685"><net_src comp="94" pin="0"/><net_sink comp="591" pin=26"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="591" pin=27"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="591" pin=28"/></net>

<net id="688"><net_src comp="100" pin="0"/><net_sink comp="591" pin=29"/></net>

<net id="689"><net_src comp="102" pin="0"/><net_sink comp="591" pin=30"/></net>

<net id="690"><net_src comp="104" pin="0"/><net_sink comp="591" pin=31"/></net>

<net id="691"><net_src comp="106" pin="0"/><net_sink comp="591" pin=32"/></net>

<net id="692"><net_src comp="108" pin="0"/><net_sink comp="591" pin=33"/></net>

<net id="693"><net_src comp="110" pin="0"/><net_sink comp="591" pin=34"/></net>

<net id="694"><net_src comp="112" pin="0"/><net_sink comp="591" pin=35"/></net>

<net id="695"><net_src comp="114" pin="0"/><net_sink comp="591" pin=36"/></net>

<net id="696"><net_src comp="116" pin="0"/><net_sink comp="591" pin=37"/></net>

<net id="697"><net_src comp="118" pin="0"/><net_sink comp="591" pin=38"/></net>

<net id="698"><net_src comp="120" pin="0"/><net_sink comp="591" pin=39"/></net>

<net id="699"><net_src comp="122" pin="0"/><net_sink comp="591" pin=40"/></net>

<net id="700"><net_src comp="124" pin="0"/><net_sink comp="591" pin=41"/></net>

<net id="701"><net_src comp="126" pin="0"/><net_sink comp="591" pin=42"/></net>

<net id="702"><net_src comp="128" pin="0"/><net_sink comp="591" pin=43"/></net>

<net id="703"><net_src comp="130" pin="0"/><net_sink comp="591" pin=44"/></net>

<net id="704"><net_src comp="132" pin="0"/><net_sink comp="591" pin=45"/></net>

<net id="705"><net_src comp="134" pin="0"/><net_sink comp="591" pin=46"/></net>

<net id="706"><net_src comp="136" pin="0"/><net_sink comp="591" pin=47"/></net>

<net id="707"><net_src comp="138" pin="0"/><net_sink comp="591" pin=48"/></net>

<net id="708"><net_src comp="140" pin="0"/><net_sink comp="591" pin=49"/></net>

<net id="709"><net_src comp="142" pin="0"/><net_sink comp="591" pin=50"/></net>

<net id="710"><net_src comp="144" pin="0"/><net_sink comp="591" pin=51"/></net>

<net id="711"><net_src comp="146" pin="0"/><net_sink comp="591" pin=52"/></net>

<net id="712"><net_src comp="148" pin="0"/><net_sink comp="591" pin=53"/></net>

<net id="713"><net_src comp="150" pin="0"/><net_sink comp="591" pin=54"/></net>

<net id="714"><net_src comp="152" pin="0"/><net_sink comp="591" pin=55"/></net>

<net id="715"><net_src comp="154" pin="0"/><net_sink comp="591" pin=56"/></net>

<net id="716"><net_src comp="156" pin="0"/><net_sink comp="591" pin=57"/></net>

<net id="717"><net_src comp="158" pin="0"/><net_sink comp="591" pin=58"/></net>

<net id="718"><net_src comp="160" pin="0"/><net_sink comp="591" pin=59"/></net>

<net id="719"><net_src comp="162" pin="0"/><net_sink comp="591" pin=60"/></net>

<net id="720"><net_src comp="164" pin="0"/><net_sink comp="591" pin=61"/></net>

<net id="721"><net_src comp="166" pin="0"/><net_sink comp="591" pin=62"/></net>

<net id="722"><net_src comp="168" pin="0"/><net_sink comp="591" pin=63"/></net>

<net id="723"><net_src comp="170" pin="0"/><net_sink comp="591" pin=64"/></net>

<net id="724"><net_src comp="586" pin="2"/><net_sink comp="591" pin=65"/></net>

<net id="729"><net_src comp="12" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="254" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="580" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="577" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="757"><net_src comp="310" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="752" pin="3"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="188" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="190" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="772"><net_src comp="192" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="776"><net_src comp="764" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="758" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="196" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="198" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="777" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="783" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="36" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="200" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="202" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="801" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="791" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="809" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="829"><net_src comp="566" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="40" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="563" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="837"><net_src comp="749" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="746" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="331" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="850"><net_src comp="343" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="855"><net_src comp="204" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="860"><net_src comp="354" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="865"><net_src comp="358" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="872"><net_src comp="362" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="877"><net_src comp="401" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="407" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="886"><net_src comp="419" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="891"><net_src comp="455" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="896"><net_src comp="483" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="901"><net_src comp="489" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="906"><net_src comp="509" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="912"><net_src comp="517" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="918"><net_src comp="535" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="923"><net_src comp="543" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="929"><net_src comp="555" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="934"><net_src comp="217" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="939"><net_src comp="224" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="944"><net_src comp="591" pin="66"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="949"><net_src comp="725" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="740" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="958"><net_src comp="833" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="963"><net_src comp="777" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="313" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: SeparableConv2D_2_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {5 6 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln19 : 1
		icmp_ln19 : 1
		out_d : 1
		br_ln19 : 2
		zext_ln23 : 1
		SeparableConv2D_2_b_2 : 2
		SeparableConv2D_2_b_3 : 3
		trunc_ln29 : 1
	State 3
		sext_ln29 : 1
	State 4
		zext_ln29 : 1
		shl_ln29_4 : 1
		zext_ln29_12 : 2
		sub_ln29 : 3
		zext_ln24_3 : 1
		add_ln29 : 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		out_h : 1
		icmp_ln21 : 1
		select_ln29 : 2
		zext_ln29_13 : 2
		shl_ln29_4_mid1 : 2
		zext_ln29_14 : 3
		sub_ln29_3 : 4
		select_ln29_7 : 5
		select_ln29_8 : 5
		xor_ln29 : 2
		icmp_ln24 : 1
		and_ln29 : 2
		select_ln20 : 2
		out_w : 3
		or_ln24 : 2
		select_ln24_6 : 2
		select_ln24_7 : 2
		zext_ln24_4 : 4
		add_ln29_7 : 6
		select_ln24_8 : 7
		in_d : 3
		add_ln21 : 1
		select_ln21 : 2
	State 5
		mul_ln29 : 1
		add_ln29_1 : 2
		sext_ln29_8 : 3
		zext_ln29_7 : 4
		input_addr : 5
		input_load : 6
	State 6
		add_ln29_6 : 1
		merge_i : 2
		br_ln24 : 1
		add_ln34 : 1
		zext_ln34_3 : 2
		add_ln34_1 : 3
	State 7
		mul_ln29_2 : 1
	State 8
		select_ln24 : 1
		sext_ln29_9 : 1
		buffer : 2
		empty_18 : 1
		tmp_3 : 3
		trunc_ln33 : 3
		xor_ln33 : 4
		select_ln33 : 4
		and_ln34 : 5
		zext_ln34 : 1
		output_addr : 2
		store_ln34 : 5
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln19_fu_331    |    0    |    0    |    15   |
|          |      out_d_fu_343      |    0    |    0    |    13   |
|          |     add_ln29_fu_395    |    0    |    0    |    15   |
|          |     add_ln20_fu_407    |    0    |    0    |    15   |
|          |      out_h_fu_413      |    0    |    0    |    12   |
|          |      out_w_fu_497      |    0    |    0    |    12   |
|    add   |    add_ln29_7_fu_529   |    0    |    0    |    15   |
|          |       in_d_fu_543      |    0    |    0    |    13   |
|          |     add_ln21_fu_549    |    0    |    0    |    15   |
|          |    add_ln29_6_fu_586   |    0    |    0    |    15   |
|          |     add_ln34_fu_730    |    0    |    0    |    15   |
|          |    add_ln34_1_fu_740   |    0    |    0    |    15   |
|          |      buffer_fu_777     |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln29_fu_425   |    0    |    0    |    3    |
|          |  select_ln29_7_fu_455  |    0    |    0    |    7    |
|          |  select_ln29_8_fu_463  |    0    |    0    |    7    |
|          |   select_ln20_fu_489   |    0    |    0    |    3    |
|          |  select_ln24_6_fu_509  |    0    |    0    |    4    |
|  select  |  select_ln24_7_fu_517  |    0    |    0    |    3    |
|          |  select_ln24_8_fu_535  |    0    |    0    |    7    |
|          |   select_ln21_fu_555   |    0    |    0    |    7    |
|          |  select_ln29_6_fu_752  |    0    |    0    |    22   |
|          |   select_ln24_fu_758   |    0    |    0    |    22   |
|          |   select_ln33_fu_801   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    mux   |     merge_i_fu_591     |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln19_fu_337    |    0    |    0    |    9    |
|          |    icmp_ln20_fu_401    |    0    |    0    |    13   |
|   icmp   |    icmp_ln21_fu_419    |    0    |    0    |    11   |
|          |    icmp_ln24_fu_477    |    0    |    0    |    9    |
|          |   icmp_ln24_3_fu_725   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln29_fu_385    |    0    |    0    |    15   |
|          |    sub_ln29_3_fu_449   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln29_fu_483    |    0    |    0    |    2    |
|          |     and_ln34_fu_809    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln29_fu_471    |    0    |    0    |    2    |
|          |     xor_ln33_fu_795    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln24_fu_503     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_824       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln29_2_fu_833   |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln23_fu_349    |    0    |    0    |    0    |
|          |    zext_ln29_fu_369    |    0    |    0    |    0    |
|          |   zext_ln29_12_fu_381  |    0    |    0    |    0    |
|          |   zext_ln24_3_fu_391   |    0    |    0    |    0    |
|          |   zext_ln29_13_fu_433  |    0    |    0    |    0    |
|          |   zext_ln29_14_fu_445  |    0    |    0    |    0    |
|   zext   |   zext_ln24_4_fu_525   |    0    |    0    |    0    |
|          |   zext_ln29_15_fu_566  |    0    |    0    |    0    |
|          |   zext_ln29_7_fu_572   |    0    |    0    |    0    |
|          |    zext_ln24_fu_580    |    0    |    0    |    0    |
|          |   zext_ln29_16_fu_583  |    0    |    0    |    0    |
|          |   zext_ln34_3_fu_736   |    0    |    0    |    0    |
|          |    zext_ln34_fu_819    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln29_fu_354   |    0    |    0    |    0    |
|          |    trunc_ln33_fu_791   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln29_fu_358    |    0    |    0    |    0    |
|          |    sext_ln24_fu_563    |    0    |    0    |    0    |
|          |   sext_ln29_8_fu_569   |    0    |    0    |    0    |
|   sext   |   sext_ln29_7_fu_577   |    0    |    0    |    0    |
|          |   sext_ln29_1_fu_746   |    0    |    0    |    0    |
|          |   sext_ln29_3_fu_749   |    0    |    0    |    0    |
|          |   sext_ln29_9_fu_773   |    0    |    0    |    0    |
|          |    sext_ln34_fu_816    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_362     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln29_4_fu_373   |    0    |    0    |    0    |
|          | shl_ln29_4_mid1_fu_437 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_764    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_3_fu_783      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   470   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_2_b_2_reg_852|    3   |
|       add_ln19_reg_839      |    9   |
|       add_ln20_reg_878      |    9   |
|      add_ln34_1_reg_950     |   10   |
|       and_ln29_reg_893      |    1   |
|       buffer_0_reg_310      |   22   |
|        buffer_reg_960       |   22   |
|      icmp_ln20_reg_874      |    1   |
|      icmp_ln21_reg_883      |    1   |
|     icmp_ln24_3_reg_946     |    1   |
|        in_d_0_reg_320       |    4   |
|         in_d_reg_920        |    4   |
|   indvar_flatten20_reg_266  |    9   |
|    indvar_flatten_reg_288   |    7   |
|      input_addr_reg_931     |   14   |
|      input_load_reg_936     |   16   |
|       merge_i_reg_941       |   16   |
|      mul_ln29_2_reg_955     |   32   |
|       out_d_0_reg_243       |    4   |
|        out_d_reg_847        |    4   |
|       out_h_0_reg_277       |    3   |
|       out_w_0_reg_299       |    3   |
|       phi_mul_reg_254       |    9   |
|     select_ln20_reg_898     |    3   |
|     select_ln21_reg_926     |    7   |
|    select_ln24_6_reg_903    |    4   |
|    select_ln24_7_reg_909    |    3   |
|    select_ln24_8_reg_915    |    7   |
|    select_ln29_7_reg_888    |    7   |
|      sext_ln29_reg_862      |   22   |
|        shl_ln_reg_869       |    6   |
|      trunc_ln29_reg_857     |    3   |
+-----------------------------+--------+
|            Total            |   266  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_224 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_254  |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   470  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   266  |   497  |
+-----------+--------+--------+--------+--------+
