{"Source Block": ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@197:207@HdlStmAssign", "assign baseVGPR_out = baseVGPR;\nassign baseSGPR_out = baseSGPR;\nassign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\n"], "Clone Blocks": [["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@199:209", "assign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@194:204", "assign mb2fpgamem_done = mb2fpgamem_done_reg;\n\nassign waveID_out = waveID;\nassign baseVGPR_out = baseVGPR;\nassign baseSGPR_out = baseSGPR;\nassign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@200:210", "assign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@196:206", "assign waveID_out = waveID;\nassign baseVGPR_out = baseVGPR;\nassign baseSGPR_out = baseSGPR;\nassign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@195:205", "\nassign waveID_out = waveID;\nassign baseVGPR_out = baseVGPR;\nassign baseSGPR_out = baseSGPR;\nassign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\n"]], "Diff Content": {"Delete": [], "Add": [[202, "assign peripheral_aresetn = mb_reset & S_AXI_ARESETN;\n"]]}}