# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_Ctrl.srcs/sources_1/new/Lab_Ctrl.vhd" \
"../../../../Lab_Ctrl.srcs/sim_1/new/tb_Lab_Ctrl.vhd" \

# Do not sort compile order
nosort
