# vsim -novopt ahb_top -c -do "run -all;exit" -l log/ahb_base_test.log "+UVM_TESTNAME=ahb_base_test" "+UVM_VERBOSITY=UVM_DEBUG" 
# Start time: 08:35:47 on Apr 16,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_top
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.ahb_pkg
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_top_sv_unit
# Loading work.ahb_top_sv_unit
# Loading work.ahb_top
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_inf
# Loading work.ahb_inf
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_dut_wrapper
# Loading work.ahb_dut_wrapper
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_dut
# Loading work.ahb_dut
# Loading mtiUvm.questa_uvm_pkg
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_mas_inf
# Loading work.ahb_mas_inf
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_assertion
# Loading work.ahb_assertion
# Refreshing D:/1A/MAIN/Back-To-Back_UVC/sim/work.ahb_slv_inf
# Loading work.ahb_slv_inf
# ** Warning: (vsim-3015) ../HDL_interconnect/ahb_dut_wrapper.sv(21): [PCDPC] - Port size (4) does not match connection size (1) for port 'hmaster_s0'. The port definition is at: ../HDL_interconnect/ahb_dut.v(60).
#    Time: 0 ns  Iteration: 0  Instance: /ahb_top/DUT/dut File: ../HDL_interconnect/ahb_dut.v
# Loading C:/questasim64_10.4e/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test ahb_base_test...
# -----------------------------------------------------------------------
# Name                 Type                             Size  Value      
# -----------------------------------------------------------------------
# env_cfg              ahb_env_config                   -     @513       
#   has_scoreboard     integral                         1     'h0        
#   has_coverage       integral                         1     'h0        
#   no_of_uvc          integral                         32    'h1        
#   uvc_cfg            da(object)                       1     -          
#     [0]              ahb_uvc_config                   -     @514       
#       no_of_masters  integral                         32    'h1        
#       no_of_slaves   integral                         32    'h0        
#       master_cfg     da(object)                       1     -          
#         [0]          ahb_mas_agent_cfg                -     @515       
#           is_active  uvm_active_passive_enum          1     UVM_PASSIVE
#           is_enable  uvm_checker_enable_disable_enum  1     ENABLE     
#       slave_cfg      da(object)                       0     -          
# -----------------------------------------------------------------------
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------
# Name                  Type               Size  Value
# ----------------------------------------------------
# uvm_test_top          ahb_base_test      -     @504 
#   env_h               ahb_env            -     @516 
#     ahb_uvc_h[0]      ahb_uvc            -     @530 
#       mas_agent_h[0]  uvm_agent          -     @543 
#         mas_chk_h     ahb_mas_checker    -     @591 
#           mas_ai_ch   uvm_analysis_imp   -     @599 
#         mas_mon_h     uvm_monitor        -     @556 
#           mas_ap_ch   uvm_analysis_port  -     @573 
#           mas_ap_mon  uvm_analysis_port  -     @564 
#           mas_mon_cc  uvm_analysis_port  -     @582 
# ----------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../mas_agent/ahb_master_monitor.sv(100) @ 0: uvm_test_top.env_h.ahb_uvc_h[0].mas_agent_h[0].mas_mon_h [RESET] THIS IS MASTER MONITOR RESET
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   20
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RESET]     1
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_10.4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 217  Instance: /ahb_top
# End time: 08:35:53 on Apr 16,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
