//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Fri Aug 23 13:09:26 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\libero_tests\dummy_2\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 6 "\d:\libero_tests\dummy_2\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 7 "\d:\libero_tests\dummy_2\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v "
// file 8 "\d:\libero_tests\dummy_2\component\work\coreapb3_c3\coreapb3_c3.v "
// file 9 "\d:\libero_tests\dummy_2\component\work\coregpio_c0\coregpio_c0_0\rtl\vlog\core\coregpio.v "
// file 10 "\d:\libero_tests\dummy_2\component\work\coregpio_c0\coregpio_c0.v "
// file 11 "\d:\libero_tests\dummy_2\component\work\dummy1_mss\dummy1_mss_syn.v "
// file 12 "\d:\libero_tests\dummy_2\component\work\dummy1_mss\dummy1_mss.v "
// file 13 "\d:\libero_tests\dummy_2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 14 "\d:\libero_tests\dummy_2\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 15 "\d:\libero_tests\dummy_2\component\work\osc_c0\osc_c0.v "
// file 16 "\d:\libero_tests\dummy_2\component\work\dummy1\dummy1.v "
// file 17 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 18 "\d:\libero_tests\dummy_2\designer\dummy1\synthesis.fdc "
// file 19 "\d:/libero_tests/dummy_2/designer/dummy1/synthesis.fdc "

`timescale 100 ps/100 ps
(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA,
  PRDATA_o_m3,
  CONFIG_reg_o,
  CoreAPB3_C3_0_APBmslave0_PADDR_0,
  CONFIG_reg_o_2,
  CoreAPB3_C3_0_APBmslave0_PSELx,
  CONFIG_reg_o19
)
;
output [7:0] DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA ;
input [1:0] PRDATA_o_m3 ;
input [1:0] CONFIG_reg_o ;
input CoreAPB3_C3_0_APBmslave0_PADDR_0 ;
input [7:2] CONFIG_reg_o_2 ;
input CoreAPB3_C3_0_APBmslave0_PSELx ;
input CONFIG_reg_o19 ;
wire CoreAPB3_C3_0_APBmslave0_PADDR_0 ;
wire CoreAPB3_C3_0_APBmslave0_PSELx ;
wire CONFIG_reg_o19 ;
wire GND ;
wire VCC ;
// @5:89
  CFG3 \PRDATA[4]  (
	.A(CONFIG_reg_o19),
	.B(CONFIG_reg_o_2[4]),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=8'h80;
// @5:89
  CFG3 \PRDATA[3]  (
	.A(CONFIG_reg_o19),
	.B(CONFIG_reg_o_2[3]),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=8'h80;
// @5:89
  CFG3 \PRDATA[2]  (
	.A(CONFIG_reg_o19),
	.B(CONFIG_reg_o_2[2]),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=8'h80;
// @5:89
  CFG3 \PRDATA[5]  (
	.A(CONFIG_reg_o19),
	.B(CONFIG_reg_o_2[5]),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=8'h80;
// @5:89
  CFG3 \PRDATA[6]  (
	.A(CONFIG_reg_o19),
	.B(CONFIG_reg_o_2[6]),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=8'h80;
// @5:89
  CFG3 \PRDATA[7]  (
	.A(CONFIG_reg_o19),
	.B(CONFIG_reg_o_2[7]),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=8'h80;
// @5:89
  CFG4 \PRDATA[1]  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_C3_0_APBmslave0_PSELx),
	.C(CONFIG_reg_o[1]),
	.D(PRDATA_o_m3[1]),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=16'hC840;
// @5:89
  CFG4 \PRDATA[0]  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_C3_0_APBmslave0_PSELx),
	.C(CONFIG_reg_o[0]),
	.D(PRDATA_o_m3[0]),
	.Y(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=16'hC840;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1 (
  CONFIG_reg_o_2,
  CoreAPB3_C3_0_APBmslave0_PADDR_0,
  CONFIG_reg_o,
  PRDATA_o_m3,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR,
  CONFIG_reg_o19,
  CoreAPB3_C3_0_APBmslave0_PSELx,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx
)
;
input [7:2] CONFIG_reg_o_2 ;
input CoreAPB3_C3_0_APBmslave0_PADDR_0 ;
input [1:0] CONFIG_reg_o ;
input [1:0] PRDATA_o_m3 ;
output [7:0] DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA ;
input [27:24] DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR ;
input CONFIG_reg_o19 ;
output CoreAPB3_C3_0_APBmslave0_PSELx ;
input DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_C3_0_APBmslave0_PADDR_0 ;
wire CONFIG_reg_o19 ;
wire CoreAPB3_C3_0_APBmslave0_PSELx ;
wire DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
wire [0:0] iPSELS_1_Z;
wire GND ;
wire VCC ;
// @7:265
  CFG2 \iPSELS_1[0]  (
	.A(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[24]),
	.B(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[27]),
	.Y(iPSELS_1_Z[0])
);
defparam \iPSELS_1[0] .INIT=4'h1;
// @7:265
  CFG4 \iPSELS[0]  (
	.A(DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx),
	.B(iPSELS_1_Z[0]),
	.C(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[26]),
	.D(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[25]),
	.Y(CoreAPB3_C3_0_APBmslave0_PSELx)
);
defparam \iPSELS[0] .INIT=16'h0008;
// @7:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.PRDATA_o_m3(PRDATA_o_m3[1:0]),
	.CONFIG_reg_o(CONFIG_reg_o[1:0]),
	.CoreAPB3_C3_0_APBmslave0_PADDR_0(CoreAPB3_C3_0_APBmslave0_PADDR_0),
	.CONFIG_reg_o_2(CONFIG_reg_o_2[7:2]),
	.CoreAPB3_C3_0_APBmslave0_PSELx(CoreAPB3_C3_0_APBmslave0_PSELx),
	.CONFIG_reg_o19(CONFIG_reg_o19)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module CoreAPB3_C3 (
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA,
  PRDATA_o_m3,
  CONFIG_reg_o,
  CoreAPB3_C3_0_APBmslave0_PADDR_0,
  CONFIG_reg_o_2,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx,
  CoreAPB3_C3_0_APBmslave0_PSELx,
  CONFIG_reg_o19
)
;
input [27:24] DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR ;
output [7:0] DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA ;
input [1:0] PRDATA_o_m3 ;
input [1:0] CONFIG_reg_o ;
input CoreAPB3_C3_0_APBmslave0_PADDR_0 ;
input [7:2] CONFIG_reg_o_2 ;
input DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
output CoreAPB3_C3_0_APBmslave0_PSELx ;
input CONFIG_reg_o19 ;
wire CoreAPB3_C3_0_APBmslave0_PADDR_0 ;
wire DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_C3_0_APBmslave0_PSELx ;
wire CONFIG_reg_o19 ;
wire GND ;
wire VCC ;
// @8:232
  CoreAPB3_Z1 CoreAPB3_C3_0 (
	.CONFIG_reg_o_2(CONFIG_reg_o_2[7:2]),
	.CoreAPB3_C3_0_APBmslave0_PADDR_0(CoreAPB3_C3_0_APBmslave0_PADDR_0),
	.CONFIG_reg_o(CONFIG_reg_o[1:0]),
	.PRDATA_o_m3(PRDATA_o_m3[1:0]),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[27:24]),
	.CONFIG_reg_o19(CONFIG_reg_o19),
	.CoreAPB3_C3_0_APBmslave0_PSELx(CoreAPB3_C3_0_APBmslave0_PSELx),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx(DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C3 */

module CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 (
  PRDATA_o_m3,
  CONFIG_reg_o,
  CoreAPB3_C3_0_APBmslave0_PADDR,
  CONFIG_reg_o_2,
  GPIO_OUT_c,
  CoreAPB3_C3_0_APBmslave0_PWDATA,
  GPIO_IN_c,
  CoreGPIO_C0_0_INT_OR,
  CoreAPB3_C3_0_APBmslave0_PSELx,
  CONFIG_reg_o19,
  CoreAPB3_C3_0_APBmslave0_PENABLE,
  CoreAPB3_C3_0_APBmslave0_PWRITE,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  MSS_RESET_N_M2F
)
;
output [1:0] PRDATA_o_m3 ;
output [1:0] CONFIG_reg_o ;
input [7:0] CoreAPB3_C3_0_APBmslave0_PADDR ;
output [7:2] CONFIG_reg_o_2 ;
output [1:0] GPIO_OUT_c ;
input [7:0] CoreAPB3_C3_0_APBmslave0_PWDATA ;
input [1:0] GPIO_IN_c ;
output CoreGPIO_C0_0_INT_OR ;
input CoreAPB3_C3_0_APBmslave0_PSELx ;
output CONFIG_reg_o19 ;
input CoreAPB3_C3_0_APBmslave0_PENABLE ;
input CoreAPB3_C3_0_APBmslave0_PWRITE ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input MSS_RESET_N_M2F ;
wire CoreGPIO_C0_0_INT_OR ;
wire CoreAPB3_C3_0_APBmslave0_PSELx ;
wire CONFIG_reg_o19 ;
wire CoreAPB3_C3_0_APBmslave0_PENABLE ;
wire CoreAPB3_C3_0_APBmslave0_PWRITE ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire MSS_RESET_N_M2F ;
wire [1:0] gpin2;
wire [1:0] gpin1;
wire [1:0] INTR_reg;
wire [1:1] INTR_reg_46;
wire [0:0] INTR_reg_36;
wire [1:0] gpin3;
wire [1:0] GPOUT_reg;
wire [1:0] edge_pos;
wire [0:0] edge_pos_9_iv_i;
wire [1:1] edge_pos_22_iv_i;
wire [1:0] edge_neg;
wire [0:0] edge_neg_9_iv_i;
wire [1:1] edge_neg_22_iv_i;
wire [1:0] edge_both;
wire [0:0] edge_both_9_iv_i;
wire [1:1] edge_both_22_iv_i;
wire [7:0] CONFIG_reg_1_;
wire [7:0] CONFIG_reg_0_;
wire [1:0] PRDATA_o_m3_1_Z;
wire [1:1] PRDATA_o_m3_1_1_Z;
wire VCC ;
wire GND ;
wire GPOUT_reg69 ;
wire edge_pos_2_sqmuxa_1_i_Z ;
wire edge_pos_2_sqmuxa_i_Z ;
wire edge_neg_2_sqmuxa_1_i_Z ;
wire edge_neg_2_sqmuxa_i_Z ;
wire edge_both_2_sqmuxa_1_i_Z ;
wire edge_both_2_sqmuxa_i_Z ;
wire CONFIG_reg_1_2 ;
wire CONFIG_reg_0_2 ;
wire un35_PRDATA_o_4 ;
wire un63_PRDATA_o ;
wire PRDATA_o_m3_4_1_Z ;
wire un7_PRDATA_o ;
wire un1_PADDR_1_Z ;
wire un63_PRDATA_o_1 ;
wire un1_PADDR_1_1_Z ;
wire un20_intr_2_1 ;
wire edge_both38 ;
wire edge_both13 ;
wire edge_neg38 ;
wire edge_neg13 ;
wire edge_pos40 ;
wire edge_pos13 ;
wire un35_PRDATA_o_1 ;
wire CONFIG_reg_0_2_1 ;
wire CONFIG_reg_1_2_2 ;
wire CONFIG_reg_o19_3 ;
wire N_70_3 ;
wire N_73_2 ;
wire N_59_2 ;
wire N_56 ;
wire un35_PRDATA_o ;
wire N_73 ;
wire N_59 ;
wire INTR_reg73 ;
wire un9_intr ;
wire un20_intr ;
// @9:304
  SLE \xhdl1.GEN_BITS[1].gpin2[1]  (
	.Q(gpin2[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(gpin1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:304
  SLE \xhdl1.GEN_BITS[0].gpin2[0]  (
	.Q(gpin2[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(gpin1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:304
  SLE \xhdl1.GEN_BITS[1].gpin1[1]  (
	.Q(gpin1[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(GPIO_IN_c[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:304
  SLE \xhdl1.GEN_BITS[0].gpin1[0]  (
	.Q(gpin1[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(GPIO_IN_c[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:706
  SLE \xhdl1.GEN_BITS[1].APB_8.INTR_reg[1]  (
	.Q(INTR_reg[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(INTR_reg_46[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:706
  SLE \xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]  (
	.Q(INTR_reg[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(INTR_reg_36[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS[1].gpin3[1]  (
	.Q(gpin3[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(gpin2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:317
  SLE \xhdl1.GEN_BITS[0].gpin3[0]  (
	.Q(gpin3[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(gpin2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:725
  SLE \xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]  (
	.Q(GPOUT_reg[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.EN(GPOUT_reg69),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:725
  SLE \xhdl1.GEN_BITS[1].APB_8.GPOUT_reg[1]  (
	.Q(GPOUT_reg[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.EN(GPOUT_reg69),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:628
  SLE \xhdl1.GEN_BITS[0].APB_8.edge_pos[0]  (
	.Q(edge_pos[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(edge_pos_9_iv_i[0]),
	.EN(edge_pos_2_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:628
  SLE \xhdl1.GEN_BITS[1].APB_8.edge_pos[1]  (
	.Q(edge_pos[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(edge_pos_22_iv_i[1]),
	.EN(edge_pos_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:654
  SLE \xhdl1.GEN_BITS[0].APB_8.edge_neg[0]  (
	.Q(edge_neg[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(edge_neg_9_iv_i[0]),
	.EN(edge_neg_2_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:654
  SLE \xhdl1.GEN_BITS[1].APB_8.edge_neg[1]  (
	.Q(edge_neg[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(edge_neg_22_iv_i[1]),
	.EN(edge_neg_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:680
  SLE \xhdl1.GEN_BITS[0].APB_8.edge_both[0]  (
	.Q(edge_both[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(edge_both_9_iv_i[0]),
	.EN(edge_both_2_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:680
  SLE \xhdl1.GEN_BITS[1].APB_8.edge_both[1]  (
	.Q(edge_both[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(edge_both_22_iv_i[1]),
	.EN(edge_both_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][5]  (
	.Q(CONFIG_reg_1_[5]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][4]  (
	.Q(CONFIG_reg_1_[4]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][3]  (
	.Q(CONFIG_reg_1_[3]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][2]  (
	.Q(CONFIG_reg_1_[2]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][1]  (
	.Q(CONFIG_reg_1_[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][0]  (
	.Q(CONFIG_reg_1_[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]  (
	.Q(CONFIG_reg_0_[7]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]  (
	.Q(CONFIG_reg_0_[6]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]  (
	.Q(CONFIG_reg_0_[5]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]  (
	.Q(CONFIG_reg_0_[4]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]  (
	.Q(CONFIG_reg_0_[3]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]  (
	.Q(CONFIG_reg_0_[2]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]  (
	.Q(CONFIG_reg_0_[1]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]  (
	.Q(CONFIG_reg_0_[0]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][7]  (
	.Q(CONFIG_reg_1_[7]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:393
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][6]  (
	.Q(CONFIG_reg_1_[6]),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(CoreAPB3_C3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:805
  CFG4 \RDATA_8.un35_PRDATA_o_4  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[1]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C3_0_APBmslave0_PADDR[0]),
	.Y(un35_PRDATA_o_4)
);
defparam \RDATA_8.un35_PRDATA_o_4 .INIT=16'h0001;
// @9:800
  CFG4 \PRDATA_o_m3_cZ[0]  (
	.A(un63_PRDATA_o),
	.B(PRDATA_o_m3_1_Z[0]),
	.C(PRDATA_o_m3_4_1_Z),
	.D(un7_PRDATA_o),
	.Y(PRDATA_o_m3[0])
);
defparam \PRDATA_o_m3_cZ[0] .INIT=16'h33F2;
// @9:800
  CFG3 \PRDATA_o_m3_1[0]  (
	.A(GPOUT_reg[0]),
	.B(un7_PRDATA_o),
	.C(INTR_reg[0]),
	.Y(PRDATA_o_m3_1_Z[0])
);
defparam \PRDATA_o_m3_1[0] .INIT=8'h1D;
// @9:800
  CFG4 \PRDATA_o_m3_1[1]  (
	.A(un1_PADDR_1_Z),
	.B(GPOUT_reg[1]),
	.C(un63_PRDATA_o),
	.D(PRDATA_o_m3_1_1_Z[1]),
	.Y(PRDATA_o_m3_1_Z[1])
);
defparam \PRDATA_o_m3_1[1] .INIT=16'h40EA;
// @9:800
  CFG3 \PRDATA_o_m3_1_1[1]  (
	.A(gpin3[1]),
	.B(un35_PRDATA_o_4),
	.C(CONFIG_reg_1_[1]),
	.Y(PRDATA_o_m3_1_1_Z[1])
);
defparam \PRDATA_o_m3_1_1[1] .INIT=8'h7F;
// @9:809
  CFG2 \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o_1  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[7]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[4]),
	.Y(un63_PRDATA_o_1)
);
defparam \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o_1 .INIT=4'h2;
// @9:800
  CFG2 un1_PADDR_1_1 (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[0]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[4]),
	.Y(un1_PADDR_1_1_Z)
);
defparam un1_PADDR_1_1.INIT=4'h4;
// @9:332
  CFG2 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2_1  (
	.A(CONFIG_reg_1_[5]),
	.B(CONFIG_reg_1_[7]),
	.Y(un20_intr_2_1)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2_1 .INIT=4'h4;
// @9:687
  CFG2 \xhdl1.GEN_BITS[1].APB_8.edge_both38  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_both38)
);
defparam \xhdl1.GEN_BITS[1].APB_8.edge_both38 .INIT=4'h6;
// @9:687
  CFG2 \xhdl1.GEN_BITS[0].APB_8.edge_both13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_both13)
);
defparam \xhdl1.GEN_BITS[0].APB_8.edge_both13 .INIT=4'h6;
// @9:661
  CFG2 \xhdl1.GEN_BITS[1].APB_8.edge_neg38  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_neg38)
);
defparam \xhdl1.GEN_BITS[1].APB_8.edge_neg38 .INIT=4'h2;
// @9:661
  CFG2 \xhdl1.GEN_BITS[0].APB_8.edge_neg13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_neg13)
);
defparam \xhdl1.GEN_BITS[0].APB_8.edge_neg13 .INIT=4'h2;
// @9:635
  CFG2 \xhdl1.GEN_BITS[1].APB_8.edge_pos40  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_pos40)
);
defparam \xhdl1.GEN_BITS[1].APB_8.edge_pos40 .INIT=4'h4;
// @9:635
  CFG2 \xhdl1.GEN_BITS[0].APB_8.edge_pos13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_pos13)
);
defparam \xhdl1.GEN_BITS[0].APB_8.edge_pos13 .INIT=4'h4;
// @9:805
  CFG2 \RDATA_8.un35_PRDATA_o_1  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[0]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[1]),
	.Y(un35_PRDATA_o_1)
);
defparam \RDATA_8.un35_PRDATA_o_1 .INIT=4'h1;
// @9:362
  CFG2 \xhdl1.GEN_BITS[0].REG_GPOUT.un9_GPIO_OUT_i  (
	.A(GPOUT_reg[0]),
	.B(CONFIG_reg_0_[0]),
	.Y(GPIO_OUT_c[0])
);
defparam \xhdl1.GEN_BITS[0].REG_GPOUT.un9_GPIO_OUT_i .INIT=4'h8;
// @9:362
  CFG2 \xhdl1.GEN_BITS[1].REG_GPOUT.un20_GPIO_OUT_i  (
	.A(GPOUT_reg[1]),
	.B(CONFIG_reg_1_[0]),
	.Y(GPIO_OUT_c[1])
);
defparam \xhdl1.GEN_BITS[1].REG_GPOUT.un20_GPIO_OUT_i .INIT=4'h8;
// @9:759
  CFG3 \CONFIG_reg_o_2_cZ[7]  (
	.A(CONFIG_reg_1_[7]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.C(CONFIG_reg_0_[7]),
	.Y(CONFIG_reg_o_2[7])
);
defparam \CONFIG_reg_o_2_cZ[7] .INIT=8'hB8;
// @9:759
  CFG3 \CONFIG_reg_o_2_cZ[6]  (
	.A(CONFIG_reg_1_[6]),
	.B(CONFIG_reg_0_[6]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2[6])
);
defparam \CONFIG_reg_o_2_cZ[6] .INIT=8'hAC;
// @9:759
  CFG3 \CONFIG_reg_o_2_cZ[5]  (
	.A(CONFIG_reg_1_[5]),
	.B(CONFIG_reg_0_[5]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2[5])
);
defparam \CONFIG_reg_o_2_cZ[5] .INIT=8'hAC;
// @9:759
  CFG3 \CONFIG_reg_o_2_cZ[2]  (
	.A(CONFIG_reg_1_[2]),
	.B(CONFIG_reg_0_[2]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2[2])
);
defparam \CONFIG_reg_o_2_cZ[2] .INIT=8'hAC;
// @9:759
  CFG3 \CONFIG_reg_o_2_cZ[3]  (
	.A(CONFIG_reg_1_[3]),
	.B(CONFIG_reg_0_[3]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2[3])
);
defparam \CONFIG_reg_o_2_cZ[3] .INIT=8'hAC;
// @9:759
  CFG3 \CONFIG_reg_o_2_cZ[4]  (
	.A(CONFIG_reg_1_[4]),
	.B(CONFIG_reg_0_[4]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o_2[4])
);
defparam \CONFIG_reg_o_2_cZ[4] .INIT=8'hAC;
// @9:399
  CFG3 \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1  (
	.A(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_0_2_1)
);
defparam \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1 .INIT=8'h02;
// @9:399
  CFG4 \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_2  (
	.A(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C3_0_APBmslave0_PADDR[7]),
	.Y(CONFIG_reg_1_2_2)
);
defparam \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_2 .INIT=16'h0080;
// @9:755
  CFG4 CONFIG_reg_o19lto5_3 (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[5]),
	.D(CoreAPB3_C3_0_APBmslave0_PADDR[6]),
	.Y(CONFIG_reg_o19_3)
);
defparam CONFIG_reg_o19lto5_3.INIT=16'h0001;
// @9:332
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_2_3  (
	.A(CONFIG_reg_0_[5]),
	.B(CONFIG_reg_0_[3]),
	.C(edge_both[0]),
	.D(CONFIG_reg_0_[6]),
	.Y(N_70_3)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_2_3 .INIT=16'h0040;
// @9:332
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3_2_0  (
	.A(edge_pos[0]),
	.B(edge_neg[0]),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_0_[5]),
	.Y(N_73_2)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3_2_0 .INIT=16'hC0A0;
// @9:332
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3_2_0  (
	.A(edge_pos[1]),
	.B(edge_neg[1]),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_1_[5]),
	.Y(N_59_2)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3_2_0 .INIT=16'hC0A0;
// @9:809
  CFG4 \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[5]),
	.C(un63_PRDATA_o_1),
	.D(un35_PRDATA_o_4),
	.Y(un63_PRDATA_o)
);
defparam \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o .INIT=16'h4000;
// @9:332
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2  (
	.A(edge_both[1]),
	.B(CONFIG_reg_1_[6]),
	.C(CONFIG_reg_1_[3]),
	.D(un20_intr_2_1),
	.Y(N_56)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2 .INIT=16'h2000;
// @9:801
  CFG4 \xhdl1.GEN_BITS[0].APB_8.un7_PRDATA_o  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[7]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.C(un35_PRDATA_o_1),
	.D(CONFIG_reg_o19_3),
	.Y(un7_PRDATA_o)
);
defparam \xhdl1.GEN_BITS[0].APB_8.un7_PRDATA_o .INIT=16'h2000;
// @9:800
  CFG4 un1_PADDR_1 (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[1]),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[6]),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[5]),
	.D(un1_PADDR_1_1_Z),
	.Y(un1_PADDR_1_Z)
);
defparam un1_PADDR_1.INIT=16'h0100;
// @9:755
  CFG4 \CONFIG_reg_o_cZ[1]  (
	.A(CONFIG_reg_0_[1]),
	.B(CONFIG_reg_1_[1]),
	.C(CONFIG_reg_o19_3),
	.D(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o[1])
);
defparam \CONFIG_reg_o_cZ[1] .INIT=16'hC0A0;
// @9:805
  CFG3 \RDATA_8.un35_PRDATA_o  (
	.A(CoreAPB3_C3_0_APBmslave0_PADDR[5]),
	.B(un35_PRDATA_o_4),
	.C(CoreAPB3_C3_0_APBmslave0_PADDR[6]),
	.Y(un35_PRDATA_o)
);
defparam \RDATA_8.un35_PRDATA_o .INIT=8'h04;
// @9:755
  CFG2 CONFIG_reg_o19lto5 (
	.A(CONFIG_reg_o19_3),
	.B(CoreAPB3_C3_0_APBmslave0_PADDR[7]),
	.Y(CONFIG_reg_o19)
);
defparam CONFIG_reg_o19lto5.INIT=4'h2;
// @9:399
  CFG4 \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2  (
	.A(CONFIG_reg_o19_3),
	.B(CoreAPB3_C3_0_APBmslave0_PSELx),
	.C(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.D(CONFIG_reg_0_2_1),
	.Y(CONFIG_reg_0_2)
);
defparam \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2 .INIT=16'h8000;
// @9:399
  CFG3 \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2  (
	.A(CONFIG_reg_1_2_2),
	.B(CONFIG_reg_o19_3),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.Y(CONFIG_reg_1_2)
);
defparam \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2 .INIT=8'h80;
// @9:755
  CFG4 \CONFIG_reg_o_cZ[0]  (
	.A(CONFIG_reg_0_[0]),
	.B(CONFIG_reg_1_[0]),
	.C(CONFIG_reg_o19),
	.D(CoreAPB3_C3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_o[0])
);
defparam \CONFIG_reg_o_cZ[0] .INIT=16'hC0A0;
// @9:628
  CFG4 \xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_pos[0]),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.D(edge_pos13),
	.Y(edge_pos_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0] .INIT=16'hAA08;
// @9:628
  CFG4 \xhdl1.GEN_BITS[1].APB_8.edge_pos_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_pos[1]),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.D(edge_pos40),
	.Y(edge_pos_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_8.edge_pos_22_iv_i[1] .INIT=16'hAA08;
// @9:654
  CFG4 \xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_neg[0]),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.D(edge_neg13),
	.Y(edge_neg_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0] .INIT=16'hAA08;
// @9:654
  CFG4 \xhdl1.GEN_BITS[1].APB_8.edge_neg_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_neg[1]),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.D(edge_neg38),
	.Y(edge_neg_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_8.edge_neg_22_iv_i[1] .INIT=16'hAA08;
// @9:680
  CFG4 \xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_both[0]),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.D(edge_both13),
	.Y(edge_both_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0] .INIT=16'hAA08;
// @9:680
  CFG4 \xhdl1.GEN_BITS[1].APB_8.edge_both_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_both[1]),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.D(edge_both38),
	.Y(edge_both_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_8.edge_both_22_iv_i[1] .INIT=16'hAA08;
// @9:800
  CFG3 PRDATA_o_m3_4_1 (
	.A(gpin3[0]),
	.B(un35_PRDATA_o),
	.C(CONFIG_reg_0_[1]),
	.Y(PRDATA_o_m3_4_1_Z)
);
defparam PRDATA_o_m3_4_1.INIT=8'h80;
// @9:332
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3  (
	.A(gpin3[0]),
	.B(N_73_2),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_0_[5]),
	.Y(N_73)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3 .INIT=16'hCDCE;
// @9:332
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3  (
	.A(gpin3[1]),
	.B(N_59_2),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_1_[5]),
	.Y(N_59)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3 .INIT=16'hCDCE;
// @9:711
  CFG4 \xhdl1.GEN_BITS[0].APB_8.INTR_reg73  (
	.A(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.D(un7_PRDATA_o),
	.Y(INTR_reg73)
);
defparam \xhdl1.GEN_BITS[0].APB_8.INTR_reg73 .INIT=16'h8000;
// @9:730
  CFG4 \xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69  (
	.A(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C3_0_APBmslave0_PSELx),
	.D(un63_PRDATA_o),
	.Y(GPOUT_reg69)
);
defparam \xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69 .INIT=16'h8000;
// @9:332
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_u  (
	.A(CONFIG_reg_0_[3]),
	.B(CONFIG_reg_0_[7]),
	.C(N_73),
	.D(N_70_3),
	.Y(un9_intr)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_u .INIT=16'hFD20;
// @9:332
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_u  (
	.A(CONFIG_reg_1_[3]),
	.B(CONFIG_reg_1_[7]),
	.C(N_59),
	.D(N_56),
	.Y(un20_intr)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_u .INIT=16'hFD20;
// @9:628
  CFG3 edge_pos_2_sqmuxa_1_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_pos13),
	.C(INTR_reg73),
	.Y(edge_pos_2_sqmuxa_1_i_Z)
);
defparam edge_pos_2_sqmuxa_1_i.INIT=8'hFD;
// @9:628
  CFG3 edge_pos_2_sqmuxa_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_pos40),
	.C(INTR_reg73),
	.Y(edge_pos_2_sqmuxa_i_Z)
);
defparam edge_pos_2_sqmuxa_i.INIT=8'hFD;
// @9:654
  CFG3 edge_neg_2_sqmuxa_1_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_neg13),
	.C(INTR_reg73),
	.Y(edge_neg_2_sqmuxa_1_i_Z)
);
defparam edge_neg_2_sqmuxa_1_i.INIT=8'hFD;
// @9:654
  CFG3 edge_neg_2_sqmuxa_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_neg38),
	.C(INTR_reg73),
	.Y(edge_neg_2_sqmuxa_i_Z)
);
defparam edge_neg_2_sqmuxa_i.INIT=8'hFD;
// @9:680
  CFG3 edge_both_2_sqmuxa_1_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_both13),
	.C(INTR_reg73),
	.Y(edge_both_2_sqmuxa_1_i_Z)
);
defparam edge_both_2_sqmuxa_1_i.INIT=8'hFD;
// @9:680
  CFG3 edge_both_2_sqmuxa_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_both38),
	.C(INTR_reg73),
	.Y(edge_both_2_sqmuxa_i_Z)
);
defparam edge_both_2_sqmuxa_i.INIT=8'hFD;
// @9:264
  CFG2 INT_OR (
	.A(un9_intr),
	.B(un20_intr),
	.Y(CoreGPIO_C0_0_INT_OR)
);
defparam INT_OR.INIT=4'hE;
// @9:800
  CFG3 \PRDATA_o_m3_cZ[1]  (
	.A(INTR_reg[1]),
	.B(un7_PRDATA_o),
	.C(PRDATA_o_m3_1_Z[1]),
	.Y(PRDATA_o_m3[1])
);
defparam \PRDATA_o_m3_cZ[1] .INIT=8'hF8;
// @9:712
  CFG4 \xhdl1.GEN_BITS[0].APB_8.INTR_reg_36[0]  (
	.A(INTR_reg[0]),
	.B(un9_intr),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[0]),
	.D(INTR_reg73),
	.Y(INTR_reg_36[0])
);
defparam \xhdl1.GEN_BITS[0].APB_8.INTR_reg_36[0] .INIT=16'h0ACC;
// @9:712
  CFG4 \xhdl1.GEN_BITS[1].APB_8.INTR_reg_46[1]  (
	.A(INTR_reg[1]),
	.B(un20_intr),
	.C(CoreAPB3_C3_0_APBmslave0_PWDATA[1]),
	.D(INTR_reg73),
	.Y(INTR_reg_46[1])
);
defparam \xhdl1.GEN_BITS[1].APB_8.INTR_reg_46[1] .INIT=16'h0ACC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 */

module CoreGPIO_C0 (
  GPIO_IN_c,
  CoreAPB3_C3_0_APBmslave0_PWDATA,
  GPIO_OUT_c,
  CONFIG_reg_o_2,
  CoreAPB3_C3_0_APBmslave0_PADDR,
  CONFIG_reg_o,
  PRDATA_o_m3,
  MSS_RESET_N_M2F,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  CoreAPB3_C3_0_APBmslave0_PWRITE,
  CoreAPB3_C3_0_APBmslave0_PENABLE,
  CONFIG_reg_o19,
  CoreAPB3_C3_0_APBmslave0_PSELx,
  CoreGPIO_C0_0_INT_OR
)
;
input [1:0] GPIO_IN_c ;
input [7:0] CoreAPB3_C3_0_APBmslave0_PWDATA ;
output [1:0] GPIO_OUT_c ;
output [7:2] CONFIG_reg_o_2 ;
input [7:0] CoreAPB3_C3_0_APBmslave0_PADDR ;
output [1:0] CONFIG_reg_o ;
output [1:0] PRDATA_o_m3 ;
input MSS_RESET_N_M2F ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input CoreAPB3_C3_0_APBmslave0_PWRITE ;
input CoreAPB3_C3_0_APBmslave0_PENABLE ;
output CONFIG_reg_o19 ;
input CoreAPB3_C3_0_APBmslave0_PSELx ;
output CoreGPIO_C0_0_INT_OR ;
wire MSS_RESET_N_M2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire CoreAPB3_C3_0_APBmslave0_PWRITE ;
wire CoreAPB3_C3_0_APBmslave0_PENABLE ;
wire CONFIG_reg_o19 ;
wire CoreAPB3_C3_0_APBmslave0_PSELx ;
wire CoreGPIO_C0_0_INT_OR ;
wire GND ;
wire VCC ;
// @10:373
  CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 CoreGPIO_C0_0 (
	.PRDATA_o_m3(PRDATA_o_m3[1:0]),
	.CONFIG_reg_o(CONFIG_reg_o[1:0]),
	.CoreAPB3_C3_0_APBmslave0_PADDR(CoreAPB3_C3_0_APBmslave0_PADDR[7:0]),
	.CONFIG_reg_o_2(CONFIG_reg_o_2[7:2]),
	.GPIO_OUT_c(GPIO_OUT_c[1:0]),
	.CoreAPB3_C3_0_APBmslave0_PWDATA(CoreAPB3_C3_0_APBmslave0_PWDATA[7:0]),
	.GPIO_IN_c(GPIO_IN_c[1:0]),
	.CoreGPIO_C0_0_INT_OR(CoreGPIO_C0_0_INT_OR),
	.CoreAPB3_C3_0_APBmslave0_PSELx(CoreAPB3_C3_0_APBmslave0_PSELx),
	.CONFIG_reg_o19(CONFIG_reg_o19),
	.CoreAPB3_C3_0_APBmslave0_PENABLE(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.CoreAPB3_C3_0_APBmslave0_PWRITE(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_C0 */

module DUMMY1_MSS (
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_C3_0_APBmslave0_PWDATA,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR,
  CoreAPB3_C3_0_APBmslave0_PADDR,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  SYSRESET_0_POWER_ON_RESET_N,
  CoreGPIO_C0_0_INT_OR,
  CoreAPB3_C3_0_APBmslave0_PWRITE,
  DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx,
  CoreAPB3_C3_0_APBmslave0_PENABLE,
  MSS_RESET_N_M2F
)
;
input [7:0] DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA ;
output [7:0] CoreAPB3_C3_0_APBmslave0_PWDATA ;
output [27:24] DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR ;
output [7:0] CoreAPB3_C3_0_APBmslave0_PADDR ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input SYSRESET_0_POWER_ON_RESET_N ;
input CoreGPIO_C0_0_INT_OR ;
output CoreAPB3_C3_0_APBmslave0_PWRITE ;
output DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
output CoreAPB3_C3_0_APBmslave0_PENABLE ;
output MSS_RESET_N_M2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire CoreGPIO_C0_0_INT_OR ;
wire CoreAPB3_C3_0_APBmslave0_PWRITE ;
wire DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_C3_0_APBmslave0_PENABLE ;
wire MSS_RESET_N_M2F ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:8] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [31:8] FIC_0_APB_M_PWDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] PER2_FABRIC_PADDR;
wire [31:0] PER2_FABRIC_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire FPGA_RESET_N ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire CLK_CONFIG_APB ;
wire COMMS_INT ;
wire CONFIG_PRESET_N ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire PER2_FABRIC_PENABLE ;
wire PER2_FABRIC_PSEL ;
wire PER2_FABRIC_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire USBC_XCLK_OE ;
  CLKINT MSS_ADLIB_INST_RNINQSR7 (
	.Y(MSS_RESET_N_M2F),
	.A(FPGA_RESET_N)
);
// @12:165
  MSS_005 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(CLK_CONFIG_APB),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(CONFIG_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:28], DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[27:24], FIC_0_APB_M_PADDR[23:8], CoreAPB3_C3_0_APBmslave0_PADDR[7:0]}),
	.F_HM0_ENABLE(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.F_HM0_SEL(DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({FIC_0_APB_M_PWDATA[31:8], CoreAPB3_C3_0_APBmslave0_PWDATA[7:0]}),
	.F_HM0_WRITE(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(FPGA_RESET_N),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(PER2_FABRIC_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(PER2_FABRIC_PENABLE),
	.PER2_FABRIC_PSEL(PER2_FABRIC_PSEL),
	.PER2_FABRIC_PWDATA(PER2_FABRIC_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(PER2_FABRIC_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, CoreGPIO_C0_0_INT_OR}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(VCC),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(VCC),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.XCLK_FAB(VCC),
	.CLK_BASE(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006092C0104003FFFFE400000000000010000000000E01C000001FE5FE4010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DUMMY1_MSS */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @14:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @14:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @14:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
// @15:64
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module DUMMY1 (
  DEVRST_N,
  GPIO_IN,
  GPIO_OUT
)
;
input DEVRST_N ;
input [1:0] GPIO_IN ;
output [1:0] GPIO_OUT ;
wire DEVRST_N ;
wire [7:0] CoreAPB3_C3_0_APBmslave0_PADDR;
wire [27:24] DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR;
wire [7:0] CoreAPB3_C3_0_APBmslave0_PWDATA;
wire [7:0] DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA;
wire [1:0] GPIO_IN_c;
wire [1:0] GPIO_OUT_c;
wire [1:0] CoreGPIO_C0_0_CoreGPIO_C0_0_PRDATA_o_m3;
wire [1:0] CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o;
wire [7:2] CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o_2;
wire CoreAPB3_C3_0_APBmslave0_PENABLE ;
wire GND ;
wire DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_C3_0_APBmslave0_PWRITE ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire CoreGPIO_C0_0_INT_OR ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire VCC ;
wire DUMMY1_MSS_0_MSS_RESET_N_M2F ;
wire CoreAPB3_C3_0_APBmslave0_PSELx ;
wire CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o19 ;
// @16:21
  INBUF \GPIO_IN_ibuf[0]  (
	.Y(GPIO_IN_c[0]),
	.PAD(GPIO_IN[0])
);
// @16:21
  INBUF \GPIO_IN_ibuf[1]  (
	.Y(GPIO_IN_c[1]),
	.PAD(GPIO_IN[1])
);
// @16:25
  OUTBUF \GPIO_OUT_obuf[0]  (
	.PAD(GPIO_OUT[0]),
	.D(GPIO_OUT_c[0])
);
// @16:25
  OUTBUF \GPIO_OUT_obuf[1]  (
	.PAD(GPIO_OUT[1]),
	.D(GPIO_OUT_c[1])
);
// @16:165
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @16:98
  CoreAPB3_C3 CoreAPB3_C3_0 (
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[27:24]),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.PRDATA_o_m3(CoreGPIO_C0_0_CoreGPIO_C0_0_PRDATA_o_m3[1:0]),
	.CONFIG_reg_o(CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o[1:0]),
	.CoreAPB3_C3_0_APBmslave0_PADDR_0(CoreAPB3_C3_0_APBmslave0_PADDR[7]),
	.CONFIG_reg_o_2(CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o_2[7:2]),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx(DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx),
	.CoreAPB3_C3_0_APBmslave0_PSELx(CoreAPB3_C3_0_APBmslave0_PSELx),
	.CONFIG_reg_o19(CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o19)
);
// @16:120
  CoreGPIO_C0 CoreGPIO_C0_0 (
	.GPIO_IN_c(GPIO_IN_c[1:0]),
	.CoreAPB3_C3_0_APBmslave0_PWDATA(CoreAPB3_C3_0_APBmslave0_PWDATA[7:0]),
	.GPIO_OUT_c(GPIO_OUT_c[1:0]),
	.CONFIG_reg_o_2(CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o_2[7:2]),
	.CoreAPB3_C3_0_APBmslave0_PADDR(CoreAPB3_C3_0_APBmslave0_PADDR[7:0]),
	.CONFIG_reg_o(CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o[1:0]),
	.PRDATA_o_m3(CoreGPIO_C0_0_CoreGPIO_C0_0_PRDATA_o_m3[1:0]),
	.MSS_RESET_N_M2F(DUMMY1_MSS_0_MSS_RESET_N_M2F),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.CoreAPB3_C3_0_APBmslave0_PWRITE(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.CoreAPB3_C3_0_APBmslave0_PENABLE(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.CONFIG_reg_o19(CoreGPIO_C0_0_CoreGPIO_C0_0_CONFIG_reg_o19),
	.CoreAPB3_C3_0_APBmslave0_PSELx(CoreAPB3_C3_0_APBmslave0_PSELx),
	.CoreGPIO_C0_0_INT_OR(CoreGPIO_C0_0_INT_OR)
);
// @16:141
  DUMMY1_MSS DUMMY1_MSS_0 (
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA(DUMMY1_MSS_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CoreAPB3_C3_0_APBmslave0_PWDATA(CoreAPB3_C3_0_APBmslave0_PWDATA[7:0]),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR(DUMMY1_MSS_0_FIC_0_APB_MASTER_PADDR[27:24]),
	.CoreAPB3_C3_0_APBmslave0_PADDR(CoreAPB3_C3_0_APBmslave0_PADDR[7:0]),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.SYSRESET_0_POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.CoreGPIO_C0_0_INT_OR(CoreGPIO_C0_0_INT_OR),
	.CoreAPB3_C3_0_APBmslave0_PWRITE(CoreAPB3_C3_0_APBmslave0_PWRITE),
	.DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx(DUMMY1_MSS_0_FIC_0_APB_MASTER_PSELx),
	.CoreAPB3_C3_0_APBmslave0_PENABLE(CoreAPB3_C3_0_APBmslave0_PENABLE),
	.MSS_RESET_N_M2F(DUMMY1_MSS_0_MSS_RESET_N_M2F)
);
// @16:159
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DUMMY1 */

