-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Jul 05 14:37:10 EDT 2021                        

Solution Settings: modExp.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/modExp_tb.cpp
    $PROJECT_HOME/src/modExp.cpp
      $PROJECT_HOME/include/modExp.h
        $MGC_HOME/shared/include/ac_math.h
          $MGC_HOME/shared/include/ac_math/ac_abs.h
            $MGC_HOME/shared/include/ac_int.h
            $MGC_HOME/shared/include/ac_fixed.h
            $MGC_HOME/shared/include/ac_float.h
            $MGC_HOME/shared/include/ac_complex.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_shift.h
              $MGC_HOME/shared/include/ac_math/ac_normalize.h
          $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_div.h
          $MGC_HOME/shared/include/ac_math/ac_hcordic.h
          $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
          $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt.h
          $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /modExp/core                       19      22         25            1  0        ? 
    Design Total:                      19      22         25            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                   Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: ccs_ioport]                                                                                                
    ccs_in(1,64)                          0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(2,64)                          0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                          0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                 
    mgc_add(64,0,1,1,64)                 64.000     0.000     64.000           63.000   1.845          1           1 
    mgc_add(65,0,2,1,65)                 65.000     0.000     65.000           64.000   1.860          1           1 
    mgc_and(1,2)                          1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_mul(64,0,64,0,64)              6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                        1.000     0.000      1.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                      64.000     0.000     64.000            0.000   0.080          0           4 
    mgc_nand(1,2)                         1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nor(1,2)                          1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,7)                          2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                            0.000     0.000      0.000            0.000   0.000          0           6 
    mgc_not(64)                           0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_reg_pos(1,0,0,1,1,0,0)            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)           0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)           0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_rem(64,64,0)                   7499.810     0.000   7499.810            0.000 196.677          1           1 
    [Lib: mgc_ioport]                                                                                                
    mgc_inout_prereg_en(4,64)             0.000     0.000      0.000            0.000   0.000          1           1 
    mgc_io_sync(0)                        0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                     
    TOTAL AREA (After Assignment):    13976.810    10.000   7897.000          127.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   13708.8          14071.6          13979.8        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           13708.8 (100%)   14068.6 (100%)   13976.8 (100%) 
      MUX:                  0.0            279.8   (2%)     257.0   (2%) 
      FUNC:             13708.8 (100%)   13773.8  (98%)   13708.8  (98%) 
      LOGIC:                0.0             15.0   (0%)      11.0   (0%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              3.0   (0%)       3.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              3.0 (100%)       3.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    base.sva                                64         Y           Y      base.sva                                              
    exp.sva                                 64         Y           Y      exp.sva                                               
    m.sva                                   64         Y           Y      m.sva                                                 
    while:mul.mut                           64         Y           Y      while:mul.mut                                         
    while:rem:cmp.a                         64                            while:rem:cmp.a                                       
    while:rem:cmp.b                         64                            while:rem:cmp.b                                       
    exit:while.sva                           1         Y           Y      exit:while.sva                                        
                                                                          operator><64,false>:slc()(65)#1.itm                   
    reg(base:rsc.triosy:obj.ld).cse          1                            reg(base:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                 386            257         257 (Total Gating Ratio: 0.67, CG Opt Gating Ratio: 0.67) 
    
  Timing Report
    Critical Path
      Max Delay:  7.080205
      Slack:      2.9197949999999997
      
      Path                                                          Startpoint                            Endpoint                         Delay  Slack  
      ------------------------------------------------------------- ------------------------------------- -------------------------------- ------ ------
      1                                                             modExp:core/reg(base)                 modExp:core/reg(while:rem:cmp.a) 7.0802 2.9198 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/reg(base)                                       mgc_reg_pos_64_0_0_0_0_1_1                                             0.3200 0.3200 
        modExp:core/base.sva                                                                                                               0.0000 0.3200 
        modExp:core/while:mul                                       mgc_mul_64_0_64_0_64                                                   6.6802 7.0002 
        modExp:core/while:mul.mut:mx0w0                                                                                                    0.0000 7.0002 
        modExp:core/while:mux                                       mgc_mux_64_1_2                                                         0.0800 7.0802 
        modExp:core/while:mux.itm                                                                                                          0.0000 7.0802 
        modExp:core/reg(while:rem:cmp.a)                            mgc_reg_pos_64_0_0_0_0_0_0                                             0.0000 7.0802 
                                                                                                                                                         
      2                                                             modExp:core/result:rsci               modExp/result:rsc.zout           7.0765 2.9235 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/result:rsci                                     mgc_inout_prereg_en_v1_4_64                                            7.0765 7.0765 
        modExp:core/result:rsc.zout                                                                                                        0.0000 7.0765 
        modExp/result:rsc.zout                                                                                                             0.0000 7.0765 
                                                                                                                                                         
      3                                                             modExp:core/result:rsci               modExp/result:rsc.lzout          7.0765 2.9235 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/result:rsci                                     mgc_inout_prereg_en_v1_4_64                                            7.0765 7.0765 
        modExp:core/result:rsc.lzout                                                                                                       0.0000 7.0765 
        modExp/result:rsc.lzout                                                                                                            0.0000 7.0765 
                                                                                                                                                         
      4                                                             modExp:core/reg(base)                 modExp:core/reg(while:rem:cmp.a) 7.0002 2.9998 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/reg(base)                                       mgc_reg_pos_64_0_0_0_0_1_1                                             0.3200 0.3200 
        modExp:core/base.sva                                                                                                               0.0000 0.3200 
        modExp:core/while:mul                                       mgc_mul_64_0_64_0_64                                                   6.6802 7.0002 
        modExp:core/while:mul.mut:mx0w0                                                                                                    0.0000 7.0002 
        modExp:core/while:mux                                       mgc_mux_64_1_2                                                         0.0800 7.0802 
        modExp:core/while:mux.itm                                                                                                          0.0000 7.0802 
        modExp:core/reg(while:rem:cmp.a)                            mgc_reg_pos_64_0_0_0_0_0_0                                             0.0000 7.0802 
                                                                                                                                                         
      5                                                             modExp:core/result:rsci               modExp:core/reg(while:rem:cmp.a) 6.6802 3.3198 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/result:rsci                                     mgc_inout_prereg_en_v1_4_64                                            0.0000 0.0000 
        modExp:core/result:rsci.din                                                                                                        0.0000 0.0000 
        modExp:core/while:mul                                       mgc_mul_64_0_64_0_64                                                   6.6802 6.6802 
        modExp:core/while:mul.mut:mx0w0                                                                                                    0.0000 6.6802 
        modExp:core/while:mux                                       mgc_mux_64_1_2                                                         0.0800 6.7602 
        modExp:core/while:mux.itm                                                                                                          0.0000 6.7602 
        modExp:core/reg(while:rem:cmp.a)                            mgc_reg_pos_64_0_0_0_0_0_0                                             0.0000 6.7602 
                                                                                                                                                         
      6                                                             modExp:core/reg(exp)                  modExp:core/reg(exit:while)      4.1850 5.8150 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/reg(exp)                                        mgc_reg_pos_64_0_0_0_0_1_1                                             0.3200 0.3200 
        modExp:core/exp.sva                                                                                                                0.0000 0.3200 
        modExp:core/while:acc                                       mgc_addc_64_0_1_1_64                                                   1.8450 2.1650 
        modExp:core/exp.sva#2                                                                                                              0.0000 2.1650 
        modExp:core/operator><64,false>:not                         mgc_not_64                                                             0.0000 2.1650 
        modExp:core/operator><64,false>:not.itm                                                                                            0.0000 2.1650 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                         0.0800 2.2450 
        modExp:core/operator><64,false>:mux#2.itm                                                                                          0.0000 2.2450 
        modExp:core/operator><64,false>:conc                                                                                               0.0000 2.2450 
        modExp:core/operator><64,false>:conc.itm                                                                                           0.0000 2.2450 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                   1.8600 4.1050 
        modExp:core/z.out                                                                                                                  0.0000 4.1050 
        modExp:core/operator><64,false>:slc(z.out)(64)#1                                                                                   0.0000 4.1050 
        modExp:core/operator><64,false>:slc(z.out)(64)#1.itm                                                                               0.0000 4.1050 
        modExp:core/while:not                                       mgc_not_1                                                              0.0000 4.1050 
        modExp:core/while:not.itm                                                                                                          0.0000 4.1050 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                          0.0800 4.1850 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                        0.0000 4.1850 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                              0.0000 4.1850 
                                                                                                                                                         
      7                                                             modExp:core/reg(exp)                  modExp:core/reg(exit:while)      4.1850 5.8150 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/reg(exp)                                        mgc_reg_pos_64_0_0_0_0_1_1                                             0.3200 0.3200 
        modExp:core/exp.sva                                                                                                                0.0000 0.3200 
        modExp:core/while:acc                                       mgc_addc_64_0_1_1_64                                                   1.8450 2.1650 
        modExp:core/exp.sva#2                                                                                                              0.0000 2.1650 
        modExp:core/operator><64,false>:not                         mgc_not_64                                                             0.0000 2.1650 
        modExp:core/operator><64,false>:not.itm                                                                                            0.0000 2.1650 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                         0.0800 2.2450 
        modExp:core/operator><64,false>:mux#2.itm                                                                                          0.0000 2.2450 
        modExp:core/operator><64,false>:conc                                                                                               0.0000 2.2450 
        modExp:core/operator><64,false>:conc.itm                                                                                           0.0000 2.2450 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                   1.8600 4.1050 
        modExp:core/z.out                                                                                                                  0.0000 4.1050 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                     0.0000 4.1050 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                 0.0000 4.1050 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                          0.0800 4.1850 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                        0.0000 4.1850 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                              0.0000 4.1850 
                                                                                                                                                         
      8                                                             modExp:core/reg(exp)                  modExp:core/exp:exp:mux.itm      2.2450 7.7550 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/reg(exp)                                        mgc_reg_pos_64_0_0_0_0_1_1                                             0.3200 0.3200 
        modExp:core/exp.sva                                                                                                                0.0000 0.3200 
        modExp:core/while:acc                                       mgc_addc_64_0_1_1_64                                                   1.8450 2.1650 
        modExp:core/exp.sva#2                                                                                                              0.0000 2.1650 
        modExp:core/exp:exp:mux                                     mgc_mux_64_1_2                                                         0.0800 2.2450 
        modExp:core/exp:exp:mux.itm                                                                                                        0.0000 2.2450 
                                                                                                                                                         
      9                                                             modExp:core/exp:rsc.dat               modExp:core/reg(exit:while)      2.0200 7.9800 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/exp:rsc.dat                                                                                                            0.0000 0.0000 
        modExp:core/exp:rsci                                        ccs_in_v1_2_64                                                         0.0000 0.0000 
        modExp:core/exp:rsci.idat                                                                                                          0.0000 0.0000 
        modExp:core/operator><64,false>:not#1                       mgc_not_64                                                             0.0000 0.0000 
        modExp:core/operator><64,false>:not#1.itm                                                                                          0.0000 0.0000 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                         0.0800 0.0800 
        modExp:core/operator><64,false>:mux#2.itm                                                                                          0.0000 0.0800 
        modExp:core/operator><64,false>:conc                                                                                               0.0000 0.0800 
        modExp:core/operator><64,false>:conc.itm                                                                                           0.0000 0.0800 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                   1.8600 1.9400 
        modExp:core/z.out                                                                                                                  0.0000 1.9400 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                     0.0000 1.9400 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                 0.0000 1.9400 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                          0.0800 2.0200 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                        0.0000 2.0200 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                              0.0000 2.0200 
                                                                                                                                                         
      10                                                            modExp:core/modExp:core_core:fsm:inst modExp:core/reg(exit:while)      2.0200 7.9800 
                                                                                                                                                         
        Instance                                                    Component                                                              Delta  Delay  
        --------                                                    ---------                                                              -----  -----  
        modExp:core/modExp:core_core:fsm:inst                       modExp:core_core:fsm                                                   0.0000 0.0000 
        modExp:core/fsm_output                                                                                                             0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#8                                                                                                   0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#8.itm                                                                                               0.0000 0.0000 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                         0.0800 0.0800 
        modExp:core/operator><64,false>:mux#2.itm                                                                                          0.0000 0.0800 
        modExp:core/operator><64,false>:conc                                                                                               0.0000 0.0800 
        modExp:core/operator><64,false>:conc.itm                                                                                           0.0000 0.0800 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                   1.8600 1.9400 
        modExp:core/z.out                                                                                                                  0.0000 1.9400 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                     0.0000 1.9400 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                 0.0000 1.9400 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                          0.0800 2.0200 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                        0.0000 2.0200 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                              0.0000 2.0200 
                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                Port                                              Slack (Delay) Messages 
      --------------------------------------- ----------------------------------------------- ------- ------- --------
      modExp:core/reg(base:rsc.triosy:obj.ld) or#6.itm                                         9.1300  0.8700          
      modExp:core/reg(while:rem:cmp.a)        while:mux.itm                                    2.9198  7.0802          
      modExp:core/reg(while:rem:cmp.b)        m.sva                                            9.6800  0.3200          
      modExp:core/reg(m)                      m:rsci.idat                                     10.0000  0.0000          
      modExp:core/reg(exp)                    exp:exp:mux.itm                                  7.7550  2.2450          
      modExp:core/reg(base)                   base:rsci.idat                                  10.0000  0.0000          
      modExp:core/reg(exit:while)             operator><64,false>:operator><64,false>:mux.itm  5.8150  4.1850          
      modExp:core/reg(while:mul.mut)          while:mul.mut:mx0w0                              2.9198  7.0802          
      modExp                                  base:rsc.triosy.lz                               9.6800  0.3200          
      modExp                                  exp:rsc.triosy.lz                                9.6800  0.3200          
      modExp                                  m:rsc.triosy.lz                                  9.6800  0.3200          
      modExp                                  result:rsc.zout                                  2.9235  7.0765          
      modExp                                  result:rsc.lzout                                 2.9235  7.0765          
      modExp                                  result:rsc.triosy.lz                             9.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  65     1 
    -                  64     1 
    and                         
    -                   1     3 
    mul                         
    -                  64     1 
    mux                         
    -                  64     4 
    -                   1     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1     3 
    not                         
    -                  64     2 
    -                   1     6 
    or                          
    -                   1     3 
    read_port                   
    -                  64     4 
    read_sync                   
    -                   0     4 
    reg                         
    -                  64     6 
    -                   1     2 
    rem                         
    -                  64     1 
    
  End of Report
