<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_isi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_isi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__isi_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__isi_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab03c394631f82091075a3b04f49c83c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#ab03c394631f82091075a3b04f49c83c9">REG_ISI_CFG1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C000U)</td></tr>
<tr class="memdesc:ab03c394631f82091075a3b04f49c83c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Configuration 1 Register  <a href="#ab03c394631f82091075a3b04f49c83c9">More...</a><br /></td></tr>
<tr class="separator:ab03c394631f82091075a3b04f49c83c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3f2defc3f65746e787d9328fa7a9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#aaa3f2defc3f65746e787d9328fa7a9e2">REG_ISI_CFG2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C004U)</td></tr>
<tr class="memdesc:aaa3f2defc3f65746e787d9328fa7a9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Configuration 2 Register  <a href="#aaa3f2defc3f65746e787d9328fa7a9e2">More...</a><br /></td></tr>
<tr class="separator:aaa3f2defc3f65746e787d9328fa7a9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfe454ff486d64dd442385c571018cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a9cfe454ff486d64dd442385c571018cc">REG_ISI_PSIZE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C008U)</td></tr>
<tr class="memdesc:a9cfe454ff486d64dd442385c571018cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Preview Size Register  <a href="#a9cfe454ff486d64dd442385c571018cc">More...</a><br /></td></tr>
<tr class="separator:a9cfe454ff486d64dd442385c571018cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee649d590ab15e328346528b14c618a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#afee649d590ab15e328346528b14c618a">REG_ISI_PDECF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C00CU)</td></tr>
<tr class="memdesc:afee649d590ab15e328346528b14c618a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Preview Decimation Factor Register  <a href="#afee649d590ab15e328346528b14c618a">More...</a><br /></td></tr>
<tr class="separator:afee649d590ab15e328346528b14c618a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38edd3119e16f2a8e384b6077f7e3b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a38edd3119e16f2a8e384b6077f7e3b45">REG_ISI_Y2R_SET0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C010U)</td></tr>
<tr class="memdesc:a38edd3119e16f2a8e384b6077f7e3b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Color Space Conversion YCrCb To RGB Set 0 Register  <a href="#a38edd3119e16f2a8e384b6077f7e3b45">More...</a><br /></td></tr>
<tr class="separator:a38edd3119e16f2a8e384b6077f7e3b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c14d8cb9cb128e58388c80035ffae75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a6c14d8cb9cb128e58388c80035ffae75">REG_ISI_Y2R_SET1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C014U)</td></tr>
<tr class="memdesc:a6c14d8cb9cb128e58388c80035ffae75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Color Space Conversion YCrCb To RGB Set 1 Register  <a href="#a6c14d8cb9cb128e58388c80035ffae75">More...</a><br /></td></tr>
<tr class="separator:a6c14d8cb9cb128e58388c80035ffae75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a07ef027ef27130a88e06e285ffa34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#ab8a07ef027ef27130a88e06e285ffa34">REG_ISI_R2Y_SET0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C018U)</td></tr>
<tr class="memdesc:ab8a07ef027ef27130a88e06e285ffa34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Color Space Conversion RGB To YCrCb Set 0 Register  <a href="#ab8a07ef027ef27130a88e06e285ffa34">More...</a><br /></td></tr>
<tr class="separator:ab8a07ef027ef27130a88e06e285ffa34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b35ae7c8d1c882fea3823216ebace77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a3b35ae7c8d1c882fea3823216ebace77">REG_ISI_R2Y_SET1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C01CU)</td></tr>
<tr class="memdesc:a3b35ae7c8d1c882fea3823216ebace77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Color Space Conversion RGB To YCrCb Set 1 Register  <a href="#a3b35ae7c8d1c882fea3823216ebace77">More...</a><br /></td></tr>
<tr class="separator:a3b35ae7c8d1c882fea3823216ebace77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5359f0db2d67de383ee6bf63f2ca742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a5359f0db2d67de383ee6bf63f2ca742f">REG_ISI_R2Y_SET2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C020U)</td></tr>
<tr class="memdesc:a5359f0db2d67de383ee6bf63f2ca742f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Color Space Conversion RGB To YCrCb Set 2 Register  <a href="#a5359f0db2d67de383ee6bf63f2ca742f">More...</a><br /></td></tr>
<tr class="separator:a5359f0db2d67de383ee6bf63f2ca742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b1e21f213bc9755af645042d209660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a35b1e21f213bc9755af645042d209660">REG_ISI_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C024U)</td></tr>
<tr class="memdesc:a35b1e21f213bc9755af645042d209660"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Control Register  <a href="#a35b1e21f213bc9755af645042d209660">More...</a><br /></td></tr>
<tr class="separator:a35b1e21f213bc9755af645042d209660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33c20763e53c5e9dcce46ddc8b88e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#ad33c20763e53c5e9dcce46ddc8b88e71">REG_ISI_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C028U)</td></tr>
<tr class="memdesc:ad33c20763e53c5e9dcce46ddc8b88e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Status Register  <a href="#ad33c20763e53c5e9dcce46ddc8b88e71">More...</a><br /></td></tr>
<tr class="separator:ad33c20763e53c5e9dcce46ddc8b88e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dd5614e711016608d065537ead5b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a23dd5614e711016608d065537ead5b2f">REG_ISI_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C02CU)</td></tr>
<tr class="memdesc:a23dd5614e711016608d065537ead5b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Interrupt Enable Register  <a href="#a23dd5614e711016608d065537ead5b2f">More...</a><br /></td></tr>
<tr class="separator:a23dd5614e711016608d065537ead5b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6cab808b863e846867218d780798b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#aee6cab808b863e846867218d780798b1">REG_ISI_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C030U)</td></tr>
<tr class="memdesc:aee6cab808b863e846867218d780798b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Interrupt Disable Register  <a href="#aee6cab808b863e846867218d780798b1">More...</a><br /></td></tr>
<tr class="separator:aee6cab808b863e846867218d780798b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837383649ba4d66c7b318700a0a8e747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a837383649ba4d66c7b318700a0a8e747">REG_ISI_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C034U)</td></tr>
<tr class="memdesc:a837383649ba4d66c7b318700a0a8e747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) ISI Interrupt Mask Register  <a href="#a837383649ba4d66c7b318700a0a8e747">More...</a><br /></td></tr>
<tr class="separator:a837383649ba4d66c7b318700a0a8e747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6fd96f0c2ff9a18965024b9614b4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#abe6fd96f0c2ff9a18965024b9614b4f7">REG_ISI_DMA_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C038U)</td></tr>
<tr class="memdesc:abe6fd96f0c2ff9a18965024b9614b4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Channel Enable Register  <a href="#abe6fd96f0c2ff9a18965024b9614b4f7">More...</a><br /></td></tr>
<tr class="separator:abe6fd96f0c2ff9a18965024b9614b4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa549dc28db2243be6253fc7909e16c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#aa549dc28db2243be6253fc7909e16c69">REG_ISI_DMA_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C03CU)</td></tr>
<tr class="memdesc:aa549dc28db2243be6253fc7909e16c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Channel Disable Register  <a href="#aa549dc28db2243be6253fc7909e16c69">More...</a><br /></td></tr>
<tr class="separator:aa549dc28db2243be6253fc7909e16c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636090d315d4c20c5e33d3fd2b21e728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a636090d315d4c20c5e33d3fd2b21e728">REG_ISI_DMA_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C040U)</td></tr>
<tr class="memdesc:a636090d315d4c20c5e33d3fd2b21e728"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Channel Status Register  <a href="#a636090d315d4c20c5e33d3fd2b21e728">More...</a><br /></td></tr>
<tr class="separator:a636090d315d4c20c5e33d3fd2b21e728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49df05fda4b8a4757059eb2811d50acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a49df05fda4b8a4757059eb2811d50acf">REG_ISI_DMA_P_ADDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C044U)</td></tr>
<tr class="memdesc:a49df05fda4b8a4757059eb2811d50acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Preview Base Address Register  <a href="#a49df05fda4b8a4757059eb2811d50acf">More...</a><br /></td></tr>
<tr class="separator:a49df05fda4b8a4757059eb2811d50acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1415dfb4c9d42c862e423a1cd10c13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#aa1415dfb4c9d42c862e423a1cd10c13a">REG_ISI_DMA_P_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C048U)</td></tr>
<tr class="memdesc:aa1415dfb4c9d42c862e423a1cd10c13a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Preview Control Register  <a href="#aa1415dfb4c9d42c862e423a1cd10c13a">More...</a><br /></td></tr>
<tr class="separator:aa1415dfb4c9d42c862e423a1cd10c13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89237aeea97f0e0520c5f717f464ff10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a89237aeea97f0e0520c5f717f464ff10">REG_ISI_DMA_P_DSCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C04CU)</td></tr>
<tr class="memdesc:a89237aeea97f0e0520c5f717f464ff10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Preview Descriptor Address Register  <a href="#a89237aeea97f0e0520c5f717f464ff10">More...</a><br /></td></tr>
<tr class="separator:a89237aeea97f0e0520c5f717f464ff10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa287baf1a6226bcff660f6205efcefb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#aa287baf1a6226bcff660f6205efcefb4">REG_ISI_DMA_C_ADDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C050U)</td></tr>
<tr class="memdesc:aa287baf1a6226bcff660f6205efcefb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Codec Base Address Register  <a href="#aa287baf1a6226bcff660f6205efcefb4">More...</a><br /></td></tr>
<tr class="separator:aa287baf1a6226bcff660f6205efcefb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179beae6a5c199c6bc0a1c04bab23e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a179beae6a5c199c6bc0a1c04bab23e49">REG_ISI_DMA_C_CTRL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C054U)</td></tr>
<tr class="memdesc:a179beae6a5c199c6bc0a1c04bab23e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Codec Control Register  <a href="#a179beae6a5c199c6bc0a1c04bab23e49">More...</a><br /></td></tr>
<tr class="separator:a179beae6a5c199c6bc0a1c04bab23e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662cc5d9092e208650dab37ad92c60bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a662cc5d9092e208650dab37ad92c60bc">REG_ISI_DMA_C_DSCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C058U)</td></tr>
<tr class="memdesc:a662cc5d9092e208650dab37ad92c60bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) DMA Codec Descriptor Address Register  <a href="#a662cc5d9092e208650dab37ad92c60bc">More...</a><br /></td></tr>
<tr class="separator:a662cc5d9092e208650dab37ad92c60bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac437df1a1719076a0cab90202b5a8b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#ac437df1a1719076a0cab90202b5a8b80">REG_ISI_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C0E4U)</td></tr>
<tr class="memdesc:ac437df1a1719076a0cab90202b5a8b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) Write Protection Mode Register  <a href="#ac437df1a1719076a0cab90202b5a8b80">More...</a><br /></td></tr>
<tr class="separator:ac437df1a1719076a0cab90202b5a8b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f80ed4290bb0bcbe03dbdae3216416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__isi_8h.xhtml#a9f80ed4290bb0bcbe03dbdae3216416c">REG_ISI_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C0E8U)</td></tr>
<tr class="memdesc:a9f80ed4290bb0bcbe03dbdae3216416c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ISI) Write Protection Status Register  <a href="#a9f80ed4290bb0bcbe03dbdae3216416c">More...</a><br /></td></tr>
<tr class="separator:a9f80ed4290bb0bcbe03dbdae3216416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab03c394631f82091075a3b04f49c83c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03c394631f82091075a3b04f49c83c9">&sect;&nbsp;</a></span>REG_ISI_CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_CFG1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Configuration 1 Register </p>

</div>
</div>
<a id="aaa3f2defc3f65746e787d9328fa7a9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3f2defc3f65746e787d9328fa7a9e2">&sect;&nbsp;</a></span>REG_ISI_CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_CFG2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Configuration 2 Register </p>

</div>
</div>
<a id="a35b1e21f213bc9755af645042d209660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b1e21f213bc9755af645042d209660">&sect;&nbsp;</a></span>REG_ISI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Control Register </p>

</div>
</div>
<a id="aa287baf1a6226bcff660f6205efcefb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa287baf1a6226bcff660f6205efcefb4">&sect;&nbsp;</a></span>REG_ISI_DMA_C_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_C_ADDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Codec Base Address Register </p>

</div>
</div>
<a id="a179beae6a5c199c6bc0a1c04bab23e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179beae6a5c199c6bc0a1c04bab23e49">&sect;&nbsp;</a></span>REG_ISI_DMA_C_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_C_CTRL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Codec Control Register </p>

</div>
</div>
<a id="a662cc5d9092e208650dab37ad92c60bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662cc5d9092e208650dab37ad92c60bc">&sect;&nbsp;</a></span>REG_ISI_DMA_C_DSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_C_DSCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Codec Descriptor Address Register </p>

</div>
</div>
<a id="aa549dc28db2243be6253fc7909e16c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa549dc28db2243be6253fc7909e16c69">&sect;&nbsp;</a></span>REG_ISI_DMA_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_CHDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C03CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Channel Disable Register </p>

</div>
</div>
<a id="abe6fd96f0c2ff9a18965024b9614b4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6fd96f0c2ff9a18965024b9614b4f7">&sect;&nbsp;</a></span>REG_ISI_DMA_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_CHER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Channel Enable Register </p>

</div>
</div>
<a id="a636090d315d4c20c5e33d3fd2b21e728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636090d315d4c20c5e33d3fd2b21e728">&sect;&nbsp;</a></span>REG_ISI_DMA_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_CHSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Channel Status Register </p>

</div>
</div>
<a id="a49df05fda4b8a4757059eb2811d50acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49df05fda4b8a4757059eb2811d50acf">&sect;&nbsp;</a></span>REG_ISI_DMA_P_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_P_ADDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Preview Base Address Register </p>

</div>
</div>
<a id="aa1415dfb4c9d42c862e423a1cd10c13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1415dfb4c9d42c862e423a1cd10c13a">&sect;&nbsp;</a></span>REG_ISI_DMA_P_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_P_CTRL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Preview Control Register </p>

</div>
</div>
<a id="a89237aeea97f0e0520c5f717f464ff10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89237aeea97f0e0520c5f717f464ff10">&sect;&nbsp;</a></span>REG_ISI_DMA_P_DSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_DMA_P_DSCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) DMA Preview Descriptor Address Register </p>

</div>
</div>
<a id="aee6cab808b863e846867218d780798b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6cab808b863e846867218d780798b1">&sect;&nbsp;</a></span>REG_ISI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Interrupt Disable Register </p>

</div>
</div>
<a id="a23dd5614e711016608d065537ead5b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23dd5614e711016608d065537ead5b2f">&sect;&nbsp;</a></span>REG_ISI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004C02CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Interrupt Enable Register </p>

</div>
</div>
<a id="a837383649ba4d66c7b318700a0a8e747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a837383649ba4d66c7b318700a0a8e747">&sect;&nbsp;</a></span>REG_ISI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Interrupt Mask Register </p>

</div>
</div>
<a id="afee649d590ab15e328346528b14c618a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee649d590ab15e328346528b14c618a">&sect;&nbsp;</a></span>REG_ISI_PDECF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_PDECF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Preview Decimation Factor Register </p>

</div>
</div>
<a id="a9cfe454ff486d64dd442385c571018cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cfe454ff486d64dd442385c571018cc">&sect;&nbsp;</a></span>REG_ISI_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_PSIZE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Preview Size Register </p>

</div>
</div>
<a id="ab8a07ef027ef27130a88e06e285ffa34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a07ef027ef27130a88e06e285ffa34">&sect;&nbsp;</a></span>REG_ISI_R2Y_SET0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_R2Y_SET0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Color Space Conversion RGB To YCrCb Set 0 Register </p>

</div>
</div>
<a id="a3b35ae7c8d1c882fea3823216ebace77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b35ae7c8d1c882fea3823216ebace77">&sect;&nbsp;</a></span>REG_ISI_R2Y_SET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_R2Y_SET1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Color Space Conversion RGB To YCrCb Set 1 Register </p>

</div>
</div>
<a id="a5359f0db2d67de383ee6bf63f2ca742f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5359f0db2d67de383ee6bf63f2ca742f">&sect;&nbsp;</a></span>REG_ISI_R2Y_SET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_R2Y_SET2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Color Space Conversion RGB To YCrCb Set 2 Register </p>

</div>
</div>
<a id="ad33c20763e53c5e9dcce46ddc8b88e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33c20763e53c5e9dcce46ddc8b88e71">&sect;&nbsp;</a></span>REG_ISI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_SR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Status Register </p>

</div>
</div>
<a id="ac437df1a1719076a0cab90202b5a8b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac437df1a1719076a0cab90202b5a8b80">&sect;&nbsp;</a></span>REG_ISI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) Write Protection Mode Register </p>

</div>
</div>
<a id="a9f80ed4290bb0bcbe03dbdae3216416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f80ed4290bb0bcbe03dbdae3216416c">&sect;&nbsp;</a></span>REG_ISI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) Write Protection Status Register </p>

</div>
</div>
<a id="a38edd3119e16f2a8e384b6077f7e3b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38edd3119e16f2a8e384b6077f7e3b45">&sect;&nbsp;</a></span>REG_ISI_Y2R_SET0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_Y2R_SET0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Color Space Conversion YCrCb To RGB Set 0 Register </p>

</div>
</div>
<a id="a6c14d8cb9cb128e58388c80035ffae75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c14d8cb9cb128e58388c80035ffae75">&sect;&nbsp;</a></span>REG_ISI_Y2R_SET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ISI_Y2R_SET1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4004C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ISI) ISI Color Space Conversion YCrCb To RGB Set 1 Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
