/*
    This file was generated automatically by Alchitry Labs 2.0.41-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module seven_seg_multiplexer #(
        parameter NUM_SEGMENTS = 3'h4,
        parameter MAX_VALUE = 3'h5
    ) (
        input wire clk,
        input wire rst,
        input wire [3:0][7:0] segs,
        output reg [7:0] out,
        output reg [1:0] sel
    );
    logic [($clog2(MAX_VALUE))-1:0] D_ctr_d, D_ctr_q = 0;
    logic [1:0] D_ctr2_d, D_ctr2_q = 0;
    always @* begin
        D_ctr_d = D_ctr_q;
        D_ctr2_d = D_ctr2_q;
        
        D_ctr_d = (($bits(D_ctr_q) > $bits(1'h1) ? $bits(D_ctr_q) : $bits(1'h1)) + 1)'(D_ctr_q + 1'h1);
        if (D_ctr_q == MAX_VALUE) begin
            D_ctr_d = 1'h0;
            D_ctr2_d = (($bits(D_ctr2_q) > $bits(1'h1) ? $bits(D_ctr2_q) : $bits(1'h1)) + 1)'(D_ctr2_q + 1'h1);
            if (D_ctr2_q == (($bits(NUM_SEGMENTS) > $bits(1'h1) ? $bits(NUM_SEGMENTS) : $bits(1'h1)) + 1)'(NUM_SEGMENTS - 1'h1)) begin
                D_ctr2_d = 1'h0;
            end
        end
        out = segs[D_ctr2_q];
        sel = D_ctr2_q;
    end
    
    
    always @(posedge (clk)) begin
        if ((rst) == 1'b1) begin
            D_ctr_q <= 0;
            D_ctr2_q <= 0;
        end else begin
            D_ctr_q <= D_ctr_d;
            D_ctr2_q <= D_ctr2_d;
        end
    end
endmodule