// Seed: 248348570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 #(
    parameter id_1  = 32'd87,
    parameter id_11 = 32'd77,
    parameter id_7  = 32'd99,
    parameter id_8  = 32'd57
) (
    _id_1,
    id_2,
    id_3,
    id_4[id_1 : id_11],
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12[id_7 : id_8],
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  inout wire _id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  output wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_14,
      id_5,
      id_5,
      id_9,
      id_5,
      id_15
  );
  output wire id_2;
  inout wire _id_1;
  assign id_10 = id_12;
endmodule
