Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sun Apr 29 13:52:26 2018
| Host             : CS-S110 running 64-bit major release  (build 9200)
| Command          : report_power -file axis_fifo_v1_0_power_routed.rpt -pb axis_fifo_v1_0_power_summary_routed.pb -rpx axis_fifo_v1_0_power_routed.rpx
| Design           : axis_fifo_v1_0
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 144.613 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 143.852                           |
| Device Static (W)        | 0.761                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    34.806 |    10107 |       --- |             --- |
|   LUT as Logic           |    25.622 |     1931 |     17600 |           10.97 |
|   LUT as Distributed RAM |     4.157 |     2816 |      6000 |           46.93 |
|   Register               |     3.638 |     3985 |     35200 |           11.32 |
|   LUT as Shift Register  |     1.145 |       84 |      6000 |            1.40 |
|   F7/F8 Muxes            |     0.205 |      384 |     17600 |            2.18 |
|   CARRY4                 |     0.032 |       16 |      4400 |            0.36 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      225 |       --- |             --- |
| Signals                  |    88.373 |     8236 |       --- |             --- |
| Block RAM                |     1.776 |        6 |        60 |           10.00 |
| DSPs                     |    14.897 |       75 |        80 |           93.75 |
| I/O                      |     4.000 |       76 |       100 |           76.00 |
| Static Power             |     0.761 |          |           |                 |
| Total                    |   144.613 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   140.028 |     139.892 |      0.136 |
| Vccaux    |       1.800 |     0.356 |       0.315 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.826 |       1.825 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.126 |       0.108 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| axis_fifo_v1_0                                       |   143.852 |
|   engine                                             |   120.928 |
|     buffers[0].buffer                                |    29.471 |
|       brams[0].bram                                  |     0.206 |
|         bram_i                                       |     0.206 |
|           blk_mem_gen_0                              |     0.206 |
|             U0                                       |     0.206 |
|               inst_blk_mem_gen                       |     0.206 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.206 |
|                   valid.cstr                         |     0.206 |
|                     ramloop[0].ram.r                 |     0.206 |
|                       prim_noinit.ram                |     0.206 |
|       brams[1].bram                                  |     0.205 |
|         bram_i                                       |     0.205 |
|           blk_mem_gen_0                              |     0.205 |
|             U0                                       |     0.205 |
|               inst_blk_mem_gen                       |     0.205 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.205 |
|                   valid.cstr                         |     0.205 |
|                     ramloop[0].ram.r                 |     0.205 |
|                       prim_noinit.ram                |     0.205 |
|       brams[2].bram                                  |     0.200 |
|         bram_i                                       |     0.200 |
|           blk_mem_gen_0                              |     0.200 |
|             U0                                       |     0.200 |
|               inst_blk_mem_gen                       |     0.200 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.200 |
|                   valid.cstr                         |     0.200 |
|                     ramloop[0].ram.r                 |     0.200 |
|                       prim_noinit.ram                |     0.200 |
|       brams[3].bram                                  |     0.277 |
|         bram_i                                       |     0.277 |
|           blk_mem_gen_0                              |     0.277 |
|             U0                                       |     0.277 |
|               inst_blk_mem_gen                       |     0.277 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.277 |
|                   valid.cstr                         |     0.277 |
|                     ramloop[0].ram.r                 |     0.277 |
|                       prim_noinit.ram                |     0.277 |
|       shiftregs[0].sr                                |    13.690 |
|       shiftregs[1].sr                                |     8.170 |
|       shiftregs[2].sr                                |     2.194 |
|       shiftregs[3].sr                                |     2.225 |
|       shiftregs[4].sr                                |     2.112 |
|     buffers[0].channel[0].conv                       |     1.023 |
|       mult_acc                                       |     1.023 |
|         design_1_i                                   |     0.214 |
|           xbip_dsp48_macro_0                         |     0.214 |
|             U0                                       |     0.214 |
|               i_synth                                |     0.214 |
|                 i_synth_option.i_synth_model         |     0.214 |
|                   opt_7series.i_uniwrap              |     0.214 |
|     buffers[0].channel[10].conv                      |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.209 |
|           xbip_dsp48_macro_0                         |     0.209 |
|             U0                                       |     0.209 |
|               i_synth                                |     0.209 |
|                 i_synth_option.i_synth_model         |     0.209 |
|                   opt_7series.i_uniwrap              |     0.209 |
|     buffers[0].channel[11].conv                      |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[0].channel[12].conv                      |     0.224 |
|       mult_acc                                       |     0.224 |
|         design_1_i                                   |     0.213 |
|           xbip_dsp48_macro_0                         |     0.213 |
|             U0                                       |     0.213 |
|               i_synth                                |     0.213 |
|                 i_synth_option.i_synth_model         |     0.213 |
|                   opt_7series.i_uniwrap              |     0.213 |
|     buffers[0].channel[13].conv                      |     0.223 |
|       mult_acc                                       |     0.223 |
|         design_1_i                                   |     0.208 |
|           xbip_dsp48_macro_0                         |     0.208 |
|             U0                                       |     0.208 |
|               i_synth                                |     0.208 |
|                 i_synth_option.i_synth_model         |     0.208 |
|                   opt_7series.i_uniwrap              |     0.208 |
|     buffers[0].channel[14].conv                      |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[0].channel[15].conv                      |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[0].channel[16].conv                      |     0.220 |
|       mult_acc                                       |     0.220 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[0].channel[17].conv                      |     0.215 |
|       mult_acc                                       |     0.215 |
|         design_1_i                                   |     0.202 |
|           xbip_dsp48_macro_0                         |     0.202 |
|             U0                                       |     0.202 |
|               i_synth                                |     0.202 |
|                 i_synth_option.i_synth_model         |     0.202 |
|                   opt_7series.i_uniwrap              |     0.202 |
|     buffers[0].channel[18].conv                      |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[0].channel[19].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[0].channel[1].conv                       |     0.222 |
|       mult_acc                                       |     0.222 |
|         design_1_i                                   |     0.209 |
|           xbip_dsp48_macro_0                         |     0.209 |
|             U0                                       |     0.209 |
|               i_synth                                |     0.209 |
|                 i_synth_option.i_synth_model         |     0.209 |
|                   opt_7series.i_uniwrap              |     0.209 |
|     buffers[0].channel[20].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.202 |
|           xbip_dsp48_macro_0                         |     0.202 |
|             U0                                       |     0.202 |
|               i_synth                                |     0.202 |
|                 i_synth_option.i_synth_model         |     0.202 |
|                   opt_7series.i_uniwrap              |     0.202 |
|     buffers[0].channel[21].conv                      |     0.220 |
|       mult_acc                                       |     0.220 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[0].channel[22].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[0].channel[23].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[0].channel[24].conv                      |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[0].channel[2].conv                       |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[0].channel[3].conv                       |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[0].channel[4].conv                       |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.207 |
|           xbip_dsp48_macro_0                         |     0.207 |
|             U0                                       |     0.207 |
|               i_synth                                |     0.207 |
|                 i_synth_option.i_synth_model         |     0.207 |
|                   opt_7series.i_uniwrap              |     0.207 |
|     buffers[0].channel[5].conv                       |     0.220 |
|       mult_acc                                       |     0.220 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[0].channel[6].conv                       |     0.229 |
|       mult_acc                                       |     0.229 |
|         design_1_i                                   |     0.215 |
|           xbip_dsp48_macro_0                         |     0.215 |
|             U0                                       |     0.215 |
|               i_synth                                |     0.215 |
|                 i_synth_option.i_synth_model         |     0.215 |
|                   opt_7series.i_uniwrap              |     0.215 |
|     buffers[0].channel[7].conv                       |     0.225 |
|       mult_acc                                       |     0.225 |
|         design_1_i                                   |     0.209 |
|           xbip_dsp48_macro_0                         |     0.209 |
|             U0                                       |     0.209 |
|               i_synth                                |     0.209 |
|                 i_synth_option.i_synth_model         |     0.209 |
|                   opt_7series.i_uniwrap              |     0.209 |
|     buffers[0].channel[8].conv                       |     0.215 |
|       mult_acc                                       |     0.215 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[0].channel[9].conv                       |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[1].buffer                                |    31.134 |
|       brams[0].bram                                  |     0.188 |
|         bram_i                                       |     0.188 |
|           blk_mem_gen_0                              |     0.188 |
|             U0                                       |     0.188 |
|               inst_blk_mem_gen                       |     0.188 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.188 |
|                   valid.cstr                         |     0.188 |
|                     ramloop[0].ram.r                 |     0.188 |
|                       prim_noinit.ram                |     0.188 |
|       brams[1].bram                                  |     0.196 |
|         bram_i                                       |     0.196 |
|           blk_mem_gen_0                              |     0.196 |
|             U0                                       |     0.196 |
|               inst_blk_mem_gen                       |     0.196 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.196 |
|                   valid.cstr                         |     0.196 |
|                     ramloop[0].ram.r                 |     0.196 |
|                       prim_noinit.ram                |     0.196 |
|       brams[2].bram                                  |     0.216 |
|         bram_i                                       |     0.216 |
|           blk_mem_gen_0                              |     0.216 |
|             U0                                       |     0.216 |
|               inst_blk_mem_gen                       |     0.216 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.216 |
|                   valid.cstr                         |     0.216 |
|                     ramloop[0].ram.r                 |     0.216 |
|                       prim_noinit.ram                |     0.216 |
|       brams[3].bram                                  |     0.224 |
|         bram_i                                       |     0.224 |
|           blk_mem_gen_0                              |     0.224 |
|             U0                                       |     0.224 |
|               inst_blk_mem_gen                       |     0.224 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.224 |
|                   valid.cstr                         |     0.224 |
|                     ramloop[0].ram.r                 |     0.224 |
|                       prim_noinit.ram                |     0.224 |
|       shiftregs[0].sr                                |    14.182 |
|       shiftregs[1].sr                                |     8.722 |
|       shiftregs[2].sr                                |     2.393 |
|       shiftregs[3].sr                                |     2.457 |
|       shiftregs[4].sr                                |     2.339 |
|     buffers[1].channel[0].conv                       |     0.202 |
|       mult_acc                                       |     0.202 |
|         design_1_i                                   |     0.202 |
|           xbip_dsp48_macro_0                         |     0.202 |
|             U0                                       |     0.202 |
|               i_synth                                |     0.202 |
|                 i_synth_option.i_synth_model         |     0.202 |
|                   opt_7series.i_uniwrap              |     0.202 |
|     buffers[1].channel[10].conv                      |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[1].channel[11].conv                      |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[1].channel[12].conv                      |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[1].channel[13].conv                      |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.202 |
|           xbip_dsp48_macro_0                         |     0.202 |
|             U0                                       |     0.202 |
|               i_synth                                |     0.202 |
|                 i_synth_option.i_synth_model         |     0.202 |
|                   opt_7series.i_uniwrap              |     0.202 |
|     buffers[1].channel[14].conv                      |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[1].channel[15].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[1].channel[16].conv                      |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[1].channel[17].conv                      |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[1].channel[18].conv                      |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[19].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[1].channel[1].conv                       |     0.224 |
|       mult_acc                                       |     0.224 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[1].channel[20].conv                      |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[1].channel[21].conv                      |     0.222 |
|       mult_acc                                       |     0.222 |
|         design_1_i                                   |     0.207 |
|           xbip_dsp48_macro_0                         |     0.207 |
|             U0                                       |     0.207 |
|               i_synth                                |     0.207 |
|                 i_synth_option.i_synth_model         |     0.207 |
|                   opt_7series.i_uniwrap              |     0.207 |
|     buffers[1].channel[22].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[23].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[24].conv                      |     1.090 |
|       mult_acc                                       |     1.090 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[1].channel[2].conv                       |     0.225 |
|       mult_acc                                       |     0.225 |
|         design_1_i                                   |     0.207 |
|           xbip_dsp48_macro_0                         |     0.207 |
|             U0                                       |     0.207 |
|               i_synth                                |     0.207 |
|                 i_synth_option.i_synth_model         |     0.207 |
|                   opt_7series.i_uniwrap              |     0.207 |
|     buffers[1].channel[3].conv                       |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[4].conv                       |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[5].conv                       |     0.224 |
|       mult_acc                                       |     0.224 |
|         design_1_i                                   |     0.209 |
|           xbip_dsp48_macro_0                         |     0.209 |
|             U0                                       |     0.209 |
|               i_synth                                |     0.209 |
|                 i_synth_option.i_synth_model         |     0.209 |
|                   opt_7series.i_uniwrap              |     0.209 |
|     buffers[1].channel[6].conv                       |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[7].conv                       |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[1].channel[8].conv                       |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[1].channel[9].conv                       |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[2].buffer                                |    29.952 |
|       brams[0].bram                                  |     0.192 |
|         bram_i                                       |     0.192 |
|           blk_mem_gen_0                              |     0.192 |
|             U0                                       |     0.192 |
|               inst_blk_mem_gen                       |     0.192 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.192 |
|                   valid.cstr                         |     0.192 |
|                     ramloop[0].ram.r                 |     0.192 |
|                       prim_noinit.ram                |     0.192 |
|       brams[1].bram                                  |     0.217 |
|         bram_i                                       |     0.217 |
|           blk_mem_gen_0                              |     0.217 |
|             U0                                       |     0.217 |
|               inst_blk_mem_gen                       |     0.217 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.217 |
|                   valid.cstr                         |     0.217 |
|                     ramloop[0].ram.r                 |     0.217 |
|                       prim_noinit.ram                |     0.217 |
|       brams[2].bram                                  |     0.192 |
|         bram_i                                       |     0.192 |
|           blk_mem_gen_0                              |     0.192 |
|             U0                                       |     0.192 |
|               inst_blk_mem_gen                       |     0.192 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.192 |
|                   valid.cstr                         |     0.192 |
|                     ramloop[0].ram.r                 |     0.192 |
|                       prim_noinit.ram                |     0.192 |
|       brams[3].bram                                  |     0.211 |
|         bram_i                                       |     0.211 |
|           blk_mem_gen_0                              |     0.211 |
|             U0                                       |     0.211 |
|               inst_blk_mem_gen                       |     0.211 |
|                 gnbram.gnativebmg.native_blk_mem_gen |     0.211 |
|                   valid.cstr                         |     0.211 |
|                     ramloop[0].ram.r                 |     0.211 |
|                       prim_noinit.ram                |     0.211 |
|       shiftregs[0].sr                                |    14.231 |
|       shiftregs[1].sr                                |     8.131 |
|       shiftregs[2].sr                                |     2.263 |
|       shiftregs[3].sr                                |     2.231 |
|       shiftregs[4].sr                                |     2.102 |
|     buffers[2].channel[0].conv                       |     0.203 |
|       mult_acc                                       |     0.203 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[10].conv                      |     0.215 |
|       mult_acc                                       |     0.215 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[11].conv                      |     0.220 |
|       mult_acc                                       |     0.220 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[2].channel[12].conv                      |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[2].channel[13].conv                      |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[2].channel[14].conv                      |     0.220 |
|       mult_acc                                       |     0.220 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[15].conv                      |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[2].channel[16].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[2].channel[17].conv                      |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.207 |
|           xbip_dsp48_macro_0                         |     0.207 |
|             U0                                       |     0.207 |
|               i_synth                                |     0.207 |
|                 i_synth_option.i_synth_model         |     0.207 |
|                   opt_7series.i_uniwrap              |     0.207 |
|     buffers[2].channel[18].conv                      |     0.221 |
|       mult_acc                                       |     0.221 |
|         design_1_i                                   |     0.207 |
|           xbip_dsp48_macro_0                         |     0.207 |
|             U0                                       |     0.207 |
|               i_synth                                |     0.207 |
|                 i_synth_option.i_synth_model         |     0.207 |
|                   opt_7series.i_uniwrap              |     0.207 |
|     buffers[2].channel[19].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[2].channel[1].conv                       |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[2].channel[20].conv                      |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[21].conv                      |     0.222 |
|       mult_acc                                       |     0.222 |
|         design_1_i                                   |     0.206 |
|           xbip_dsp48_macro_0                         |     0.206 |
|             U0                                       |     0.206 |
|               i_synth                                |     0.206 |
|                 i_synth_option.i_synth_model         |     0.206 |
|                   opt_7series.i_uniwrap              |     0.206 |
|     buffers[2].channel[22].conv                      |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[2].channel[23].conv                      |     0.219 |
|       mult_acc                                       |     0.219 |
|         design_1_i                                   |     0.202 |
|           xbip_dsp48_macro_0                         |     0.202 |
|             U0                                       |     0.202 |
|               i_synth                                |     0.202 |
|                 i_synth_option.i_synth_model         |     0.202 |
|                   opt_7series.i_uniwrap              |     0.202 |
|     buffers[2].channel[24].conv                      |     1.869 |
|       mult_acc                                       |     1.869 |
|         design_1_i                                   |     0.208 |
|           xbip_dsp48_macro_0                         |     0.208 |
|             U0                                       |     0.208 |
|               i_synth                                |     0.208 |
|                 i_synth_option.i_synth_model         |     0.208 |
|                   opt_7series.i_uniwrap              |     0.208 |
|     buffers[2].channel[2].conv                       |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.204 |
|           xbip_dsp48_macro_0                         |     0.204 |
|             U0                                       |     0.204 |
|               i_synth                                |     0.204 |
|                 i_synth_option.i_synth_model         |     0.204 |
|                   opt_7series.i_uniwrap              |     0.204 |
|     buffers[2].channel[3].conv                       |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[4].conv                       |     0.218 |
|       mult_acc                                       |     0.218 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[5].conv                       |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.205 |
|           xbip_dsp48_macro_0                         |     0.205 |
|             U0                                       |     0.205 |
|               i_synth                                |     0.205 |
|                 i_synth_option.i_synth_model         |     0.205 |
|                   opt_7series.i_uniwrap              |     0.205 |
|     buffers[2].channel[6].conv                       |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[7].conv                       |     0.216 |
|       mult_acc                                       |     0.216 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[8].conv                       |     0.217 |
|       mult_acc                                       |     0.217 |
|         design_1_i                                   |     0.203 |
|           xbip_dsp48_macro_0                         |     0.203 |
|             U0                                       |     0.203 |
|               i_synth                                |     0.203 |
|                 i_synth_option.i_synth_model         |     0.203 |
|                   opt_7series.i_uniwrap              |     0.203 |
|     buffers[2].channel[9].conv                       |     0.233 |
|       mult_acc                                       |     0.233 |
|         design_1_i                                   |     0.218 |
|           xbip_dsp48_macro_0                         |     0.218 |
|             U0                                       |     0.218 |
|               i_synth                                |     0.218 |
|                 i_synth_option.i_synth_model         |     0.218 |
|                   opt_7series.i_uniwrap              |     0.218 |
|     out                                              |     0.784 |
|   mem_reg_0_63_0_2                                   |     0.009 |
|   mem_reg_0_63_12_14                                 |     0.010 |
|   mem_reg_0_63_15_17                                 |     0.009 |
|   mem_reg_0_63_18_20                                 |     0.009 |
|   mem_reg_0_63_21_23                                 |     0.010 |
|   mem_reg_0_63_24_26                                 |     0.007 |
|   mem_reg_0_63_27_29                                 |     0.009 |
|   mem_reg_0_63_30_30                                 |     0.005 |
|   mem_reg_0_63_31_31                                 |     0.005 |
|   mem_reg_0_63_3_5                                   |     0.010 |
|   mem_reg_0_63_6_8                                   |     0.012 |
|   mem_reg_0_63_9_11                                  |     0.011 |
|   mem_reg_1024_1087_0_2                              |     0.009 |
|   mem_reg_1024_1087_12_14                            |     0.009 |
|   mem_reg_1024_1087_15_17                            |     0.007 |
|   mem_reg_1024_1087_18_20                            |     0.012 |
|   mem_reg_1024_1087_21_23                            |     0.010 |
|   mem_reg_1024_1087_24_26                            |     0.009 |
|   mem_reg_1024_1087_27_29                            |     0.012 |
|   mem_reg_1024_1087_30_30                            |     0.006 |
|   mem_reg_1024_1087_31_31                            |     0.006 |
|   mem_reg_1024_1087_3_5                              |     0.008 |
|   mem_reg_1024_1087_6_8                              |     0.010 |
|   mem_reg_1024_1087_9_11                             |     0.011 |
|   mem_reg_1088_1151_0_2                              |     0.012 |
|   mem_reg_1088_1151_12_14                            |     0.008 |
|   mem_reg_1088_1151_15_17                            |     0.010 |
|   mem_reg_1088_1151_18_20                            |     0.009 |
|   mem_reg_1088_1151_21_23                            |     0.012 |
|   mem_reg_1088_1151_24_26                            |     0.011 |
|   mem_reg_1088_1151_27_29                            |     0.012 |
|   mem_reg_1088_1151_30_30                            |     0.005 |
|   mem_reg_1088_1151_31_31                            |     0.006 |
|   mem_reg_1088_1151_3_5                              |     0.011 |
|   mem_reg_1088_1151_6_8                              |     0.010 |
|   mem_reg_1088_1151_9_11                             |     0.010 |
|   mem_reg_1152_1215_0_2                              |     0.010 |
|   mem_reg_1152_1215_12_14                            |     0.009 |
|   mem_reg_1152_1215_15_17                            |     0.010 |
|   mem_reg_1152_1215_18_20                            |     0.011 |
|   mem_reg_1152_1215_21_23                            |     0.009 |
|   mem_reg_1152_1215_24_26                            |     0.010 |
|   mem_reg_1152_1215_27_29                            |     0.010 |
|   mem_reg_1152_1215_30_30                            |     0.005 |
|   mem_reg_1152_1215_31_31                            |     0.005 |
|   mem_reg_1152_1215_3_5                              |     0.009 |
|   mem_reg_1152_1215_6_8                              |     0.009 |
|   mem_reg_1152_1215_9_11                             |     0.010 |
|   mem_reg_1216_1279_0_2                              |     0.008 |
|   mem_reg_1216_1279_12_14                            |     0.009 |
|   mem_reg_1216_1279_15_17                            |     0.010 |
|   mem_reg_1216_1279_18_20                            |     0.008 |
|   mem_reg_1216_1279_21_23                            |     0.010 |
|   mem_reg_1216_1279_24_26                            |     0.010 |
|   mem_reg_1216_1279_27_29                            |     0.010 |
|   mem_reg_1216_1279_30_30                            |     0.005 |
|   mem_reg_1216_1279_31_31                            |     0.005 |
|   mem_reg_1216_1279_3_5                              |     0.007 |
|   mem_reg_1216_1279_6_8                              |     0.010 |
|   mem_reg_1216_1279_9_11                             |     0.010 |
|   mem_reg_1280_1343_0_2                              |     0.009 |
|   mem_reg_1280_1343_12_14                            |     0.007 |
|   mem_reg_1280_1343_15_17                            |     0.009 |
|   mem_reg_1280_1343_18_20                            |     0.008 |
|   mem_reg_1280_1343_21_23                            |     0.010 |
|   mem_reg_1280_1343_24_26                            |     0.010 |
|   mem_reg_1280_1343_27_29                            |     0.011 |
|   mem_reg_1280_1343_30_30                            |     0.005 |
|   mem_reg_1280_1343_31_31                            |     0.004 |
|   mem_reg_1280_1343_3_5                              |     0.008 |
|   mem_reg_1280_1343_6_8                              |     0.010 |
|   mem_reg_1280_1343_9_11                             |     0.012 |
|   mem_reg_128_191_0_2                                |     0.012 |
|   mem_reg_128_191_12_14                              |     0.011 |
|   mem_reg_128_191_15_17                              |     0.009 |
|   mem_reg_128_191_18_20                              |     0.010 |
|   mem_reg_128_191_21_23                              |     0.012 |
|   mem_reg_128_191_24_26                              |     0.009 |
|   mem_reg_128_191_27_29                              |     0.009 |
|   mem_reg_128_191_30_30                              |     0.005 |
|   mem_reg_128_191_31_31                              |     0.006 |
|   mem_reg_128_191_3_5                                |     0.009 |
|   mem_reg_128_191_6_8                                |     0.010 |
|   mem_reg_128_191_9_11                               |     0.009 |
|   mem_reg_1344_1407_0_2                              |     0.008 |
|   mem_reg_1344_1407_12_14                            |     0.011 |
|   mem_reg_1344_1407_15_17                            |     0.009 |
|   mem_reg_1344_1407_18_20                            |     0.009 |
|   mem_reg_1344_1407_21_23                            |     0.009 |
|   mem_reg_1344_1407_24_26                            |     0.008 |
|   mem_reg_1344_1407_27_29                            |     0.010 |
|   mem_reg_1344_1407_30_30                            |     0.004 |
|   mem_reg_1344_1407_31_31                            |     0.006 |
|   mem_reg_1344_1407_3_5                              |     0.011 |
|   mem_reg_1344_1407_6_8                              |     0.009 |
|   mem_reg_1344_1407_9_11                             |     0.009 |
|   mem_reg_1408_1471_0_2                              |     0.008 |
|   mem_reg_1408_1471_12_14                            |     0.010 |
|   mem_reg_1408_1471_15_17                            |     0.009 |
|   mem_reg_1408_1471_18_20                            |     0.010 |
|   mem_reg_1408_1471_21_23                            |     0.010 |
|   mem_reg_1408_1471_24_26                            |     0.008 |
|   mem_reg_1408_1471_27_29                            |     0.012 |
|   mem_reg_1408_1471_30_30                            |     0.004 |
|   mem_reg_1408_1471_31_31                            |     0.004 |
|   mem_reg_1408_1471_3_5                              |     0.009 |
|   mem_reg_1408_1471_6_8                              |     0.009 |
|   mem_reg_1408_1471_9_11                             |     0.008 |
|   mem_reg_1472_1535_0_2                              |     0.010 |
|   mem_reg_1472_1535_12_14                            |     0.009 |
|   mem_reg_1472_1535_15_17                            |     0.009 |
|   mem_reg_1472_1535_18_20                            |     0.010 |
|   mem_reg_1472_1535_21_23                            |     0.010 |
|   mem_reg_1472_1535_24_26                            |     0.008 |
|   mem_reg_1472_1535_27_29                            |     0.010 |
|   mem_reg_1472_1535_30_30                            |     0.006 |
|   mem_reg_1472_1535_31_31                            |     0.005 |
|   mem_reg_1472_1535_3_5                              |     0.008 |
|   mem_reg_1472_1535_6_8                              |     0.010 |
|   mem_reg_1472_1535_9_11                             |     0.011 |
|   mem_reg_1536_1599_0_2                              |     0.009 |
|   mem_reg_1536_1599_12_14                            |     0.008 |
|   mem_reg_1536_1599_15_17                            |     0.010 |
|   mem_reg_1536_1599_18_20                            |     0.010 |
|   mem_reg_1536_1599_21_23                            |     0.011 |
|   mem_reg_1536_1599_24_26                            |     0.009 |
|   mem_reg_1536_1599_27_29                            |     0.013 |
|   mem_reg_1536_1599_30_30                            |     0.006 |
|   mem_reg_1536_1599_31_31                            |     0.005 |
|   mem_reg_1536_1599_3_5                              |     0.009 |
|   mem_reg_1536_1599_6_8                              |     0.009 |
|   mem_reg_1536_1599_9_11                             |     0.010 |
|   mem_reg_1600_1663_0_2                              |     0.011 |
|   mem_reg_1600_1663_12_14                            |     0.010 |
|   mem_reg_1600_1663_15_17                            |     0.009 |
|   mem_reg_1600_1663_18_20                            |     0.010 |
|   mem_reg_1600_1663_21_23                            |     0.010 |
|   mem_reg_1600_1663_24_26                            |     0.010 |
|   mem_reg_1600_1663_27_29                            |     0.008 |
|   mem_reg_1600_1663_30_30                            |     0.005 |
|   mem_reg_1600_1663_31_31                            |     0.006 |
|   mem_reg_1600_1663_3_5                              |     0.011 |
|   mem_reg_1600_1663_6_8                              |     0.007 |
|   mem_reg_1600_1663_9_11                             |     0.009 |
|   mem_reg_1664_1727_0_2                              |     0.010 |
|   mem_reg_1664_1727_12_14                            |     0.010 |
|   mem_reg_1664_1727_15_17                            |     0.011 |
|   mem_reg_1664_1727_18_20                            |     0.010 |
|   mem_reg_1664_1727_21_23                            |     0.007 |
|   mem_reg_1664_1727_24_26                            |     0.008 |
|   mem_reg_1664_1727_27_29                            |     0.011 |
|   mem_reg_1664_1727_30_30                            |     0.005 |
|   mem_reg_1664_1727_31_31                            |     0.006 |
|   mem_reg_1664_1727_3_5                              |     0.008 |
|   mem_reg_1664_1727_6_8                              |     0.010 |
|   mem_reg_1664_1727_9_11                             |     0.010 |
|   mem_reg_1728_1791_0_2                              |     0.008 |
|   mem_reg_1728_1791_12_14                            |     0.010 |
|   mem_reg_1728_1791_15_17                            |     0.009 |
|   mem_reg_1728_1791_18_20                            |     0.008 |
|   mem_reg_1728_1791_21_23                            |     0.009 |
|   mem_reg_1728_1791_24_26                            |     0.009 |
|   mem_reg_1728_1791_27_29                            |     0.008 |
|   mem_reg_1728_1791_30_30                            |     0.005 |
|   mem_reg_1728_1791_31_31                            |     0.006 |
|   mem_reg_1728_1791_3_5                              |     0.010 |
|   mem_reg_1728_1791_6_8                              |     0.010 |
|   mem_reg_1728_1791_9_11                             |     0.010 |
|   mem_reg_1792_1855_0_2                              |     0.009 |
|   mem_reg_1792_1855_12_14                            |     0.009 |
|   mem_reg_1792_1855_15_17                            |     0.011 |
|   mem_reg_1792_1855_18_20                            |     0.008 |
|   mem_reg_1792_1855_21_23                            |     0.008 |
|   mem_reg_1792_1855_24_26                            |     0.008 |
|   mem_reg_1792_1855_27_29                            |     0.013 |
|   mem_reg_1792_1855_30_30                            |     0.005 |
|   mem_reg_1792_1855_31_31                            |     0.005 |
|   mem_reg_1792_1855_3_5                              |     0.008 |
|   mem_reg_1792_1855_6_8                              |     0.011 |
|   mem_reg_1792_1855_9_11                             |     0.010 |
|   mem_reg_1856_1919_0_2                              |     0.009 |
|   mem_reg_1856_1919_12_14                            |     0.009 |
|   mem_reg_1856_1919_15_17                            |     0.010 |
|   mem_reg_1856_1919_18_20                            |     0.011 |
|   mem_reg_1856_1919_21_23                            |     0.008 |
|   mem_reg_1856_1919_24_26                            |     0.010 |
|   mem_reg_1856_1919_27_29                            |     0.008 |
|   mem_reg_1856_1919_30_30                            |     0.005 |
|   mem_reg_1856_1919_31_31                            |     0.005 |
|   mem_reg_1856_1919_3_5                              |     0.010 |
|   mem_reg_1856_1919_6_8                              |     0.008 |
|   mem_reg_1856_1919_9_11                             |     0.013 |
|   mem_reg_1920_1983_0_2                              |     0.009 |
|   mem_reg_1920_1983_12_14                            |     0.008 |
|   mem_reg_1920_1983_15_17                            |     0.009 |
|   mem_reg_1920_1983_18_20                            |     0.010 |
|   mem_reg_1920_1983_21_23                            |     0.009 |
|   mem_reg_1920_1983_24_26                            |     0.011 |
|   mem_reg_1920_1983_27_29                            |     0.008 |
|   mem_reg_1920_1983_30_30                            |     0.005 |
|   mem_reg_1920_1983_31_31                            |     0.005 |
|   mem_reg_1920_1983_3_5                              |     0.007 |
|   mem_reg_1920_1983_6_8                              |     0.009 |
|   mem_reg_1920_1983_9_11                             |     0.010 |
|   mem_reg_192_255_0_2                                |     0.008 |
|   mem_reg_192_255_12_14                              |     0.013 |
|   mem_reg_192_255_15_17                              |     0.010 |
|   mem_reg_192_255_18_20                              |     0.009 |
|   mem_reg_192_255_21_23                              |     0.010 |
|   mem_reg_192_255_24_26                              |     0.008 |
|   mem_reg_192_255_27_29                              |     0.008 |
|   mem_reg_192_255_30_30                              |     0.005 |
|   mem_reg_192_255_31_31                              |     0.005 |
|   mem_reg_192_255_3_5                                |     0.009 |
|   mem_reg_192_255_6_8                                |     0.012 |
|   mem_reg_192_255_9_11                               |     0.008 |
|   mem_reg_1984_2047_0_2                              |     0.008 |
|   mem_reg_1984_2047_12_14                            |     0.009 |
|   mem_reg_1984_2047_15_17                            |     0.010 |
|   mem_reg_1984_2047_18_20                            |     0.010 |
|   mem_reg_1984_2047_21_23                            |     0.011 |
|   mem_reg_1984_2047_24_26                            |     0.010 |
|   mem_reg_1984_2047_27_29                            |     0.011 |
|   mem_reg_1984_2047_30_30                            |     0.005 |
|   mem_reg_1984_2047_31_31                            |     0.005 |
|   mem_reg_1984_2047_3_5                              |     0.009 |
|   mem_reg_1984_2047_6_8                              |     0.009 |
|   mem_reg_1984_2047_9_11                             |     0.008 |
|   mem_reg_2048_2111_0_2                              |     0.009 |
|   mem_reg_2048_2111_12_14                            |     0.010 |
|   mem_reg_2048_2111_15_17                            |     0.010 |
|   mem_reg_2048_2111_18_20                            |     0.009 |
|   mem_reg_2048_2111_21_23                            |     0.011 |
|   mem_reg_2048_2111_24_26                            |     0.009 |
|   mem_reg_2048_2111_27_29                            |     0.012 |
|   mem_reg_2048_2111_30_30                            |     0.004 |
|   mem_reg_2048_2111_31_31                            |     0.006 |
|   mem_reg_2048_2111_3_5                              |     0.009 |
|   mem_reg_2048_2111_6_8                              |     0.007 |
|   mem_reg_2048_2111_9_11                             |     0.009 |
|   mem_reg_2112_2175_0_2                              |     0.010 |
|   mem_reg_2112_2175_12_14                            |     0.009 |
|   mem_reg_2112_2175_15_17                            |     0.010 |
|   mem_reg_2112_2175_18_20                            |     0.010 |
|   mem_reg_2112_2175_21_23                            |     0.010 |
|   mem_reg_2112_2175_24_26                            |     0.009 |
|   mem_reg_2112_2175_27_29                            |     0.010 |
|   mem_reg_2112_2175_30_30                            |     0.005 |
|   mem_reg_2112_2175_31_31                            |     0.004 |
|   mem_reg_2112_2175_3_5                              |     0.009 |
|   mem_reg_2112_2175_6_8                              |     0.011 |
|   mem_reg_2112_2175_9_11                             |     0.011 |
|   mem_reg_2176_2239_0_2                              |     0.010 |
|   mem_reg_2176_2239_12_14                            |     0.010 |
|   mem_reg_2176_2239_15_17                            |     0.009 |
|   mem_reg_2176_2239_18_20                            |     0.009 |
|   mem_reg_2176_2239_21_23                            |     0.009 |
|   mem_reg_2176_2239_24_26                            |     0.011 |
|   mem_reg_2176_2239_27_29                            |     0.010 |
|   mem_reg_2176_2239_30_30                            |     0.006 |
|   mem_reg_2176_2239_31_31                            |     0.006 |
|   mem_reg_2176_2239_3_5                              |     0.013 |
|   mem_reg_2176_2239_6_8                              |     0.009 |
|   mem_reg_2176_2239_9_11                             |     0.009 |
|   mem_reg_2240_2303_0_2                              |     0.010 |
|   mem_reg_2240_2303_12_14                            |     0.010 |
|   mem_reg_2240_2303_15_17                            |     0.010 |
|   mem_reg_2240_2303_18_20                            |     0.009 |
|   mem_reg_2240_2303_21_23                            |     0.010 |
|   mem_reg_2240_2303_24_26                            |     0.009 |
|   mem_reg_2240_2303_27_29                            |     0.008 |
|   mem_reg_2240_2303_30_30                            |     0.005 |
|   mem_reg_2240_2303_31_31                            |     0.005 |
|   mem_reg_2240_2303_3_5                              |     0.010 |
|   mem_reg_2240_2303_6_8                              |     0.010 |
|   mem_reg_2240_2303_9_11                             |     0.009 |
|   mem_reg_2304_2367_0_2                              |     0.010 |
|   mem_reg_2304_2367_12_14                            |     0.011 |
|   mem_reg_2304_2367_15_17                            |     0.010 |
|   mem_reg_2304_2367_18_20                            |     0.009 |
|   mem_reg_2304_2367_21_23                            |     0.012 |
|   mem_reg_2304_2367_24_26                            |     0.013 |
|   mem_reg_2304_2367_27_29                            |     0.009 |
|   mem_reg_2304_2367_30_30                            |     0.005 |
|   mem_reg_2304_2367_31_31                            |     0.006 |
|   mem_reg_2304_2367_3_5                              |     0.013 |
|   mem_reg_2304_2367_6_8                              |     0.010 |
|   mem_reg_2304_2367_9_11                             |     0.010 |
|   mem_reg_2368_2431_0_2                              |     0.010 |
|   mem_reg_2368_2431_12_14                            |     0.011 |
|   mem_reg_2368_2431_15_17                            |     0.010 |
|   mem_reg_2368_2431_18_20                            |     0.011 |
|   mem_reg_2368_2431_21_23                            |     0.011 |
|   mem_reg_2368_2431_24_26                            |     0.010 |
|   mem_reg_2368_2431_27_29                            |     0.014 |
|   mem_reg_2368_2431_30_30                            |     0.005 |
|   mem_reg_2368_2431_31_31                            |     0.006 |
|   mem_reg_2368_2431_3_5                              |     0.012 |
|   mem_reg_2368_2431_6_8                              |     0.009 |
|   mem_reg_2368_2431_9_11                             |     0.012 |
|   mem_reg_2432_2495_0_2                              |     0.008 |
|   mem_reg_2432_2495_12_14                            |     0.008 |
|   mem_reg_2432_2495_15_17                            |     0.010 |
|   mem_reg_2432_2495_18_20                            |     0.010 |
|   mem_reg_2432_2495_21_23                            |     0.008 |
|   mem_reg_2432_2495_24_26                            |     0.010 |
|   mem_reg_2432_2495_27_29                            |     0.016 |
|   mem_reg_2432_2495_30_30                            |     0.007 |
|   mem_reg_2432_2495_31_31                            |     0.004 |
|   mem_reg_2432_2495_3_5                              |     0.009 |
|   mem_reg_2432_2495_6_8                              |     0.012 |
|   mem_reg_2432_2495_9_11                             |     0.009 |
|   mem_reg_2496_2559_0_2                              |     0.009 |
|   mem_reg_2496_2559_12_14                            |     0.010 |
|   mem_reg_2496_2559_15_17                            |     0.009 |
|   mem_reg_2496_2559_18_20                            |     0.009 |
|   mem_reg_2496_2559_21_23                            |     0.011 |
|   mem_reg_2496_2559_24_26                            |     0.010 |
|   mem_reg_2496_2559_27_29                            |     0.009 |
|   mem_reg_2496_2559_30_30                            |     0.005 |
|   mem_reg_2496_2559_31_31                            |     0.005 |
|   mem_reg_2496_2559_3_5                              |     0.009 |
|   mem_reg_2496_2559_6_8                              |     0.008 |
|   mem_reg_2496_2559_9_11                             |     0.008 |
|   mem_reg_2560_2623_0_2                              |     0.008 |
|   mem_reg_2560_2623_12_14                            |     0.011 |
|   mem_reg_2560_2623_15_17                            |     0.007 |
|   mem_reg_2560_2623_18_20                            |     0.009 |
|   mem_reg_2560_2623_21_23                            |     0.009 |
|   mem_reg_2560_2623_24_26                            |     0.010 |
|   mem_reg_2560_2623_27_29                            |     0.010 |
|   mem_reg_2560_2623_30_30                            |     0.007 |
|   mem_reg_2560_2623_31_31                            |     0.006 |
|   mem_reg_2560_2623_3_5                              |     0.008 |
|   mem_reg_2560_2623_6_8                              |     0.010 |
|   mem_reg_2560_2623_9_11                             |     0.010 |
|   mem_reg_256_319_0_2                                |     0.009 |
|   mem_reg_256_319_12_14                              |     0.013 |
|   mem_reg_256_319_15_17                              |     0.010 |
|   mem_reg_256_319_18_20                              |     0.008 |
|   mem_reg_256_319_21_23                              |     0.013 |
|   mem_reg_256_319_24_26                              |     0.009 |
|   mem_reg_256_319_27_29                              |     0.010 |
|   mem_reg_256_319_30_30                              |     0.005 |
|   mem_reg_256_319_31_31                              |     0.006 |
|   mem_reg_256_319_3_5                                |     0.007 |
|   mem_reg_256_319_6_8                                |     0.011 |
|   mem_reg_256_319_9_11                               |     0.010 |
|   mem_reg_2624_2687_0_2                              |     0.009 |
|   mem_reg_2624_2687_12_14                            |     0.009 |
|   mem_reg_2624_2687_15_17                            |     0.009 |
|   mem_reg_2624_2687_18_20                            |     0.010 |
|   mem_reg_2624_2687_21_23                            |     0.010 |
|   mem_reg_2624_2687_24_26                            |     0.011 |
|   mem_reg_2624_2687_27_29                            |     0.009 |
|   mem_reg_2624_2687_30_30                            |     0.005 |
|   mem_reg_2624_2687_31_31                            |     0.004 |
|   mem_reg_2624_2687_3_5                              |     0.010 |
|   mem_reg_2624_2687_6_8                              |     0.008 |
|   mem_reg_2624_2687_9_11                             |     0.009 |
|   mem_reg_2688_2751_0_2                              |     0.010 |
|   mem_reg_2688_2751_12_14                            |     0.012 |
|   mem_reg_2688_2751_15_17                            |     0.010 |
|   mem_reg_2688_2751_18_20                            |     0.009 |
|   mem_reg_2688_2751_21_23                            |     0.010 |
|   mem_reg_2688_2751_24_26                            |     0.013 |
|   mem_reg_2688_2751_27_29                            |     0.013 |
|   mem_reg_2688_2751_30_30                            |     0.006 |
|   mem_reg_2688_2751_31_31                            |     0.005 |
|   mem_reg_2688_2751_3_5                              |     0.013 |
|   mem_reg_2688_2751_6_8                              |     0.010 |
|   mem_reg_2688_2751_9_11                             |     0.010 |
|   mem_reg_2752_2815_0_2                              |     0.010 |
|   mem_reg_2752_2815_12_14                            |     0.015 |
|   mem_reg_2752_2815_15_17                            |     0.008 |
|   mem_reg_2752_2815_18_20                            |     0.010 |
|   mem_reg_2752_2815_21_23                            |     0.010 |
|   mem_reg_2752_2815_24_26                            |     0.011 |
|   mem_reg_2752_2815_27_29                            |     0.009 |
|   mem_reg_2752_2815_30_30                            |     0.005 |
|   mem_reg_2752_2815_31_31                            |     0.005 |
|   mem_reg_2752_2815_3_5                              |     0.014 |
|   mem_reg_2752_2815_6_8                              |     0.009 |
|   mem_reg_2752_2815_9_11                             |     0.011 |
|   mem_reg_2816_2879_0_2                              |     0.010 |
|   mem_reg_2816_2879_12_14                            |     0.013 |
|   mem_reg_2816_2879_15_17                            |     0.009 |
|   mem_reg_2816_2879_18_20                            |     0.010 |
|   mem_reg_2816_2879_21_23                            |     0.011 |
|   mem_reg_2816_2879_24_26                            |     0.012 |
|   mem_reg_2816_2879_27_29                            |     0.012 |
|   mem_reg_2816_2879_30_30                            |     0.005 |
|   mem_reg_2816_2879_31_31                            |     0.006 |
|   mem_reg_2816_2879_3_5                              |     0.009 |
|   mem_reg_2816_2879_6_8                              |     0.010 |
|   mem_reg_2816_2879_9_11                             |     0.011 |
|   mem_reg_2880_2943_0_2                              |     0.010 |
|   mem_reg_2880_2943_12_14                            |     0.009 |
|   mem_reg_2880_2943_15_17                            |     0.010 |
|   mem_reg_2880_2943_18_20                            |     0.008 |
|   mem_reg_2880_2943_21_23                            |     0.011 |
|   mem_reg_2880_2943_24_26                            |     0.009 |
|   mem_reg_2880_2943_27_29                            |     0.011 |
|   mem_reg_2880_2943_30_30                            |     0.007 |
|   mem_reg_2880_2943_31_31                            |     0.005 |
|   mem_reg_2880_2943_3_5                              |     0.009 |
|   mem_reg_2880_2943_6_8                              |     0.012 |
|   mem_reg_2880_2943_9_11                             |     0.012 |
|   mem_reg_2944_3007_0_2                              |     0.011 |
|   mem_reg_2944_3007_12_14                            |     0.013 |
|   mem_reg_2944_3007_15_17                            |     0.009 |
|   mem_reg_2944_3007_18_20                            |     0.010 |
|   mem_reg_2944_3007_21_23                            |     0.009 |
|   mem_reg_2944_3007_24_26                            |     0.008 |
|   mem_reg_2944_3007_27_29                            |     0.011 |
|   mem_reg_2944_3007_30_30                            |     0.007 |
|   mem_reg_2944_3007_31_31                            |     0.005 |
|   mem_reg_2944_3007_3_5                              |     0.010 |
|   mem_reg_2944_3007_6_8                              |     0.009 |
|   mem_reg_2944_3007_9_11                             |     0.011 |
|   mem_reg_3008_3071_0_2                              |     0.010 |
|   mem_reg_3008_3071_12_14                            |     0.011 |
|   mem_reg_3008_3071_15_17                            |     0.008 |
|   mem_reg_3008_3071_18_20                            |     0.012 |
|   mem_reg_3008_3071_21_23                            |     0.010 |
|   mem_reg_3008_3071_24_26                            |     0.010 |
|   mem_reg_3008_3071_27_29                            |     0.010 |
|   mem_reg_3008_3071_30_30                            |     0.008 |
|   mem_reg_3008_3071_31_31                            |     0.005 |
|   mem_reg_3008_3071_3_5                              |     0.008 |
|   mem_reg_3008_3071_6_8                              |     0.007 |
|   mem_reg_3008_3071_9_11                             |     0.010 |
|   mem_reg_3072_3135_0_2                              |     0.012 |
|   mem_reg_3072_3135_12_14                            |     0.016 |
|   mem_reg_3072_3135_15_17                            |     0.008 |
|   mem_reg_3072_3135_18_20                            |     0.010 |
|   mem_reg_3072_3135_21_23                            |     0.011 |
|   mem_reg_3072_3135_24_26                            |     0.008 |
|   mem_reg_3072_3135_27_29                            |     0.015 |
|   mem_reg_3072_3135_30_30                            |     0.005 |
|   mem_reg_3072_3135_31_31                            |     0.005 |
|   mem_reg_3072_3135_3_5                              |     0.012 |
|   mem_reg_3072_3135_6_8                              |     0.011 |
|   mem_reg_3072_3135_9_11                             |     0.009 |
|   mem_reg_3136_3199_0_2                              |     0.011 |
|   mem_reg_3136_3199_12_14                            |     0.013 |
|   mem_reg_3136_3199_15_17                            |     0.008 |
|   mem_reg_3136_3199_18_20                            |     0.011 |
|   mem_reg_3136_3199_21_23                            |     0.010 |
|   mem_reg_3136_3199_24_26                            |     0.010 |
|   mem_reg_3136_3199_27_29                            |     0.014 |
|   mem_reg_3136_3199_30_30                            |     0.005 |
|   mem_reg_3136_3199_31_31                            |     0.005 |
|   mem_reg_3136_3199_3_5                              |     0.013 |
|   mem_reg_3136_3199_6_8                              |     0.012 |
|   mem_reg_3136_3199_9_11                             |     0.011 |
|   mem_reg_3200_3263_0_2                              |     0.011 |
|   mem_reg_3200_3263_12_14                            |     0.013 |
|   mem_reg_3200_3263_15_17                            |     0.009 |
|   mem_reg_3200_3263_18_20                            |     0.009 |
|   mem_reg_3200_3263_21_23                            |     0.010 |
|   mem_reg_3200_3263_24_26                            |     0.009 |
|   mem_reg_3200_3263_27_29                            |     0.010 |
|   mem_reg_3200_3263_30_30                            |     0.005 |
|   mem_reg_3200_3263_31_31                            |     0.005 |
|   mem_reg_3200_3263_3_5                              |     0.010 |
|   mem_reg_3200_3263_6_8                              |     0.010 |
|   mem_reg_3200_3263_9_11                             |     0.008 |
|   mem_reg_320_383_0_2                                |     0.011 |
|   mem_reg_320_383_12_14                              |     0.010 |
|   mem_reg_320_383_15_17                              |     0.009 |
|   mem_reg_320_383_18_20                              |     0.008 |
|   mem_reg_320_383_21_23                              |     0.013 |
|   mem_reg_320_383_24_26                              |     0.010 |
|   mem_reg_320_383_27_29                              |     0.012 |
|   mem_reg_320_383_30_30                              |     0.004 |
|   mem_reg_320_383_31_31                              |     0.005 |
|   mem_reg_320_383_3_5                                |     0.010 |
|   mem_reg_320_383_6_8                                |     0.011 |
|   mem_reg_320_383_9_11                               |     0.009 |
|   mem_reg_3264_3327_0_2                              |     0.013 |
|   mem_reg_3264_3327_12_14                            |     0.009 |
|   mem_reg_3264_3327_15_17                            |     0.010 |
|   mem_reg_3264_3327_18_20                            |     0.011 |
|   mem_reg_3264_3327_21_23                            |     0.009 |
|   mem_reg_3264_3327_24_26                            |     0.009 |
|   mem_reg_3264_3327_27_29                            |     0.011 |
|   mem_reg_3264_3327_30_30                            |     0.005 |
|   mem_reg_3264_3327_31_31                            |     0.005 |
|   mem_reg_3264_3327_3_5                              |     0.014 |
|   mem_reg_3264_3327_6_8                              |     0.012 |
|   mem_reg_3264_3327_9_11                             |     0.014 |
|   mem_reg_3328_3391_0_2                              |     0.013 |
|   mem_reg_3328_3391_12_14                            |     0.014 |
|   mem_reg_3328_3391_15_17                            |     0.010 |
|   mem_reg_3328_3391_18_20                            |     0.010 |
|   mem_reg_3328_3391_21_23                            |     0.010 |
|   mem_reg_3328_3391_24_26                            |     0.010 |
|   mem_reg_3328_3391_27_29                            |     0.011 |
|   mem_reg_3328_3391_30_30                            |     0.004 |
|   mem_reg_3328_3391_31_31                            |     0.005 |
|   mem_reg_3328_3391_3_5                              |     0.010 |
|   mem_reg_3328_3391_6_8                              |     0.010 |
|   mem_reg_3328_3391_9_11                             |     0.012 |
|   mem_reg_3392_3455_0_2                              |     0.014 |
|   mem_reg_3392_3455_12_14                            |     0.012 |
|   mem_reg_3392_3455_15_17                            |     0.009 |
|   mem_reg_3392_3455_18_20                            |     0.009 |
|   mem_reg_3392_3455_21_23                            |     0.009 |
|   mem_reg_3392_3455_24_26                            |     0.009 |
|   mem_reg_3392_3455_27_29                            |     0.013 |
|   mem_reg_3392_3455_30_30                            |     0.005 |
|   mem_reg_3392_3455_31_31                            |     0.005 |
|   mem_reg_3392_3455_3_5                              |     0.014 |
|   mem_reg_3392_3455_6_8                              |     0.008 |
|   mem_reg_3392_3455_9_11                             |     0.008 |
|   mem_reg_3456_3519_0_2                              |     0.011 |
|   mem_reg_3456_3519_12_14                            |     0.013 |
|   mem_reg_3456_3519_15_17                            |     0.010 |
|   mem_reg_3456_3519_18_20                            |     0.011 |
|   mem_reg_3456_3519_21_23                            |     0.010 |
|   mem_reg_3456_3519_24_26                            |     0.010 |
|   mem_reg_3456_3519_27_29                            |     0.013 |
|   mem_reg_3456_3519_30_30                            |     0.004 |
|   mem_reg_3456_3519_31_31                            |     0.005 |
|   mem_reg_3456_3519_3_5                              |     0.014 |
|   mem_reg_3456_3519_6_8                              |     0.009 |
|   mem_reg_3456_3519_9_11                             |     0.011 |
|   mem_reg_3520_3583_0_2                              |     0.011 |
|   mem_reg_3520_3583_12_14                            |     0.010 |
|   mem_reg_3520_3583_15_17                            |     0.012 |
|   mem_reg_3520_3583_18_20                            |     0.009 |
|   mem_reg_3520_3583_21_23                            |     0.010 |
|   mem_reg_3520_3583_24_26                            |     0.010 |
|   mem_reg_3520_3583_27_29                            |     0.010 |
|   mem_reg_3520_3583_30_30                            |     0.005 |
|   mem_reg_3520_3583_31_31                            |     0.006 |
|   mem_reg_3520_3583_3_5                              |     0.012 |
|   mem_reg_3520_3583_6_8                              |     0.010 |
|   mem_reg_3520_3583_9_11                             |     0.013 |
|   mem_reg_3584_3647_0_2                              |     0.014 |
|   mem_reg_3584_3647_12_14                            |     0.011 |
|   mem_reg_3584_3647_15_17                            |     0.009 |
|   mem_reg_3584_3647_18_20                            |     0.009 |
|   mem_reg_3584_3647_21_23                            |     0.010 |
|   mem_reg_3584_3647_24_26                            |     0.009 |
|   mem_reg_3584_3647_27_29                            |     0.014 |
|   mem_reg_3584_3647_30_30                            |     0.005 |
|   mem_reg_3584_3647_31_31                            |     0.006 |
|   mem_reg_3584_3647_3_5                              |     0.014 |
|   mem_reg_3584_3647_6_8                              |     0.011 |
|   mem_reg_3584_3647_9_11                             |     0.016 |
|   mem_reg_3648_3711_0_2                              |     0.013 |
|   mem_reg_3648_3711_12_14                            |     0.011 |
|   mem_reg_3648_3711_15_17                            |     0.009 |
|   mem_reg_3648_3711_18_20                            |     0.008 |
|   mem_reg_3648_3711_21_23                            |     0.013 |
|   mem_reg_3648_3711_24_26                            |     0.010 |
|   mem_reg_3648_3711_27_29                            |     0.014 |
|   mem_reg_3648_3711_30_30                            |     0.004 |
|   mem_reg_3648_3711_31_31                            |     0.005 |
|   mem_reg_3648_3711_3_5                              |     0.011 |
|   mem_reg_3648_3711_6_8                              |     0.011 |
|   mem_reg_3648_3711_9_11                             |     0.017 |
|   mem_reg_3712_3775_0_2                              |     0.014 |
|   mem_reg_3712_3775_12_14                            |     0.008 |
|   mem_reg_3712_3775_15_17                            |     0.010 |
|   mem_reg_3712_3775_18_20                            |     0.007 |
|   mem_reg_3712_3775_21_23                            |     0.010 |
|   mem_reg_3712_3775_24_26                            |     0.007 |
|   mem_reg_3712_3775_27_29                            |     0.010 |
|   mem_reg_3712_3775_30_30                            |     0.005 |
|   mem_reg_3712_3775_31_31                            |     0.005 |
|   mem_reg_3712_3775_3_5                              |     0.013 |
|   mem_reg_3712_3775_6_8                              |     0.010 |
|   mem_reg_3712_3775_9_11                             |     0.014 |
|   mem_reg_3776_3839_0_2                              |     0.013 |
|   mem_reg_3776_3839_12_14                            |     0.009 |
|   mem_reg_3776_3839_15_17                            |     0.011 |
|   mem_reg_3776_3839_18_20                            |     0.010 |
|   mem_reg_3776_3839_21_23                            |     0.009 |
|   mem_reg_3776_3839_24_26                            |     0.012 |
|   mem_reg_3776_3839_27_29                            |     0.009 |
|   mem_reg_3776_3839_30_30                            |     0.005 |
|   mem_reg_3776_3839_31_31                            |     0.005 |
|   mem_reg_3776_3839_3_5                              |     0.013 |
|   mem_reg_3776_3839_6_8                              |     0.011 |
|   mem_reg_3776_3839_9_11                             |     0.014 |
|   mem_reg_3840_3903_0_2                              |     0.009 |
|   mem_reg_3840_3903_12_14                            |     0.010 |
|   mem_reg_3840_3903_15_17                            |     0.009 |
|   mem_reg_3840_3903_18_20                            |     0.010 |
|   mem_reg_3840_3903_21_23                            |     0.013 |
|   mem_reg_3840_3903_24_26                            |     0.014 |
|   mem_reg_3840_3903_27_29                            |     0.010 |
|   mem_reg_3840_3903_30_30                            |     0.005 |
|   mem_reg_3840_3903_31_31                            |     0.004 |
|   mem_reg_3840_3903_3_5                              |     0.012 |
|   mem_reg_3840_3903_6_8                              |     0.009 |
|   mem_reg_3840_3903_9_11                             |     0.009 |
|   mem_reg_384_447_0_2                                |     0.009 |
|   mem_reg_384_447_12_14                              |     0.010 |
|   mem_reg_384_447_15_17                              |     0.008 |
|   mem_reg_384_447_18_20                              |     0.011 |
|   mem_reg_384_447_21_23                              |     0.014 |
|   mem_reg_384_447_24_26                              |     0.010 |
|   mem_reg_384_447_27_29                              |     0.009 |
|   mem_reg_384_447_30_30                              |     0.006 |
|   mem_reg_384_447_31_31                              |     0.005 |
|   mem_reg_384_447_3_5                                |     0.010 |
|   mem_reg_384_447_6_8                                |     0.012 |
|   mem_reg_384_447_9_11                               |     0.010 |
|   mem_reg_3904_3967_0_2                              |     0.015 |
|   mem_reg_3904_3967_12_14                            |     0.008 |
|   mem_reg_3904_3967_15_17                            |     0.009 |
|   mem_reg_3904_3967_18_20                            |     0.009 |
|   mem_reg_3904_3967_21_23                            |     0.009 |
|   mem_reg_3904_3967_24_26                            |     0.012 |
|   mem_reg_3904_3967_27_29                            |     0.011 |
|   mem_reg_3904_3967_30_30                            |     0.006 |
|   mem_reg_3904_3967_31_31                            |     0.005 |
|   mem_reg_3904_3967_3_5                              |     0.013 |
|   mem_reg_3904_3967_6_8                              |     0.012 |
|   mem_reg_3904_3967_9_11                             |     0.011 |
|   mem_reg_3968_4031_0_2                              |     0.015 |
|   mem_reg_3968_4031_12_14                            |     0.011 |
|   mem_reg_3968_4031_15_17                            |     0.009 |
|   mem_reg_3968_4031_18_20                            |     0.008 |
|   mem_reg_3968_4031_21_23                            |     0.012 |
|   mem_reg_3968_4031_24_26                            |     0.011 |
|   mem_reg_3968_4031_27_29                            |     0.014 |
|   mem_reg_3968_4031_30_30                            |     0.005 |
|   mem_reg_3968_4031_31_31                            |     0.005 |
|   mem_reg_3968_4031_3_5                              |     0.014 |
|   mem_reg_3968_4031_6_8                              |     0.013 |
|   mem_reg_3968_4031_9_11                             |     0.014 |
|   mem_reg_4032_4095_0_2                              |     0.011 |
|   mem_reg_4032_4095_12_14                            |     0.016 |
|   mem_reg_4032_4095_15_17                            |     0.010 |
|   mem_reg_4032_4095_18_20                            |     0.009 |
|   mem_reg_4032_4095_21_23                            |     0.008 |
|   mem_reg_4032_4095_24_26                            |     0.013 |
|   mem_reg_4032_4095_27_29                            |     0.014 |
|   mem_reg_4032_4095_30_30                            |     0.005 |
|   mem_reg_4032_4095_31_31                            |     0.005 |
|   mem_reg_4032_4095_3_5                              |     0.011 |
|   mem_reg_4032_4095_6_8                              |     0.012 |
|   mem_reg_4032_4095_9_11                             |     0.009 |
|   mem_reg_448_511_0_2                                |     0.011 |
|   mem_reg_448_511_12_14                              |     0.012 |
|   mem_reg_448_511_15_17                              |     0.010 |
|   mem_reg_448_511_18_20                              |     0.009 |
|   mem_reg_448_511_21_23                              |     0.008 |
|   mem_reg_448_511_24_26                              |     0.011 |
|   mem_reg_448_511_27_29                              |     0.011 |
|   mem_reg_448_511_30_30                              |     0.004 |
|   mem_reg_448_511_31_31                              |     0.005 |
|   mem_reg_448_511_3_5                                |     0.008 |
|   mem_reg_448_511_6_8                                |     0.010 |
|   mem_reg_448_511_9_11                               |     0.009 |
|   mem_reg_512_575_0_2                                |     0.009 |
|   mem_reg_512_575_12_14                              |     0.008 |
|   mem_reg_512_575_15_17                              |     0.011 |
|   mem_reg_512_575_18_20                              |     0.009 |
|   mem_reg_512_575_21_23                              |     0.009 |
|   mem_reg_512_575_24_26                              |     0.010 |
|   mem_reg_512_575_27_29                              |     0.008 |
|   mem_reg_512_575_30_30                              |     0.005 |
|   mem_reg_512_575_31_31                              |     0.006 |
|   mem_reg_512_575_3_5                                |     0.011 |
|   mem_reg_512_575_6_8                                |     0.011 |
|   mem_reg_512_575_9_11                               |     0.009 |
|   mem_reg_576_639_0_2                                |     0.010 |
|   mem_reg_576_639_12_14                              |     0.012 |
|   mem_reg_576_639_15_17                              |     0.010 |
|   mem_reg_576_639_18_20                              |     0.011 |
|   mem_reg_576_639_21_23                              |     0.008 |
|   mem_reg_576_639_24_26                              |     0.010 |
|   mem_reg_576_639_27_29                              |     0.010 |
|   mem_reg_576_639_30_30                              |     0.006 |
|   mem_reg_576_639_31_31                              |     0.006 |
|   mem_reg_576_639_3_5                                |     0.010 |
|   mem_reg_576_639_6_8                                |     0.009 |
|   mem_reg_576_639_9_11                               |     0.009 |
|   mem_reg_640_703_0_2                                |     0.011 |
|   mem_reg_640_703_12_14                              |     0.008 |
|   mem_reg_640_703_15_17                              |     0.010 |
|   mem_reg_640_703_18_20                              |     0.009 |
|   mem_reg_640_703_21_23                              |     0.012 |
|   mem_reg_640_703_24_26                              |     0.009 |
|   mem_reg_640_703_27_29                              |     0.008 |
|   mem_reg_640_703_30_30                              |     0.006 |
|   mem_reg_640_703_31_31                              |     0.006 |
|   mem_reg_640_703_3_5                                |     0.010 |
|   mem_reg_640_703_6_8                                |     0.011 |
|   mem_reg_640_703_9_11                               |     0.009 |
|   mem_reg_64_127_0_2                                 |     0.011 |
|   mem_reg_64_127_12_14                               |     0.010 |
|   mem_reg_64_127_15_17                               |     0.010 |
|   mem_reg_64_127_18_20                               |     0.010 |
|   mem_reg_64_127_21_23                               |     0.010 |
|   mem_reg_64_127_24_26                               |     0.008 |
|   mem_reg_64_127_27_29                               |     0.010 |
|   mem_reg_64_127_30_30                               |     0.005 |
|   mem_reg_64_127_31_31                               |     0.005 |
|   mem_reg_64_127_3_5                                 |     0.008 |
|   mem_reg_64_127_6_8                                 |     0.010 |
|   mem_reg_64_127_9_11                                |     0.008 |
|   mem_reg_704_767_0_2                                |     0.009 |
|   mem_reg_704_767_12_14                              |     0.008 |
|   mem_reg_704_767_15_17                              |     0.010 |
|   mem_reg_704_767_18_20                              |     0.009 |
|   mem_reg_704_767_21_23                              |     0.011 |
|   mem_reg_704_767_24_26                              |     0.008 |
|   mem_reg_704_767_27_29                              |     0.012 |
|   mem_reg_704_767_30_30                              |     0.005 |
|   mem_reg_704_767_31_31                              |     0.005 |
|   mem_reg_704_767_3_5                                |     0.009 |
|   mem_reg_704_767_6_8                                |     0.008 |
|   mem_reg_704_767_9_11                               |     0.008 |
|   mem_reg_768_831_0_2                                |     0.008 |
|   mem_reg_768_831_12_14                              |     0.010 |
|   mem_reg_768_831_15_17                              |     0.008 |
|   mem_reg_768_831_18_20                              |     0.011 |
|   mem_reg_768_831_21_23                              |     0.009 |
|   mem_reg_768_831_24_26                              |     0.010 |
|   mem_reg_768_831_27_29                              |     0.010 |
|   mem_reg_768_831_30_30                              |     0.005 |
|   mem_reg_768_831_31_31                              |     0.005 |
|   mem_reg_768_831_3_5                                |     0.010 |
|   mem_reg_768_831_6_8                                |     0.010 |
|   mem_reg_768_831_9_11                               |     0.010 |
|   mem_reg_832_895_0_2                                |     0.009 |
|   mem_reg_832_895_12_14                              |     0.011 |
|   mem_reg_832_895_15_17                              |     0.009 |
|   mem_reg_832_895_18_20                              |     0.011 |
|   mem_reg_832_895_21_23                              |     0.013 |
|   mem_reg_832_895_24_26                              |     0.010 |
|   mem_reg_832_895_27_29                              |     0.012 |
|   mem_reg_832_895_30_30                              |     0.006 |
|   mem_reg_832_895_31_31                              |     0.005 |
|   mem_reg_832_895_3_5                                |     0.010 |
|   mem_reg_832_895_6_8                                |     0.011 |
|   mem_reg_832_895_9_11                               |     0.010 |
|   mem_reg_896_959_0_2                                |     0.010 |
|   mem_reg_896_959_12_14                              |     0.010 |
|   mem_reg_896_959_15_17                              |     0.008 |
|   mem_reg_896_959_18_20                              |     0.010 |
|   mem_reg_896_959_21_23                              |     0.015 |
|   mem_reg_896_959_24_26                              |     0.011 |
|   mem_reg_896_959_27_29                              |     0.010 |
|   mem_reg_896_959_30_30                              |     0.005 |
|   mem_reg_896_959_31_31                              |     0.005 |
|   mem_reg_896_959_3_5                                |     0.012 |
|   mem_reg_896_959_6_8                                |     0.011 |
|   mem_reg_896_959_9_11                               |     0.010 |
|   mem_reg_960_1023_0_2                               |     0.009 |
|   mem_reg_960_1023_12_14                             |     0.011 |
|   mem_reg_960_1023_15_17                             |     0.010 |
|   mem_reg_960_1023_18_20                             |     0.010 |
|   mem_reg_960_1023_21_23                             |     0.014 |
|   mem_reg_960_1023_24_26                             |     0.010 |
|   mem_reg_960_1023_27_29                             |     0.009 |
|   mem_reg_960_1023_30_30                             |     0.005 |
|   mem_reg_960_1023_31_31                             |     0.006 |
|   mem_reg_960_1023_3_5                               |     0.010 |
|   mem_reg_960_1023_6_8                               |     0.010 |
|   mem_reg_960_1023_9_11                              |     0.010 |
+------------------------------------------------------+-----------+


