$comment
	File created using the following command:
		vcd file LogicalStep_Lab1.msim.vcd -direction
$end
$date
	Thu Jan 25 16:49:12 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab1_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 2 " PB [1:0] $end
$var reg 2 # sw [1:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 6 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 7 seg7_char1~output_o $end
$var wire 1 8 seg7_char2~output_o $end
$var wire 1 9 leds[7]~output_o $end
$var wire 1 : leds[6]~output_o $end
$var wire 1 ; leds[5]~output_o $end
$var wire 1 < leds[4]~output_o $end
$var wire 1 = leds[3]~output_o $end
$var wire 1 > leds[2]~output_o $end
$var wire 1 ? leds[1]~output_o $end
$var wire 1 @ leds[0]~output_o $end
$var wire 1 A PB[0]~input_o $end
$var wire 1 B PB[1]~input_o $end
$var wire 1 C clkin_50~input_o $end
$var wire 1 D clkin_50~inputclkctrl_outclk $end
$var wire 1 E inst5|auto_generated|counter_comb_bita0~combout $end
$var wire 1 F sw[0]~input_o $end
$var wire 1 G inst5|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 H inst5|auto_generated|counter_comb_bita1~combout $end
$var wire 1 I inst5|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 J inst5|auto_generated|counter_comb_bita2~combout $end
$var wire 1 K inst5|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 L inst5|auto_generated|counter_comb_bita3~combout $end
$var wire 1 M inst5|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 N inst5|auto_generated|counter_comb_bita4~combout $end
$var wire 1 O inst5|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 P inst5|auto_generated|counter_comb_bita5~combout $end
$var wire 1 Q inst5|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 R inst5|auto_generated|counter_comb_bita6~combout $end
$var wire 1 S inst5|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 T inst5|auto_generated|counter_comb_bita7~combout $end
$var wire 1 U inst5|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 V inst5|auto_generated|counter_comb_bita8~combout $end
$var wire 1 W inst5|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 X inst5|auto_generated|counter_comb_bita9~combout $end
$var wire 1 Y inst5|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 Z inst5|auto_generated|counter_comb_bita10~combout $end
$var wire 1 [ inst5|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 \ inst5|auto_generated|counter_comb_bita11~combout $end
$var wire 1 ] inst5|auto_generated|counter_comb_bita11~COUT $end
$var wire 1 ^ inst5|auto_generated|counter_comb_bita12~combout $end
$var wire 1 _ inst5|auto_generated|counter_comb_bita12~COUT $end
$var wire 1 ` inst5|auto_generated|counter_comb_bita13~combout $end
$var wire 1 a inst5|auto_generated|counter_comb_bita13~COUT $end
$var wire 1 b inst5|auto_generated|counter_comb_bita14~combout $end
$var wire 1 c inst5|auto_generated|counter_comb_bita14~COUT $end
$var wire 1 d inst5|auto_generated|counter_comb_bita15~combout $end
$var wire 1 e inst5|auto_generated|counter_comb_bita15~COUT $end
$var wire 1 f inst5|auto_generated|counter_comb_bita16~combout $end
$var wire 1 g inst5|auto_generated|counter_comb_bita16~COUT $end
$var wire 1 h inst5|auto_generated|counter_comb_bita17~combout $end
$var wire 1 i inst5|auto_generated|counter_comb_bita17~COUT $end
$var wire 1 j inst5|auto_generated|counter_comb_bita18~combout $end
$var wire 1 k inst5|auto_generated|counter_comb_bita18~COUT $end
$var wire 1 l inst5|auto_generated|counter_comb_bita19~combout $end
$var wire 1 m inst5|auto_generated|counter_comb_bita19~COUT $end
$var wire 1 n inst5|auto_generated|counter_comb_bita20~combout $end
$var wire 1 o inst5|auto_generated|counter_comb_bita20~COUT $end
$var wire 1 p inst5|auto_generated|counter_comb_bita21~combout $end
$var wire 1 q inst5|auto_generated|counter_comb_bita21~COUT $end
$var wire 1 r inst5|auto_generated|counter_comb_bita22~combout $end
$var wire 1 s inst5|auto_generated|counter_comb_bita22~COUT $end
$var wire 1 t inst5|auto_generated|counter_comb_bita23~combout $end
$var wire 1 u inst5|auto_generated|counter_comb_bita23~COUT $end
$var wire 1 v inst5|auto_generated|counter_comb_bita24~combout $end
$var wire 1 w inst5|auto_generated|counter_comb_bita24~COUT $end
$var wire 1 x inst5|auto_generated|counter_comb_bita25~combout $end
$var wire 1 y inst5|auto_generated|counter_comb_bita25~COUT $end
$var wire 1 z inst5|auto_generated|counter_comb_bita26~combout $end
$var wire 1 { inst5|auto_generated|counter_comb_bita26~COUT $end
$var wire 1 | inst5|auto_generated|counter_comb_bita27~combout $end
$var wire 1 } inst7~combout $end
$var wire 1 ~ sw[1]~input_o $end
$var wire 1 !! inst11|inst3~combout $end
$var wire 1 "! inst10|inst3~combout $end
$var wire 1 #! inst10|inst2~combout $end
$var wire 1 $! inst5|auto_generated|counter_reg_bit [27] $end
$var wire 1 %! inst5|auto_generated|counter_reg_bit [26] $end
$var wire 1 &! inst5|auto_generated|counter_reg_bit [25] $end
$var wire 1 '! inst5|auto_generated|counter_reg_bit [24] $end
$var wire 1 (! inst5|auto_generated|counter_reg_bit [23] $end
$var wire 1 )! inst5|auto_generated|counter_reg_bit [22] $end
$var wire 1 *! inst5|auto_generated|counter_reg_bit [21] $end
$var wire 1 +! inst5|auto_generated|counter_reg_bit [20] $end
$var wire 1 ,! inst5|auto_generated|counter_reg_bit [19] $end
$var wire 1 -! inst5|auto_generated|counter_reg_bit [18] $end
$var wire 1 .! inst5|auto_generated|counter_reg_bit [17] $end
$var wire 1 /! inst5|auto_generated|counter_reg_bit [16] $end
$var wire 1 0! inst5|auto_generated|counter_reg_bit [15] $end
$var wire 1 1! inst5|auto_generated|counter_reg_bit [14] $end
$var wire 1 2! inst5|auto_generated|counter_reg_bit [13] $end
$var wire 1 3! inst5|auto_generated|counter_reg_bit [12] $end
$var wire 1 4! inst5|auto_generated|counter_reg_bit [11] $end
$var wire 1 5! inst5|auto_generated|counter_reg_bit [10] $end
$var wire 1 6! inst5|auto_generated|counter_reg_bit [9] $end
$var wire 1 7! inst5|auto_generated|counter_reg_bit [8] $end
$var wire 1 8! inst5|auto_generated|counter_reg_bit [7] $end
$var wire 1 9! inst5|auto_generated|counter_reg_bit [6] $end
$var wire 1 :! inst5|auto_generated|counter_reg_bit [5] $end
$var wire 1 ;! inst5|auto_generated|counter_reg_bit [4] $end
$var wire 1 <! inst5|auto_generated|counter_reg_bit [3] $end
$var wire 1 =! inst5|auto_generated|counter_reg_bit [2] $end
$var wire 1 >! inst5|auto_generated|counter_reg_bit [1] $end
$var wire 1 ?! inst5|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
b10 "
bx #
x+
x*
x)
x(
x'
x&
x%
x$
0,
0-
0.
1/
x0
11
12
13
04
z5
z6
07
08
x9
x:
x;
x<
x=
x>
x?
x@
0A
1B
xC
xD
1E
xF
0G
0H
1I
0J
0K
0L
1M
0N
0O
0P
1Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
0[
0\
1]
0^
0_
0`
1a
0b
0c
0d
1e
0f
0g
0h
1i
0j
0k
0l
1m
0n
0o
0p
1q
0r
0s
0t
1u
0v
0w
0x
1y
0z
0{
0|
0}
x~
x!!
x"!
x#!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
$end
#10000
b11 "
b1 "
0B
1A
1}
#20000
b0 "
b10 "
1B
0A
0}
#30000
b11 "
b1 "
0B
1A
1}
#40000
b0 "
b10 "
1B
0A
0}
#50000
b11 "
b1 "
0B
1A
1}
#60000
b0 "
b10 "
1B
0A
0}
#70000
b11 "
b1 "
0B
1A
1}
#80000
b0 "
b10 "
1B
0A
0}
#90000
b11 "
b1 "
0B
1A
1}
#100000
b0 "
b10 "
1B
0A
0}
#110000
b11 "
b1 "
0B
1A
1}
#120000
b0 "
b10 "
1B
0A
0}
#130000
b11 "
b1 "
0B
1A
1}
#140000
b0 "
b10 "
1B
0A
0}
#150000
b11 "
b1 "
0B
1A
1}
#160000
b0 "
b10 "
1B
0A
0}
#170000
b11 "
b1 "
0B
1A
1}
#180000
b0 "
b10 "
1B
0A
0}
#190000
b11 "
b1 "
0B
1A
1}
#200000
b0 "
b10 "
1B
0A
0}
#210000
b11 "
b1 "
0B
1A
1}
#220000
b0 "
b10 "
1B
0A
0}
#230000
b11 "
b1 "
0B
1A
1}
#240000
b0 "
b10 "
1B
0A
0}
#250000
b11 "
b1 "
0B
1A
1}
#260000
b0 "
b10 "
1B
0A
0}
#270000
b11 "
b1 "
0B
1A
1}
#280000
b0 "
b10 "
1B
0A
0}
#290000
b11 "
b1 "
0B
1A
1}
#300000
b0 "
b10 "
1B
0A
0}
#310000
b11 "
b1 "
0B
1A
1}
#320000
b0 "
b10 "
1B
0A
0}
#330000
b11 "
b1 "
0B
1A
1}
#340000
b0 "
b10 "
1B
0A
0}
#350000
b11 "
b1 "
0B
1A
1}
#360000
b0 "
b10 "
1B
0A
0}
#370000
b11 "
b1 "
0B
1A
1}
#380000
b0 "
b10 "
1B
0A
0}
#390000
b11 "
b1 "
0B
1A
1}
#400000
b0 "
b10 "
1B
0A
0}
#410000
b11 "
b1 "
0B
1A
1}
#420000
b0 "
b10 "
1B
0A
0}
#430000
b11 "
b1 "
0B
1A
1}
#440000
b0 "
b10 "
1B
0A
0}
#450000
b11 "
b1 "
0B
1A
1}
#460000
b0 "
b10 "
1B
0A
0}
#470000
b11 "
b1 "
0B
1A
1}
#480000
b0 "
b10 "
1B
0A
0}
#490000
b11 "
b1 "
0B
1A
1}
#500000
b0 "
b10 "
1B
0A
0}
#510000
b11 "
b1 "
0B
1A
1}
#520000
b0 "
b10 "
1B
0A
0}
#530000
b11 "
b1 "
0B
1A
1}
#540000
b0 "
b10 "
1B
0A
0}
#550000
b11 "
b1 "
0B
1A
1}
#560000
b0 "
b10 "
1B
0A
0}
#570000
b11 "
b1 "
0B
1A
1}
#580000
b0 "
b10 "
1B
0A
0}
#590000
b11 "
b1 "
0B
1A
1}
#600000
b0 "
b10 "
1B
0A
0}
#610000
b11 "
b1 "
0B
1A
1}
#620000
b0 "
b10 "
1B
0A
0}
#630000
b11 "
b1 "
0B
1A
1}
#640000
b0 "
b10 "
1B
0A
0}
#650000
b11 "
b1 "
0B
1A
1}
#660000
b0 "
b10 "
1B
0A
0}
#670000
b11 "
b1 "
0B
1A
1}
#680000
b0 "
b10 "
1B
0A
0}
#690000
b11 "
b1 "
0B
1A
1}
#700000
b0 "
b10 "
1B
0A
0}
#710000
b11 "
b1 "
0B
1A
1}
#720000
b0 "
b10 "
1B
0A
0}
#730000
b11 "
b1 "
0B
1A
1}
#740000
b0 "
b10 "
1B
0A
0}
#750000
b11 "
b1 "
0B
1A
1}
#760000
b0 "
b10 "
1B
0A
0}
#770000
b11 "
b1 "
0B
1A
1}
#780000
b0 "
b10 "
1B
0A
0}
#790000
b11 "
b1 "
0B
1A
1}
#800000
b0 "
b10 "
1B
0A
0}
#810000
b11 "
b1 "
0B
1A
1}
#820000
b0 "
b10 "
1B
0A
0}
#830000
b11 "
b1 "
0B
1A
1}
#840000
b0 "
b10 "
1B
0A
0}
#850000
b11 "
b1 "
0B
1A
1}
#860000
b0 "
b10 "
1B
0A
0}
#870000
b11 "
b1 "
0B
1A
1}
#880000
b0 "
b10 "
1B
0A
0}
#890000
b11 "
b1 "
0B
1A
1}
#900000
b0 "
b10 "
1B
0A
0}
#910000
b11 "
b1 "
0B
1A
1}
#920000
b0 "
b10 "
1B
0A
0}
#930000
b11 "
b1 "
0B
1A
1}
#940000
b0 "
b10 "
1B
0A
0}
#950000
b11 "
b1 "
0B
1A
1}
#960000
b0 "
b10 "
1B
0A
0}
#970000
b11 "
b1 "
0B
1A
1}
#980000
b0 "
b10 "
1B
0A
0}
#990000
b11 "
b1 "
0B
1A
1}
#1000000
