TimeQuest Timing Analyzer report for RISC1
Fri Oct 28 19:29:05 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cl'
 14. Slow 1200mV 85C Model Hold: 'cl'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'cl'
 23. Slow 1200mV 0C Model Hold: 'cl'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'cl'
 31. Fast 1200mV 0C Model Hold: 'cl'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; RISC1                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; RISC1.out.sdc ; OK     ; Fri Oct 28 19:29:04 2016 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; cl         ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.08 MHz ; 95.08 MHz       ; cl         ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; cl    ; 9.483 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; cl    ; 0.358 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; cl    ; 9.572 ; 0.000                             ;
+-------+-------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cl'                                                                                                                                                                                                           ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.483  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.225      ; 10.790     ;
; 9.483  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.225      ; 10.790     ;
; 9.483  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.227      ; 10.792     ;
; 9.483  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.227      ; 10.792     ;
; 9.485  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.230      ; 10.793     ;
; 9.485  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.232      ; 10.795     ;
; 9.550  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.225      ; 10.723     ;
; 9.550  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.225      ; 10.723     ;
; 9.552  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.230      ; 10.726     ;
; 9.750  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.222      ; 10.520     ;
; 9.750  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.222      ; 10.520     ;
; 9.750  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.224      ; 10.522     ;
; 9.750  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.224      ; 10.522     ;
; 9.752  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.227      ; 10.523     ;
; 9.752  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.229      ; 10.525     ;
; 9.817  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.222      ; 10.453     ;
; 9.817  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.222      ; 10.453     ;
; 9.819  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.227      ; 10.456     ;
; 9.871  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.243      ; 10.420     ;
; 9.871  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.243      ; 10.420     ;
; 9.871  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.245      ; 10.422     ;
; 9.871  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.245      ; 10.422     ;
; 9.873  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.248      ; 10.423     ;
; 9.873  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.250      ; 10.425     ;
; 9.882  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.237      ; 10.403     ;
; 9.882  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.237      ; 10.403     ;
; 9.882  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.239      ; 10.405     ;
; 9.882  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.239      ; 10.405     ;
; 9.883  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.231      ; 10.396     ;
; 9.883  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.231      ; 10.396     ;
; 9.883  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.233      ; 10.398     ;
; 9.883  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.233      ; 10.398     ;
; 9.884  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.242      ; 10.406     ;
; 9.884  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.244      ; 10.408     ;
; 9.885  ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.236      ; 10.399     ;
; 9.885  ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.238      ; 10.401     ;
; 9.938  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.243      ; 10.353     ;
; 9.938  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.243      ; 10.353     ;
; 9.940  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.248      ; 10.356     ;
; 9.949  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.237      ; 10.336     ;
; 9.949  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.237      ; 10.336     ;
; 9.950  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.231      ; 10.329     ;
; 9.950  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.231      ; 10.329     ;
; 9.951  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.242      ; 10.339     ;
; 9.952  ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.236      ; 10.332     ;
; 10.074 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.234      ; 10.208     ;
; 10.074 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.234      ; 10.208     ;
; 10.074 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.236      ; 10.210     ;
; 10.074 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.236      ; 10.210     ;
; 10.076 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.239      ; 10.211     ;
; 10.076 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.241      ; 10.213     ;
; 10.089 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.231      ; 10.190     ;
; 10.089 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.231      ; 10.190     ;
; 10.089 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.233      ; 10.192     ;
; 10.089 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.233      ; 10.192     ;
; 10.091 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.236      ; 10.193     ;
; 10.091 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.238      ; 10.195     ;
; 10.117 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.226      ; 10.157     ;
; 10.117 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.226      ; 10.157     ;
; 10.117 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.228      ; 10.159     ;
; 10.117 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.228      ; 10.159     ;
; 10.119 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.231      ; 10.160     ;
; 10.119 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.233      ; 10.162     ;
; 10.136 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.228      ; 10.140     ;
; 10.136 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.228      ; 10.140     ;
; 10.138 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.233      ; 10.143     ;
; 10.141 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.234      ; 10.141     ;
; 10.141 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.234      ; 10.141     ;
; 10.143 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.239      ; 10.144     ;
; 10.156 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.244      ; 10.136     ;
; 10.156 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.244      ; 10.136     ;
; 10.156 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.231      ; 10.123     ;
; 10.156 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.231      ; 10.123     ;
; 10.156 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.246      ; 10.138     ;
; 10.156 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.246      ; 10.138     ;
; 10.158 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.249      ; 10.139     ;
; 10.158 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.236      ; 10.126     ;
; 10.158 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.251      ; 10.141     ;
; 10.181 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.239      ; 10.106     ;
; 10.181 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.239      ; 10.106     ;
; 10.181 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.241      ; 10.108     ;
; 10.181 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.241      ; 10.108     ;
; 10.183 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.244      ; 10.109     ;
; 10.183 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.246      ; 10.111     ;
; 10.184 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.226      ; 10.090     ;
; 10.184 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.226      ; 10.090     ;
; 10.186 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.231      ; 10.093     ;
; 10.196 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.235      ; 10.087     ;
; 10.196 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.235      ; 10.087     ;
; 10.196 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.237      ; 10.089     ;
; 10.196 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.237      ; 10.089     ;
; 10.198 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.240      ; 10.090     ;
; 10.198 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.242      ; 10.092     ;
; 10.219 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.233      ; 10.062     ;
; 10.219 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.233      ; 10.062     ;
; 10.219 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.235      ; 10.064     ;
; 10.219 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.235      ; 10.064     ;
; 10.221 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.238      ; 10.065     ;
; 10.221 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.240      ; 10.067     ;
; 10.223 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.244      ; 10.069     ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cl'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; Datapath_RISC:dp|flipFlop:cReg|Dout                                                              ; Datapath_RISC:dp|flipFlop:cReg|Dout                                                                              ; cl           ; cl          ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Datapath_RISC:dp|dataRegister:t4|Dout[15]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[15]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Datapath_RISC:dp|flipFlop:zReg|Dout                                                              ; Datapath_RISC:dp|flipFlop:zReg|Dout                                                                              ; cl           ; cl          ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s2                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.577      ;
; 0.394 ; controlpath:cp|state.s5                                                                          ; controlpath:cp|state.s3                                                                                          ; cl           ; cl          ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; Datapath_RISC:dp|dataRegister:t3|Dout[15]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.381      ; 0.963      ;
; 0.411 ; controlpath:cp|state.s8                                                                          ; controlpath:cp|state.s7                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.629      ;
; 0.416 ; controlpath:cp|state.s7                                                                          ; controlpath:cp|state.s1                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.634      ;
; 0.436 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.655      ;
; 0.439 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.658      ;
; 0.442 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.661      ;
; 0.500 ; Datapath_RISC:dp|dataRegister:ir|Dout[4]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 0.718      ;
; 0.515 ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|address_reg_a[1] ; Datapath_RISC:dp|dataRegister:ir|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 0.734      ;
; 0.553 ; controlpath:cp|state.s13                                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 0.771      ;
; 0.573 ; controlpath:cp|state.s0                                                                          ; controlpath:cp|state.s1                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.791      ;
; 0.575 ; Datapath_RISC:dp|dataRegister:ir|Dout[2]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 0.793      ;
; 0.599 ; controlpath:cp|state.s10                                                                         ; controlpath:cp|state.s9                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.817      ;
; 0.604 ; controlpath:cp|state.s9                                                                          ; controlpath:cp|state.s10                                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 0.822      ;
; 0.610 ; controlpath:cp|state.s7                                                                          ; controlpath:cp|state.s8                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.828      ;
; 0.640 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.859      ;
; 0.646 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s4                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 0.864      ;
; 0.650 ; Datapath_RISC:dp|regFile:rf|reg[5][10]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 0.869      ;
; 0.651 ; Datapath_RISC:dp|regFile:rf|reg[5][2]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.870      ;
; 0.652 ; Datapath_RISC:dp|dataRegister:pc|Dout[6]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][6]                                                                            ; cl           ; cl          ; 0.000        ; 0.062      ; 0.871      ;
; 0.657 ; controlpath:cp|state.s15                                                                         ; controlpath:cp|state.s0                                                                                          ; cl           ; cl          ; 0.000        ; 0.060      ; 0.874      ;
; 0.658 ; Datapath_RISC:dp|dataRegister:pc|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.062      ; 0.877      ;
; 0.662 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.881      ;
; 0.681 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a46~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.378      ; 1.246      ;
; 0.681 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.900      ;
; 0.694 ; Datapath_RISC:dp|dataRegister:ir|Dout[1]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[1]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 0.912      ;
; 0.755 ; Datapath_RISC:dp|regFile:rf|reg[5][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 0.974      ;
; 0.776 ; controlpath:cp|state.s15                                                                         ; controlpath:cp|state.s7                                                                                          ; cl           ; cl          ; 0.000        ; 0.060      ; 0.993      ;
; 0.788 ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                            ; Datapath_RISC:dp|dataRegister:t3|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.007      ;
; 0.812 ; Datapath_RISC:dp|regFile:rf|reg[3][11]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[11]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.031      ;
; 0.812 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[3][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.064      ; 1.033      ;
; 0.826 ; Datapath_RISC:dp|regFile:rf|reg[5][6]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.045      ;
; 0.828 ; Datapath_RISC:dp|regFile:rf|reg[5][7]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.047      ;
; 0.828 ; Datapath_RISC:dp|regFile:rf|reg[5][15]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[15]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.047      ;
; 0.829 ; Datapath_RISC:dp|regFile:rf|reg[5][9]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.048      ;
; 0.830 ; Datapath_RISC:dp|regFile:rf|reg[5][14]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.049      ;
; 0.840 ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.059      ;
; 0.845 ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.062      ; 1.064      ;
; 0.858 ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.078      ;
; 0.864 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.083      ;
; 0.866 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.085      ;
; 0.878 ; Datapath_RISC:dp|dataRegister:ir|Dout[3]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[3]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 1.096      ;
; 0.883 ; controlpath:cp|state.s4                                                                          ; controlpath:cp|state.s4                                                                                          ; cl           ; cl          ; 0.000        ; 0.061      ; 1.101      ;
; 0.894 ; Datapath_RISC:dp|dataRegister:pc|Dout[7]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                                            ; cl           ; cl          ; 0.000        ; 0.065      ; 1.116      ;
; 0.899 ; Datapath_RISC:dp|dataRegister:pc|Dout[0]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][0]                                                                            ; cl           ; cl          ; 0.000        ; 0.061      ; 1.117      ;
; 0.904 ; Datapath_RISC:dp|dataRegister:t2|Dout[6]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.379      ; 1.470      ;
; 0.904 ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a46~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.379      ; 1.470      ;
; 0.907 ; Datapath_RISC:dp|dataRegister:pc|Dout[8]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][8]                                                                            ; cl           ; cl          ; 0.000        ; 0.062      ; 1.126      ;
; 0.909 ; Datapath_RISC:dp|regFile:rf|reg[5][6]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 1.127      ;
; 0.916 ; Datapath_RISC:dp|regFile:rf|reg[2][9]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.135      ;
; 0.921 ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a51~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.375      ; 1.483      ;
; 0.923 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a60~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.377      ; 1.487      ;
; 0.926 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.381      ; 1.494      ;
; 0.927 ; Datapath_RISC:dp|dataRegister:t3|Dout[15]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a47~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.389      ; 1.503      ;
; 0.928 ; Datapath_RISC:dp|regFile:rf|reg[7][5]                                                            ; Datapath_RISC:dp|dataRegister:t3|Dout[5]                                                                         ; cl           ; cl          ; 0.000        ; 0.067      ; 1.152      ;
; 0.935 ; Datapath_RISC:dp|dataRegister:pc|Dout[15]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][15]                                                                           ; cl           ; cl          ; 0.000        ; 0.062      ; 1.154      ;
; 0.941 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s9                                                                                          ; cl           ; cl          ; 0.000        ; 0.066      ; 1.164      ;
; 0.945 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.379      ; 1.511      ;
; 0.951 ; Datapath_RISC:dp|dataRegister:t3|Dout[11]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a28~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.377      ; 1.515      ;
; 0.953 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a28~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.380      ; 1.520      ;
; 0.954 ; Datapath_RISC:dp|regFile:rf|reg[2][6]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 1.172      ;
; 0.960 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a44~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.394      ; 1.541      ;
; 0.962 ; Datapath_RISC:dp|dataRegister:ir|Dout[1]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 1.180      ;
; 0.970 ; controlpath:cp|state.s13                                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.061      ; 1.188      ;
; 0.973 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a56~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.380      ; 1.540      ;
; 0.973 ; controlpath:cp|state.s9                                                                          ; controlpath:cp|state.s15                                                                                         ; cl           ; cl          ; 0.000        ; 0.063      ; 1.193      ;
; 0.974 ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.193      ;
; 0.982 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.201      ;
; 0.983 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.202      ;
; 0.985 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.204      ;
; 0.995 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.376      ; 1.558      ;
; 1.001 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a51~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.374      ; 1.562      ;
; 1.011 ; Datapath_RISC:dp|regFile:rf|reg[2][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.063      ; 1.231      ;
; 1.013 ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.232      ;
; 1.014 ; Datapath_RISC:dp|dataRegister:pc|Dout[3]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][3]                                                                            ; cl           ; cl          ; 0.000        ; 0.067      ; 1.238      ;
; 1.016 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a60~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.372      ; 1.575      ;
; 1.017 ; Datapath_RISC:dp|dataRegister:t2|Dout[1]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a8~porta_address_reg0  ; cl           ; cl          ; 0.000        ; 0.378      ; 1.582      ;
; 1.021 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a13~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.386      ; 1.594      ;
; 1.021 ; Datapath_RISC:dp|regFile:rf|reg[5][7]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.060      ; 1.238      ;
; 1.024 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a44~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.386      ; 1.597      ;
; 1.028 ; Datapath_RISC:dp|regFile:rf|reg[3][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.063      ; 1.248      ;
; 1.031 ; Datapath_RISC:dp|regFile:rf|reg[2][2]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.063      ; 1.251      ;
; 1.031 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s3                                                                                          ; cl           ; cl          ; 0.000        ; 0.065      ; 1.253      ;
; 1.033 ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[3][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.062      ; 1.252      ;
; 1.040 ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.259      ;
; 1.042 ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.261      ;
; 1.045 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a2~porta_address_reg0  ; cl           ; cl          ; 0.000        ; 0.370      ; 1.602      ;
; 1.046 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.265      ;
; 1.047 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.062      ; 1.266      ;
; 1.049 ; Datapath_RISC:dp|regFile:rf|reg[5][10]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.061      ; 1.267      ;
; 1.055 ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                           ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.061      ; 1.273      ;
; 1.056 ; Datapath_RISC:dp|dataRegister:t4|Dout[7]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.062      ; 1.275      ;
; 1.058 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a48~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.384      ; 1.629      ;
; 1.070 ; Datapath_RISC:dp|dataRegister:pc|Dout[1]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][1]                                                                            ; cl           ; cl          ; 0.000        ; 0.063      ; 1.290      ;
; 1.071 ; Datapath_RISC:dp|dataRegister:t2|Dout[13]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|address_reg_a[0]                 ; cl           ; cl          ; 0.000        ; 0.063      ; 1.291      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 105.11 MHz ; 105.11 MHz      ; cl         ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; cl    ; 10.486 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; cl    ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; cl    ; 9.594 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cl'                                                                                                                                                                                                            ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.486 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.197      ; 9.751      ;
; 10.486 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.197      ; 9.751      ;
; 10.486 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.201      ; 9.755      ;
; 10.515 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.195      ; 9.720      ;
; 10.515 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.195      ; 9.720      ;
; 10.516 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.199      ; 9.723      ;
; 10.548 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.195      ; 9.687      ;
; 10.548 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.195      ; 9.687      ;
; 10.549 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.199      ; 9.690      ;
; 10.713 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.192      ; 9.519      ;
; 10.713 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.192      ; 9.519      ;
; 10.713 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.196      ; 9.523      ;
; 10.747 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.190      ; 9.483      ;
; 10.747 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.190      ; 9.483      ;
; 10.748 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.194      ; 9.486      ;
; 10.780 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.190      ; 9.450      ;
; 10.780 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.190      ; 9.450      ;
; 10.781 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.194      ; 9.453      ;
; 10.827 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.209      ; 9.422      ;
; 10.827 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.203      ; 9.416      ;
; 10.827 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.209      ; 9.422      ;
; 10.827 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.213      ; 9.426      ;
; 10.827 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.203      ; 9.416      ;
; 10.827 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.207      ; 9.420      ;
; 10.873 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.207      ; 9.374      ;
; 10.873 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.201      ; 9.368      ;
; 10.873 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.207      ; 9.374      ;
; 10.873 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.211      ; 9.378      ;
; 10.873 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.201      ; 9.368      ;
; 10.873 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.205      ; 9.372      ;
; 10.906 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.207      ; 9.341      ;
; 10.906 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.201      ; 9.335      ;
; 10.906 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.207      ; 9.341      ;
; 10.906 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.211      ; 9.345      ;
; 10.906 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.201      ; 9.335      ;
; 10.906 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.205      ; 9.339      ;
; 10.942 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.214      ; 9.312      ;
; 10.942 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.214      ; 9.312      ;
; 10.943 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.218      ; 9.315      ;
; 10.988 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.212      ; 9.264      ;
; 10.988 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.212      ; 9.264      ;
; 10.989 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.216      ; 9.267      ;
; 11.021 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.212      ; 9.231      ;
; 11.021 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.212      ; 9.231      ;
; 11.022 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.216      ; 9.234      ;
; 11.032 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.203      ; 9.211      ;
; 11.032 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.203      ; 9.211      ;
; 11.032 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.207      ; 9.215      ;
; 11.048 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.197      ; 9.189      ;
; 11.048 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.197      ; 9.189      ;
; 11.048 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.201      ; 9.193      ;
; 11.069 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.201      ; 9.172      ;
; 11.069 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.201      ; 9.172      ;
; 11.070 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.205      ; 9.175      ;
; 11.094 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.195      ; 9.141      ;
; 11.094 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.195      ; 9.141      ;
; 11.094 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.199      ; 9.145      ;
; 11.101 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.210      ; 9.149      ;
; 11.101 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.210      ; 9.149      ;
; 11.101 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.214      ; 9.153      ;
; 11.101 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.198      ; 9.137      ;
; 11.101 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.198      ; 9.137      ;
; 11.102 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.202      ; 9.140      ;
; 11.102 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.201      ; 9.139      ;
; 11.102 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.201      ; 9.139      ;
; 11.103 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.205      ; 9.142      ;
; 11.109 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.205      ; 9.136      ;
; 11.109 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.205      ; 9.136      ;
; 11.109 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.209      ; 9.140      ;
; 11.126 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.207      ; 9.121      ;
; 11.126 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.207      ; 9.121      ;
; 11.126 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.211      ; 9.125      ;
; 11.127 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.195      ; 9.108      ;
; 11.127 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.195      ; 9.108      ;
; 11.127 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.199      ; 9.112      ;
; 11.138 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.203      ; 9.105      ;
; 11.138 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.203      ; 9.105      ;
; 11.138 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.207      ; 9.109      ;
; 11.146 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.204      ; 9.098      ;
; 11.146 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.204      ; 9.098      ;
; 11.146 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.208      ; 9.102      ;
; 11.147 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.208      ; 9.101      ;
; 11.147 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.208      ; 9.101      ;
; 11.147 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.212      ; 9.105      ;
; 11.171 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.203      ; 9.072      ;
; 11.171 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.203      ; 9.072      ;
; 11.171 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.207      ; 9.076      ;
; 11.172 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.205      ; 9.073      ;
; 11.172 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.205      ; 9.073      ;
; 11.172 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.209      ; 9.077      ;
; 11.180 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.208      ; 9.068      ;
; 11.180 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.208      ; 9.068      ;
; 11.180 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.212      ; 9.072      ;
; 11.183 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.215      ; 9.072      ;
; 11.183 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.215      ; 9.072      ;
; 11.184 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.219      ; 9.075      ;
; 11.192 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.202      ; 9.050      ;
; 11.192 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.202      ; 9.050      ;
; 11.192 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a39~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.206      ; 9.054      ;
; 11.205 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a41~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.205      ; 9.040      ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cl'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; Datapath_RISC:dp|flipFlop:cReg|Dout                                                              ; Datapath_RISC:dp|flipFlop:cReg|Dout                                                                              ; cl           ; cl          ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Datapath_RISC:dp|flipFlop:zReg|Dout                                                              ; Datapath_RISC:dp|flipFlop:zReg|Dout                                                                              ; cl           ; cl          ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s2                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Datapath_RISC:dp|dataRegister:t4|Dout[15]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[15]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.511      ;
; 0.357 ; controlpath:cp|state.s5                                                                          ; controlpath:cp|state.s3                                                                                          ; cl           ; cl          ; 0.000        ; 0.055      ; 0.556      ;
; 0.373 ; controlpath:cp|state.s8                                                                          ; controlpath:cp|state.s7                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.571      ;
; 0.376 ; controlpath:cp|state.s7                                                                          ; controlpath:cp|state.s1                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.574      ;
; 0.378 ; Datapath_RISC:dp|dataRegister:t3|Dout[15]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.341      ; 0.888      ;
; 0.390 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.589      ;
; 0.393 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.592      ;
; 0.401 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.600      ;
; 0.451 ; Datapath_RISC:dp|dataRegister:ir|Dout[4]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.649      ;
; 0.455 ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|address_reg_a[1] ; Datapath_RISC:dp|dataRegister:ir|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.055      ; 0.654      ;
; 0.504 ; controlpath:cp|state.s13                                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.702      ;
; 0.513 ; controlpath:cp|state.s0                                                                          ; controlpath:cp|state.s1                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.711      ;
; 0.517 ; Datapath_RISC:dp|dataRegister:ir|Dout[2]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.715      ;
; 0.536 ; controlpath:cp|state.s10                                                                         ; controlpath:cp|state.s9                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.734      ;
; 0.544 ; controlpath:cp|state.s9                                                                          ; controlpath:cp|state.s10                                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.742      ;
; 0.551 ; controlpath:cp|state.s7                                                                          ; controlpath:cp|state.s8                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.749      ;
; 0.575 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.774      ;
; 0.579 ; Datapath_RISC:dp|regFile:rf|reg[5][2]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.778      ;
; 0.579 ; Datapath_RISC:dp|regFile:rf|reg[5][10]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.777      ;
; 0.580 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s4                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.778      ;
; 0.594 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.793      ;
; 0.597 ; controlpath:cp|state.s15                                                                         ; controlpath:cp|state.s0                                                                                          ; cl           ; cl          ; 0.000        ; 0.053      ; 0.794      ;
; 0.599 ; Datapath_RISC:dp|dataRegister:pc|Dout[6]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][6]                                                                            ; cl           ; cl          ; 0.000        ; 0.055      ; 0.798      ;
; 0.604 ; Datapath_RISC:dp|dataRegister:pc|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.055      ; 0.803      ;
; 0.613 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.812      ;
; 0.630 ; Datapath_RISC:dp|dataRegister:ir|Dout[1]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[1]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.828      ;
; 0.642 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a46~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.338      ; 1.149      ;
; 0.679 ; Datapath_RISC:dp|regFile:rf|reg[5][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.878      ;
; 0.706 ; controlpath:cp|state.s15                                                                         ; controlpath:cp|state.s7                                                                                          ; cl           ; cl          ; 0.000        ; 0.053      ; 0.903      ;
; 0.717 ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                            ; Datapath_RISC:dp|dataRegister:t3|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.916      ;
; 0.742 ; Datapath_RISC:dp|regFile:rf|reg[5][6]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.940      ;
; 0.744 ; Datapath_RISC:dp|regFile:rf|reg[5][7]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; Datapath_RISC:dp|regFile:rf|reg[5][15]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[15]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.942      ;
; 0.745 ; Datapath_RISC:dp|regFile:rf|reg[5][9]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 0.943      ;
; 0.745 ; Datapath_RISC:dp|regFile:rf|reg[5][14]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; Datapath_RISC:dp|regFile:rf|reg[3][11]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[11]                                                                        ; cl           ; cl          ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[3][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.056      ; 0.948      ;
; 0.760 ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 0.959      ;
; 0.774 ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.055      ; 0.973      ;
; 0.776 ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.974      ;
; 0.779 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.977      ;
; 0.784 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.982      ;
; 0.787 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 0.985      ;
; 0.796 ; controlpath:cp|state.s4                                                                          ; controlpath:cp|state.s4                                                                                          ; cl           ; cl          ; 0.000        ; 0.054      ; 0.994      ;
; 0.805 ; Datapath_RISC:dp|dataRegister:ir|Dout[3]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[3]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 1.003      ;
; 0.817 ; Datapath_RISC:dp|dataRegister:pc|Dout[7]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                                            ; cl           ; cl          ; 0.000        ; 0.058      ; 1.019      ;
; 0.821 ; Datapath_RISC:dp|dataRegister:pc|Dout[0]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][0]                                                                            ; cl           ; cl          ; 0.000        ; 0.055      ; 1.020      ;
; 0.831 ; Datapath_RISC:dp|regFile:rf|reg[2][9]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 1.029      ;
; 0.835 ; Datapath_RISC:dp|regFile:rf|reg[5][6]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 1.033      ;
; 0.835 ; Datapath_RISC:dp|dataRegister:pc|Dout[8]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][8]                                                                            ; cl           ; cl          ; 0.000        ; 0.055      ; 1.034      ;
; 0.840 ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a46~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.339      ; 1.348      ;
; 0.841 ; Datapath_RISC:dp|regFile:rf|reg[7][5]                                                            ; Datapath_RISC:dp|dataRegister:t3|Dout[5]                                                                         ; cl           ; cl          ; 0.000        ; 0.060      ; 1.045      ;
; 0.842 ; Datapath_RISC:dp|regFile:rf|reg[2][6]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 1.040      ;
; 0.847 ; Datapath_RISC:dp|dataRegister:t2|Dout[6]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.339      ; 1.355      ;
; 0.858 ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a51~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.335      ; 1.362      ;
; 0.860 ; Datapath_RISC:dp|dataRegister:pc|Dout[15]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][15]                                                                           ; cl           ; cl          ; 0.000        ; 0.056      ; 1.060      ;
; 0.861 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s9                                                                                          ; cl           ; cl          ; 0.000        ; 0.059      ; 1.064      ;
; 0.867 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a60~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.337      ; 1.373      ;
; 0.868 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.341      ; 1.378      ;
; 0.869 ; Datapath_RISC:dp|dataRegister:t3|Dout[15]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a47~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.347      ; 1.385      ;
; 0.871 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.070      ;
; 0.873 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.072      ;
; 0.874 ; Datapath_RISC:dp|dataRegister:ir|Dout[1]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 1.072      ;
; 0.874 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.073      ;
; 0.878 ; Datapath_RISC:dp|dataRegister:t3|Dout[11]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a28~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.338      ; 1.385      ;
; 0.881 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.339      ; 1.389      ;
; 0.885 ; Datapath_RISC:dp|regFile:rf|reg[2][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.084      ;
; 0.889 ; controlpath:cp|state.s13                                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.054      ; 1.087      ;
; 0.889 ; controlpath:cp|state.s9                                                                          ; controlpath:cp|state.s15                                                                                         ; cl           ; cl          ; 0.000        ; 0.056      ; 1.089      ;
; 0.890 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a28~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.340      ; 1.399      ;
; 0.895 ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.094      ;
; 0.902 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a44~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.350      ; 1.421      ;
; 0.910 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a56~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.340      ; 1.419      ;
; 0.914 ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.113      ;
; 0.922 ; Datapath_RISC:dp|dataRegister:pc|Dout[3]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][3]                                                                            ; cl           ; cl          ; 0.000        ; 0.061      ; 1.127      ;
; 0.926 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.336      ; 1.431      ;
; 0.934 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a51~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.334      ; 1.437      ;
; 0.936 ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 1.134      ;
; 0.939 ; Datapath_RISC:dp|regFile:rf|reg[5][7]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.053      ; 1.136      ;
; 0.940 ; Datapath_RISC:dp|regFile:rf|reg[2][2]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.056      ; 1.140      ;
; 0.943 ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[3][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.055      ; 1.142      ;
; 0.945 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; Datapath_RISC:dp|regFile:rf|reg[3][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.144      ;
; 0.947 ; Datapath_RISC:dp|dataRegister:t2|Dout[1]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a8~porta_address_reg0  ; cl           ; cl          ; 0.000        ; 0.337      ; 1.453      ;
; 0.948 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s3                                                                                          ; cl           ; cl          ; 0.000        ; 0.058      ; 1.150      ;
; 0.949 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a60~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.332      ; 1.450      ;
; 0.950 ; Datapath_RISC:dp|dataRegister:t4|Dout[7]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.149      ;
; 0.950 ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.149      ;
; 0.954 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a13~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.342      ; 1.465      ;
; 0.956 ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                           ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 1.154      ;
; 0.956 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a44~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.342      ; 1.467      ;
; 0.957 ; Datapath_RISC:dp|regFile:rf|reg[5][10]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 1.155      ;
; 0.961 ; Datapath_RISC:dp|regFile:rf|reg[3][12]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.061      ; 1.166      ;
; 0.975 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a2~porta_address_reg0  ; cl           ; cl          ; 0.000        ; 0.330      ; 1.474      ;
; 0.976 ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.054      ; 1.174      ;
; 0.977 ; Datapath_RISC:dp|regFile:rf|reg[5][8]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.055      ; 1.176      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; cl    ; 13.729 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; cl    ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; cl    ; 9.378 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cl'                                                                                                                                                                                                            ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.729 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.119      ; 6.419      ;
; 13.729 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.119      ; 6.419      ;
; 13.731 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.122      ; 6.420      ;
; 13.766 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.119      ; 6.382      ;
; 13.766 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.119      ; 6.382      ;
; 13.768 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.122      ; 6.383      ;
; 13.776 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.121      ; 6.374      ;
; 13.776 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.121      ; 6.374      ;
; 13.778 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.124      ; 6.375      ;
; 13.893 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.116      ; 6.252      ;
; 13.893 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.116      ; 6.252      ;
; 13.895 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.119      ; 6.253      ;
; 13.930 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.116      ; 6.215      ;
; 13.930 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.116      ; 6.215      ;
; 13.932 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.119      ; 6.216      ;
; 13.933 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.135      ; 6.231      ;
; 13.933 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.135      ; 6.231      ;
; 13.935 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.138      ; 6.232      ;
; 13.940 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.118      ; 6.207      ;
; 13.940 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.118      ; 6.207      ;
; 13.942 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a4~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.121      ; 6.208      ;
; 13.970 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.135      ; 6.194      ;
; 13.970 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.135      ; 6.194      ;
; 13.972 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.138      ; 6.195      ;
; 13.980 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.137      ; 6.186      ;
; 13.980 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.137      ; 6.186      ;
; 13.982 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a25~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.140      ; 6.187      ;
; 14.044 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.126      ; 6.111      ;
; 14.044 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.126      ; 6.111      ;
; 14.046 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.129      ; 6.112      ;
; 14.050 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.130      ; 6.109      ;
; 14.050 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.130      ; 6.109      ;
; 14.052 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.133      ; 6.110      ;
; 14.058 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.124      ; 6.095      ;
; 14.058 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.124      ; 6.095      ;
; 14.060 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.127      ; 6.096      ;
; 14.081 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.126      ; 6.074      ;
; 14.081 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.126      ; 6.074      ;
; 14.083 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.129      ; 6.075      ;
; 14.087 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.130      ; 6.072      ;
; 14.087 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.130      ; 6.072      ;
; 14.089 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.133      ; 6.073      ;
; 14.091 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.128      ; 6.066      ;
; 14.091 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.128      ; 6.066      ;
; 14.093 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a54~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.131      ; 6.067      ;
; 14.095 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.124      ; 6.058      ;
; 14.095 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.124      ; 6.058      ;
; 14.097 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.132      ; 6.064      ;
; 14.097 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.132      ; 6.064      ;
; 14.097 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.127      ; 6.059      ;
; 14.099 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a6~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.135      ; 6.065      ;
; 14.105 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.126      ; 6.050      ;
; 14.105 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.126      ; 6.050      ;
; 14.107 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a0~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.129      ; 6.051      ;
; 14.112 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.135      ; 6.052      ;
; 14.112 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.135      ; 6.052      ;
; 14.114 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.138      ; 6.053      ;
; 14.118 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.123      ; 6.034      ;
; 14.118 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.123      ; 6.034      ;
; 14.120 ; Datapath_RISC:dp|dataRegister:ir|Dout[14] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.126      ; 6.035      ;
; 14.127 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.126      ; 6.028      ;
; 14.127 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.126      ; 6.028      ;
; 14.129 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.129      ; 6.029      ;
; 14.149 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.135      ; 6.015      ;
; 14.149 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.135      ; 6.015      ;
; 14.151 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.138      ; 6.016      ;
; 14.159 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.137      ; 6.007      ;
; 14.159 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.137      ; 6.007      ;
; 14.161 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a29~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.140      ; 6.008      ;
; 14.164 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.126      ; 5.991      ;
; 14.164 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.126      ; 5.991      ;
; 14.166 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.129      ; 5.992      ;
; 14.172 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a19~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.147      ; 6.004      ;
; 14.174 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.128      ; 5.983      ;
; 14.174 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.128      ; 5.983      ;
; 14.176 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a7~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.131      ; 5.984      ;
; 14.192 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a26~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.127      ; 5.964      ;
; 14.198 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.119      ; 5.950      ;
; 14.198 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.119      ; 5.950      ;
; 14.200 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.122      ; 5.951      ;
; 14.207 ; Datapath_RISC:dp|dataRegister:ir|Dout[13] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.123      ; 5.945      ;
; 14.207 ; Datapath_RISC:dp|dataRegister:ir|Dout[13] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.123      ; 5.945      ;
; 14.209 ; Datapath_RISC:dp|dataRegister:ir|Dout[13] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a5~porta_datain_reg0   ; cl           ; cl          ; 20.000       ; 0.126      ; 5.946      ;
; 14.209 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a19~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.147      ; 5.967      ;
; 14.219 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a50~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.125      ; 5.935      ;
; 14.219 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a50~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.125      ; 5.935      ;
; 14.219 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a19~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.149      ; 5.959      ;
; 14.221 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a50~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.128      ; 5.936      ;
; 14.226 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a16~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.121      ; 5.924      ;
; 14.228 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a62~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.142      ; 5.943      ;
; 14.229 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a26~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.127      ; 5.927      ;
; 14.231 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a30~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.144      ; 5.942      ;
; 14.235 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.119      ; 5.913      ;
; 14.235 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.119      ; 5.913      ;
; 14.237 ; controlpath:cp|state.s6                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_datain_reg0  ; cl           ; cl          ; 20.000       ; 0.122      ; 5.914      ;
; 14.238 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a14~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.145      ; 5.936      ;
; 14.239 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a26~porta_we_reg       ; cl           ; cl          ; 20.000       ; 0.129      ; 5.919      ;
; 14.245 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_address_reg0  ; cl           ; cl          ; 20.000       ; 0.131      ; 5.915      ;
; 14.245 ; controlpath:cp|state.s5                   ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a3~porta_we_reg        ; cl           ; cl          ; 20.000       ; 0.131      ; 5.915      ;
; 14.245 ; Datapath_RISC:dp|dataRegister:ir|Dout[15] ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a38~porta_address_reg0 ; cl           ; cl          ; 20.000       ; 0.121      ; 5.905      ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cl'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; Datapath_RISC:dp|flipFlop:cReg|Dout                                                              ; Datapath_RISC:dp|flipFlop:cReg|Dout                                                                              ; cl           ; cl          ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Datapath_RISC:dp|flipFlop:zReg|Dout                                                              ; Datapath_RISC:dp|flipFlop:zReg|Dout                                                                              ; cl           ; cl          ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Datapath_RISC:dp|dataRegister:t4|Dout[15]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[15]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s2                                                                                          ; cl           ; cl          ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; Datapath_RISC:dp|dataRegister:t3|Dout[15]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.221      ; 0.514      ;
; 0.205 ; controlpath:cp|state.s5                                                                          ; controlpath:cp|state.s3                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.325      ;
; 0.217 ; controlpath:cp|state.s8                                                                          ; controlpath:cp|state.s7                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; controlpath:cp|state.s7                                                                          ; controlpath:cp|state.s1                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.340      ;
; 0.235 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.355      ;
; 0.236 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.356      ;
; 0.237 ; Datapath_RISC:dp|dataRegister:ir|Dout[12]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.357      ;
; 0.265 ; Datapath_RISC:dp|dataRegister:ir|Dout[4]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.385      ;
; 0.276 ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|address_reg_a[1] ; Datapath_RISC:dp|dataRegister:ir|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.396      ;
; 0.289 ; controlpath:cp|state.s13                                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.035      ; 0.408      ;
; 0.305 ; controlpath:cp|state.s0                                                                          ; controlpath:cp|state.s1                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; Datapath_RISC:dp|dataRegister:ir|Dout[2]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.427      ;
; 0.321 ; controlpath:cp|state.s10                                                                         ; controlpath:cp|state.s9                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.441      ;
; 0.324 ; controlpath:cp|state.s9                                                                          ; controlpath:cp|state.s10                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.444      ;
; 0.329 ; controlpath:cp|state.s7                                                                          ; controlpath:cp|state.s8                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.449      ;
; 0.338 ; Datapath_RISC:dp|dataRegister:pc|Dout[6]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][6]                                                                            ; cl           ; cl          ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; Datapath_RISC:dp|regFile:rf|reg[5][10]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.459      ;
; 0.341 ; Datapath_RISC:dp|regFile:rf|reg[5][2]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; Datapath_RISC:dp|dataRegister:pc|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.036      ; 0.463      ;
; 0.345 ; controlpath:cp|state.s15                                                                         ; controlpath:cp|state.s0                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.465      ;
; 0.348 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.468      ;
; 0.350 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s4                                                                                          ; cl           ; cl          ; 0.000        ; 0.035      ; 0.469      ;
; 0.356 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a46~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.219      ; 0.679      ;
; 0.363 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.483      ;
; 0.368 ; Datapath_RISC:dp|dataRegister:ir|Dout[1]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[1]                                                                         ; cl           ; cl          ; 0.000        ; 0.035      ; 0.487      ;
; 0.375 ; Datapath_RISC:dp|dataRegister:ir|Dout[14]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.495      ;
; 0.399 ; Datapath_RISC:dp|regFile:rf|reg[5][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.519      ;
; 0.410 ; controlpath:cp|state.s15                                                                         ; controlpath:cp|state.s7                                                                                          ; cl           ; cl          ; 0.000        ; 0.036      ; 0.530      ;
; 0.416 ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                            ; Datapath_RISC:dp|dataRegister:t3|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.536      ;
; 0.419 ; Datapath_RISC:dp|regFile:rf|reg[3][11]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[11]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.539      ;
; 0.432 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[3][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.038      ; 0.554      ;
; 0.438 ; Datapath_RISC:dp|regFile:rf|reg[5][6]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.558      ;
; 0.438 ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.036      ; 0.558      ;
; 0.439 ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.559      ;
; 0.439 ; Datapath_RISC:dp|regFile:rf|reg[5][9]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.559      ;
; 0.439 ; Datapath_RISC:dp|regFile:rf|reg[5][7]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; Datapath_RISC:dp|regFile:rf|reg[5][15]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[15]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.560      ;
; 0.441 ; Datapath_RISC:dp|regFile:rf|reg[5][14]                                                           ; Datapath_RISC:dp|dataRegister:t1|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.561      ;
; 0.448 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.571      ;
; 0.453 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[11]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.574      ;
; 0.462 ; Datapath_RISC:dp|dataRegister:ir|Dout[3]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[3]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.582      ;
; 0.466 ; Datapath_RISC:dp|dataRegister:t2|Dout[6]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.220      ; 0.790      ;
; 0.469 ; controlpath:cp|state.s4                                                                          ; controlpath:cp|state.s4                                                                                          ; cl           ; cl          ; 0.000        ; 0.035      ; 0.588      ;
; 0.473 ; Datapath_RISC:dp|regFile:rf|reg[5][6]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; Datapath_RISC:dp|dataRegister:pc|Dout[7]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                                            ; cl           ; cl          ; 0.000        ; 0.040      ; 0.598      ;
; 0.475 ; Datapath_RISC:dp|dataRegister:pc|Dout[8]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][8]                                                                            ; cl           ; cl          ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; Datapath_RISC:dp|dataRegister:pc|Dout[0]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][0]                                                                            ; cl           ; cl          ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; Datapath_RISC:dp|regFile:rf|reg[2][9]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a46~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.220      ; 0.804      ;
; 0.489 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.222      ; 0.815      ;
; 0.490 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a60~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.218      ; 0.812      ;
; 0.492 ; Datapath_RISC:dp|dataRegister:t3|Dout[11]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a28~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.219      ; 0.815      ;
; 0.494 ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a51~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.216      ; 0.814      ;
; 0.494 ; Datapath_RISC:dp|dataRegister:pc|Dout[15]                                                        ; Datapath_RISC:dp|regFile:rf|reg[7][15]                                                                           ; cl           ; cl          ; 0.000        ; 0.037      ; 0.615      ;
; 0.500 ; Datapath_RISC:dp|regFile:rf|reg[7][5]                                                            ; Datapath_RISC:dp|dataRegister:t3|Dout[5]                                                                         ; cl           ; cl          ; 0.000        ; 0.041      ; 0.625      ;
; 0.504 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.220      ; 0.828      ;
; 0.504 ; controlpath:cp|state.s9                                                                          ; controlpath:cp|state.s15                                                                                         ; cl           ; cl          ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; Datapath_RISC:dp|dataRegister:t3|Dout[12]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a44~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.230      ; 0.839      ;
; 0.505 ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; Datapath_RISC:dp|dataRegister:ir|Dout[1]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[8]                                                                         ; cl           ; cl          ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; Datapath_RISC:dp|regFile:rf|reg[2][6]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[6]                                                                         ; cl           ; cl          ; 0.000        ; 0.035      ; 0.625      ;
; 0.510 ; controlpath:cp|state.s13                                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.035      ; 0.629      ;
; 0.513 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a28~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.221      ; 0.838      ;
; 0.513 ; Datapath_RISC:dp|dataRegister:t3|Dout[15]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a47~porta_datain_reg0  ; cl           ; cl          ; 0.000        ; 0.225      ; 0.842      ;
; 0.516 ; controlpath:cp|state.s2                                                                          ; controlpath:cp|state.s9                                                                                          ; cl           ; cl          ; 0.000        ; 0.040      ; 0.640      ;
; 0.521 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a56~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.221      ; 0.846      ;
; 0.526 ; Datapath_RISC:dp|regFile:rf|reg[5][7]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.035      ; 0.645      ;
; 0.528 ; Datapath_RISC:dp|regFile:rf|reg[2][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.648      ;
; 0.531 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.217      ; 0.852      ;
; 0.534 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s11                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s13                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s14                                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; Datapath_RISC:dp|regFile:rf|reg[3][4]                                                            ; Datapath_RISC:dp|dataRegister:t1|Dout[4]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; Datapath_RISC:dp|regFile:rf|reg[2][2]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[2]                                                                         ; cl           ; cl          ; 0.000        ; 0.038      ; 0.661      ;
; 0.543 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a51~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.215      ; 0.862      ;
; 0.543 ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                        ; Datapath_RISC:dp|regFile:rf|reg[3][13]                                                                           ; cl           ; cl          ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; Datapath_RISC:dp|dataRegister:pc|Dout[3]                                                         ; Datapath_RISC:dp|regFile:rf|reg[7][3]                                                                            ; cl           ; cl          ; 0.000        ; 0.041      ; 0.669      ;
; 0.547 ; Datapath_RISC:dp|regFile:rf|reg[7][7]                                                            ; Datapath_RISC:dp|dataRegister:t2|Dout[7]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.667      ;
; 0.548 ; Datapath_RISC:dp|dataRegister:t2|Dout[1]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a8~porta_address_reg0  ; cl           ; cl          ; 0.000        ; 0.219      ; 0.871      ;
; 0.551 ; Datapath_RISC:dp|regFile:rf|reg[5][10]                                                           ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.671      ;
; 0.551 ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[12]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.671      ;
; 0.553 ; Datapath_RISC:dp|dataRegister:t2|Dout[10]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a60~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.213      ; 0.870      ;
; 0.555 ; Datapath_RISC:dp|dataRegister:t3|Dout[3]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a12~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.220      ; 0.879      ;
; 0.556 ; Datapath_RISC:dp|regFile:rf|reg[7][13]                                                           ; Datapath_RISC:dp|dataRegister:t3|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.676      ;
; 0.558 ; Datapath_RISC:dp|dataRegister:ir|Dout[13]                                                        ; controlpath:cp|state.s3                                                                                          ; cl           ; cl          ; 0.000        ; 0.040      ; 0.682      ;
; 0.559 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a13~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.223      ; 0.886      ;
; 0.559 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[14]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                        ; Datapath_RISC:dp|dataRegister:t4|Dout[13]                                                                        ; cl           ; cl          ; 0.000        ; 0.036      ; 0.679      ;
; 0.561 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a44~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.223      ; 0.888      ;
; 0.562 ; Datapath_RISC:dp|dataRegister:t4|Dout[7]                                                         ; Datapath_RISC:dp|dataRegister:t4|Dout[9]                                                                         ; cl           ; cl          ; 0.000        ; 0.036      ; 0.682      ;
; 0.566 ; Datapath_RISC:dp|dataRegister:t2|Dout[0]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a48~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.223      ; 0.893      ;
; 0.566 ; Datapath_RISC:dp|dataRegister:t2|Dout[8]                                                         ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a15~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.219      ; 0.889      ;
; 0.567 ; Datapath_RISC:dp|dataRegister:t3|Dout[11]                                                        ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_ct81:auto_generated|ram_block1a48~porta_address_reg0 ; cl           ; cl          ; 0.000        ; 0.223      ; 0.894      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 9.483 ; 0.186 ; N/A      ; N/A     ; 9.378               ;
;  cl              ; 9.483 ; 0.186 ; N/A      ; N/A     ; 9.378               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cl              ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; x[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; x[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; x[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; x[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; x[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; x[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; x[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; x[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; x[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; x[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; x[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; x[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; x[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; cl         ; cl       ; 106507   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; cl         ; cl       ; 106507   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 144   ; 144  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; cl    ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; x[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; x[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Oct 28 19:29:03 2016
Info: Command: quartus_sta RISC1 -c RISC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'RISC1.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cl (Rise) to cl (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 cl 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 cl 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.572               0.000 cl 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cl (Rise) to cl (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.486               0.000 cl 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 cl 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 cl 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cl (Rise) to cl (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.729               0.000 cl 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 cl 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.378               0.000 cl 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1048 megabytes
    Info: Processing ended: Fri Oct 28 19:29:05 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


