// Seed: 3530260944
module module_0 (
    id_1,
    id_2
);
  inout supply1 id_2;
  input wire id_1;
  assign id_2 = 1;
  assign module_1.id_2 = 0;
  wire id_3;
  wire id_4;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd40
) (
    input wand id_0
);
  wire _id_2;
  id_3 :
  assert property (@(negedge {(~id_3) {id_0}}) 1)
  else $signed(27);
  ;
  logic ["" : id_2] id_4[id_2 : 1 'b0];
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign id_2 = id_4;
endmodule
