set ::env(PROJECT_NAME) mcpu_8bita
set ::env(DESIGN_TOP) vCpu3 
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/mcpu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/mcpu/rtl/MCPU_0.1a.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
