<?xml version="1.0" ?>
<spirit:component xmlns:IDEA="https://www.umich.edu" xmlns:arm="http://www.arm.com/SPIRIT/1685-2009" xmlns:soc="http://www.duolog.com/2011/05/socrates" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
	<spirit:vendor>IDEA_UofM_UV</spirit:vendor>
	<spirit:library>IDEA</spirit:library>
	<spirit:name>fasoc_m0mcu2</spirit:name>
	<spirit:version>1.00</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>M0MCU_AHBM</spirit:name>
			<spirit:busType spirit:library="AMBA3" spirit:name="AHBLite" spirit:vendor="amba.com" spirit:version="r2p0_0"/>
			<spirit:abstractionType spirit:library="AMBA3" spirit:name="AHBLite_rtl" spirit:vendor="amba.com" spirit:version="r2p0_0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HCLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HCLK</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HRESETn</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HRESETn</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HTRANS</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HTRANS</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HWRITE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HWRITE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HSIZE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HSIZE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HPROT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HPROT</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HWDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HWDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HRDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HRDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>HRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ext_HRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>verilogSource</spirit:name>
				<spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:ncsim.cadence.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:vcs.synopsys.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:designcompiler.synopsys.com:</spirit:envIdentifier>
				<spirit:language>Verilog</spirit:language>
				<spirit:modelName>fasoc_m0mcu_rtl</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>fasoc_m0mcu2</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>XTAL1</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>XTAL2</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>NRST</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>P0</spirit:name>
				<spirit:wire>
					<spirit:direction>inout</spirit:direction>
					<spirit:vector>
						<spirit:left>15</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>P1</spirit:name>
				<spirit:wire>
					<spirit:direction>inout</spirit:direction>
					<spirit:vector>
						<spirit:left>15</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>nTRST</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>TDI</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>TDO</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>SWDIOTMS</spirit:name>
				<spirit:wire>
					<spirit:direction>inout</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>SWCLKTCK</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HCLK</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HRESETn</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HSEL</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>15</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HTRANS</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>1</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HWRITE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HSIZE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>2</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HPROT</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>3</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HWDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HREADYOUT</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HRDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left>31</spirit:left>
						<spirit:right>0</spirit:right>
					</spirit:vector>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ext_HRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PRESETn</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PCLK</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PCLKG</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>APBACTIVE</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>PCLKEN</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>fasoc_m0mcu2</spirit:name>
			<spirit:file>
				<spirit:name>/afs/eecs.umich.edu/vlsida/projects/FASoC/TSMC_65LP/fasoc/soc/test/fasoc_m0mcu2/export/fasoc_m0mcu2.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>verilog_output</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
</spirit:component>
