Coverage Report by instance with details

=================================================================================
=== Instance: /wrapper_top/wrapperif
=== Design Unit: work.wrapper_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/wrapperif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /wrapper_top/slaveif
=== Design Unit: work.slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/slaveif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                          MISO_ref           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                  rx_data_ref[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      rx_valid_ref           1           1      100.00 
                                      tx_data[7-0]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /wrapper_top/ramif
=== Design Unit: work.ram_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         62        62         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/ramif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                     dout_ref[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      tx_valid_ref           1           1      100.00 

Total Node Count     =         31 
Toggled Node Count   =         31 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (62 of 62 bins)

=================================================================================
=== Instance: /wrapper_top/dut/ram_dut
=== Design Unit: work.RAM
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_top/dut/ram_dut/a1
                     RAM.sv(61)                         0          1
/wrapper_top/dut/ram_dut/a2
                     RAM.sv(62)                         0          1
/wrapper_top/dut/ram_dut/a3
                     RAM.sv(63)                         0          1
/wrapper_top/dut/ram_dut/a4
                     RAM.sv(64)                         0          1
/wrapper_top/dut/ram_dut/a5
                     RAM.sv(65)                         0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_top/dut/ram_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.sv
------------------------------------IF Branch------------------------------------
    14                                      6434     Count coming in to IF
    14              1                        330         if (~rst_n) begin
    20              1                       6104         else begin //<<<<<<<<<<<<<<
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                      6104     Count coming in to IF
    21              1                       3625             if (rx_valid) begin
                                            2479     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    22                                      3625     Count coming in to CASE
    23              1                        879                     2'b00 : Wr_Addr <= din[7:0];
    24              1                        831                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                       1095                     2'b10 : Rd_Addr <= din[7:0];
    26              1                        820                     2'b11 : dout <= MEM[Rd_Addr]; //<<<<<<<<<<<<<<
Branch totals: 4 hits of 4 branches = 100.00%



Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/wrapper_top/dut/ram_dut/c1              RAM    Verilog  SVA  RAM.sv(67)       330 Covered   
/wrapper_top/dut/ram_dut/c2              RAM    Verilog  SVA  RAM.sv(68)      23465 Covered   
/wrapper_top/dut/ram_dut/c3              RAM    Verilog  SVA  RAM.sv(69)      1850 Covered   
/wrapper_top/dut/ram_dut/c4              RAM    Verilog  SVA  RAM.sv(70)      7036 Covered   
/wrapper_top/dut/ram_dut/c5              RAM    Verilog  SVA  RAM.sv(71)      3844 Covered   
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         3         0   100.00%

================================Expression Details================================

Expression Coverage for instance /wrapper_top/dut/ram_dut --

  File RAM.sv
----------------Focused Expression View-----------------
Line       31 Item    1  ((din[9] && din[8]) && rx_valid)
Expression totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      din[9]         Y
      din[8]         Y
    rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  din[9]_0              -                             
  Row   2:          1  din[9]_1              (rx_valid && din[8])          
  Row   3:          1  din[8]_0              din[9]                        
  Row   4:          1  din[8]_1              (rx_valid && din[9])          
  Row   5:          1  rx_valid_0            (din[9] && din[8])            
  Row   6:          1  rx_valid_1            (din[9] && din[8])            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_top/dut/ram_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.sv
    1                                                module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                
    3                                                input      [9:0] din;
    4                                                input            clk, rst_n, rx_valid;
    5                                                
    6                                                output reg [7:0] dout;
    7                                                output reg       tx_valid;
    8                                                
    9                                                reg [7:0] MEM [255:0];
    10                                               
    11                                               reg [7:0] Rd_Addr, Wr_Addr;
    12                                               
    13              1                       6434     always @(posedge clk) begin
    14                                                   if (~rst_n) begin
    15              1                        330             dout <= 0;
    16              1                        330             tx_valid <= 0;
    17              1                        330             Rd_Addr <= 0;
    18              1                        330             Wr_Addr <= 0;
    19                                                   end
    20                                                   else begin //<<<<<<<<<<<<<<
    21                                                       if (rx_valid) begin
    22                                                           case (din[9:8])
    23              1                        879                     2'b00 : Wr_Addr <= din[7:0];
    24              1                        831                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                       1095                     2'b10 : Rd_Addr <= din[7:0];
    26              1                        820                     2'b11 : dout <= MEM[Rd_Addr]; //<<<<<<<<<<<<<<
    27                                                               default: dout <= 0;
    28                                                           endcase
    29                                                       end
    30                                                       
    31              1                       6104             tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/dut/ram_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      Rd_Addr[7-0]           1           1      100.00 
                                      Wr_Addr[7-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /wrapper_top/dut/ram_ref
=== Design Unit: work.RAM_REF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /wrapper_top/dut/ram_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_REF.v
------------------------------------IF Branch------------------------------------
    18                                      7546     Count coming in to IF
    18              1                        330             if(~rst_n) begin
    24              1                       7216             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    26                                      7216     Count coming in to IF
    26              1                       4737                 if(rx_valid) begin
                                            2479     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    27                                      4737     Count coming in to CASE
    28              1                        879                         2'b00 : write_address <= din[7:0];
    29              1                        831                         2'b01 : mem[write_address] <= din [7:0];
    30              1                       1095                         2'b10 : read_address <= din[7:0];
    31              1                       1932                         2'b11 : begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_top/dut/ram_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_REF.v
    1                                                module RAM_REF #(
    2                                                    parameter MEM_DEPTH = 256,
    3                                                    parameter ADDR_SIZE = 8
    4                                                )(
    5                                                    input       [9:0]   din,
    6                                                    input               clk,
    7                                                    input               rst_n,
    8                                                    input               rx_valid,
    9                                                    output reg  [7:0]   dout,
    10                                                   output reg          tx_valid
    11                                               );
    12                                                   reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    13                                               
    14                                                   reg [ADDR_SIZE-1:0] write_address;
    15                                                   reg [ADDR_SIZE-1:0] read_address;
    16                                               
    17              1                       7546         always @(posedge clk) begin
    18                                                       if(~rst_n) begin
    19              1                        330                 dout            <= 0;
    20              1                        330                 tx_valid        <= 0;
    21              1                        330                 write_address   <= 0;
    22              1                        330                 read_address    <= 0;
    23                                                       end
    24                                                       else begin
    25              1                       7216                 tx_valid <= 0;
    26                                                           if(rx_valid) begin
    27                                                               case (din[9:8])
    28              1                        879                         2'b00 : write_address <= din[7:0];
    29              1                        831                         2'b01 : mem[write_address] <= din [7:0];
    30              1                       1095                         2'b10 : read_address <= din[7:0];
    31                                                                   2'b11 : begin
    32              1                       1932                             tx_valid <= 1;
    33              1                       1932                             dout <= mem[read_address];

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/dut/ram_ref --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                 read_address[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                write_address[7-0]           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /wrapper_top/dut
=== Design Unit: work.WRAPPER
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_top/dut/rst_as
                     wrapper.sv(13)                     0          1
/wrapper_top/dut/MISO_as
                     wrapper.sv(16)                     0          1

Directive Coverage:
    Directives                       2         2         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/wrapper_top/dut/rst_cov                 WRAPPER Verilog  SVA  wrapper.sv(14)   330 Covered   
/wrapper_top/dut/MISO_cov                WRAPPER Verilog  SVA  wrapper.sv(17)  23465 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         58        58         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  rx_data_din[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                 tx_data_dout[0-7]           1           1      100.00 
                             tx_data_dout_ref[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      tx_valid_ref           1           1      100.00 

Total Node Count     =         29 
Toggled Node Count   =         29 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (58 of 58 bins)

=================================================================================
=== Instance: /wrapper_top/slave_dut
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                       7         7         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_top/slave_dut/as1
                     slave.sv(171)                      0          1
/wrapper_top/slave_dut/as2
                     slave.sv(172)                      0          1
/wrapper_top/slave_dut/as3
                     slave.sv(173)                      0          1
/wrapper_top/slave_dut/as4
                     slave.sv(174)                      0          1
/wrapper_top/slave_dut/as5
                     slave.sv(175)                      0          1
/wrapper_top/slave_dut/as6
                     slave.sv(176)                      0          1
/wrapper_top/slave_dut/as7
                     slave.sv(177)                      0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        39         0   100.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_top/slave_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.sv
------------------------------------IF Branch------------------------------------
    18                                      8483     Count coming in to IF
    18              1                        330         if (~slaveif.rst_n) begin
    21              1                       8153         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    27                                     21510     Count coming in to CASE
    28              1                       4163             IDLE : begin
    34              1                       2277             CHK_CMD : begin
    48              1                       7711             WRITE : begin
    54              1                       2917             READ_ADD : begin
    60              1                       4441             READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    29                                      4163     Count coming in to IF
    29              1                       1870                 if (slaveif.SS_n)
    31              1                       2293                 else            
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                      2277     Count coming in to IF
    35              1                         19                 if (slaveif.SS_n)
    37              1                       2258                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                      2258     Count coming in to IF
    38              1                       1306                     if (~slaveif.MOSI)
    40              1                        952                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                       952     Count coming in to IF
    41              1                        493                         if (received_address) 
    43              1                        459                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                      7711     Count coming in to IF
    49              1                       1079                 if (slaveif.SS_n)
    51              1                       6632                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                      2917     Count coming in to IF
    55              1                        348                 if (slaveif.SS_n)
    57              1                       2569                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      4441     Count coming in to IF
    61              1                        400                 if (slaveif.SS_n)
    63              1                       4041                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                     30002     Count coming in to IF
    70              1                        330         if (~slaveif.rst_n) begin 
    78              1                      29672         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    79                                     29672     Count coming in to CASE
    80              1                       2163                 IDLE : begin
    86              1                       2122                 CHK_CMD : begin
    89              1                      12935                 WRITE : begin
    99              1                       4344                 READ_ADD : begin
    110             1                       8108                 READ_DATA : begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                     12935     Count coming in to IF
    90              1                      10957                     if (counter > 0) begin
    94              1                       1978                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    100                                     4344     Count coming in to IF
    100             1                       3317                     if (counter > 0) begin
    104             1                       1027                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                     8108     Count coming in to IF
    111             1                       1144                     if (slaveif.tx_valid) begin
    122             1                       6964                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                     1144     Count coming in to IF
    113             1                        896                         if (counter > 0) begin
    117             1                        248                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                     6964     Count coming in to IF
    123             1                       6281                         if (counter > 0) begin
    127             1                        683                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_top/slave_dut --

  File slave.sv
----------------Focused Condition View-------------------
Line       90 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       100 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       113 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       123 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             



Directive Coverage:
    Directives                       7         7         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/wrapper_top/slave_dut/cov1              SLAVE  Verilog  SVA  slave.sv(179)    330 Covered   
/wrapper_top/slave_dut/cov2              SLAVE  Verilog  SVA  slave.sv(180)   5473 Covered   
/wrapper_top/slave_dut/cov3              SLAVE  Verilog  SVA  slave.sv(181)   2140 Covered   
/wrapper_top/slave_dut/cov4              SLAVE  Verilog  SVA  slave.sv(182)   2103 Covered   
/wrapper_top/slave_dut/cov5              SLAVE  Verilog  SVA  slave.sv(183)   1066 Covered   
/wrapper_top/slave_dut/cov6              SLAVE  Verilog  SVA  slave.sv(184)    396 Covered   
/wrapper_top/slave_dut/cov7              SLAVE  Verilog  SVA  slave.sv(185)    347 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /wrapper_top/slave_dut --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  28                IDLE                   0
  34             CHK_CMD                   2
  54            READ_ADD                   3
  60           READ_DATA                   4
  48               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                2181          
                 CHK_CMD                2140          
                READ_ADD                 778          
               READ_DATA                 975          
                   WRITE                2409          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  32                   0                2140          IDLE -> CHK_CMD               
  44                   1                 396          CHK_CMD -> READ_ADD           
  42                   2                 489          CHK_CMD -> READ_DATA          
  39                   3                1218          CHK_CMD -> WRITE              
  36                   4                  37          CHK_CMD -> IDLE               
  56                   5                 395          READ_ADD -> IDLE              
  62                   6                 489          READ_DATA -> IDLE             
  50                   7                1218          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_top/slave_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave.sv
    1                                                module SLAVE (slave_if.DUT slaveif);
    2                                                
    3                                                localparam IDLE      = 3'b000;
    4                                                localparam WRITE     = 3'b001;
    5                                                localparam CHK_CMD   = 3'b010;
    6                                                localparam READ_ADD  = 3'b011;
    7                                                localparam READ_DATA = 3'b100;
    8                                                
    9                                                
    10                                               reg [3:0] counter;
    11                                               reg       received_address;
    12                                               
    13                                               reg [2:0] cs, ns;
    14                                               reg [7:0] MISO_BUS;
    15                                               reg [9:0] MOSI_BUS;
    16                                               
    17              1                       8483     always @(posedge slaveif.clk) begin
    18                                                   if (~slaveif.rst_n) begin
    19              1                        330             cs <= IDLE;
    20                                                   end
    21                                                   else begin
    22              1                       8153             cs <= ns;
    23                                                   end
    24                                               end
    25                                               
    26              1                      21510     always @(*) begin
    27                                                   case (cs)
    28                                                       IDLE : begin
    29                                                           if (slaveif.SS_n)
    30              1                       1870                     ns = IDLE;
    31                                                           else            
    32              1                       2293                     ns = CHK_CMD;
    33                                                       end
    34                                                       CHK_CMD : begin
    35                                                           if (slaveif.SS_n)
    36              1                         19                     ns = IDLE;
    37                                                           else begin
    38                                                               if (~slaveif.MOSI)
    39              1                       1306                         ns = WRITE;
    40                                                               else begin
    41                                                                   if (received_address) 
    42              1                        493                             ns = READ_DATA;    //read data after recive address 
    43                                                                   else
    44              1                        459                             ns = READ_ADD;
    45                                                               end
    46                                                           end
    47                                                       end
    48                                                       WRITE : begin
    49                                                           if (slaveif.SS_n)
    50              1                       1079                     ns = IDLE;
    51                                                           else
    52              1                       6632                     ns = WRITE;
    53                                                       end
    54                                                       READ_ADD : begin
    55                                                           if (slaveif.SS_n)
    56              1                        348                     ns = IDLE;
    57                                                           else
    58              1                       2569                     ns = READ_ADD;
    59                                                       end
    60                                                       READ_DATA : begin
    61                                                           if (slaveif.SS_n)
    62              1                        400                     ns = IDLE;
    63                                                           else
    64              1                       4041                     ns = READ_DATA;
    65                                                       end
    66                                                   endcase
    67                                               end
    68                                               
    69              1                      30002     always @(posedge  slaveif.clk) begin
    70                                                   if (~slaveif.rst_n) begin 
    71              1                        330             slaveif.rx_valid <= 0;
    72              1                        330             slaveif.rx_data <= 0;
    73              1                        330             received_address <= 0;
    74              1                        330             slaveif.MISO <= 0;
    75              1                        330             MOSI_BUS<=0;
    76              1                        330             MISO_BUS<=0; 
    77                                                   end
    78                                                   else begin
    79                                                       case (cs)
    80                                                           IDLE : begin
    81              1                       2163                     slaveif.rx_valid <= 0;
    82              1                       2163                     slaveif.MISO <= 0;         // miso not set to zero in idle
    83              1                       2163                     MOSI_BUS<=0;
    84              1                       2163                     MISO_BUS<=0; 
    85                                                           end
    86                                                           CHK_CMD : begin
    87              1                       2122                     counter <= 10;      
    88                                                           end
    89                                                           WRITE : begin
    90                                                               if (counter > 0) begin
    91              1                      10957                         MOSI_BUS[counter-1] <= slaveif.MOSI;
    92              1                      10957                         counter <= counter - 1;
    93                                                               end
    94                                                               else begin
    95              1                       1978                         slaveif.rx_valid <= 1;
    96              1                       1978                         slaveif.rx_data<=MOSI_BUS;
    97                                                               end
    98                                                           end
    99                                                           READ_ADD : begin
    100                                                              if (counter > 0) begin
    101             1                       3317                         MOSI_BUS[counter-1] <= slaveif.MOSI;
    102             1                       3317                         counter <= counter - 1;
    103                                                              end
    104                                                              else begin
    105             1                       1027                         slaveif.rx_valid <= 1;
    106             1                       1027                         received_address <= 1;
    107             1                       1027                         slaveif.rx_data<=MOSI_BUS;
    108                                                              end
    109                                                          end
    110                                                          READ_DATA : begin
    111                                                              if (slaveif.tx_valid) begin
    112             1                       1144                         MISO_BUS<=slaveif.tx_data;
    113                                                                  if (counter > 0) begin
    114             1                        896                             slaveif.MISO <= MISO_BUS[counter-1];
    115             1                        896                             counter <= counter - 1;
    116                                                                  end
    117                                                                  else begin
    118             1                        248                             received_address <= 0;
    119             1                        248                             slaveif.rx_valid <= 0; // for tx_valid to be asserted during read data
    120                                                                  end
    121                                                              end
    122                                                              else begin
    123                                                                  if (counter > 0) begin
    124             1                       6281                             MOSI_BUS[counter-1] <= slaveif.MOSI;
    125             1                       6281                             counter <= counter - 1;
    126                                                                  end
    127                                                                  else begin
    128             1                        683                             slaveif.rx_valid <= 1;
    129             1                        683                             slaveif.rx_data<=MOSI_BUS;
    130             1                        683                             counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         58        58         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/slave_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     MISO_BUS[7-0]           1           1      100.00 
                                     MOSI_BUS[9-0]           1           1      100.00 
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                  received_address           1           1      100.00 

Total Node Count     =         29 
Toggled Node Count   =         29 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (58 of 58 bins)

=================================================================================
=== Instance: /wrapper_top/slave_ref
=== Design Unit: work.SLAVE_REF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        37         1    97.36%

================================Branch Details================================

Branch Coverage for instance /wrapper_top/slave_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_ref.sv
------------------------------------IF Branch------------------------------------
    17                                      8483     Count coming in to IF
    17              1                        330         if(~slaveif.rst_n)begin
    20              1                       8153         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    25                                     21510     Count coming in to CASE
    26              1                       4163         IDLE : begin
    32              1                       2277         CHK_CMD : begin
    49              1                       7711         WRITE : begin
    55              1                       2917         READ_ADD : begin
    61              1                       4441         READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                      4163     Count coming in to IF
    27              1                       2293             if(slaveif.SS_n==0)
    29              1                       1870             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      2277     Count coming in to IF
    33              1                         19             if(slaveif.SS_n)
    35              1                       1306             else if(slaveif.SS_n==0&&slaveif.MOSI==0)begin
    38              1                        459             else if (slaveif.SS_n==0&&slaveif.MOSI==1&&READ_FLAG==0)begin
    43              1                        493             else if(slaveif.SS_n==0&&slaveif.MOSI==1&&READ_FLAG==1)begin
    46              1                    ***0***             else
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    50                                      7711     Count coming in to IF
    50              1                       1079             if(slaveif.SS_n)
    52              1                       6632             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      2917     Count coming in to IF
    56              1                        348             if(slaveif.SS_n)
    58              1                       2569             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      4441     Count coming in to IF
    62              1                        400             if(slaveif.SS_n)
    64              1                       4041             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                     30002     Count coming in to IF
    71              1                        330             if(~slaveif.rst_n)begin
    80              1                      29672             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    81                                     29672     Count coming in to CASE
    82              1                       2163                 IDLE : begin
    90              1                      12935                 WRITE : begin
    101             1                       4344                 READ_ADD : begin
    114             1                       8108                 READ_DATA : begin
                                            2122     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                     12935     Count coming in to IF
    91              1                      10957                     if(count>0)begin
    96              1                       1978                     else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                     4344     Count coming in to IF
    102             1                       3317                     if(count>0)begin
    107             1                       1027                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                     8108     Count coming in to IF
    115             1                       1144                     if (slaveif.tx_valid) begin
    126             1                       6964                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                     1144     Count coming in to IF
    117             1                        896                         if (count > 0) begin
    121             1                        248                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                     6964     Count coming in to IF
    127             1                       6281                         if (count > 0) begin
    131             1                        683                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         6         6    50.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_top/slave_ref --

  File slave_ref.sv
----------------Focused Condition View-------------------
Line       35 Item    1  (slaveif.SS_n ~| slaveif.MOSI)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  slaveif.SS_n         N  '_1' not hit             Hit '_1'
  slaveif.MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  slaveif.SS_n_0        ~slaveif.MOSI                 
  Row   2:    ***0***  slaveif.SS_n_1        ~slaveif.MOSI                 
  Row   3:          1  slaveif.MOSI_0        ~slaveif.SS_n                 
  Row   4:          1  slaveif.MOSI_1        ~slaveif.SS_n                 

----------------Focused Condition View-------------------
Line       38 Item    1  ((~slaveif.SS_n && slaveif.MOSI) && ~READ_FLAG)
Condition totals: 1 of 3 input terms covered = 33.33%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  slaveif.SS_n         N  '_1' not hit             Hit '_1'
  slaveif.MOSI         N  '_0' not hit             Hit '_0'
     READ_FLAG         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  slaveif.SS_n_0        (~READ_FLAG && slaveif.MOSI)  
  Row   2:    ***0***  slaveif.SS_n_1        -                             
  Row   3:    ***0***  slaveif.MOSI_0        ~slaveif.SS_n                 
  Row   4:          1  slaveif.MOSI_1        (~READ_FLAG && ~slaveif.SS_n) 
  Row   5:          1  READ_FLAG_0           (~slaveif.SS_n && slaveif.MOSI)
  Row   6:          1  READ_FLAG_1           (~slaveif.SS_n && slaveif.MOSI)

----------------Focused Condition View-------------------
Line       43 Item    1  ((~slaveif.SS_n && slaveif.MOSI) && READ_FLAG)
Condition totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  slaveif.SS_n         N  '_1' not hit             Hit '_1'
  slaveif.MOSI         N  '_0' not hit             Hit '_0'
     READ_FLAG         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  slaveif.SS_n_0        (READ_FLAG && slaveif.MOSI)   
  Row   2:    ***0***  slaveif.SS_n_1        -                             
  Row   3:    ***0***  slaveif.MOSI_0        ~slaveif.SS_n                 
  Row   4:          1  slaveif.MOSI_1        (READ_FLAG && ~slaveif.SS_n)  
  Row   5:    ***0***  READ_FLAG_0           (~slaveif.SS_n && slaveif.MOSI)
  Row   6:          1  READ_FLAG_1           (~slaveif.SS_n && slaveif.MOSI)

----------------Focused Condition View-------------------
Line       91 Item    1  (count > 0)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (count > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count > 0)_0         -                             
  Row   2:          1  (count > 0)_1         -                             

----------------Focused Condition View-------------------
Line       102 Item    1  (count > 0)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (count > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count > 0)_0         -                             
  Row   2:          1  (count > 0)_1         -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (count > 0)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (count > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count > 0)_0         -                             
  Row   2:          1  (count > 0)_1         -                             

----------------Focused Condition View-------------------
Line       127 Item    1  (count > 0)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (count > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count > 0)_0         -                             
  Row   2:          1  (count > 0)_1         -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /wrapper_top/slave_ref --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  26                IDLE                   0
  32             CHK_CMD                   2
  61           READ_DATA                   4
  55            READ_ADD                   3
  49               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                2181          
                 CHK_CMD                2140          
               READ_DATA                 975          
                READ_ADD                 778          
                   WRITE                2409          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  28                   0                2140          IDLE -> CHK_CMD               
  44                   1                 489          CHK_CMD -> READ_DATA          
  39                   2                 396          CHK_CMD -> READ_ADD           
  36                   3                1218          CHK_CMD -> WRITE              
  34                   4                  37          CHK_CMD -> IDLE               
  63                   5                 489          READ_DATA -> IDLE             
  57                   6                 395          READ_ADD -> IDLE              
  51                   7                1218          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      51        50         1    98.03%

================================Statement Details================================

Statement Coverage for instance /wrapper_top/slave_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_ref.sv
    1                                                module SLAVE_REF (slave_if.REF slaveif);
    2                                                
    3                                                localparam IDLE      = 3'b000;
    4                                                localparam WRITE     = 3'b001;
    5                                                localparam CHK_CMD   = 3'b010;
    6                                                localparam READ_ADD  = 3'b011;
    7                                                localparam READ_DATA = 3'b100;
    8                                                
    9                                                
    10                                               (* fsm_encoding = "sequential" *)
    11                                               reg [2:0]cs,ns;
    12                                               reg READ_FLAG;
    13                                               reg [3:0] count;
    14                                               reg [7:0] MISO_BUS;
    15                                               reg [9:0] MOSI_BUS;
    16              1                       8483     always@(posedge slaveif.clk)begin
    17                                                   if(~slaveif.rst_n)begin
    18              1                        330             cs<=IDLE;
    19                                                   end
    20                                                   else
    21              1                       8153             cs<=ns;
    22                                                   end
    23                                               
    24              1                      21510     always@(*)begin
    25                                                   case (cs)
    26                                                   IDLE : begin
    27                                                       if(slaveif.SS_n==0)
    28              1                       2293                 ns=CHK_CMD;
    29                                                       else
    30              1                       1870                 ns=IDLE;
    31                                                   end
    32                                                   CHK_CMD : begin
    33                                                       if(slaveif.SS_n)
    34              1                         19             ns=IDLE;
    35                                                       else if(slaveif.SS_n==0&&slaveif.MOSI==0)begin
    36              1                       1306                 ns=WRITE;
    37                                                       end
    38                                                       else if (slaveif.SS_n==0&&slaveif.MOSI==1&&READ_FLAG==0)begin
    39              1                        459                 ns=READ_ADD;
    40                                               
    41                                                       end
    42                                               
    43                                                       else if(slaveif.SS_n==0&&slaveif.MOSI==1&&READ_FLAG==1)begin
    44              1                        493                 ns=READ_DATA;
    45                                                       end
    46                                                       else
    47              1                    ***0***                 ns=CHK_CMD;
    48                                                       end
    49                                                   WRITE : begin
    50                                                       if(slaveif.SS_n)
    51              1                       1079                 ns=IDLE;
    52                                                       else
    53              1                       6632                 ns=WRITE;
    54                                                       end
    55                                                   READ_ADD : begin
    56                                                       if(slaveif.SS_n)
    57              1                        348                 ns=IDLE;
    58                                                       else
    59              1                       2569                 ns=READ_ADD; 
    60                                                       end
    61                                                   READ_DATA : begin
    62                                                       if(slaveif.SS_n)
    63              1                        400                 ns=IDLE;
    64                                                       else
    65              1                       4041                 ns=READ_DATA;
    66                                                   end
    67                                                   endcase
    68                                               end
    69                                                  
    70              1                      30002     always@(posedge slaveif.clk)begin
    71                                                       if(~slaveif.rst_n)begin
    72              1                        330                 count<=10;
    73              1                        330                 slaveif.rx_valid_ref<=0;
    74              1                        330                 slaveif.rx_data_ref<=0;
    75              1                        330                 slaveif.MISO_ref<=0;
    76              1                        330                 READ_FLAG<=0;
    77              1                        330                 MISO_BUS<=0;
    78              1                        330                 MOSI_BUS<=0;
    79                                                       end
    80                                                       else begin
    81                                                       case(cs)
    82                                                           IDLE : begin
    83              1                       2163                     count<=10;
    84              1                       2163                     slaveif.rx_valid_ref<=0;
    85              1                       2163                     slaveif.MISO_ref<=0;
    86              1                       2163                     MOSI_BUS<=0;
    87              1                       2163                     MISO_BUS<=0;
    88                                                           end
    89                                                       
    90                                                           WRITE : begin
    91                                                               if(count>0)begin
    92              1                      10957                         MOSI_BUS<={MOSI_BUS[9:0],slaveif.MOSI};
    93              1                      10957                         slaveif.rx_valid_ref<=0;
    94              1                      10957                         count<=count-1;
    95                                                               end
    96                                                               else  begin
    97              1                       1978                         slaveif.rx_data_ref<=MOSI_BUS;
    98              1                       1978                         slaveif.rx_valid_ref<=1;
    99                                                               end
    100                                                          end
    101                                                          READ_ADD : begin
    102                                                              if(count>0)begin
    103             1                       3317                         MOSI_BUS<={MOSI_BUS[9:0],slaveif.MOSI};
    104             1                       3317                         slaveif.rx_valid_ref<=0;
    105             1                       3317                         count<=count-1;
    106                                                              end
    107                                                              else begin
    108             1                       1027                         slaveif.rx_data_ref<=MOSI_BUS;
    109             1                       1027                         slaveif.rx_valid_ref<=1;
    110             1                       1027                         READ_FLAG<=1;
    111                                                              end
    112                                                          end
    113                                              
    114                                                          READ_DATA : begin
    115                                                              if (slaveif.tx_valid) begin
    116             1                       1144                         MISO_BUS<=slaveif.tx_data;
    117                                                                  if (count > 0) begin
    118             1                        896                             slaveif.MISO_ref <= MISO_BUS[count-1];
    119             1                        896                             count <= count - 1;
    120                                                                  end
    121                                                                  else begin
    122             1                        248                             READ_FLAG <= 0;
    123             1                        248                             slaveif.rx_valid_ref <= 0;
    124                                                                  end
    125                                                              end
    126                                                              else begin
    127                                                                  if (count > 0) begin
    128             1                       6281                             MOSI_BUS[count-1] <= slaveif.MOSI;
    129             1                       6281                             count <= count - 1;
    130                                                                  end
    131                                                                  else begin
    132             1                        683                             slaveif.rx_valid_ref <= 1;
    133             1                        683                             slaveif.rx_data_ref <= MOSI_BUS;
    134             1                        683                             count <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         58        58         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top/slave_ref --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     MISO_BUS[7-0]           1           1      100.00 
                                     MOSI_BUS[9-0]           1           1      100.00 
                                         READ_FLAG           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 

Total Node Count     =         29 
Toggled Node Count   =         29 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (58 of 58 bins)

=================================================================================
=== Instance: /wrapper_top
=== Design Unit: work.wrapper_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_top.sv
    3                                                module wrapper_top();
    4                                                    bit clk;
    5                                                
    6               1                      60005         always #1 clk = ~clk;
    6               2                      60004     
    7                                                
    8                                                    wrapper_if wrapperif(clk);
    9                                                    slave_if slaveif(clk);
    10                                                   ram_if ramif(clk);
    11                                                   WRAPPER dut(wrapperif);
    12                                                   SLAVE slave_dut (slaveif);
    13                                                   SLAVE_REF slave_ref (slaveif);
    14                                               
    15              1                        370         assign wrapperif.MISO = slaveif.MISO;
    16                                               
    17              1                      12742         assign slaveif.MOSI = wrapperif.MOSI;
    18              1                       3741         assign slaveif.SS_n = wrapperif.SS_n;
    19              1                        655         assign slaveif.rst_n = wrapperif.rst_n;
    20              1                        948         assign slaveif.tx_valid = dut.tx_valid;
    21              1                        386         assign slaveif.tx_data = dut.tx_data_dout;
    22                                                   
    23              1                       2133         assign ramif.din = dut.ram_dut.din;
    24              1                        655         assign ramif.rst_n = dut.ram_dut.rst_n;
    25              1                       3560         assign ramif.rx_valid = dut.ram_dut.rx_valid;
    26              1                      60006         assign ramif.clk = dut.ram_dut.clk;
    27              1                        386         assign ramif.dout = dut.ram_dut.dout;
    28              1                        948         assign ramif.tx_valid = dut.ram_dut.tx_valid;
    29              1                        386         assign ramif.dout_ref = dut.ram_ref.dout;
    30              1                       2407         assign ramif.tx_valid_ref = dut.ram_ref.tx_valid;
    31                                               
    32              1                       2133         assign dut.rx_data_din = slaveif.rx_data;
    33              1                       3560         assign dut.rx_valid = slaveif.rx_valid;
    34                                               
    35                                               
    36                                                   initial begin
    37              1                          1             uvm_config_db #(virtual wrapper_if)::set(null, "uvm_test_top", "WRAPPER VIF", wrapperif);
    38              1                          1             uvm_config_db #(virtual slave_if)::set(null, "uvm_test_top", "SLAVE VIF", slaveif);
    39              1                          1             uvm_config_db #(virtual ram_if)::set(null, "uvm_test_top", "RAM VIF", ramif);
    40              1                          1             run_test ("wrapper_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /wrapper_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /ram_seq_item_pkg
=== Design Unit: work.ram_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(ram_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(ram_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(ram_seq_item);
    6               4                    ***0***             `uvm_object_utils(ram_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(ram_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(ram_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_seq_item_pkg --

  File ram_seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         2        13    13.33%

================================Statement Details================================

Statement Coverage for instance /ram_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_seq_item.sv
    1                                                package ram_seq_item_pkg ;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class ram_seq_item extends uvm_sequence_item;
    6               1                    ***0***             `uvm_object_utils(ram_seq_item);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        rand logic [9:0] din;
    9                                                        rand logic       rst_n;
    10                                                       rand logic       rx_valid;
    11                                                            logic [7:0] dout;
    12                                                            logic       tx_valid;
    13                                                            logic [7:0] dout_ref;
    14                                                            logic       tx_valid_ref;
    15                                               
    16              1                      30003                  logic [9:0] prev_din = 0;
    17                                               
    18                                                       function new(string name = "ram_seq_item");
    19              1                      30003                 super.new(name);
    20                                                       endfunction
    21                                               
    22                                                       function string convert2string();
    23              1                    ***0***                 return $sformatf("%s din: %d rst_n: %d rx_valid: %d dout: %d tx_valid: %d",
    24                                                               super.convert2string(), din, rst_n, rx_valid, dout, tx_valid);
    25                                                       endfunction
    26                                               
    27                                                       function string convert2string_stimulus();
    28              1                    ***0***                 return $sformatf("din: %d rst_n: %d rx_valid: %d",
    29                                                               din, rst_n, rx_valid);
    30                                                       endfunction
    31                                               
    32                                                       constraint rst_c {
    33                                                           rst_n dist {1 := 9, 0 := 1};
    34                                                       }
    35                                               
    36                                                       constraint rx_valid_c {
    37                                                           rx_valid dist {1 := 9, 0 := 1};
    38                                                       }
    39                                               
    40                                               
    41                                                       constraint wr_seq_c {
    42                                                           if (prev_din[9:8] == 2'b00)
    43                                                                   din[9] == 1'b0;
    44                                                       }
    45                                                           
    46                                                       constraint rd_seq_c {
    47                                                           if (prev_din[9:8] == 2'b10)
    48                                                               din[9] == 2'b11;
    49                                                           else if (prev_din[9:8] == 2'b11)
    50                                                               din[9] == 2'b10;
    51                                                       }
    52                                               
    53                                                       constraint rd_wr_seq_c {      
    54                                                               if (prev_din[9:8] == 2'b00)
    55                                                                   din[9] == 1'b0;
    56                                               
    57                                                               else if(prev_din[9:8] == 2'b01)
    58                                                                   din[9] dist {1 := 6, 0 := 4};
    59                                               
    60                                                               else if (prev_din[9:8] == 2'b10)
    61                                                                   din[9:8] == 2'b11;
    62                                                           
    63                                                               else // 11
    64                                                                   din[9:8] == 2'b10;
    65                                                       }
    66                                                       
    67                                                       function void post_randomize();
    68              1                    ***0***                 prev_din = din;


=================================================================================
=== Instance: /ram_scoreboard_pkg
=== Design Unit: work.ram_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /ram_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_scoreboard.sv
------------------------------------IF Branch------------------------------------
    33                                     30002     Count coming in to IF
    33              1                    ***0***                     if(sb_item.dout !== sb_item.dout_ref || sb_item.tx_valid !== sb_item.tx_valid_ref) begin
    38              1                      30002                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***                         `uvm_error("SR_SCB", $sformatf("Mismatch!\ndout: %0d Expected: %0d\ntx_valid: %0d Expected: %0d",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                     30002     Count coming in to IF
    39              1                    ***0***                         `uvm_info("SR_SCB", $sformatf("Mmatch!\ndout: %0d Expected: %0d\ntx_valid: %0d Expected: %0d",
                                           30002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1                 `uvm_info("SCB_REPORT", $sformatf("\ntotal correct: %0d\ntotal errors: %0d", correct_count, error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_scoreboard_pkg --

  File ram_scoreboard.sv
----------------Focused Condition View-------------------
Line       33 Item    1  ((this.sb_item.dout !== this.sb_item.dout_ref) || (this.sb_item.tx_valid !== this.sb_item.tx_valid_ref))
Condition totals: 0 of 2 input terms covered = 0.00%

                                             Input Term   Covered  Reason for no coverage   Hint
                                            -----------  --------  -----------------------  --------------
          (this.sb_item.dout !== this.sb_item.dout_ref)         N  '_1' not hit             Hit '_1'
  (this.sb_item.tx_valid !== this.sb_item.tx_valid_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                     -------------------------     
  Row   1:          1  (this.sb_item.dout !== this.sb_item.dout_ref)_0          ~(this.sb_item.tx_valid !== this.sb_item.tx_valid_ref)
  Row   2:    ***0***  (this.sb_item.dout !== this.sb_item.dout_ref)_1          -                             
  Row   3:          1  (this.sb_item.tx_valid !== this.sb_item.tx_valid_ref)_0  ~(this.sb_item.dout !== this.sb_item.dout_ref)
  Row   4:    ***0***  (this.sb_item.tx_valid !== this.sb_item.tx_valid_ref)_1  ~(this.sb_item.dout !== this.sb_item.dout_ref)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        12         6    66.66%

================================Statement Details================================

Statement Coverage for instance /ram_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_scoreboard.sv
    1                                                package ram_scoreboard_pkg;
    2                                                    import ram_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class ram_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(ram_scoreboard);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        uvm_analysis_export #(ram_seq_item) sb_exp;
    9                                                        uvm_tlm_analysis_fifo #(ram_seq_item) sb_fifo;
    10                                                       ram_seq_item sb_item;
    11                                               
    12                                                       int error_count, correct_count;
    13                                               
    14                                                       function new(string name = "ram_scoreboard", uvm_component parent = null);
    15              1                          1                 super.new(name, parent);
    16                                                       endfunction
    17                                               
    18                                                       function void build_phase(uvm_phase phase);
    19              1                          1                 super.build_phase(phase);
    20              1                          1                 sb_exp = new("sb_exp", this);
    21              1                          1                 sb_fifo = new("sb_fifo", this);
    22                                                       endfunction
    23                                               
    24                                                       function void connect_phase(uvm_phase phase);
    25              1                          1                 super.connect_phase(phase);
    26              1                          1                 sb_exp.connect(sb_fifo.analysis_export);
    27                                                       endfunction
    28                                               
    29                                                       task run_phase(uvm_phase phase);
    30              1                          1                 super.run_phase(phase);
    31              1                          1                 forever begin
    32              1                      30003                     sb_fifo.get(sb_item);
    33                                                               if(sb_item.dout !== sb_item.dout_ref || sb_item.tx_valid !== sb_item.tx_valid_ref) begin
    34              1                    ***0***                         `uvm_error("SR_SCB", $sformatf("Mismatch!\ndout: %0d Expected: %0d\ntx_valid: %0d Expected: %0d",
    35                                                                       sb_item.dout, sb_item.dout_ref, sb_item.tx_valid, sb_item.tx_valid_ref));
    36              1                    ***0***                         error_count++;
    37                                                               end
    38                                                               else begin
    39              1                    ***0***                         `uvm_info("SR_SCB", $sformatf("Mmatch!\ndout: %0d Expected: %0d\ntx_valid: %0d Expected: %0d",
    40                                                                       sb_item.dout, sb_item.dout_ref, sb_item.tx_valid, sb_item.tx_valid_ref), UVM_HIGH);
    41              1                      30002                         correct_count++;
    42                                                               end
    43                                                           end
    44                                               
    45                                                
    46                                                       endtask
    47                                               
    48                                               
    49                                                       function void report_phase(uvm_phase phase);
    50              1                          1                 super.report_phase(phase);
    51              1                          1                 `uvm_info("SCB_REPORT", $sformatf("\ntotal correct: %0d\ntotal errors: %0d", correct_count, error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /ram_coverage_pkg
=== Design Unit: work.ram_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         14        14         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /ram_coverage_pkg/ram_coverage/cov_gp           100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_valid_p                               0.00%        100          -    ZERO                 
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint din_p_all                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint all_transition                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Cross c1                                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross c2                                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/ram_coverage_pkg::ram_coverage::cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_valid_p [1]                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     23724          1          -    Covered              
        bin auto[1]                                      6278          1          -    Covered              
    Coverpoint din_p_all                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     11447          1          -    Covered              
        bin auto[1]                                      5615          1          -    Covered              
        bin auto[2]                                      6939          1          -    Covered              
        bin auto[3]                                      6001          1          -    Covered              
    Coverpoint all_transition                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_data_after_wr_address                      145          1          -    Covered              
        bin rd_data_after_rd_address                       29          1          -    Covered              
        bin all_transition                                  3          1          -    Covered              
    Cross c1                                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[3],auto[1]>                        1947          1          -    Covered              
            bin <auto[1],auto[1]>                         895          1          -    Covered              
            bin <auto[2],auto[1]>                        2528          1          -    Covered              
            bin <auto[0],auto[1]>                         908          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin b1                               23724                     -    Occurred             
    Cross c2                                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin b2                                       1947          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /ram_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_coverage.sv
    1                                                package ram_coverage_pkg;
    2                                                    import ram_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class ram_coverage extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(ram_coverage);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        uvm_analysis_export #(ram_seq_item) cov_exp;
    9                                                        uvm_tlm_analysis_fifo #(ram_seq_item) cov_fifo;
    10                                                       ram_seq_item cov_item;
    11                                               
    12                                                       covergroup cov_gp;
    13                                                           rx_valid_p: coverpoint cov_item.rx_valid{
    14                                                               option.weight = 0;
    15                                                           }
    16                                               
    17                                                           din_p_all: coverpoint cov_item.din[9:8];
    18                                               
    19                                                           all_transition: coverpoint cov_item.din[9:8] {
    20                                                               bins wr_data_after_wr_address = (2'b00 => 2'b01);
    21                                                               bins rd_data_after_rd_address = (2'b10 => 2'b11);
    22                                                               bins all_transition = (2'b00 [*14] => 2'b01 [*14] => 2'b10 [*14] => 2'b11);
    23                                                           }
    24                                                           c1: cross din_p_all, rx_valid_p {
    25                                                               ignore_bins b1 = binsof(rx_valid_p) intersect {0};
    26                                                           }
    27                                               
    28                                                           c2: cross din_p_all , rx_valid_p {
    29                                                               option.cross_auto_bin_max = 0;
    30                                                               bins b2 = binsof(rx_valid_p) intersect {1} 
    31                                                                   && binsof(din_p_all) intersect {2'b11};
    32                                                          }
    33                                                           
    34                                                       endgroup
    35                                               
    36                                                       function new(string name = "ram_coverage", uvm_component parent = null);
    37              1                          1                 super.new(name, parent);
    38              1                          1                 cov_gp = new;
    39                                                       endfunction
    40                                               
    41                                                   function void build_phase(uvm_phase phase);
    42              1                          1             super.build_phase(phase);
    43              1                          1             cov_exp = new("cov_exp", this);
    44              1                          1             cov_fifo = new("cov_fifo", this);
    45                                                   endfunction
    46                                               
    47                                                   function void connect_phase(uvm_phase phase);
    48              1                          1             super.connect_phase(phase);
    49              1                          1             cov_exp.connect(cov_fifo.analysis_export);
    50                                                   endfunction
    51                                               
    52                                                   task run_phase(uvm_phase phase);
    53              1                          1             super.run_phase(phase);
    54              1                          1             forever begin
    55              1                      30003                 cov_fifo.get(cov_item);
    56              1                      30002                 cov_gp.sample();


=================================================================================
=== Instance: /ram_monitor_pkg
=== Design Unit: work.ram_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /ram_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_monitor.sv
------------------------------------IF Branch------------------------------------
    33                                     30002     Count coming in to IF
    33              1                    ***0***                     `uvm_info("MONITOR RUN", mon_item.convert2string(), UVM_HIGH);
                                           30002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        14         4    77.77%

================================Statement Details================================

Statement Coverage for instance /ram_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_monitor.sv
    1                                                package ram_monitor_pkg;
    2                                                    import ram_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class ram_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(ram_monitor);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        ram_seq_item mon_item;
    9                                                        virtual ram_if vif;
    10                                                       uvm_analysis_port #(ram_seq_item) mon_ap;
    11                                               
    12                                                       function new(string name = "ram_monitor", uvm_component parent = null);
    13              1                          1                 super.new(name, parent);
    14                                                       endfunction
    15                                               
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 mon_ap = new("mon_ap", this);
    19                                                       endfunction
    20                                               
    21                                                       task run_phase(uvm_phase phase);
    22              1                          1                 forever begin
    23              1                      30003                     mon_item = ram_seq_item::type_id::create("mon_item");
    24              1                      30003                     @(negedge vif.clk);
    25              1                      30002                     mon_item.rx_valid = vif.rx_valid;
    26              1                      30002                     mon_item.din = vif.din;
    27              1                      30002                     mon_item.rst_n = vif.rst_n;
    28              1                      30002                     mon_item.dout = vif.dout;
    29              1                      30002                     mon_item.tx_valid = vif.tx_valid;
    30              1                      30002                     mon_item.dout_ref = vif.dout_ref;
    31              1                      30002                     mon_item.tx_valid_ref = vif.tx_valid_ref;
    32              1                      30002                     mon_ap.write(mon_item);
    33              1                    ***0***                     `uvm_info("MONITOR RUN", mon_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /ram_config_pkg
=== Design Unit: work.ram_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(ram_config);
    6               4                    ***0***             `uvm_object_utils(ram_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(ram_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /ram_config_pkg --

  File ram_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /ram_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_config.sv
    1                                                package ram_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class ram_config extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(ram_config);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                        virtual ram_if vif;
    8                                                        uvm_active_passive_enum is_active;
    9                                                
    10                                                       function new(string name = "ram_config");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /ram_driver_pkg
=== Design Unit: work.ram_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /ram_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_driver.sv
------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***                     `uvm_info("DRIVER", drv_item.convert2string_stimulus(), UVM_HIGH);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         0        14     0.00%

================================Statement Details================================

Statement Coverage for instance /ram_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_driver.sv
    1                                                package ram_driver_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import ram_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class ram_driver extends uvm_driver #(ram_seq_item);
    7               1                    ***0***             `uvm_component_utils(ram_driver);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        virtual ram_if vif;
    9                                                        ram_seq_item drv_item;
    10                                               
    11                                                       function new(string name = "ram_driver", uvm_component parent = null);
    12              1                    ***0***                 super.new(name, parent);
    13                                                       endfunction
    14                                               
    15                                                       task run_phase(uvm_phase phase);
    16              1                    ***0***                 super.run_phase(phase);
    17              1                    ***0***                 drv_item = ram_seq_item::type_id::create("drv_item");
    18              1                    ***0***                 forever begin
    19              1                    ***0***                     seq_item_port.get_next_item(drv_item);
    20              1                    ***0***                     vif.din = drv_item.din;
    21              1                    ***0***                     vif.rx_valid = drv_item.rx_valid;
    22              1                    ***0***                     vif.rst_n = drv_item.rst_n;
    23              1                    ***0***                     seq_item_port.item_done();
    24              1                    ***0***                     @(negedge vif.clk);
    25              1                    ***0***                     `uvm_info("DRIVER", drv_item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /ram_sequencer_pkg
=== Design Unit: work.ram_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /ram_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_sequencer.sv
    1                                                package ram_sequencer_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import ram_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class ram_sequencer extends uvm_sequencer #(ram_seq_item);
    7               1                    ***0***             `uvm_component_utils(ram_sequencer);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        function new(string name = "ram_sequencer", uvm_component parent = null);
    9               1                    ***0***                 super.new(name, parent);


=================================================================================
=== Instance: /ram_agent_pkg
=== Design Unit: work.ram_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /ram_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_agent.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***                 if(!uvm_config_db #(ram_config)::get(this, "", "RAM CFG", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***                     `uvm_fatal("AGENT BUILD", "get failure!");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                    ***0***                 if(cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                    ***0***                 if(cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /ram_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_agent.sv
    1                                                package ram_agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import ram_sequencer_pkg::*;
    4                                                    import ram_driver_pkg::*;
    5                                                    import ram_config_pkg::*;
    6                                                    import ram_seq_item_pkg::*;
    7                                                    import ram_monitor_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                    
    10                                                   class ram_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(ram_agent);
    11              2                    ***0***     
    11              3                    ***0***     
    12                                                       ram_sequencer sqr;
    13                                                       ram_driver drv;
    14                                                       ram_config cfg;
    15                                                       ram_monitor mon;
    16                                                       uvm_analysis_port #(ram_seq_item) agent_ap;
    17                                               
    18                                                       function new(string name = "ram_agent", uvm_component parent = null);
    19              1                          1                 super.new(name, parent);
    20                                                       endfunction
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                               
    25                                                           if(!uvm_config_db #(ram_config)::get(this, "", "RAM CFG", cfg))
    26              1                    ***0***                     `uvm_fatal("AGENT BUILD", "get failure!");
    27                                               
    28                                                           if(cfg.is_active == UVM_ACTIVE) begin
    29              1                    ***0***                    sqr = ram_sequencer::type_id::create("sqr", this);
    30              1                    ***0***                     drv = ram_driver::type_id::create("drv", this);
    31                                                           end
    32                                               
    33              1                          1                 mon = ram_monitor::type_id::create("mon", this);
    34              1                          1                 agent_ap = new("agent_ap", this);
    35                                                       endfunction
    36                                                       
    37                                                       function void connect_phase(uvm_phase phase);
    38              1                          1                 super.connect_phase(phase);
    39                                               
    40                                                           if(cfg.is_active == UVM_ACTIVE) begin
    41              1                    ***0***                     drv.vif = cfg.vif;
    42              1                    ***0***                     drv.seq_item_port.connect(sqr.seq_item_export);
    43                                                           end
    44                                               
    45              1                          1                 mon.mon_ap.connect(agent_ap);
    46              1                          1                 mon.vif = cfg.vif; 


=================================================================================
=== Instance: /ram_env_pkg
=== Design Unit: work.ram_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         8         3    72.72%

================================Statement Details================================

Statement Coverage for instance /ram_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram_env.sv
    1                                                package ram_env_pkg;
    2                                                    import ram_agent_pkg::*;
    3                                                    import ram_coverage_pkg::*;
    4                                                    import ram_scoreboard_pkg::*;
    5                                                    import uvm_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class ram_env extends uvm_env;
    9               1                    ***0***             `uvm_component_utils(ram_env);
    9               2                    ***0***     
    9               3                    ***0***     
    10                                                       ram_agent agt;
    11                                                       ram_scoreboard sb;
    12                                                       ram_coverage cov;
    13                                               
    14                                                       function new(string name = "ram_env", uvm_component parent = null);
    15              1                          1                 super.new(name, parent);
    16                                                       endfunction
    17                                               
    18                                                       function void build_phase(uvm_phase phase);
    19              1                          1                 super.build_phase(phase);
    20              1                          1                 agt = ram_agent::type_id::create("agt", this);
    21              1                          1                 sb = ram_scoreboard::type_id::create("sb", this);
    22              1                          1                 cov = ram_coverage::type_id::create("cov", this);
    23                                                       endfunction
    24                                               
    25                                                       function void connect_phase(uvm_phase phase);
    26              1                          1                 super.connect_phase(phase);
    27              1                          1                 agt.agent_ap.connect(sb.sb_exp);
    28              1                          1                 agt.agent_ap.connect(cov.cov_exp);


=================================================================================
=== Instance: /slave_seq_item_pkg
=== Design Unit: work.slave_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         0        12     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(slave_seq_item)
    6               4                    ***0***             `uvm_object_utils(slave_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***                 if((counter == 22)
    49              1                    ***0***                 else 
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         0         5     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_seq_item_pkg --

  File slave_seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       46 Item    1  ((this.counter == 22) || ((this.counter == 12) && (this.mosi_data[9:8] != 3)))
Condition totals: 0 of 3 input terms covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
        (this.counter == 22)         N  No hits                  Hit '_0' and '_1'
        (this.counter == 12)         N  No hits                  Hit '_0' and '_1'
  (this.mosi_data[9:8] != 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (this.counter == 22)_0        ~((this.counter == 12) && (this.mosi_data[9:8] != 3))
  Row   2:    ***0***  (this.counter == 22)_1        -                             
  Row   3:    ***0***  (this.counter == 12)_0        ~(this.counter == 22)         
  Row   4:    ***0***  (this.counter == 12)_1        (~(this.counter == 22) && (this.mosi_data[9:8] != 3))
  Row   5:    ***0***  (this.mosi_data[9:8] != 3)_0  (~(this.counter == 22) && (this.counter == 12))
  Row   6:    ***0***  (this.mosi_data[9:8] != 3)_1  (~(this.counter == 22) && (this.counter == 12))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17         2        15    11.76%

================================Statement Details================================

Statement Coverage for instance /slave_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_seq_item.sv
    1                                                package slave_seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class slave_seq_item extends uvm_sequence_item;
    6               1                    ***0***             `uvm_object_utils(slave_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                             logic       MOSI;
    8                                                        rand logic       rst_n;
    9                                                        rand logic       SS_n;
    10                                                       rand logic       tx_valid;
    11                                                       rand logic [7:0] tx_data;
    12                                                            logic [9:0] rx_data;
    13                                                            logic       rx_valid;
    14                                                            logic       MISO;
    15                                               
    16                                                            logic [9:0] rx_data_ref;
    17                                                            logic       rx_valid_ref;
    18                                                            logic       MISO_ref;
    19                                               
    20              1                      30003             rand logic [10:0] mosi_data = 0;
    21                                               
    22                                                       int counter;
    23                                               
    24                                                       function new(string name = "slave_seq_item");
    25              1                      30003                 super.new(name);
    26                                                       endfunction
    27                                               
    28                                                       constraint rst_c {
    29                                                           rst_n dist{0 := 1, 1 := 99};
    30                                                       }
    31                                               
    32                                                       constraint SS_c {
    33                                                           (mosi_data[9:8] == 2'b11) -> SS_n == (counter == 23);
    34                                                           (mosi_data[9:8] != 2'b11) -> SS_n == (counter == 13);
    35                                                       }
    36                                               
    37                                                       constraint valid_first_three_c {
    38                                                           mosi_data[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
    39                                                       }
    40                                               
    41                                                       constraint tx_valid_c {
    42                                                           tx_valid == (mosi_data[9:8] == 2'b11);
    43                                                       }
    44                                               
    45                                                       function void pre_randomize();
    46                                                           if((counter == 22)
    47                                                               || counter == 12 && mosi_data[9:8] != 2'b11)
    48              1                    ***0***                     counter = 0;
    49                                                           else 
    50              1                    ***0***                     counter++;
    51                                                       endfunction
    52                                               
    53                                                       
    54                                                       function void post_randomize();
    55              1                    ***0***                 MOSI = mosi_data[10 - counter%11];
    56                                                       endfunction
    57                                               
    58                                               
    59                                                       function string convert2string();
    60              1                    ***0***                 return $sformatf("%s MOSI: %d, rst_n: %d, SS_n: %d, tx_valid: %d, tx_data: %d, rx_data: %d, rx_valid: %d MISO: %d", 
    61                                                                           super.convert2string(), MOSI, rst_n, SS_n, tx_valid, tx_data, rx_data, rx_valid, MISO);
    62                                                       endfunction
    63                                               
    64                                                       function string convert2string_stimulus();
    65              1                    ***0***                 return $sformatf("MOSI: %d, rst_n: %d, SS_n: %d, tx_valid: %d, tx_data: %d", 


=================================================================================
=== Instance: /slave_coverage_pkg
=== Design Unit: work.slave_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         14        14         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /slave_coverage_pkg/slave_cov/g1                100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross sceniario                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_cov::g1  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     11447          1          -    Covered              
        bin auto[1]                                      5615          1          -    Covered              
        bin auto[2]                                      6939          1          -    Covered              
        bin auto[3]                                      6001          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal                                       1484          1          -    Covered              
        bin Rd_dt                                         382          1          -    Covered              
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_add                                    5542          1          -    Covered              
        bin write_data                                   3533          1          -    Covered              
        bin READ_ADD                                     3448          1          -    Covered              
        bin READ_DATA                                    4737          1          -    Covered              
    Cross sceniario                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <Rd_dt,READ_DATA>                         195          1          -    Covered              
            bin <normal,READ_ADD>                         382          1          -    Covered              
            bin <normal,write_data>                       484          1          -    Covered              
            bin <normal,write_add>                        618          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin illegal4                             0                     -    ZERO                 
            ignore_bin illegal3                             0                     -    ZERO                 
            ignore_bin illegal2                             0                     -    ZERO                 
            ignore_bin illegal1                             0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /slave_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_coverage.sv
    1                                                package slave_coverage_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import slave_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class slave_cov extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(slave_cov)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        slave_seq_item seq_item;
    9                                                
    10                                                       uvm_analysis_export #(slave_seq_item) cov_export;
    11                                                       uvm_tlm_analysis_fifo #(slave_seq_item) fifo_export;
    12                                               
    13                                               
    14                                                       covergroup g1;
    15                                                       rx_data : coverpoint seq_item.rx_data[9:8];
    16                                                       ss_n: coverpoint seq_item.SS_n {
    17                                                           bins normal=(1 => 0[*13] => 1);
    18                                                           bins Rd_dt=(1 => 0[*23] => 1);
    19                                                       }
    20                                                       mosi_cp: coverpoint seq_item.MOSI {
    21                                                           bins write_add = (0 => 0 => 0);
    22                                                           bins write_data = (0 => 0 => 1);
    23                                                           bins READ_ADD = (1 => 1 => 0);
    24                                                           bins READ_DATA = (1 => 1 => 1);
    25                                                       }
    26                                                       sceniario: cross ss_n,mosi_cp {
    27                                                           ignore_bins illegal1 = binsof(ss_n.normal) && binsof(mosi_cp.READ_DATA);
    28                                                           ignore_bins illegal2 = binsof(ss_n.Rd_dt) && binsof(mosi_cp.READ_ADD);
    29                                                           ignore_bins illegal3 = binsof(ss_n.Rd_dt) && binsof(mosi_cp.write_add);
    30                                                           ignore_bins illegal4 = binsof(ss_n.Rd_dt) && binsof(mosi_cp.write_data);
    31                                                       } 
    32                                                       endgroup
    33                                               
    34                                                       function new(string name ="slave_cov",uvm_component parent=null);
    35              1                          1                 super.new(name,parent);
    36              1                          1                 g1 = new;
    37                                                       endfunction
    38                                               
    39                                                       function void build_phase(uvm_phase phase);
    40              1                          1             super.build_phase(phase);
    41              1                          1                 cov_export = new("cov_export",this);
    42              1                          1                 fifo_export = new("fifo_export",this);
    43                                                       endfunction
    44                                               
    45                                                       function void connect_phase(uvm_phase phase);
    46              1                          1                 super.connect_phase(phase);
    47              1                          1                 cov_export.connect(fifo_export.analysis_export);
    48                                                       endfunction
    49                                               
    50                                               
    51                                                       task run_phase(uvm_phase phase);
    52              1                          1                 super.run_phase(phase);
    53              1                          1                 forever begin
    54              1                      30003                     fifo_export.get(seq_item);
    55              1                      30002                     g1.sample();


=================================================================================
=== Instance: /slave_scoreboard_pkg
=== Design Unit: work.slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    33                                     30002     Count coming in to IF
    33              1                    ***0***                     if(seq_item.rx_data != seq_item.rx_data_ref || seq_item.rx_valid != seq_item.rx_valid_ref || seq_item.MISO != seq_item.MISO_ref)begin
    38              1                      30002                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***                         `uvm_error("SB RUN", $sformatf("Mismatch!\nMISO: %d Expected: %d, rx_data: %0d Expected: %0d\nrx_valid: %0d Expected: %0d",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                     30002     Count coming in to IF
    39              1                    ***0***                         `uvm_info("SB RUN", $sformatf("Match!\nMISO: %d Expected: %d, rx_data: %0d Expected: %0d\nrx_valid: %0d Expected: %0d",
                                           30002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                          1                 `uvm_info("SB REPORT", $sformatf("errors: %0d", error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1                 `uvm_info("SB REPORT", $sformatf("correct: %0d", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_scoreboard_pkg --

  File slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       33 Item    1  ((this.seq_item.rx_data != this.seq_item.rx_data_ref) || (this.seq_item.rx_valid != this.seq_item.rx_valid_ref) || (this.seq_item.MISO != this.seq_item.MISO_ref))
Condition totals: 0 of 3 input terms covered = 0.00%

                                              Input Term   Covered  Reason for no coverage   Hint
                                             -----------  --------  -----------------------  --------------
    (this.seq_item.rx_data != this.seq_item.rx_data_ref)         N  '_1' not hit             Hit '_1'
  (this.seq_item.rx_valid != this.seq_item.rx_valid_ref)         N  '_1' not hit             Hit '_1'
          (this.seq_item.MISO != this.seq_item.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                      -------------------------     
  Row   1:          1  (this.seq_item.rx_data != this.seq_item.rx_data_ref)_0    ~((this.seq_item.rx_valid != this.seq_item.rx_valid_ref) || (this.seq_item.MISO != this.seq_item.MISO_ref))
  Row   2:    ***0***  (this.seq_item.rx_data != this.seq_item.rx_data_ref)_1    -                             
  Row   3:          1  (this.seq_item.rx_valid != this.seq_item.rx_valid_ref)_0  (~(this.seq_item.rx_data != this.seq_item.rx_data_ref) && ~(this.seq_item.MISO != this.seq_item.MISO_ref))
  Row   4:    ***0***  (this.seq_item.rx_valid != this.seq_item.rx_valid_ref)_1  ~(this.seq_item.rx_data != this.seq_item.rx_data_ref)
  Row   5:          1  (this.seq_item.MISO != this.seq_item.MISO_ref)_0          (~(this.seq_item.rx_data != this.seq_item.rx_data_ref) && ~(this.seq_item.rx_valid != this.seq_item.rx_valid_ref))
  Row   6:    ***0***  (this.seq_item.MISO != this.seq_item.MISO_ref)_1          (~(this.seq_item.rx_data != this.seq_item.rx_data_ref) && ~(this.seq_item.rx_valid != this.seq_item.rx_valid_ref))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        13         6    68.42%

================================Statement Details================================

Statement Coverage for instance /slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_scoreboard.sv
    1                                                package slave_scoreboard_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import slave_seq_item_pkg::*;
    5                                                
    6                                                    class slave_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(slave_scoreboard)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        slave_seq_item seq_item;
    9                                                        uvm_analysis_export #(slave_seq_item) sb_exp;
    10                                                       uvm_tlm_analysis_fifo #(slave_seq_item) fifo_export;
    11                                               
    12                                                       int correct_count,error_count;
    13                                               
    14                                                       function new(string name = "slave_scoreboard", uvm_component parent = null);
    15              1                          1                 super.new(name,parent);
    16                                                       endfunction
    17                                               
    18                                                       function void build_phase (uvm_phase phase);
    19              1                          1                 super.build_phase(phase);
    20              1                          1                 sb_exp = new("sb_exp",this);
    21              1                          1                 fifo_export = new("fifo_export",this);
    22                                                       endfunction
    23                                               
    24                                                       function void connect_phase(uvm_phase phase);
    25              1                          1                 super.connect_phase(phase);
    26              1                          1                 sb_exp.connect(fifo_export.analysis_export);
    27                                                       endfunction
    28                                               
    29                                                       task run_phase(uvm_phase phase);
    30              1                          1                 super.run_phase(phase);
    31              1                          1                 forever begin
    32              1                      30003                     fifo_export.get(seq_item);
    33                                                               if(seq_item.rx_data != seq_item.rx_data_ref || seq_item.rx_valid != seq_item.rx_valid_ref || seq_item.MISO != seq_item.MISO_ref)begin
    34              1                    ***0***                         `uvm_error("SB RUN", $sformatf("Mismatch!\nMISO: %d Expected: %d, rx_data: %0d Expected: %0d\nrx_valid: %0d Expected: %0d",
    35                                                                               seq_item.MISO, seq_item.MISO_ref, seq_item.rx_data, seq_item.rx_data_ref, seq_item.rx_valid, seq_item.rx_valid_ref));
    36              1                    ***0***                         error_count++;
    37                                                               end
    38                                                               else begin
    39              1                    ***0***                         `uvm_info("SB RUN", $sformatf("Match!\nMISO: %d Expected: %d, rx_data: %0d Expected: %0d\nrx_valid: %0d Expected: %0d",
    40                                                                               seq_item.MISO, seq_item.MISO_ref, seq_item.rx_data, seq_item.rx_data_ref, seq_item.rx_valid, seq_item.rx_valid_ref), UVM_HIGH);
    41              1                      30002                         correct_count++;
    42                                                               end
    43                                                           end
    44                                                       endtask
    45                                               
    46                                                       function void report_phase(uvm_phase phase);
    47              1                          1                 super.report_phase(phase);
    48              1                          1                 `uvm_info("SB REPORT", $sformatf("errors: %0d", error_count), UVM_MEDIUM);
    49              1                          1                 `uvm_info("SB REPORT", $sformatf("correct: %0d", correct_count), UVM_MEDIUM);


=================================================================================
=== Instance: /slave_config_pkg
=== Design Unit: work.slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***             `uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***             `uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***             `uvm_object_utils(slave_config)
    5               4                    ***0***             `uvm_object_utils(slave_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***             `uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***             `uvm_object_utils(slave_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /slave_config_pkg --

  File slave_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_config.sv
    1                                                package slave_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    class slave_config extends uvm_object;
    5               1                    ***0***             `uvm_object_utils(slave_config)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                        uvm_active_passive_enum is_active;
    7                                                        virtual slave_if vif;
    8                                                
    9                                                        function new(string name ="slave_config");
    10              1                          1                 super.new(name);


=================================================================================
=== Instance: /slave_monitor_pkg
=== Design Unit: work.slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor.sv
------------------------------------IF Branch------------------------------------
    37                                     30002     Count coming in to IF
    37              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH);
                                           30002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        19         4    82.60%

================================Statement Details================================

Statement Coverage for instance /slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_monitor.sv
    1                                                package slave_monitor_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import slave_seq_item_pkg::*;
    5                                                    class slave_monitor extends uvm_monitor;
    6               1                    ***0***             `uvm_component_utils(slave_monitor)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                        slave_seq_item seq_item;
    8                                                        virtual slave_if vif;
    9                                                
    10                                                       uvm_analysis_port #(slave_seq_item) mon_ap;
    11                                                       function new(string name = "slave_monitor", uvm_component parent = null);
    12              1                          1                 super.new(name, parent);
    13                                                       endfunction
    14                                               
    15                                                       function void build_phase(uvm_phase phase);
    16              1                          1                 super.build_phase(phase);
    17              1                          1                 mon_ap = new("mon_ap", this);
    18                                                       endfunction
    19                                               
    20                                                       task run_phase(uvm_phase phase);
    21              1                          1                 super.run_phase(phase);
    22              1                          1                 forever begin
    23              1                      30003                     seq_item = slave_seq_item::type_id::create("seq_item");
    24              1                      30003                     @(negedge vif.clk);
    25              1                      30002                     seq_item.rst_n = vif.rst_n;
    26              1                      30002                     seq_item.SS_n = vif.SS_n;
    27              1                      30002                     seq_item.MOSI = vif.MOSI;
    28              1                      30002                     seq_item.tx_data = vif.tx_data;
    29              1                      30002                     seq_item.tx_valid = vif.tx_valid;
    30              1                      30002                     seq_item.rx_valid = vif.rx_valid;
    31              1                      30002                     seq_item.rx_data = vif.rx_data;
    32              1                      30002                     seq_item.MISO = vif.MISO;
    33              1                      30002                     seq_item.rx_valid_ref = vif.rx_valid_ref;
    34              1                      30002                     seq_item.rx_data_ref = vif.rx_data_ref;
    35              1                      30002                     seq_item.MISO_ref = vif.MISO_ref;
    36              1                      30002                     mon_ap.write(seq_item);
    37              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /slave_driver_pkg
=== Design Unit: work.slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver.sv
------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***                     `uvm_info("DRIVER RUN", drv_item.convert2string_stimulus(), UVM_HIGH)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         0        15     0.00%

================================Statement Details================================

Statement Coverage for instance /slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_driver.sv
    1                                                package slave_driver_pkg;
    2                                                    import slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class slave_driver extends uvm_driver #(slave_seq_item);
    7               1                    ***0***             `uvm_component_utils(slave_driver)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        slave_seq_item drv_item;
    9                                                        virtual slave_if vif;
    10                                               
    11                                                       function new(string name = "slave_driver", uvm_component parent = null);
    12              1                    ***0***                 super.new(name, parent);
    13                                                       endfunction
    14                                               
    15                                                       task run_phase(uvm_phase phase);
    16              1                    ***0***                 forever begin
    17              1                    ***0***                     drv_item = slave_seq_item::type_id::create("drv_item");
    18              1                    ***0***                     seq_item_port.get_next_item(drv_item);
    19              1                    ***0***                     vif.rst_n = drv_item.rst_n;
    20              1                    ***0***                     vif.SS_n     = drv_item.SS_n;
    21              1                    ***0***                     vif.tx_valid = drv_item.tx_valid;
    22              1                    ***0***                     vif.tx_data  = drv_item.tx_data;
    23              1                    ***0***                     vif.MOSI = drv_item.MOSI;
    24              1                    ***0***                     @(negedge vif.clk);
    25              1                    ***0***                     seq_item_port.item_done();
    26              1                    ***0***                     `uvm_info("DRIVER RUN", drv_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /slave_sequencer_pkg
=== Design Unit: work.slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_sequencer.sv
    1                                                package slave_sequencer_pkg;
    2                                                    import slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class slave_sequencer extends uvm_sequencer #(slave_seq_item);
    7               1                    ***0***         `uvm_component_utils(slave_sequencer)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                    function new(string name = "slave_sequencer", uvm_component parent = null);
    10              1                    ***0***             super.new(name, parent);


=================================================================================
=== Instance: /slave_agent_pkg
=== Design Unit: work.slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE CFG", slave_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("AGENT BUILD", "Failed to get CFG");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                    ***0***                 if(slave_cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                    ***0***                 if(slave_cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_agent.sv
    1                                                package slave_agent_pkg;
    2                                                    import slave_sequencer_pkg::*;
    3                                                    import slave_driver_pkg::*;
    4                                                    import slave_monitor_pkg::*;
    5                                                    import slave_seq_item_pkg::*;
    6                                                    import slave_config_pkg::*;
    7                                                    import uvm_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                
    10                                                   class slave_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(slave_agent)
    11              2                    ***0***     
    11              3                    ***0***     
    12                                               
    13                                                       slave_driver driver;
    14                                                       slave_monitor monitor;
    15                                                       slave_sequencer sqr;
    16                                                       slave_config slave_cfg;
    17                                               
    18                                                       uvm_analysis_port #(slave_seq_item) agt_ap;
    19                                               
    20                                                       function new(string name ="slave_agent",uvm_component parent=null);
    21              1                          1                 super.new(name,parent);
    22                                                       endfunction
    23                                               
    24                                                       function void build_phase(uvm_phase phase);
    25              1                          1                 super.build_phase(phase);
    26                                                           if(!uvm_config_db#(slave_config)::get(this, "", "SLAVE CFG", slave_cfg))
    27              1                    ***0***                     `uvm_fatal("AGENT BUILD", "Failed to get CFG");
    28                                               
    29                                                           if(slave_cfg.is_active == UVM_ACTIVE) begin
    30              1                    ***0***                     sqr    = slave_sequencer::type_id::create("sqr", this);
    31              1                    ***0***                     driver = slave_driver::type_id::create("driver", this);
    32                                                           end
    33                                               
    34              1                          1                 agt_ap = new("agt_ap",this);
    35              1                          1                 monitor = slave_monitor::type_id::create("monitor", this);
    36                                                       endfunction
    37                                               
    38                                                       function void connect_phase(uvm_phase phase);
    39              1                          1                 super.connect_phase(phase);
    40                                                           if(slave_cfg.is_active == UVM_ACTIVE) begin
    41              1                    ***0***                     driver.seq_item_port.connect(sqr.seq_item_export);
    42              1                    ***0***                     driver.vif = slave_cfg.vif;
    43                                                           end
    44                                               
    45              1                          1                 monitor.mon_ap.connect(agt_ap);
    46              1                          1                 monitor.vif = slave_cfg.vif;


=================================================================================
=== Instance: /slave_env_pkg
=== Design Unit: work.slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         8         3    72.72%

================================Statement Details================================

Statement Coverage for instance /slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File slave_env.sv
    1                                                package slave_env_pkg;
    2                                                    import slave_agent_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    import slave_scoreboard_pkg::*;
    5                                                    import slave_coverage_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class slave_env extends uvm_env;
    9               1                    ***0***             `uvm_component_utils(slave_env)
    9               2                    ***0***     
    9               3                    ***0***     
    10                                               
    11                                                       slave_agent agent;
    12                                                       slave_scoreboard sb;
    13                                                       slave_cov cov;
    14                                               
    15                                                       function new(string name = "slave_env", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                                       
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21              1                          1                 agent = slave_agent::type_id::create("agent", this);
    22              1                          1                 sb = slave_scoreboard::type_id::create("sb",this);
    23              1                          1                 cov = slave_cov::type_id::create("cov",this);
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28              1                          1                 agent.agt_ap.connect(sb.sb_exp);
    29              1                          1                 agent.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /wrapper_config_pkg
=== Design Unit: work.wrapper_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(wrapper_config)
    6               4                    ***0***         `uvm_object_utils(wrapper_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(wrapper_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_config_pkg --

  File wrapper_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /wrapper_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_config.sv
    1                                                package wrapper_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                class wrapper_config extends uvm_object;
    6               1                    ***0***         `uvm_object_utils(wrapper_config)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                    virtual wrapper_if vif;
    9                                                
    10                                                   uvm_active_passive_enum is_active;
    11                                               
    12                                               
    13                                                   function new(string name = "wrapper_config");
    14              1                          1             super.new(name);


=================================================================================
=== Instance: /wrapper_seq_item_pkg
=== Design Unit: work.wrapper_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         2        10    16.66%

================================Branch Details================================

Branch Coverage for instance /wrapper_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(wrapper_seq_item)
    6               4                    ***0***             `uvm_object_utils(wrapper_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                     30000     Count coming in to IF
    62              1                       1869                 if((counter == 23)
    65              1                      28131                 else 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         3         2    60.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_seq_item_pkg --

  File wrapper_seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    1  ((this.counter == 23) || ((this.counter == 13) && (this.mosi_data[9:8] != 3)))
Condition totals: 3 of 3 input terms covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
        (this.counter == 23)         Y
        (this.counter == 13)         Y
  (this.mosi_data[9:8] != 3)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.counter == 23)_0        ~((this.counter == 13) && (this.mosi_data[9:8] != 3))
  Row   2:          1  (this.counter == 23)_1        -                             
  Row   3:          1  (this.counter == 13)_0        ~(this.counter == 23)         
  Row   4:          1  (this.counter == 13)_1        (~(this.counter == 23) && (this.mosi_data[9:8] != 3))
  Row   5:          1  (this.mosi_data[9:8] != 3)_0  (~(this.counter == 23) && (this.counter == 13))
  Row   6:          1  (this.mosi_data[9:8] != 3)_1  (~(this.counter == 23) && (this.counter == 13))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19         8        11    42.10%

================================Statement Details================================

Statement Coverage for instance /wrapper_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_seq_item.sv
    1                                                package wrapper_seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class wrapper_seq_item extends uvm_sequence_item;
    6               1                    ***0***             `uvm_object_utils(wrapper_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      30002     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                        rand bit rst_n;
    8                                                        
    9                                                        rand logic SS_n;
    10                                                       rand logic MOSI;
    11                                                       logic MISO;
    12                                               
    13              1                      60010             rand logic [10:0] mosi_data = 0;
    14              1                      60010             logic [10:0] prev_mosi_data = 0;
    15                                               
    16                                                       int counter;
    17                                               
    18                                                       function new(string name = "wrapper_seq_item");
    19              1                      60010                 super.new(name);
    20                                                       endfunction
    21                                               
    22                                                       constraint rst_c {
    23                                                           rst_n dist{0 := 1, 1 := 99};
    24                                                       }
    25                                               
    26                                                       constraint SS_c {
    27                                                           (mosi_data[9:8] == 2'b11) -> SS_n == (counter == 23);
    28                                                           (mosi_data[9:8] != 2'b11) -> SS_n == (counter == 13);
    29                                                       }
    30                                               
    31                                                       constraint valid_first_three_c {
    32                                                           mosi_data[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
    33                                                       }
    34                                               
    35                                                       constraint wr_seq_c {
    36                                                           mosi_data[10:8] inside {3'b000, 3'b001};
    37                                                       }
    38                                                           
    39                                                       constraint rd_seq_c {
    40                                                           mosi_data[10:8] inside {3'b110, 3'b111};
    41                                                           if (prev_mosi_data[9:8] == 2'b10)
    42                                                               mosi_data[9:8] == 2'b11;
    43                                                           else if (prev_mosi_data[9:8] == 2'b11)
    44                                                               mosi_data[9:8] == 2'b10;
    45                                                       }
    46                                               
    47                                                       constraint rd_wr_seq_c {    
    48                                                               if (prev_mosi_data[9:8] == 2'b00)
    49                                                                   mosi_data[9:8] inside { 2'b00, 2'b01};
    50                                               
    51                                                               else if(prev_mosi_data[9:8] == 2'b01)
    52                                                                   mosi_data[9:8] dist {2'b10 := 6, 2'b00 := 4};
    53                                               
    54                                                               else if (prev_mosi_data[9:8] == 2'b10)
    55                                                                   mosi_data[9:8] == 2'b11;
    56                                                           
    57                                                               else // 11
    58                                                                   mosi_data[9:8] dist {2'b10 := 4, 2'b00 := 6};
    59                                                       }
    60                                               
    61                                                       function void pre_randomize();
    62                                                           if((counter == 23)
    63                                                               || counter == 13 && mosi_data[9:8] != 2'b11)
    64              1                       1869                     counter = 0;
    65                                                           else 
    66              1                      28131                     counter++;
    67                                                       endfunction
    68                                               
    69                                                       function void post_randomize();
    70              1                      30000                 prev_mosi_data = mosi_data;
    71              1                      30000                 MOSI = mosi_data[10 - counter%11];
    72                                                       endfunction
    73                                               
    74                                               
    75                                                       function string convert2string();
    76              1                    ***0***                 return $sformatf("%s rst_n = %0b, SS_n = %0b, MOSI = %0b, MISO = %0b", 
    77                                                                           super.convert2string(), rst_n, SS_n, MOSI, MISO);
    78                                                       endfunction
    79                                               
    80                                                       function string convert2string_stimulus();
    81              1                    ***0***                 return $sformatf("rst_n = %0b, SS_n = %0b, MOSI = %0b", rst_n, SS_n, MOSI);


=================================================================================
=== Instance: /wrapper_monitor_pkg
=== Design Unit: work.wrapper_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_monitor.sv
------------------------------------IF Branch------------------------------------
    24                                     30002     Count coming in to IF
    24              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH);
                                           30002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /wrapper_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_monitor.sv
    1                                                package wrapper_monitor_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(wrapper_monitor)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        wrapper_seq_item seq_item;
    9                                                        virtual wrapper_if vif;
    10                                               
    11                                                       function new(string name = "wrapper_monitor", uvm_component parent = null);
    12              1                          1                 super.new(name, parent);
    13                                                       endfunction
    14                                               
    15                                                       task run_phase(uvm_phase phase);
    16              1                          1                 super.run_phase(phase);
    17              1                          1                 forever begin
    18              1                      30003                     seq_item = wrapper_seq_item::type_id::create("seq_item");
    19              1                      30003                     @(negedge vif.clk);
    20              1                      30002                     seq_item.rst_n = vif.rst_n;
    21              1                      30002                     seq_item.SS_n = vif.SS_n;
    22              1                      30002                     seq_item.MOSI = vif.MOSI;
    23              1                      30002                     seq_item.MISO = vif.MISO;
    24              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /wrapper_driver_pkg
=== Design Unit: work.wrapper_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_driver.sv
------------------------------------IF Branch------------------------------------
    24                                     30002     Count coming in to IF
    24              1                    ***0***                     `uvm_info("DRIVER RUN", drv_item.convert2string_stimulus(), UVM_HIGH)
                                           30002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /wrapper_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_driver.sv
    1                                                package wrapper_driver_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_driver extends uvm_driver #(wrapper_seq_item);
    7               1                    ***0***             `uvm_component_utils(wrapper_driver)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        wrapper_seq_item drv_item;
    9                                                        virtual wrapper_if vif;
    10                                               
    11                                                       function new(string name = "wrapper_driver", uvm_component parent = null);
    12              1                          1                 super.new(name, parent);
    13                                                       endfunction
    14                                               
    15                                                       task run_phase(uvm_phase phase);
    16              1                          1                 forever begin
    17              1                      30003                     drv_item = wrapper_seq_item::type_id::create("drv_item");
    18              1                      30003                     seq_item_port.get_next_item(drv_item);
    19              1                      30002                     vif.rst_n = drv_item.rst_n;
    20              1                      30002                     vif.SS_n     = drv_item.SS_n;
    21              1                      30002                     vif.MOSI = drv_item.MOSI;
    22              1                      30002                     @(negedge vif.clk);
    23              1                      30002                     seq_item_port.item_done();
    24              1                    ***0***                     `uvm_info("DRIVER RUN", drv_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /wrapper_sequencer_pkg
=== Design Unit: work.wrapper_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         1         3    25.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sequencer.sv
    1                                                package wrapper_sequencer_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import wrapper_seq_item_pkg::*;
    4                                                    `include"uvm_macros.svh"
    5                                                
    6                                                    class wrapper_sequencer extends uvm_sequencer #(wrapper_seq_item);
    7               1                    ***0***             `uvm_component_utils(wrapper_sequencer)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                        function new(string name = "wrapper_sequencer", uvm_component parent = null);
    10              1                          1                 super.new(name, parent);


=================================================================================
=== Instance: /wrapper_agent_pkg
=== Design Unit: work.wrapper_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /wrapper_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if(!uvm_config_db#(wrapper_config)::get(this, "", "WRAPPER CFG", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("AGENT BUILD", "Failed to get CFG");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1                     if(cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1                     if(cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /wrapper_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_agent.sv
    1                                                package wrapper_agent_pkg;
    2                                                    import wrapper_sequencer_pkg::*;
    3                                                    import wrapper_driver_pkg::*;
    4                                                    import wrapper_monitor_pkg::*;
    5                                                    import wrapper_seq_item_pkg::*;
    6                                                    import wrapper_config_pkg::*;
    7                                                    import uvm_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                
    10                                                   class wrapper_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(wrapper_agent)
    11              2                    ***0***     
    11              3                    ***0***     
    12                                               
    13                                                       wrapper_driver driver;
    14                                                       wrapper_monitor monitor;
    15                                                       wrapper_sequencer sqr;
    16                                                       wrapper_config cfg;
    17                                               
    18                                                       uvm_analysis_port #(wrapper_seq_item) agt_ap;
    19                                               
    20                                                       function new(string name ="wrapper_agent",uvm_component parent=null);
    21              1                          1                 super.new(name,parent);
    22                                                       endfunction
    23                                               
    24                                                       function void build_phase(uvm_phase phase);
    25              1                          1                 super.build_phase(phase);
    26                                                           if(!uvm_config_db#(wrapper_config)::get(this, "", "WRAPPER CFG", cfg))
    27              1                    ***0***                     `uvm_fatal("AGENT BUILD", "Failed to get CFG");
    28                                               
    29                                                               if(cfg.is_active == UVM_ACTIVE) begin
    30              1                          1                         sqr    = wrapper_sequencer::type_id::create("sqr", this);
    31              1                          1                         driver = wrapper_driver::type_id::create("driver", this);
    32                                                               end
    33              1                          1                     monitor = wrapper_monitor::type_id::create("monitor", this);
    34                                                       endfunction
    35                                               
    36                                                       function void connect_phase(uvm_phase phase);
    37              1                          1                 super.connect_phase(phase);
    38                                               
    39                                                               if(cfg.is_active == UVM_ACTIVE) begin
    40              1                          1                         driver.seq_item_port.connect(sqr.seq_item_export);
    41              1                          1                         driver.vif = cfg.vif;
    42                                                               end
    43              1                          1                     monitor.vif = cfg.vif;


=================================================================================
=== Instance: /wrapper_env_pkg
=== Design Unit: work.wrapper_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         3         3    50.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_env.sv
    1                                                package wrapper_env_pkg;
    2                                                    import wrapper_agent_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_env extends uvm_env;
    7               1                    ***0***             `uvm_component_utils(wrapper_env)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                        wrapper_agent agent;
    10                                               
    11                                               
    12                                                       function new(string name = "wrapper_env", uvm_component parent = null);
    13              1                          1                 super.new(name, parent);
    14                                                       endfunction
    15                                                       
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 agent = wrapper_agent::type_id::create("agent", this);


=================================================================================
=== Instance: /wrapper_sequence_pkg
=== Design Unit: work.wrapper_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_sequence_pkg/wrapper_wr_seq/body/#ublk#176326455#40/immed__51
                     wrapper_sequence.sv(51)            0          1
/wrapper_sequence_pkg/wrapper_rd_seq/body/#ublk#176326455#74/immed__85
                     wrapper_sequence.sv(85)            0          1
/wrapper_sequence_pkg/wrapper_rd_wr_seq/body/#ublk#176326455#107/immed__118
                     wrapper_sequence.sv(118)           0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        48         7        41    14.58%

================================Branch Details================================

Branch Coverage for instance /wrapper_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sequence.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***             `uvm_object_utils(wrapper_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               2                    ***0***             `uvm_object_utils(wrapper_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***             `uvm_object_utils(wrapper_rst_seq)
    9               4                    ***0***             `uvm_object_utils(wrapper_rst_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               5                    ***0***             `uvm_object_utils(wrapper_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***             `uvm_object_utils(wrapper_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              2                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              3                    ***0***             `uvm_object_utils(wrapper_wr_seq)
    27              4                    ***0***             `uvm_object_utils(wrapper_wr_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              5                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              6                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    41                                     10000     Count coming in to IF
    41              1                        714                     if((wr_item.counter == 13 && wr_item.mosi_data[9:8] != 2'b11)
    46              1                       9286                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                     10000     Count coming in to IF
    53              1                    ***0***                     `uvm_info("SEQUENCE MAIN", $sformatf("counter: %0d, mosi_data: %b, MOSI: %d, SS_n: %d",
                                           10000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              1                    ***0***             `uvm_object_utils(wrapper_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              2                    ***0***             `uvm_object_utils(wrapper_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              3                    ***0***             `uvm_object_utils(wrapper_rd_seq)
    61              4                    ***0***             `uvm_object_utils(wrapper_rd_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              5                    ***0***             `uvm_object_utils(wrapper_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              6                    ***0***             `uvm_object_utils(wrapper_rd_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                     10000     Count coming in to IF
    76              1                        526                     if((rd_item.counter == 13 && rd_item.mosi_data[9:8] != 2'b11)
    81              1                       9474                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              2                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              3                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
    94              4                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              5                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              6                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    109                                    10000     Count coming in to IF
    109             1                        629                     if((rd_wr_item.counter == 13 && rd_wr_item.mosi_data[9:8] != 2'b11)
    114             1                       9371                     else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      17         7        10    41.17%

================================Condition Details================================

Condition Coverage for instance /wrapper_sequence_pkg --

  File wrapper_sequence.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       27 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       27 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       41 Item    1  (((this.wr_item.counter == 13) && (this.wr_item.mosi_data[9:8] != 3)) || (this.wr_item.counter == 23))
Condition totals: 1 of 3 input terms covered = 33.33%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
        (this.wr_item.counter == 13)         Y
  (this.wr_item.mosi_data[9:8] != 3)         N  '_0' not hit             Hit '_0'
        (this.wr_item.counter == 23)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (this.wr_item.counter == 13)_0        ~(this.wr_item.counter == 23) 
  Row   2:          1  (this.wr_item.counter == 13)_1        (this.wr_item.mosi_data[9:8] != 3)
  Row   3:    ***0***  (this.wr_item.mosi_data[9:8] != 3)_0  (~(this.wr_item.counter == 23) && (this.wr_item.counter == 13))
  Row   4:          1  (this.wr_item.mosi_data[9:8] != 3)_1  (this.wr_item.counter == 13)  
  Row   5:          1  (this.wr_item.counter == 23)_0        ~((this.wr_item.counter == 13) && (this.wr_item.mosi_data[9:8] != 3))
  Row   6:    ***0***  (this.wr_item.counter == 23)_1        ~((this.wr_item.counter == 13) && (this.wr_item.mosi_data[9:8] != 3))

----------------Focused Condition View-------------------
Line       61 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       61 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (((this.rd_item.counter == 13) && (this.rd_item.mosi_data[9:8] != 3)) || (this.rd_item.counter == 23))
Condition totals: 3 of 3 input terms covered = 100.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
        (this.rd_item.counter == 13)         Y
  (this.rd_item.mosi_data[9:8] != 3)         Y
        (this.rd_item.counter == 23)         Y

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (this.rd_item.counter == 13)_0        ~(this.rd_item.counter == 23) 
  Row   2:          1  (this.rd_item.counter == 13)_1        (this.rd_item.mosi_data[9:8] != 3)
  Row   3:          1  (this.rd_item.mosi_data[9:8] != 3)_0  (~(this.rd_item.counter == 23) && (this.rd_item.counter == 13))
  Row   4:          1  (this.rd_item.mosi_data[9:8] != 3)_1  (this.rd_item.counter == 13)  
  Row   5:          1  (this.rd_item.counter == 23)_0        ~((this.rd_item.counter == 13) && (this.rd_item.mosi_data[9:8] != 3))
  Row   6:          1  (this.rd_item.counter == 23)_1        ~((this.rd_item.counter == 13) && (this.rd_item.mosi_data[9:8] != 3))

----------------Focused Condition View-------------------
Line       94 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       94 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1  (((this.rd_wr_item.counter == 13) && (this.rd_wr_item.mosi_data[9:8] != 3)) || (this.rd_wr_item.counter == 23))
Condition totals: 3 of 3 input terms covered = 100.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
        (this.rd_wr_item.counter == 13)         Y
  (this.rd_wr_item.mosi_data[9:8] != 3)         Y
        (this.rd_wr_item.counter == 23)         Y

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:          1  (this.rd_wr_item.counter == 13)_0        ~(this.rd_wr_item.counter == 23)
  Row   2:          1  (this.rd_wr_item.counter == 13)_1        (this.rd_wr_item.mosi_data[9:8] != 3)
  Row   3:          1  (this.rd_wr_item.mosi_data[9:8] != 3)_0  (~(this.rd_wr_item.counter == 23) && (this.rd_wr_item.counter == 13))
  Row   4:          1  (this.rd_wr_item.mosi_data[9:8] != 3)_1  (this.rd_wr_item.counter == 13)
  Row   5:          1  (this.rd_wr_item.counter == 23)_0        ~((this.rd_wr_item.counter == 13) && (this.rd_wr_item.mosi_data[9:8] != 3))
  Row   6:          1  (this.rd_wr_item.counter == 23)_1        ~((this.rd_wr_item.counter == 13) && (this.rd_wr_item.mosi_data[9:8] != 3))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      83        46        37    55.42%

================================Statement Details================================

Statement Coverage for instance /wrapper_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sequence.sv
    1                                                package wrapper_sequence_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import wrapper_seq_item_pkg::*;
    4                                                    import ram_seq_item_pkg::*;
    5                                                    import slave_seq_item_pkg::*;
    6                                                    `include"uvm_macros.svh"
    7                                                
    8                                                    class wrapper_rst_seq extends uvm_sequence #(wrapper_seq_item);
    9               1                    ***0***             `uvm_object_utils(wrapper_rst_seq)
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                          1     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                    ***0***     
    9              10                    ***0***     
    10                                                       wrapper_seq_item rst_item;
    11                                               
    12                                                       function new(string name = "wrapper_rst_seq");
    13              1                          1                 super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body;
    17              1                          1                 rst_item = wrapper_seq_item::type_id::create("rst_item");
    18              1                          1                 start_item(rst_item);
    19              1                          1                 rst_item.rst_n = 0;
    20              1                          1                 rst_item.SS_n = 1;
    21              1                          1                 rst_item.MOSI = 0;
    22              1                          1                 finish_item(rst_item);
    23                                                       endtask
    24                                                   endclass
    25                                               
    26                                                   class wrapper_wr_seq extends uvm_sequence #(wrapper_seq_item);
    27              1                    ***0***             `uvm_object_utils(wrapper_wr_seq)
    27              2                    ***0***     
    27              3                    ***0***     
    27              4                    ***0***     
    27              5                    ***0***     
    27              6                          1     
    27              7                    ***0***     
    27              8                    ***0***     
    27              9                    ***0***     
    27             10                    ***0***     
    28                                                       wrapper_seq_item wr_item;
    29                                               
    30                                                       function new(string name = "wrapper_wr_seq");
    31              1                          1                 super.new(name);
    32                                                       endfunction
    33                                               
    34                                                       task body();
    35              1                          1                 wr_item = wrapper_seq_item::type_id::create("wr_item");
    36              1                          1                 wr_item.rd_seq_c.constraint_mode(0);
    37              1                          1                 wr_item.rd_wr_seq_c.constraint_mode(0);
    38                                                           
    39                                               
    40              1                      10000                 repeat(10000) begin
    41                                                               if((wr_item.counter == 13 && wr_item.mosi_data[9:8] != 2'b11)
    42                                                                   || wr_item.counter == 23) begin
    43              1                        714                         wr_item.mosi_data.rand_mode(1);
    44              1                        714                         wr_item.wr_seq_c.constraint_mode(1);
    45                                                                   end
    46                                                               else begin
    47              1                       9286                         wr_item.mosi_data.rand_mode(0);
    48              1                       9286                         wr_item.wr_seq_c.constraint_mode(0);
    49                                                               end
    50              1                      10000                     start_item(wr_item);
    51                                                               assert(wr_item.randomize());
    52                                               
    53              1                    ***0***                     `uvm_info("SEQUENCE MAIN", $sformatf("counter: %0d, mosi_data: %b, MOSI: %d, SS_n: %d",
    54                                                                   wr_item.counter, wr_item.mosi_data, wr_item.MOSI, wr_item.SS_n), UVM_HIGH)
    55              1                      10000                     finish_item(wr_item);
    56                                                           end
    57                                                       endtask
    58                                                   endclass
    59                                               
    60                                                   class wrapper_rd_seq extends uvm_sequence #(wrapper_seq_item);
    61              1                    ***0***             `uvm_object_utils(wrapper_rd_seq)
    61              2                    ***0***     
    61              3                    ***0***     
    61              4                    ***0***     
    61              5                    ***0***     
    61              6                          1     
    61              7                    ***0***     
    61              8                    ***0***     
    61              9                    ***0***     
    61             10                    ***0***     
    62                                               
    63                                                       wrapper_seq_item rd_item;
    64                                               
    65                                                       function new(string name = "wrapper_rd_seq");
    66              1                          1                 super.new(name);
    67                                                       endfunction
    68                                               
    69                                                       task body();
    70              1                          1                 rd_item = wrapper_seq_item::type_id::create("rd_item");
    71              1                          1                 rd_item.wr_seq_c.constraint_mode(0);
    72              1                          1                 rd_item.rd_wr_seq_c.constraint_mode(0);
    73                                                           
    74              1                      10000                 repeat(10000) begin
    75              1                      10000                     start_item(rd_item);
    76                                                               if((rd_item.counter == 13 && rd_item.mosi_data[9:8] != 2'b11)
    77                                                                   || rd_item.counter == 23) begin
    78              1                        526                         rd_item.mosi_data.rand_mode(1);
    79              1                        526                         rd_item.rd_seq_c.constraint_mode(1);
    80                                                                   end
    81                                                               else begin
    82              1                       9474                         rd_item.mosi_data.rand_mode(0);
    83              1                       9474                         rd_item.rd_seq_c.constraint_mode(0);
    84                                                               end
    85                                                               assert(rd_item.randomize());
    86              1                      10000                     finish_item(rd_item);
    87                                                               
    88                                                           end
    89                                                       endtask
    90                                               
    91                                                   endclass
    92                                               
    93                                                   class wrapper_rd_wr_seq extends uvm_sequence #(wrapper_seq_item);
    94              1                    ***0***             `uvm_object_utils(wrapper_rd_wr_seq)
    94              2                    ***0***     
    94              3                    ***0***     
    94              4                    ***0***     
    94              5                    ***0***     
    94              6                          1     
    94              7                    ***0***     
    94              8                    ***0***     
    94              9                    ***0***     
    94             10                    ***0***     
    95                                                       wrapper_seq_item rd_wr_item;
    96                                               
    97                                                       function new(string name = "wrapper_rd_wr_seq");
    98              1                          1                 super.new(name);
    99                                                       endfunction
    100                                              
    101                                                      task body();
    102             1                          1                 rd_wr_item = wrapper_seq_item::type_id::create("rd_wr_item");
    103             1                          1                 rd_wr_item.wr_seq_c.constraint_mode(0);
    104             1                          1                 rd_wr_item.rd_seq_c.constraint_mode(0);
    105                                                          
    106                                                              
    107             1                      10000                 repeat(10000) begin
    108             1                      10000                     start_item(rd_wr_item);
    109                                                              if((rd_wr_item.counter == 13 && rd_wr_item.mosi_data[9:8] != 2'b11)
    110                                                                  || rd_wr_item.counter == 23) begin
    111             1                        629                         rd_wr_item.mosi_data.rand_mode(1);
    112             1                        629                         rd_wr_item.rd_wr_seq_c.constraint_mode(1);
    113                                                                  end
    114                                                              else begin
    115             1                       9371                         rd_wr_item.mosi_data.rand_mode(0);
    116             1                       9371                         rd_wr_item.rd_wr_seq_c.constraint_mode(0);
    117                                                              end
    118                                                              assert(rd_wr_item.randomize());
    119             1                      10000                     finish_item(rd_wr_item);
    120                                                          end
    121                                              
    122             1                          1                 start_item(rd_wr_item);
    123                                                          
    124             1                          1                 finish_item(rd_wr_item);


=================================================================================
=== Instance: /wrapper_test_pkg
=== Design Unit: work.wrapper_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        11        17    39.28%

================================Branch Details================================

Branch Coverage for instance /wrapper_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_test.sv
------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                    ***0***                 if(!uvm_config_db #(virtual wrapper_if)::get(this, "", "WRAPPER VIF", wrapper_cfg.vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              1                    ***0***                     `uvm_fatal("build_phase", "Test - Unable to get the virtual interface fo the SPI_wrapper form the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                    ***0***                 if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE VIF", slave_cfg.vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***                     `uvm_fatal("build_phase", "Test - Unable to get the virtual interface fo the SPI_wrapper form the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                    ***0***                 if(!uvm_config_db #(virtual ram_if)::get(this, "", "RAM VIF", ram_cfg.vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***                     `uvm_fatal("build_phase", "Test - Unable to get the virtual interface fo the SPI_wrapper form the uvm_config_db");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                         1     Count coming in to IF
    71              1                          1                 `uvm_info("run_phase_test", "Rest Asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    73                                         1     Count coming in to IF
    73              1                          1                 `uvm_info("run_phase_test", "Rest Deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              1                          1                 `uvm_info("run_phase_test", "Write only operation is started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1                 `uvm_info("run_phase_test", "Write only operation is ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    79                                         1     Count coming in to IF
    79              1                          1                 `uvm_info("run_phase_test", "read only operation is started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                          1                 `uvm_info("run_phase_test", "read only operation is ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    83                                         1     Count coming in to IF
    83              1                          1                 `uvm_info("run_phase_test", "write and read operation is started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    85                                         1     Count coming in to IF
    85              1                          1                 `uvm_info("run_phase_test", "write and read operation is ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        34         5    87.17%

================================Statement Details================================

Statement Coverage for instance /wrapper_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_test.sv
    1                                                package wrapper_test_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import wrapper_seq_item_pkg::*;
    5                                                    import wrapper_sequence_pkg::*;
    6                                                    import wrapper_config_pkg::*;
    7                                                    import slave_config_pkg::*;
    8                                                    import ram_config_pkg::*;
    9                                                    import wrapper_env_pkg::*;
    10                                                   import slave_env_pkg::*;
    11                                                   import ram_env_pkg::*;
    12                                                   `include "uvm_macros.svh"
    13                                               
    14                                                   class wrapper_test extends uvm_test;
    15              1                    ***0***             `uvm_component_utils(wrapper_test)
    15              2                    ***0***     
    15              3                          1     
    16                                               
    17                                                       wrapper_env wrapperenv;
    18                                                       slave_env slaveenv;
    19                                                       ram_env ramenv;
    20                                               
    21                                                       wrapper_config wrapper_cfg;
    22                                                       slave_config slave_cfg;
    23                                                       ram_config ram_cfg;
    24                                               
    25                                                       wrapper_rst_seq rst_seq;
    26                                                       wrapper_wr_seq wr_seq;
    27                                                       wrapper_rd_seq rd_seq;
    28                                                       wrapper_rd_wr_seq wr_rd_seq;
    29                                               
    30                                                       function new(string name = "wrapper_test", uvm_component parent = null);
    31              1                          1                 super.new(name, parent);
    32                                                       endfunction
    33                                               
    34                                                       function void build_phase(uvm_phase phase);
    35              1                          1                 super.build_phase(phase);
    36                                               
    37              1                          1                 wrapperenv = wrapper_env::type_id::create("wrapperenv", this);
    38              1                          1                 slaveenv = slave_env::type_id::create("slaveenv", this);
    39              1                          1                 ramenv = ram_env::type_id::create("ramenv", this);
    40                                               
    41              1                          1                 wrapper_cfg = wrapper_config::type_id::create("wrapper_cfg");
    42              1                          1                 slave_cfg = slave_config::type_id::create("slave_cfg");
    43              1                          1                 ram_cfg = ram_config::type_id::create("ram_cfg");
    44                                                           
    45              1                          1                 rst_seq = wrapper_rst_seq::type_id::create("rst_seq");
    46              1                          1                 wr_seq = wrapper_wr_seq::type_id::create("wr_seq");
    47              1                          1                 rd_seq = wrapper_rd_seq::type_id::create("rd_seq");
    48              1                          1                 wr_rd_seq = wrapper_rd_wr_seq::type_id::create("wr_rd_seq");
    49                                               
    50                                                           if(!uvm_config_db #(virtual wrapper_if)::get(this, "", "WRAPPER VIF", wrapper_cfg.vif))
    51              1                    ***0***                     `uvm_fatal("build_phase", "Test - Unable to get the virtual interface fo the SPI_wrapper form the uvm_config_db");
    52                                               
    53                                                           if(!uvm_config_db #(virtual slave_if)::get(this, "", "SLAVE VIF", slave_cfg.vif))
    54              1                    ***0***                     `uvm_fatal("build_phase", "Test - Unable to get the virtual interface fo the SPI_wrapper form the uvm_config_db");
    55                                               
    56                                                           if(!uvm_config_db #(virtual ram_if)::get(this, "", "RAM VIF", ram_cfg.vif))
    57              1                    ***0***                     `uvm_fatal("build_phase", "Test - Unable to get the virtual interface fo the SPI_wrapper form the uvm_config_db");
    58                                               
    59              1                          1                 uvm_config_db #(wrapper_config)::set(this, "*", "WRAPPER CFG", wrapper_cfg);
    60              1                          1                 uvm_config_db #(slave_config)::set(this, "*", "SLAVE CFG", slave_cfg);
    61              1                          1                 uvm_config_db #(ram_config)::set(this, "*", "RAM CFG", ram_cfg);
    62                                               
    63              1                          1                 wrapper_cfg.is_active = UVM_ACTIVE;
    64              1                          1                 slave_cfg.is_active = UVM_PASSIVE;
    65              1                          1                 ram_cfg.is_active = UVM_PASSIVE;
    66                                                       endfunction
    67                                               
    68                                                       task run_phase(uvm_phase phase);
    69              1                          1                 super.run_phase(phase);
    70              1                          1                 phase.raise_objection(this);
    71              1                          1                 `uvm_info("run_phase_test", "Rest Asserted", UVM_LOW);
    72              1                          1                 rst_seq.start(wrapperenv.agent.sqr);
    73              1                          1                 `uvm_info("run_phase_test", "Rest Deasserted", UVM_LOW);
    74                                               
    75              1                          1                 `uvm_info("run_phase_test", "Write only operation is started", UVM_LOW);
    76              1                          1                 wr_seq.start(wrapperenv.agent.sqr);
    77              1                          1                 `uvm_info("run_phase_test", "Write only operation is ended", UVM_LOW);
    78                                               
    79              1                          1                 `uvm_info("run_phase_test", "read only operation is started", UVM_LOW);
    80              1                          1                 rd_seq.start(wrapperenv.agent.sqr);
    81              1                          1                 `uvm_info("run_phase_test", "read only operation is ended", UVM_LOW);
    82                                               
    83              1                          1                 `uvm_info("run_phase_test", "write and read operation is started", UVM_LOW);
    84              1                          1                 wr_rd_seq.start(wrapperenv.agent.sqr);
    85              1                          1                 `uvm_info("run_phase_test", "write and read operation is ended", UVM_LOW);
    86              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /ram_coverage_pkg/ram_coverage/cov_gp           100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_valid_p                               0.00%        100          -    ZERO                 
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint din_p_all                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint all_transition                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Cross c1                                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross c2                                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/ram_coverage_pkg::ram_coverage::cov_gp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_valid_p [1]                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     23724          1          -    Covered              
        bin auto[1]                                      6278          1          -    Covered              
    Coverpoint din_p_all                              100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     11447          1          -    Covered              
        bin auto[1]                                      5615          1          -    Covered              
        bin auto[2]                                      6939          1          -    Covered              
        bin auto[3]                                      6001          1          -    Covered              
    Coverpoint all_transition                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_data_after_wr_address                      145          1          -    Covered              
        bin rd_data_after_rd_address                       29          1          -    Covered              
        bin all_transition                                  3          1          -    Covered              
    Cross c1                                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[3],auto[1]>                        1947          1          -    Covered              
            bin <auto[1],auto[1]>                         895          1          -    Covered              
            bin <auto[2],auto[1]>                        2528          1          -    Covered              
            bin <auto[0],auto[1]>                         908          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin b1                               23724                     -    Occurred             
    Cross c2                                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin b2                                       1947          1          -    Covered              
 TYPE /slave_coverage_pkg/slave_cov/g1                100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross sceniario                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/slave_coverage_pkg::slave_cov::g1  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    14         14          -                      
    missing/total bins:                                     0         14          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     11447          1          -    Covered              
        bin auto[1]                                      5615          1          -    Covered              
        bin auto[2]                                      6939          1          -    Covered              
        bin auto[3]                                      6001          1          -    Covered              
    Coverpoint ss_n                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal                                       1484          1          -    Covered              
        bin Rd_dt                                         382          1          -    Covered              
    Coverpoint mosi_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_add                                    5542          1          -    Covered              
        bin write_data                                   3533          1          -    Covered              
        bin READ_ADD                                     3448          1          -    Covered              
        bin READ_DATA                                    4737          1          -    Covered              
    Cross sceniario                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <Rd_dt,READ_DATA>                         195          1          -    Covered              
            bin <normal,READ_ADD>                         382          1          -    Covered              
            bin <normal,write_data>                       484          1          -    Covered              
            bin <normal,write_add>                        618          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin illegal4                             0                     -    ZERO                 
            ignore_bin illegal3                             0                     -    ZERO                 
            ignore_bin illegal2                             0                     -    ZERO                 
            ignore_bin illegal1                             0                     -    ZERO                 

 [1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/wrapper_top/dut/rst_cov                 WRAPPER Verilog  SVA  wrapper.sv(14)   330 Covered   
/wrapper_top/dut/MISO_cov                WRAPPER Verilog  SVA  wrapper.sv(17)  23465 Covered   
/wrapper_top/dut/ram_dut/c1              RAM    Verilog  SVA  RAM.sv(67)       330 Covered   
/wrapper_top/dut/ram_dut/c2              RAM    Verilog  SVA  RAM.sv(68)      23465 Covered   
/wrapper_top/dut/ram_dut/c3              RAM    Verilog  SVA  RAM.sv(69)      1850 Covered   
/wrapper_top/dut/ram_dut/c4              RAM    Verilog  SVA  RAM.sv(70)      7036 Covered   
/wrapper_top/dut/ram_dut/c5              RAM    Verilog  SVA  RAM.sv(71)      3844 Covered   
/wrapper_top/slave_dut/cov1              SLAVE  Verilog  SVA  slave.sv(179)    330 Covered   
/wrapper_top/slave_dut/cov2              SLAVE  Verilog  SVA  slave.sv(180)   5473 Covered   
/wrapper_top/slave_dut/cov3              SLAVE  Verilog  SVA  slave.sv(181)   2140 Covered   
/wrapper_top/slave_dut/cov4              SLAVE  Verilog  SVA  slave.sv(182)   2103 Covered   
/wrapper_top/slave_dut/cov5              SLAVE  Verilog  SVA  slave.sv(183)   1066 Covered   
/wrapper_top/slave_dut/cov6              SLAVE  Verilog  SVA  slave.sv(184)    396 Covered   
/wrapper_top/slave_dut/cov7              SLAVE  Verilog  SVA  slave.sv(185)    347 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 14

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_top/dut/rst_as
                     wrapper.sv(13)                     0          1
/wrapper_top/dut/MISO_as
                     wrapper.sv(16)                     0          1
/wrapper_top/dut/ram_dut/a1
                     RAM.sv(61)                         0          1
/wrapper_top/dut/ram_dut/a2
                     RAM.sv(62)                         0          1
/wrapper_top/dut/ram_dut/a3
                     RAM.sv(63)                         0          1
/wrapper_top/dut/ram_dut/a4
                     RAM.sv(64)                         0          1
/wrapper_top/dut/ram_dut/a5
                     RAM.sv(65)                         0          1
/wrapper_top/slave_dut/as1
                     slave.sv(171)                      0          1
/wrapper_top/slave_dut/as2
                     slave.sv(172)                      0          1
/wrapper_top/slave_dut/as3
                     slave.sv(173)                      0          1
/wrapper_top/slave_dut/as4
                     slave.sv(174)                      0          1
/wrapper_top/slave_dut/as5
                     slave.sv(175)                      0          1
/wrapper_top/slave_dut/as6
                     slave.sv(176)                      0          1
/wrapper_top/slave_dut/as7
                     slave.sv(177)                      0          1
/wrapper_sequence_pkg/wrapper_wr_seq/body/#ublk#176326455#40/immed__51
                     wrapper_sequence.sv(51)            0          1
/wrapper_sequence_pkg/wrapper_rd_seq/body/#ublk#176326455#74/immed__85
                     wrapper_sequence.sv(85)            0          1
/wrapper_sequence_pkg/wrapper_rd_wr_seq/body/#ublk#176326455#107/immed__118
                     wrapper_sequence.sv(118)           0          1

Total Coverage By Instance (filtered view): 84.51%

