{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 16:37:51 2020 " "Info: Processing started: Sun Feb 09 16:37:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behave " "Info: Found design unit 1: FSM-Behave" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/part4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/part4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behave " "Info: Found design unit 1: RAM-Behave" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behave " "Info: Found design unit 1: ROM-Behave" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "Vhdl3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-arch " "Info: Found design unit 1: part4-arch" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info: Found entity 1: part4" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info: Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:F " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:F\"" {  } { { "Vhdl4.vhd" "F" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:R1 " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:R1\"" {  } { { "Vhdl4.vhd" "R1" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:R2 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:R2\"" {  } { { "Vhdl4.vhd" "R2" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl4.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:R2\|ram " "Info: RAM logic \"RAM:R2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "Vhdl2.vhd" "ram" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~44\"" {  } { { "Vhdl2.vhd" "ram~44" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~45\"" {  } { { "Vhdl2.vhd" "ram~45" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~46\"" {  } { { "Vhdl2.vhd" "ram~46" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~47\"" {  } { { "Vhdl2.vhd" "ram~47" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~48\"" {  } { { "Vhdl2.vhd" "ram~48" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~49\"" {  } { { "Vhdl2.vhd" "ram~49" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~50\"" {  } { { "Vhdl2.vhd" "ram~50" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RAM:R2\|ram~51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RAM:R2\|ram~51\"" {  } { { "Vhdl2.vhd" "ram~51" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:R2\|lpm_mux:ram_rtl_0 " "Info: Elaborated megafunction instantiation \"RAM:R2\|lpm_mux:ram_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:R2\|lpm_mux:ram_rtl_0 " "Info: Instantiated megafunction \"RAM:R2\|lpm_mux:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab4/part4a/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 16:37:57 2020 " "Info: Processing ended: Sun Feb 09 16:37:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
