$comment
	File created using the following command:
		vcd file complee.msim.vcd -direction
$end
$date
	Thu Feb 29 22:06:10 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module complee_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # C $end
$var wire 1 $ F [6] $end
$var wire 1 % F [5] $end
$var wire 1 & F [4] $end
$var wire 1 ' F [3] $end
$var wire 1 ( F [2] $end
$var wire 1 ) F [1] $end
$var wire 1 * F [0] $end
$var wire 1 + G [6] $end
$var wire 1 , G [5] $end
$var wire 1 - G [4] $end
$var wire 1 . G [3] $end
$var wire 1 / G [2] $end
$var wire 1 0 G [1] $end
$var wire 1 1 G [0] $end
$var wire 1 2 H $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : C~input_o $end
$var wire 1 ; F[0]~output_o $end
$var wire 1 < F[1]~output_o $end
$var wire 1 = F[2]~output_o $end
$var wire 1 > F[3]~output_o $end
$var wire 1 ? F[4]~output_o $end
$var wire 1 @ F[5]~output_o $end
$var wire 1 A F[6]~output_o $end
$var wire 1 B G[0]~output_o $end
$var wire 1 C G[1]~output_o $end
$var wire 1 D G[2]~output_o $end
$var wire 1 E G[3]~output_o $end
$var wire 1 F G[4]~output_o $end
$var wire 1 G G[5]~output_o $end
$var wire 1 H G[6]~output_o $end
$var wire 1 I H~output_o $end
$var wire 1 J A[1]~input_o $end
$var wire 1 K B[0]~input_o $end
$var wire 1 L B[1]~input_o $end
$var wire 1 M A[0]~input_o $end
$var wire 1 N U1|Equal0~1_combout $end
$var wire 1 O A[2]~input_o $end
$var wire 1 P B[2]~input_o $end
$var wire 1 Q A[3]~input_o $end
$var wire 1 R B[3]~input_o $end
$var wire 1 S U1|Equal0~0_combout $end
$var wire 1 T U1|Equal0~2_combout $end
$var wire 1 U U1|Add1~1 $end
$var wire 1 V U1|Add1~2_combout $end
$var wire 1 W U1|Add0~1 $end
$var wire 1 X U1|Add0~2_combout $end
$var wire 1 Y U1|LessThan0~0_combout $end
$var wire 1 Z U1|LessThan0~1_combout $end
$var wire 1 [ U1|LessThan0~2_combout $end
$var wire 1 \ U1|Add1~10_combout $end
$var wire 1 ] U1|LessThan1~0_combout $end
$var wire 1 ^ U1|LessThan1~1_combout $end
$var wire 1 _ U1|LessThan1~2_combout $end
$var wire 1 ` U1|f[3]~4_combout $end
$var wire 1 a U1|f[3]~4clkctrl_outclk $end
$var wire 1 b U1|Add1~0_combout $end
$var wire 1 c U1|Add0~0_combout $end
$var wire 1 d U1|Add1~11_combout $end
$var wire 1 e U1|Add0~3 $end
$var wire 1 f U1|Add0~5 $end
$var wire 1 g U1|Add0~6_combout $end
$var wire 1 h U1|Add1~3 $end
$var wire 1 i U1|Add1~5 $end
$var wire 1 j U1|Add1~7_combout $end
$var wire 1 k U1|Add1~9_combout $end
$var wire 1 l U1|Add1~4_combout $end
$var wire 1 m U1|Add0~4_combout $end
$var wire 1 n U1|Add1~6_combout $end
$var wire 1 o U4|Mux6~0_combout $end
$var wire 1 p U4|Mux5~0_combout $end
$var wire 1 q U4|Mux4~0_combout $end
$var wire 1 r U4|Mux3~0_combout $end
$var wire 1 s U4|Mux2~0_combout $end
$var wire 1 t U4|Mux1~0_combout $end
$var wire 1 u U4|Mux0~0_combout $end
$var wire 1 v U2|Mux1~0_combout $end
$var wire 1 w U1|comb~0_combout $end
$var wire 1 x U1|g~combout $end
$var wire 1 y U1|f [3] $end
$var wire 1 z U1|f [2] $end
$var wire 1 { U1|f [1] $end
$var wire 1 | U1|f [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b1111 "
0#
0*
0)
0(
0'
0&
0%
0$
11
00
0/
0.
0-
0,
0+
12
x3
04
15
x6
17
18
19
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
0G
0H
1I
1J
1K
1L
1M
1N
1O
1P
0Q
1R
0S
0T
1U
0V
1W
0X
1Y
0Z
1[
0\
0]
0^
0_
1`
1a
0b
0c
0d
0e
1f
1g
0h
1i
1j
1k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
1v
0w
1x
0|
0{
0z
1y
$end
#1000000
