INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alicia/Documents/sistemas_digitais/flip_flop_jk/flip_flop_jk.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
