#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000012df83e70e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000012df83cd580 .scope module, "tb_adder" "tb_adder" 3 3;
 .timescale -9 -12;
v0000012df84460e0_0 .var "a", 63 0;
v0000012df8446180_0 .var "b", 63 0;
v0000012df8446220_0 .var "cin", 0 0;
v0000012df84462c0_0 .net "cout", 0 0, L_0000012df845bbc0;  1 drivers
v0000012df8446360_0 .net "sum", 63 0, L_0000012df845ba80;  1 drivers
S_0000012df83cd710 .scope begin, "DUMP_WAVE" "DUMP_WAVE" 3 71, 3 71 0, S_0000012df83cd580;
 .timescale -9 -12;
v0000012df83d7610_0 .var/str "wavefile";
S_0000012df83ced50 .scope begin, "READ_VECTORS" "READ_VECTORS" 3 27, 3 27 0, S_0000012df83cd580;
 .timescale -9 -12;
v0000012df83d74d0_0 .var "A", 63 0;
v0000012df83d7570_0 .var "B", 63 0;
v0000012df83d7930_0 .var "CIN", 0 0;
v0000012df83d79d0_0 .var "EXP_COUT", 0 0;
v0000012df83d7b10_0 .var "EXP_SUM", 63 0;
v0000012df83d6a30_0 .var/i "fd", 31 0;
v0000012df83d6ad0_0 .var/i "line", 31 0;
v0000012df83d6c10_0 .var/str "vec_file";
S_0000012df8316450 .scope module, "dut" "rca" 3 15, 4 13 0, S_0000012df83cd580;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 64 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_0000012df83d1930 .param/l "N" 0 4 13, +C4<00000000000000000000000001000000>;
L_0000012df846a1e0 .functor BUFZ 1, v0000012df8446220_0, C4<0>, C4<0>, C4<0>;
v0000012df84453c0_0 .net "A", 63 0, v0000012df84460e0_0;  1 drivers
v0000012df8444380_0 .net "B", 63 0, v0000012df8446180_0;  1 drivers
v0000012df8444420_0 .net "Cin", 0 0, v0000012df8446220_0;  1 drivers
v0000012df84455a0_0 .net "Cout", 0 0, L_0000012df845bbc0;  alias, 1 drivers
v0000012df8445be0_0 .net "Sum", 63 0, L_0000012df845ba80;  alias, 1 drivers
v0000012df8445d20_0 .net *"_ivl_453", 0 0, L_0000012df846a1e0;  1 drivers
v0000012df8445fa0_0 .net "carry", 64 0, L_0000012df845bf80;  1 drivers
L_0000012df8455860 .part v0000012df84460e0_0, 0, 1;
L_0000012df84545a0 .part v0000012df8446180_0, 0, 1;
L_0000012df8455b80 .part L_0000012df845bf80, 0, 1;
L_0000012df8455680 .part v0000012df84460e0_0, 1, 1;
L_0000012df84550e0 .part v0000012df8446180_0, 1, 1;
L_0000012df8455400 .part L_0000012df845bf80, 1, 1;
L_0000012df8455ae0 .part v0000012df84460e0_0, 2, 1;
L_0000012df8454f00 .part v0000012df8446180_0, 2, 1;
L_0000012df84540a0 .part L_0000012df845bf80, 2, 1;
L_0000012df8455720 .part v0000012df84460e0_0, 3, 1;
L_0000012df84557c0 .part v0000012df8446180_0, 3, 1;
L_0000012df8454d20 .part L_0000012df845bf80, 3, 1;
L_0000012df8456580 .part v0000012df84460e0_0, 4, 1;
L_0000012df8454960 .part v0000012df8446180_0, 4, 1;
L_0000012df8454280 .part L_0000012df845bf80, 4, 1;
L_0000012df84554a0 .part v0000012df84460e0_0, 5, 1;
L_0000012df8454820 .part v0000012df8446180_0, 5, 1;
L_0000012df84561c0 .part L_0000012df845bf80, 5, 1;
L_0000012df8455c20 .part v0000012df84460e0_0, 6, 1;
L_0000012df8455cc0 .part v0000012df8446180_0, 6, 1;
L_0000012df8455d60 .part L_0000012df845bf80, 6, 1;
L_0000012df8456620 .part v0000012df84460e0_0, 7, 1;
L_0000012df8455180 .part v0000012df8446180_0, 7, 1;
L_0000012df8455220 .part L_0000012df845bf80, 7, 1;
L_0000012df8454dc0 .part v0000012df84460e0_0, 8, 1;
L_0000012df8455540 .part v0000012df8446180_0, 8, 1;
L_0000012df8454e60 .part L_0000012df845bf80, 8, 1;
L_0000012df8454140 .part v0000012df84460e0_0, 9, 1;
L_0000012df8454320 .part v0000012df8446180_0, 9, 1;
L_0000012df84543c0 .part L_0000012df845bf80, 9, 1;
L_0000012df84566c0 .part v0000012df84460e0_0, 10, 1;
L_0000012df8455900 .part v0000012df8446180_0, 10, 1;
L_0000012df8454fa0 .part L_0000012df845bf80, 10, 1;
L_0000012df8455040 .part v0000012df84460e0_0, 11, 1;
L_0000012df84552c0 .part v0000012df8446180_0, 11, 1;
L_0000012df8455e00 .part L_0000012df845bf80, 11, 1;
L_0000012df8454a00 .part v0000012df84460e0_0, 12, 1;
L_0000012df8456260 .part v0000012df8446180_0, 12, 1;
L_0000012df84559a0 .part L_0000012df845bf80, 12, 1;
L_0000012df8455360 .part v0000012df84460e0_0, 13, 1;
L_0000012df84555e0 .part v0000012df8446180_0, 13, 1;
L_0000012df8455a40 .part L_0000012df845bf80, 13, 1;
L_0000012df84541e0 .part v0000012df84460e0_0, 14, 1;
L_0000012df8455ea0 .part v0000012df8446180_0, 14, 1;
L_0000012df8455f40 .part L_0000012df845bf80, 14, 1;
L_0000012df8455fe0 .part v0000012df84460e0_0, 15, 1;
L_0000012df8454500 .part v0000012df8446180_0, 15, 1;
L_0000012df84548c0 .part L_0000012df845bf80, 15, 1;
L_0000012df8456080 .part v0000012df84460e0_0, 16, 1;
L_0000012df8456120 .part v0000012df8446180_0, 16, 1;
L_0000012df8454640 .part L_0000012df845bf80, 16, 1;
L_0000012df8456300 .part v0000012df84460e0_0, 17, 1;
L_0000012df84546e0 .part v0000012df8446180_0, 17, 1;
L_0000012df84563a0 .part L_0000012df845bf80, 17, 1;
L_0000012df8456440 .part v0000012df84460e0_0, 18, 1;
L_0000012df8454460 .part v0000012df8446180_0, 18, 1;
L_0000012df8454780 .part L_0000012df845bf80, 18, 1;
L_0000012df8454aa0 .part v0000012df84460e0_0, 19, 1;
L_0000012df8454b40 .part v0000012df8446180_0, 19, 1;
L_0000012df8454be0 .part L_0000012df845bf80, 19, 1;
L_0000012df8454c80 .part v0000012df84460e0_0, 20, 1;
L_0000012df8456760 .part v0000012df8446180_0, 20, 1;
L_0000012df84564e0 .part L_0000012df845bf80, 20, 1;
L_0000012df8456800 .part v0000012df84460e0_0, 21, 1;
L_0000012df8457f20 .part v0000012df8446180_0, 21, 1;
L_0000012df8457ca0 .part L_0000012df845bf80, 21, 1;
L_0000012df8458ec0 .part v0000012df84460e0_0, 22, 1;
L_0000012df8457020 .part v0000012df8446180_0, 22, 1;
L_0000012df84587e0 .part L_0000012df845bf80, 22, 1;
L_0000012df84572a0 .part v0000012df84460e0_0, 23, 1;
L_0000012df84575c0 .part v0000012df8446180_0, 23, 1;
L_0000012df8458380 .part L_0000012df845bf80, 23, 1;
L_0000012df8458880 .part v0000012df84460e0_0, 24, 1;
L_0000012df84581a0 .part v0000012df8446180_0, 24, 1;
L_0000012df8457e80 .part L_0000012df845bf80, 24, 1;
L_0000012df84582e0 .part v0000012df84460e0_0, 25, 1;
L_0000012df8457de0 .part v0000012df8446180_0, 25, 1;
L_0000012df84578e0 .part L_0000012df845bf80, 25, 1;
L_0000012df8457a20 .part v0000012df84460e0_0, 26, 1;
L_0000012df8457340 .part v0000012df8446180_0, 26, 1;
L_0000012df8459000 .part L_0000012df845bf80, 26, 1;
L_0000012df8457c00 .part v0000012df84460e0_0, 27, 1;
L_0000012df8457980 .part v0000012df8446180_0, 27, 1;
L_0000012df8458c40 .part L_0000012df845bf80, 27, 1;
L_0000012df8457ac0 .part v0000012df84460e0_0, 28, 1;
L_0000012df8457b60 .part v0000012df8446180_0, 28, 1;
L_0000012df8457700 .part L_0000012df845bf80, 28, 1;
L_0000012df84589c0 .part v0000012df84460e0_0, 29, 1;
L_0000012df8457d40 .part v0000012df8446180_0, 29, 1;
L_0000012df8458ba0 .part L_0000012df845bf80, 29, 1;
L_0000012df8458100 .part v0000012df84460e0_0, 30, 1;
L_0000012df8457fc0 .part v0000012df8446180_0, 30, 1;
L_0000012df8458060 .part L_0000012df845bf80, 30, 1;
L_0000012df8456e40 .part v0000012df84460e0_0, 31, 1;
L_0000012df8458ce0 .part v0000012df8446180_0, 31, 1;
L_0000012df8458240 .part L_0000012df845bf80, 31, 1;
L_0000012df8458420 .part v0000012df84460e0_0, 32, 1;
L_0000012df84586a0 .part v0000012df8446180_0, 32, 1;
L_0000012df84584c0 .part L_0000012df845bf80, 32, 1;
L_0000012df8458a60 .part v0000012df84460e0_0, 33, 1;
L_0000012df8456b20 .part v0000012df8446180_0, 33, 1;
L_0000012df8458560 .part L_0000012df845bf80, 33, 1;
L_0000012df8458600 .part v0000012df84460e0_0, 34, 1;
L_0000012df8456bc0 .part v0000012df8446180_0, 34, 1;
L_0000012df8456da0 .part L_0000012df845bf80, 34, 1;
L_0000012df8457520 .part v0000012df84460e0_0, 35, 1;
L_0000012df8456d00 .part v0000012df8446180_0, 35, 1;
L_0000012df84570c0 .part L_0000012df845bf80, 35, 1;
L_0000012df8458740 .part v0000012df84460e0_0, 36, 1;
L_0000012df8458920 .part v0000012df8446180_0, 36, 1;
L_0000012df8456ee0 .part L_0000012df845bf80, 36, 1;
L_0000012df8457840 .part v0000012df84460e0_0, 37, 1;
L_0000012df84569e0 .part v0000012df8446180_0, 37, 1;
L_0000012df8458b00 .part L_0000012df845bf80, 37, 1;
L_0000012df8458d80 .part v0000012df84460e0_0, 38, 1;
L_0000012df84568a0 .part v0000012df8446180_0, 38, 1;
L_0000012df8456f80 .part L_0000012df845bf80, 38, 1;
L_0000012df8457660 .part v0000012df84460e0_0, 39, 1;
L_0000012df8458e20 .part v0000012df8446180_0, 39, 1;
L_0000012df8458f60 .part L_0000012df845bf80, 39, 1;
L_0000012df8456940 .part v0000012df84460e0_0, 40, 1;
L_0000012df8456a80 .part v0000012df8446180_0, 40, 1;
L_0000012df84577a0 .part L_0000012df845bf80, 40, 1;
L_0000012df8456c60 .part v0000012df84460e0_0, 41, 1;
L_0000012df8457160 .part v0000012df8446180_0, 41, 1;
L_0000012df8457200 .part L_0000012df845bf80, 41, 1;
L_0000012df84573e0 .part v0000012df84460e0_0, 42, 1;
L_0000012df8457480 .part v0000012df8446180_0, 42, 1;
L_0000012df8459640 .part L_0000012df845bf80, 42, 1;
L_0000012df8459780 .part v0000012df84460e0_0, 43, 1;
L_0000012df845a400 .part v0000012df8446180_0, 43, 1;
L_0000012df845b6c0 .part L_0000012df845bf80, 43, 1;
L_0000012df845a4a0 .part v0000012df84460e0_0, 44, 1;
L_0000012df8459460 .part v0000012df8446180_0, 44, 1;
L_0000012df8459be0 .part L_0000012df845bf80, 44, 1;
L_0000012df84591e0 .part v0000012df84460e0_0, 45, 1;
L_0000012df84595a0 .part v0000012df8446180_0, 45, 1;
L_0000012df8459500 .part L_0000012df845bf80, 45, 1;
L_0000012df845afe0 .part v0000012df84460e0_0, 46, 1;
L_0000012df84596e0 .part v0000012df8446180_0, 46, 1;
L_0000012df845a7c0 .part L_0000012df845bf80, 46, 1;
L_0000012df845b760 .part v0000012df84460e0_0, 47, 1;
L_0000012df8459c80 .part v0000012df8446180_0, 47, 1;
L_0000012df845ae00 .part L_0000012df845bf80, 47, 1;
L_0000012df845b800 .part v0000012df84460e0_0, 48, 1;
L_0000012df8459280 .part v0000012df8446180_0, 48, 1;
L_0000012df8459820 .part L_0000012df845bf80, 48, 1;
L_0000012df845a540 .part v0000012df84460e0_0, 49, 1;
L_0000012df845b300 .part v0000012df8446180_0, 49, 1;
L_0000012df8459140 .part L_0000012df845bf80, 49, 1;
L_0000012df84590a0 .part v0000012df84460e0_0, 50, 1;
L_0000012df845b1c0 .part v0000012df8446180_0, 50, 1;
L_0000012df845a680 .part L_0000012df845bf80, 50, 1;
L_0000012df845a5e0 .part v0000012df84460e0_0, 51, 1;
L_0000012df8459d20 .part v0000012df8446180_0, 51, 1;
L_0000012df84598c0 .part L_0000012df845bf80, 51, 1;
L_0000012df8459320 .part v0000012df84460e0_0, 52, 1;
L_0000012df8459b40 .part v0000012df8446180_0, 52, 1;
L_0000012df8459960 .part L_0000012df845bf80, 52, 1;
L_0000012df8459dc0 .part v0000012df84460e0_0, 53, 1;
L_0000012df845b3a0 .part v0000012df8446180_0, 53, 1;
L_0000012df8459a00 .part L_0000012df845bf80, 53, 1;
L_0000012df8459fa0 .part v0000012df84460e0_0, 54, 1;
L_0000012df8459e60 .part v0000012df8446180_0, 54, 1;
L_0000012df8459f00 .part L_0000012df845bf80, 54, 1;
L_0000012df845b440 .part v0000012df84460e0_0, 55, 1;
L_0000012df845a040 .part v0000012df8446180_0, 55, 1;
L_0000012df845acc0 .part L_0000012df845bf80, 55, 1;
L_0000012df845a0e0 .part v0000012df84460e0_0, 56, 1;
L_0000012df8459aa0 .part v0000012df8446180_0, 56, 1;
L_0000012df845a9a0 .part L_0000012df845bf80, 56, 1;
L_0000012df845a180 .part v0000012df84460e0_0, 57, 1;
L_0000012df84593c0 .part v0000012df8446180_0, 57, 1;
L_0000012df845a220 .part L_0000012df845bf80, 57, 1;
L_0000012df845a2c0 .part v0000012df84460e0_0, 58, 1;
L_0000012df845ad60 .part v0000012df8446180_0, 58, 1;
L_0000012df845a720 .part L_0000012df845bf80, 58, 1;
L_0000012df845a360 .part v0000012df84460e0_0, 59, 1;
L_0000012df845a860 .part v0000012df8446180_0, 59, 1;
L_0000012df845a900 .part L_0000012df845bf80, 59, 1;
L_0000012df845aa40 .part v0000012df84460e0_0, 60, 1;
L_0000012df845b080 .part v0000012df8446180_0, 60, 1;
L_0000012df845aae0 .part L_0000012df845bf80, 60, 1;
L_0000012df845ab80 .part v0000012df84460e0_0, 61, 1;
L_0000012df845ac20 .part v0000012df8446180_0, 61, 1;
L_0000012df845aea0 .part L_0000012df845bf80, 61, 1;
L_0000012df845af40 .part v0000012df84460e0_0, 62, 1;
L_0000012df845b120 .part v0000012df8446180_0, 62, 1;
L_0000012df845b260 .part L_0000012df845bf80, 62, 1;
L_0000012df845b4e0 .part v0000012df84460e0_0, 63, 1;
L_0000012df845b580 .part v0000012df8446180_0, 63, 1;
L_0000012df845b620 .part L_0000012df845bf80, 63, 1;
LS_0000012df845ba80_0_0 .concat8 [ 1 1 1 1], L_0000012df83e15e0, L_0000012df83e2140, L_0000012df83e1260, L_0000012df83e1340;
LS_0000012df845ba80_0_4 .concat8 [ 1 1 1 1], L_0000012df83e1f10, L_0000012df83e2fb0, L_0000012df83e16c0, L_0000012df845c650;
LS_0000012df845ba80_0_8 .concat8 [ 1 1 1 1], L_0000012df845c3b0, L_0000012df845c9d0, L_0000012df845c6c0, L_0000012df845c420;
LS_0000012df845ba80_0_12 .concat8 [ 1 1 1 1], L_0000012df845cf10, L_0000012df845c7a0, L_0000012df845ea80, L_0000012df845d890;
LS_0000012df845ba80_0_16 .concat8 [ 1 1 1 1], L_0000012df845e930, L_0000012df845e7e0, L_0000012df845d350, L_0000012df845db30;
LS_0000012df845ba80_0_20 .concat8 [ 1 1 1 1], L_0000012df845d0b0, L_0000012df845dba0, L_0000012df845d660, L_0000012df845d740;
LS_0000012df845ba80_0_24 .concat8 [ 1 1 1 1], L_0000012df845dd60, L_0000012df845e460, L_0000012df845ef50, L_0000012df845ed20;
LS_0000012df845ba80_0_28 .concat8 [ 1 1 1 1], L_0000012df8463c30, L_0000012df84636f0, L_0000012df84641e0, L_0000012df84631b0;
LS_0000012df845ba80_0_32 .concat8 [ 1 1 1 1], L_0000012df84643a0, L_0000012df8464870, L_0000012df8463920, L_0000012df8463df0;
LS_0000012df845ba80_0_36 .concat8 [ 1 1 1 1], L_0000012df8463290, L_0000012df8464800, L_0000012df8464330, L_0000012df8464c60;
LS_0000012df845ba80_0_40 .concat8 [ 1 1 1 1], L_0000012df8464b80, L_0000012df8464e20, L_0000012df8466f60, L_0000012df84669b0;
LS_0000012df845ba80_0_44 .concat8 [ 1 1 1 1], L_0000012df8466010, L_0000012df8466cc0, L_0000012df8465de0, L_0000012df8465d00;
LS_0000012df845ba80_0_48 .concat8 [ 1 1 1 1], L_0000012df8467120, L_0000012df8466e10, L_0000012df8466ef0, L_0000012df8467270;
LS_0000012df845ba80_0_52 .concat8 [ 1 1 1 1], L_0000012df8465e50, L_0000012df8467510, L_0000012df8465f30, L_0000012df8467c10;
LS_0000012df845ba80_0_56 .concat8 [ 1 1 1 1], L_0000012df8467a50, L_0000012df846b050, L_0000012df846b3d0, L_0000012df846b360;
LS_0000012df845ba80_0_60 .concat8 [ 1 1 1 1], L_0000012df846a720, L_0000012df846b440, L_0000012df846a100, L_0000012df846a410;
LS_0000012df845ba80_1_0 .concat8 [ 4 4 4 4], LS_0000012df845ba80_0_0, LS_0000012df845ba80_0_4, LS_0000012df845ba80_0_8, LS_0000012df845ba80_0_12;
LS_0000012df845ba80_1_4 .concat8 [ 4 4 4 4], LS_0000012df845ba80_0_16, LS_0000012df845ba80_0_20, LS_0000012df845ba80_0_24, LS_0000012df845ba80_0_28;
LS_0000012df845ba80_1_8 .concat8 [ 4 4 4 4], LS_0000012df845ba80_0_32, LS_0000012df845ba80_0_36, LS_0000012df845ba80_0_40, LS_0000012df845ba80_0_44;
LS_0000012df845ba80_1_12 .concat8 [ 4 4 4 4], LS_0000012df845ba80_0_48, LS_0000012df845ba80_0_52, LS_0000012df845ba80_0_56, LS_0000012df845ba80_0_60;
L_0000012df845ba80 .concat8 [ 16 16 16 16], LS_0000012df845ba80_1_0, LS_0000012df845ba80_1_4, LS_0000012df845ba80_1_8, LS_0000012df845ba80_1_12;
LS_0000012df845bf80_0_0 .concat8 [ 1 1 1 1], L_0000012df846a1e0, L_0000012df83e21b0, L_0000012df83e1960, L_0000012df83e2840;
LS_0000012df845bf80_0_4 .concat8 [ 1 1 1 1], L_0000012df83e13b0, L_0000012df83e3020, L_0000012df83e2d10, L_0000012df845c960;
LS_0000012df845bf80_0_8 .concat8 [ 1 1 1 1], L_0000012df845c110, L_0000012df845cc70, L_0000012df845c180, L_0000012df845c260;
LS_0000012df845bf80_0_12 .concat8 [ 1 1 1 1], L_0000012df845c490, L_0000012df845cf80, L_0000012df845d510, L_0000012df845e9a0;
LS_0000012df845bf80_0_16 .concat8 [ 1 1 1 1], L_0000012df845d190, L_0000012df845e380, L_0000012df845dc80, L_0000012df845da50;
LS_0000012df845bf80_0_20 .concat8 [ 1 1 1 1], L_0000012df845d7b0, L_0000012df845e0e0, L_0000012df845d580, L_0000012df845e850;
LS_0000012df845bf80_0_24 .concat8 [ 1 1 1 1], L_0000012df845d820, L_0000012df845e1c0, L_0000012df845e620, L_0000012df845efc0;
LS_0000012df845bf80_0_28 .concat8 [ 1 1 1 1], L_0000012df845eee0, L_0000012df8463fb0, L_0000012df84637d0, L_0000012df8463450;
LS_0000012df845bf80_0_32 .concat8 [ 1 1 1 1], L_0000012df8463bc0, L_0000012df8463ed0, L_0000012df84646b0, L_0000012df8463a00;
LS_0000012df845bf80_0_36 .concat8 [ 1 1 1 1], L_0000012df8463220, L_0000012df8464410, L_0000012df8464170, L_0000012df8464560;
LS_0000012df845bf80_0_40 .concat8 [ 1 1 1 1], L_0000012df8463300, L_0000012df8464db0, L_0000012df8464f00, L_0000012df84677b0;
LS_0000012df845bf80_0_44 .concat8 [ 1 1 1 1], L_0000012df8466860, L_0000012df84662b0, L_0000012df8466da0, L_0000012df8466fd0;
LS_0000012df845bf80_0_48 .concat8 [ 1 1 1 1], L_0000012df8466a20, L_0000012df8466710, L_0000012df8467740, L_0000012df8466390;
LS_0000012df845bf80_0_52 .concat8 [ 1 1 1 1], L_0000012df8465ec0, L_0000012df84675f0, L_0000012df8467580, L_0000012df84660f0;
LS_0000012df845bf80_0_56 .concat8 [ 1 1 1 1], L_0000012df8467ac0, L_0000012df8469990, L_0000012df846aaa0, L_0000012df8469d10;
LS_0000012df845bf80_0_60 .concat8 [ 1 1 1 1], L_0000012df8469a70, L_0000012df846ae20, L_0000012df846a3a0, L_0000012df8469c30;
LS_0000012df845bf80_0_64 .concat8 [ 1 0 0 0], L_0000012df846a020;
LS_0000012df845bf80_1_0 .concat8 [ 4 4 4 4], LS_0000012df845bf80_0_0, LS_0000012df845bf80_0_4, LS_0000012df845bf80_0_8, LS_0000012df845bf80_0_12;
LS_0000012df845bf80_1_4 .concat8 [ 4 4 4 4], LS_0000012df845bf80_0_16, LS_0000012df845bf80_0_20, LS_0000012df845bf80_0_24, LS_0000012df845bf80_0_28;
LS_0000012df845bf80_1_8 .concat8 [ 4 4 4 4], LS_0000012df845bf80_0_32, LS_0000012df845bf80_0_36, LS_0000012df845bf80_0_40, LS_0000012df845bf80_0_44;
LS_0000012df845bf80_1_12 .concat8 [ 4 4 4 4], LS_0000012df845bf80_0_48, LS_0000012df845bf80_0_52, LS_0000012df845bf80_0_56, LS_0000012df845bf80_0_60;
LS_0000012df845bf80_1_16 .concat8 [ 1 0 0 0], LS_0000012df845bf80_0_64;
LS_0000012df845bf80_2_0 .concat8 [ 16 16 16 16], LS_0000012df845bf80_1_0, LS_0000012df845bf80_1_4, LS_0000012df845bf80_1_8, LS_0000012df845bf80_1_12;
LS_0000012df845bf80_2_4 .concat8 [ 1 0 0 0], LS_0000012df845bf80_1_16;
L_0000012df845bf80 .concat8 [ 64 1 0 0], LS_0000012df845bf80_2_0, LS_0000012df845bf80_2_4;
L_0000012df845bbc0 .part L_0000012df845bf80, 64, 1;
S_0000012df83165e0 .scope generate, "adderStage[0]" "adderStage[0]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1170 .param/l "i" 0 4 26, +C4<00>;
S_0000012df8316770 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df83165e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e1ea0 .functor XOR 1, L_0000012df8455860, L_0000012df84545a0, C4<0>, C4<0>;
L_0000012df83e2450 .functor AND 1, L_0000012df8455860, L_0000012df84545a0, C4<1>, C4<1>;
L_0000012df83e15e0 .functor XOR 1, L_0000012df83e1ea0, L_0000012df8455b80, C4<0>, C4<0>;
L_0000012df83e1d50 .functor AND 1, L_0000012df83e1ea0, L_0000012df8455b80, C4<1>, C4<1>;
L_0000012df83e21b0 .functor OR 1, L_0000012df83e1d50, L_0000012df83e2450, C4<0>, C4<0>;
v0000012df83d4f50_0 .net "a", 0 0, L_0000012df8455860;  1 drivers
v0000012df83d6490_0 .net "b", 0 0, L_0000012df84545a0;  1 drivers
v0000012df83d5310_0 .net "cin", 0 0, L_0000012df8455b80;  1 drivers
v0000012df83d40f0_0 .net "cout", 0 0, L_0000012df83e21b0;  1 drivers
v0000012df83d53b0_0 .net "sum", 0 0, L_0000012df83e15e0;  1 drivers
v0000012df83d5770_0 .net "w1", 0 0, L_0000012df83e1ea0;  1 drivers
v0000012df83d42d0_0 .net "w2", 0 0, L_0000012df83e2450;  1 drivers
v0000012df83d4190_0 .net "w3", 0 0, L_0000012df83e1d50;  1 drivers
S_0000012df82e2f30 .scope generate, "adderStage[1]" "adderStage[1]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1fb0 .param/l "i" 0 4 26, +C4<01>;
S_0000012df82e30c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df82e2f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e2610 .functor XOR 1, L_0000012df8455680, L_0000012df84550e0, C4<0>, C4<0>;
L_0000012df83e2680 .functor AND 1, L_0000012df8455680, L_0000012df84550e0, C4<1>, C4<1>;
L_0000012df83e2140 .functor XOR 1, L_0000012df83e2610, L_0000012df8455400, C4<0>, C4<0>;
L_0000012df83e26f0 .functor AND 1, L_0000012df83e2610, L_0000012df8455400, C4<1>, C4<1>;
L_0000012df83e1960 .functor OR 1, L_0000012df83e26f0, L_0000012df83e2680, C4<0>, C4<0>;
v0000012df83d5a90_0 .net "a", 0 0, L_0000012df8455680;  1 drivers
v0000012df83d60d0_0 .net "b", 0 0, L_0000012df84550e0;  1 drivers
v0000012df83d4410_0 .net "cin", 0 0, L_0000012df8455400;  1 drivers
v0000012df83d47d0_0 .net "cout", 0 0, L_0000012df83e1960;  1 drivers
v0000012df83c3020_0 .net "sum", 0 0, L_0000012df83e2140;  1 drivers
v0000012df83c3160_0 .net "w1", 0 0, L_0000012df83e2610;  1 drivers
v0000012df83c32a0_0 .net "w2", 0 0, L_0000012df83e2680;  1 drivers
v0000012df83c33e0_0 .net "w3", 0 0, L_0000012df83e26f0;  1 drivers
S_0000012df82e3250 .scope generate, "adderStage[2]" "adderStage[2]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d17f0 .param/l "i" 0 4 26, +C4<010>;
S_0000012df837daa0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df82e3250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e2760 .functor XOR 1, L_0000012df8455ae0, L_0000012df8454f00, C4<0>, C4<0>;
L_0000012df83e18f0 .functor AND 1, L_0000012df8455ae0, L_0000012df8454f00, C4<1>, C4<1>;
L_0000012df83e1260 .functor XOR 1, L_0000012df83e2760, L_0000012df84540a0, C4<0>, C4<0>;
L_0000012df83e27d0 .functor AND 1, L_0000012df83e2760, L_0000012df84540a0, C4<1>, C4<1>;
L_0000012df83e2840 .functor OR 1, L_0000012df83e27d0, L_0000012df83e18f0, C4<0>, C4<0>;
v0000012df83c3ac0_0 .net "a", 0 0, L_0000012df8455ae0;  1 drivers
v0000012df83c3c00_0 .net "b", 0 0, L_0000012df8454f00;  1 drivers
v0000012df83c3ca0_0 .net "cin", 0 0, L_0000012df84540a0;  1 drivers
v0000012df83c3f20_0 .net "cout", 0 0, L_0000012df83e2840;  1 drivers
v0000012df83c2760_0 .net "sum", 0 0, L_0000012df83e1260;  1 drivers
v0000012df83c2800_0 .net "w1", 0 0, L_0000012df83e2760;  1 drivers
v0000012df83c0aa0_0 .net "w2", 0 0, L_0000012df83e18f0;  1 drivers
v0000012df83c2b20_0 .net "w3", 0 0, L_0000012df83e27d0;  1 drivers
S_0000012df837dc30 .scope generate, "adderStage[3]" "adderStage[3]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d10f0 .param/l "i" 0 4 26, +C4<011>;
S_0000012df837ddc0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df837dc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e1b20 .functor XOR 1, L_0000012df8455720, L_0000012df84557c0, C4<0>, C4<0>;
L_0000012df83e12d0 .functor AND 1, L_0000012df8455720, L_0000012df84557c0, C4<1>, C4<1>;
L_0000012df83e1340 .functor XOR 1, L_0000012df83e1b20, L_0000012df8454d20, C4<0>, C4<0>;
L_0000012df83e1dc0 .functor AND 1, L_0000012df83e1b20, L_0000012df8454d20, C4<1>, C4<1>;
L_0000012df83e13b0 .functor OR 1, L_0000012df83e1dc0, L_0000012df83e12d0, C4<0>, C4<0>;
v0000012df83c0500_0 .net "a", 0 0, L_0000012df8455720;  1 drivers
v0000012df83c0820_0 .net "b", 0 0, L_0000012df84557c0;  1 drivers
v0000012df83c0fa0_0 .net "cin", 0 0, L_0000012df8454d20;  1 drivers
v0000012df83c1b80_0 .net "cout", 0 0, L_0000012df83e13b0;  1 drivers
v0000012df83c1680_0 .net "sum", 0 0, L_0000012df83e1340;  1 drivers
v0000012df83c1d60_0 .net "w1", 0 0, L_0000012df83e1b20;  1 drivers
v0000012df83c1720_0 .net "w2", 0 0, L_0000012df83e12d0;  1 drivers
v0000012df83c1cc0_0 .net "w3", 0 0, L_0000012df83e1dc0;  1 drivers
S_0000012df837df50 .scope generate, "adderStage[4]" "adderStage[4]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1bb0 .param/l "i" 0 4 26, +C4<0100>;
S_0000012df837e0e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df837df50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e1b90 .functor XOR 1, L_0000012df8456580, L_0000012df8454960, C4<0>, C4<0>;
L_0000012df83e1e30 .functor AND 1, L_0000012df8456580, L_0000012df8454960, C4<1>, C4<1>;
L_0000012df83e1f10 .functor XOR 1, L_0000012df83e1b90, L_0000012df8454280, C4<0>, C4<0>;
L_0000012df83e1f80 .functor AND 1, L_0000012df83e1b90, L_0000012df8454280, C4<1>, C4<1>;
L_0000012df83e3020 .functor OR 1, L_0000012df83e1f80, L_0000012df83e1e30, C4<0>, C4<0>;
v0000012df83825d0_0 .net "a", 0 0, L_0000012df8456580;  1 drivers
v0000012df83820d0_0 .net "b", 0 0, L_0000012df8454960;  1 drivers
v0000012df83827b0_0 .net "cin", 0 0, L_0000012df8454280;  1 drivers
v0000012df83828f0_0 .net "cout", 0 0, L_0000012df83e3020;  1 drivers
v0000012df8381c70_0 .net "sum", 0 0, L_0000012df83e1f10;  1 drivers
v0000012df8382e90_0 .net "w1", 0 0, L_0000012df83e1b90;  1 drivers
v0000012df8382fd0_0 .net "w2", 0 0, L_0000012df83e1e30;  1 drivers
v0000012df83814f0_0 .net "w3", 0 0, L_0000012df83e1f80;  1 drivers
S_0000012df837e270 .scope generate, "adderStage[5]" "adderStage[5]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d11b0 .param/l "i" 0 4 26, +C4<0101>;
S_0000012df83b3fb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df837e270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e2ed0 .functor XOR 1, L_0000012df84554a0, L_0000012df8454820, C4<0>, C4<0>;
L_0000012df83e2f40 .functor AND 1, L_0000012df84554a0, L_0000012df8454820, C4<1>, C4<1>;
L_0000012df83e2fb0 .functor XOR 1, L_0000012df83e2ed0, L_0000012df84561c0, C4<0>, C4<0>;
L_0000012df83e2d80 .functor AND 1, L_0000012df83e2ed0, L_0000012df84561c0, C4<1>, C4<1>;
L_0000012df83e2d10 .functor OR 1, L_0000012df83e2d80, L_0000012df83e2f40, C4<0>, C4<0>;
v0000012df8383070_0 .net "a", 0 0, L_0000012df84554a0;  1 drivers
v0000012df83816d0_0 .net "b", 0 0, L_0000012df8454820;  1 drivers
v0000012df8386560_0 .net "cin", 0 0, L_0000012df84561c0;  1 drivers
v0000012df83855c0_0 .net "cout", 0 0, L_0000012df83e2d10;  1 drivers
v0000012df83857a0_0 .net "sum", 0 0, L_0000012df83e2fb0;  1 drivers
v0000012df8386f60_0 .net "w1", 0 0, L_0000012df83e2ed0;  1 drivers
v0000012df8386880_0 .net "w2", 0 0, L_0000012df83e2f40;  1 drivers
v0000012df8385c00_0 .net "w3", 0 0, L_0000012df83e2d80;  1 drivers
S_0000012df83b3e20 .scope generate, "adderStage[6]" "adderStage[6]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d14f0 .param/l "i" 0 4 26, +C4<0110>;
S_0000012df83b3b00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df83b3e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df83e2df0 .functor XOR 1, L_0000012df8455c20, L_0000012df8455cc0, C4<0>, C4<0>;
L_0000012df83e2e60 .functor AND 1, L_0000012df8455c20, L_0000012df8455cc0, C4<1>, C4<1>;
L_0000012df83e16c0 .functor XOR 1, L_0000012df83e2df0, L_0000012df8455d60, C4<0>, C4<0>;
L_0000012df845c340 .functor AND 1, L_0000012df83e2df0, L_0000012df8455d60, C4<1>, C4<1>;
L_0000012df845c960 .functor OR 1, L_0000012df845c340, L_0000012df83e2e60, C4<0>, C4<0>;
v0000012df8385b60_0 .net "a", 0 0, L_0000012df8455c20;  1 drivers
v0000012df8386c40_0 .net "b", 0 0, L_0000012df8455cc0;  1 drivers
v0000012df83869c0_0 .net "cin", 0 0, L_0000012df8455d60;  1 drivers
v0000012df8386b00_0 .net "cout", 0 0, L_0000012df845c960;  1 drivers
v0000012df8394e10_0 .net "sum", 0 0, L_0000012df83e16c0;  1 drivers
v0000012df83953b0_0 .net "w1", 0 0, L_0000012df83e2df0;  1 drivers
v0000012df8394230_0 .net "w2", 0 0, L_0000012df83e2e60;  1 drivers
v0000012df83944b0_0 .net "w3", 0 0, L_0000012df845c340;  1 drivers
S_0000012df83b42d0 .scope generate, "adderStage[7]" "adderStage[7]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1670 .param/l "i" 0 4 26, +C4<0111>;
S_0000012df83b4140 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df83b42d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845cc00 .functor XOR 1, L_0000012df8456620, L_0000012df8455180, C4<0>, C4<0>;
L_0000012df845c8f0 .functor AND 1, L_0000012df8456620, L_0000012df8455180, C4<1>, C4<1>;
L_0000012df845c650 .functor XOR 1, L_0000012df845cc00, L_0000012df8455220, C4<0>, C4<0>;
L_0000012df845ce30 .functor AND 1, L_0000012df845cc00, L_0000012df8455220, C4<1>, C4<1>;
L_0000012df845c110 .functor OR 1, L_0000012df845ce30, L_0000012df845c8f0, C4<0>, C4<0>;
v0000012df8393b50_0 .net "a", 0 0, L_0000012df8456620;  1 drivers
v0000012df8394550_0 .net "b", 0 0, L_0000012df8455180;  1 drivers
v0000012df8393e70_0 .net "cin", 0 0, L_0000012df8455220;  1 drivers
v0000012df8395590_0 .net "cout", 0 0, L_0000012df845c110;  1 drivers
v0000012df83949b0_0 .net "sum", 0 0, L_0000012df845c650;  1 drivers
v0000012df83945f0_0 .net "w1", 0 0, L_0000012df845cc00;  1 drivers
v0000012df8398b80_0 .net "w2", 0 0, L_0000012df845c8f0;  1 drivers
v0000012df8399300_0 .net "w3", 0 0, L_0000012df845ce30;  1 drivers
S_0000012df83b34c0 .scope generate, "adderStage[8]" "adderStage[8]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d19f0 .param/l "i" 0 4 26, +C4<01000>;
S_0000012df83b3970 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df83b34c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845c810 .functor XOR 1, L_0000012df8454dc0, L_0000012df8455540, C4<0>, C4<0>;
L_0000012df845c1f0 .functor AND 1, L_0000012df8454dc0, L_0000012df8455540, C4<1>, C4<1>;
L_0000012df845c3b0 .functor XOR 1, L_0000012df845c810, L_0000012df8454e60, C4<0>, C4<0>;
L_0000012df845c570 .functor AND 1, L_0000012df845c810, L_0000012df8454e60, C4<1>, C4<1>;
L_0000012df845cc70 .functor OR 1, L_0000012df845c570, L_0000012df845c1f0, C4<0>, C4<0>;
v0000012df83994e0_0 .net "a", 0 0, L_0000012df8454dc0;  1 drivers
v0000012df839a200_0 .net "b", 0 0, L_0000012df8455540;  1 drivers
v0000012df839a5c0_0 .net "cin", 0 0, L_0000012df8454e60;  1 drivers
v0000012df839a2a0_0 .net "cout", 0 0, L_0000012df845cc70;  1 drivers
v0000012df8399580_0 .net "sum", 0 0, L_0000012df845c3b0;  1 drivers
v0000012df8399760_0 .net "w1", 0 0, L_0000012df845c810;  1 drivers
v0000012df83998a0_0 .net "w2", 0 0, L_0000012df845c1f0;  1 drivers
v0000012df8399bc0_0 .net "w3", 0 0, L_0000012df845c570;  1 drivers
S_0000012df83b3c90 .scope generate, "adderStage[9]" "adderStage[9]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1ab0 .param/l "i" 0 4 26, +C4<01001>;
S_0000012df83b3650 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df83b3c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845cab0 .functor XOR 1, L_0000012df8454140, L_0000012df8454320, C4<0>, C4<0>;
L_0000012df845c0a0 .functor AND 1, L_0000012df8454140, L_0000012df8454320, C4<1>, C4<1>;
L_0000012df845c9d0 .functor XOR 1, L_0000012df845cab0, L_0000012df84543c0, C4<0>, C4<0>;
L_0000012df845cb20 .functor AND 1, L_0000012df845cab0, L_0000012df84543c0, C4<1>, C4<1>;
L_0000012df845c180 .functor OR 1, L_0000012df845cb20, L_0000012df845c0a0, C4<0>, C4<0>;
v0000012df83a1f20_0 .net "a", 0 0, L_0000012df8454140;  1 drivers
v0000012df83a09e0_0 .net "b", 0 0, L_0000012df8454320;  1 drivers
v0000012df83a0da0_0 .net "cin", 0 0, L_0000012df84543c0;  1 drivers
v0000012df83a0f80_0 .net "cout", 0 0, L_0000012df845c180;  1 drivers
v0000012df83a1b60_0 .net "sum", 0 0, L_0000012df845c9d0;  1 drivers
v0000012df83a24c0_0 .net "w1", 0 0, L_0000012df845cab0;  1 drivers
v0000012df83a2100_0 .net "w2", 0 0, L_0000012df845c0a0;  1 drivers
v0000012df83a10c0_0 .net "w3", 0 0, L_0000012df845cb20;  1 drivers
S_0000012df83b37e0 .scope generate, "adderStage[10]" "adderStage[10]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1530 .param/l "i" 0 4 26, +C4<01010>;
S_0000012df838d270 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df83b37e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845c880 .functor XOR 1, L_0000012df84566c0, L_0000012df8455900, C4<0>, C4<0>;
L_0000012df845cce0 .functor AND 1, L_0000012df84566c0, L_0000012df8455900, C4<1>, C4<1>;
L_0000012df845c6c0 .functor XOR 1, L_0000012df845c880, L_0000012df8454fa0, C4<0>, C4<0>;
L_0000012df845ca40 .functor AND 1, L_0000012df845c880, L_0000012df8454fa0, C4<1>, C4<1>;
L_0000012df845c260 .functor OR 1, L_0000012df845ca40, L_0000012df845cce0, C4<0>, C4<0>;
v0000012df83a12a0_0 .net "a", 0 0, L_0000012df84566c0;  1 drivers
v0000012df83a1340_0 .net "b", 0 0, L_0000012df8455900;  1 drivers
v0000012df83a6580_0 .net "cin", 0 0, L_0000012df8454fa0;  1 drivers
v0000012df83a82e0_0 .net "cout", 0 0, L_0000012df845c260;  1 drivers
v0000012df83a7f20_0 .net "sum", 0 0, L_0000012df845c6c0;  1 drivers
v0000012df83a6800_0 .net "w1", 0 0, L_0000012df845c880;  1 drivers
v0000012df83a7fc0_0 .net "w2", 0 0, L_0000012df845cce0;  1 drivers
v0000012df83a73e0_0 .net "w3", 0 0, L_0000012df845ca40;  1 drivers
S_0000012df838d400 .scope generate, "adderStage[11]" "adderStage[11]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1130 .param/l "i" 0 4 26, +C4<01011>;
S_0000012df838d590 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845cb90 .functor XOR 1, L_0000012df8455040, L_0000012df84552c0, C4<0>, C4<0>;
L_0000012df845cd50 .functor AND 1, L_0000012df8455040, L_0000012df84552c0, C4<1>, C4<1>;
L_0000012df845c420 .functor XOR 1, L_0000012df845cb90, L_0000012df8455e00, C4<0>, C4<0>;
L_0000012df845cea0 .functor AND 1, L_0000012df845cb90, L_0000012df8455e00, C4<1>, C4<1>;
L_0000012df845c490 .functor OR 1, L_0000012df845cea0, L_0000012df845cd50, C4<0>, C4<0>;
v0000012df83a6940_0 .net "a", 0 0, L_0000012df8455040;  1 drivers
v0000012df83a6e40_0 .net "b", 0 0, L_0000012df84552c0;  1 drivers
v0000012df83a72a0_0 .net "cin", 0 0, L_0000012df8455e00;  1 drivers
v0000012df83a75c0_0 .net "cout", 0 0, L_0000012df845c490;  1 drivers
v0000012df83ac9b0_0 .net "sum", 0 0, L_0000012df845c420;  1 drivers
v0000012df83abab0_0 .net "w1", 0 0, L_0000012df845cb90;  1 drivers
v0000012df83ac5f0_0 .net "w2", 0 0, L_0000012df845cd50;  1 drivers
v0000012df83aca50_0 .net "w3", 0 0, L_0000012df845cea0;  1 drivers
S_0000012df838e530 .scope generate, "adderStage[12]" "adderStage[12]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1a70 .param/l "i" 0 4 26, +C4<01100>;
S_0000012df838c780 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838e530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845cdc0 .functor XOR 1, L_0000012df8454a00, L_0000012df8456260, C4<0>, C4<0>;
L_0000012df845c2d0 .functor AND 1, L_0000012df8454a00, L_0000012df8456260, C4<1>, C4<1>;
L_0000012df845cf10 .functor XOR 1, L_0000012df845cdc0, L_0000012df84559a0, C4<0>, C4<0>;
L_0000012df845c730 .functor AND 1, L_0000012df845cdc0, L_0000012df84559a0, C4<1>, C4<1>;
L_0000012df845cf80 .functor OR 1, L_0000012df845c730, L_0000012df845c2d0, C4<0>, C4<0>;
v0000012df83ac690_0 .net "a", 0 0, L_0000012df8454a00;  1 drivers
v0000012df83ab790_0 .net "b", 0 0, L_0000012df8456260;  1 drivers
v0000012df83abb50_0 .net "cin", 0 0, L_0000012df84559a0;  1 drivers
v0000012df83abc90_0 .net "cout", 0 0, L_0000012df845cf80;  1 drivers
v0000012df83ac730_0 .net "sum", 0 0, L_0000012df845cf10;  1 drivers
v0000012df83acd70_0 .net "w1", 0 0, L_0000012df845cdc0;  1 drivers
v0000012df83ba5f0_0 .net "w2", 0 0, L_0000012df845c2d0;  1 drivers
v0000012df83bbbd0_0 .net "w3", 0 0, L_0000012df845c730;  1 drivers
S_0000012df838d720 .scope generate, "adderStage[13]" "adderStage[13]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d17b0 .param/l "i" 0 4 26, +C4<01101>;
S_0000012df838dd60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838d720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845c500 .functor XOR 1, L_0000012df8455360, L_0000012df84555e0, C4<0>, C4<0>;
L_0000012df845c5e0 .functor AND 1, L_0000012df8455360, L_0000012df84555e0, C4<1>, C4<1>;
L_0000012df845c7a0 .functor XOR 1, L_0000012df845c500, L_0000012df8455a40, C4<0>, C4<0>;
L_0000012df845eaf0 .functor AND 1, L_0000012df845c500, L_0000012df8455a40, C4<1>, C4<1>;
L_0000012df845d510 .functor OR 1, L_0000012df845eaf0, L_0000012df845c5e0, C4<0>, C4<0>;
v0000012df83bb770_0 .net "a", 0 0, L_0000012df8455360;  1 drivers
v0000012df83bb1d0_0 .net "b", 0 0, L_0000012df84555e0;  1 drivers
v0000012df83ba550_0 .net "cin", 0 0, L_0000012df8455a40;  1 drivers
v0000012df83ba690_0 .net "cout", 0 0, L_0000012df845d510;  1 drivers
v0000012df83bb310_0 .net "sum", 0 0, L_0000012df845c7a0;  1 drivers
v0000012df83bb8b0_0 .net "w1", 0 0, L_0000012df845c500;  1 drivers
v0000012df83bc030_0 .net "w2", 0 0, L_0000012df845c5e0;  1 drivers
v0000012df83ba910_0 .net "w3", 0 0, L_0000012df845eaf0;  1 drivers
S_0000012df838d8b0 .scope generate, "adderStage[14]" "adderStage[14]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1570 .param/l "i" 0 4 26, +C4<01110>;
S_0000012df838e3a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845d970 .functor XOR 1, L_0000012df84541e0, L_0000012df8455ea0, C4<0>, C4<0>;
L_0000012df845ea10 .functor AND 1, L_0000012df84541e0, L_0000012df8455ea0, C4<1>, C4<1>;
L_0000012df845ea80 .functor XOR 1, L_0000012df845d970, L_0000012df8455f40, C4<0>, C4<0>;
L_0000012df845e070 .functor AND 1, L_0000012df845d970, L_0000012df8455f40, C4<1>, C4<1>;
L_0000012df845e9a0 .functor OR 1, L_0000012df845e070, L_0000012df845ea10, C4<0>, C4<0>;
v0000012df837c890_0 .net "a", 0 0, L_0000012df84541e0;  1 drivers
v0000012df837c250_0 .net "b", 0 0, L_0000012df8455ea0;  1 drivers
v0000012df837c570_0 .net "cin", 0 0, L_0000012df8455f40;  1 drivers
v0000012df837bb70_0 .net "cout", 0 0, L_0000012df845e9a0;  1 drivers
v0000012df837bd50_0 .net "sum", 0 0, L_0000012df845ea80;  1 drivers
v0000012df837bdf0_0 .net "w1", 0 0, L_0000012df845d970;  1 drivers
v0000012df84384f0_0 .net "w2", 0 0, L_0000012df845ea10;  1 drivers
v0000012df8436dd0_0 .net "w3", 0 0, L_0000012df845e070;  1 drivers
S_0000012df838cf50 .scope generate, "adderStage[15]" "adderStage[15]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1430 .param/l "i" 0 4 26, +C4<01111>;
S_0000012df838da40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845d4a0 .functor XOR 1, L_0000012df8455fe0, L_0000012df8454500, C4<0>, C4<0>;
L_0000012df845d430 .functor AND 1, L_0000012df8455fe0, L_0000012df8454500, C4<1>, C4<1>;
L_0000012df845d890 .functor XOR 1, L_0000012df845d4a0, L_0000012df84548c0, C4<0>, C4<0>;
L_0000012df845d5f0 .functor AND 1, L_0000012df845d4a0, L_0000012df84548c0, C4<1>, C4<1>;
L_0000012df845d190 .functor OR 1, L_0000012df845d5f0, L_0000012df845d430, C4<0>, C4<0>;
v0000012df8436150_0 .net "a", 0 0, L_0000012df8455fe0;  1 drivers
v0000012df8436d30_0 .net "b", 0 0, L_0000012df8454500;  1 drivers
v0000012df8437550_0 .net "cin", 0 0, L_0000012df84548c0;  1 drivers
v0000012df8437410_0 .net "cout", 0 0, L_0000012df845d190;  1 drivers
v0000012df8437a50_0 .net "sum", 0 0, L_0000012df845d890;  1 drivers
v0000012df8436e70_0 .net "w1", 0 0, L_0000012df845d4a0;  1 drivers
v0000012df84375f0_0 .net "w2", 0 0, L_0000012df845d430;  1 drivers
v0000012df84365b0_0 .net "w3", 0 0, L_0000012df845d5f0;  1 drivers
S_0000012df838dbd0 .scope generate, "adderStage[16]" "adderStage[16]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1c30 .param/l "i" 0 4 26, +C4<010000>;
S_0000012df838c910 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838dbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845eb60 .functor XOR 1, L_0000012df8456080, L_0000012df8456120, C4<0>, C4<0>;
L_0000012df845de40 .functor AND 1, L_0000012df8456080, L_0000012df8456120, C4<1>, C4<1>;
L_0000012df845e930 .functor XOR 1, L_0000012df845eb60, L_0000012df8454640, C4<0>, C4<0>;
L_0000012df845ec40 .functor AND 1, L_0000012df845eb60, L_0000012df8454640, C4<1>, C4<1>;
L_0000012df845e380 .functor OR 1, L_0000012df845ec40, L_0000012df845de40, C4<0>, C4<0>;
v0000012df8436a10_0 .net "a", 0 0, L_0000012df8456080;  1 drivers
v0000012df8436290_0 .net "b", 0 0, L_0000012df8456120;  1 drivers
v0000012df8438130_0 .net "cin", 0 0, L_0000012df8454640;  1 drivers
v0000012df8436790_0 .net "cout", 0 0, L_0000012df845e380;  1 drivers
v0000012df8436650_0 .net "sum", 0 0, L_0000012df845e930;  1 drivers
v0000012df84374b0_0 .net "w1", 0 0, L_0000012df845eb60;  1 drivers
v0000012df84383b0_0 .net "w2", 0 0, L_0000012df845de40;  1 drivers
v0000012df8438270_0 .net "w3", 0 0, L_0000012df845ec40;  1 drivers
S_0000012df838caa0 .scope generate, "adderStage[17]" "adderStage[17]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d11f0 .param/l "i" 0 4 26, +C4<010001>;
S_0000012df838def0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838caa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845deb0 .functor XOR 1, L_0000012df8456300, L_0000012df84546e0, C4<0>, C4<0>;
L_0000012df845ebd0 .functor AND 1, L_0000012df8456300, L_0000012df84546e0, C4<1>, C4<1>;
L_0000012df845e7e0 .functor XOR 1, L_0000012df845deb0, L_0000012df84563a0, C4<0>, C4<0>;
L_0000012df845e690 .functor AND 1, L_0000012df845deb0, L_0000012df84563a0, C4<1>, C4<1>;
L_0000012df845dc80 .functor OR 1, L_0000012df845e690, L_0000012df845ebd0, C4<0>, C4<0>;
v0000012df8437870_0 .net "a", 0 0, L_0000012df8456300;  1 drivers
v0000012df8436970_0 .net "b", 0 0, L_0000012df84546e0;  1 drivers
v0000012df8436f10_0 .net "cin", 0 0, L_0000012df84563a0;  1 drivers
v0000012df8437c30_0 .net "cout", 0 0, L_0000012df845dc80;  1 drivers
v0000012df8437370_0 .net "sum", 0 0, L_0000012df845e7e0;  1 drivers
v0000012df8436ab0_0 .net "w1", 0 0, L_0000012df845deb0;  1 drivers
v0000012df8437690_0 .net "w2", 0 0, L_0000012df845ebd0;  1 drivers
v0000012df8437730_0 .net "w3", 0 0, L_0000012df845e690;  1 drivers
S_0000012df838e080 .scope generate, "adderStage[18]" "adderStage[18]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1cb0 .param/l "i" 0 4 26, +C4<010010>;
S_0000012df838cc30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838e080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845e540 .functor XOR 1, L_0000012df8456440, L_0000012df8454460, C4<0>, C4<0>;
L_0000012df845d9e0 .functor AND 1, L_0000012df8456440, L_0000012df8454460, C4<1>, C4<1>;
L_0000012df845d350 .functor XOR 1, L_0000012df845e540, L_0000012df8454780, C4<0>, C4<0>;
L_0000012df845e310 .functor AND 1, L_0000012df845e540, L_0000012df8454780, C4<1>, C4<1>;
L_0000012df845da50 .functor OR 1, L_0000012df845e310, L_0000012df845d9e0, C4<0>, C4<0>;
v0000012df84377d0_0 .net "a", 0 0, L_0000012df8456440;  1 drivers
v0000012df8436830_0 .net "b", 0 0, L_0000012df8454460;  1 drivers
v0000012df8436510_0 .net "cin", 0 0, L_0000012df8454780;  1 drivers
v0000012df8437af0_0 .net "cout", 0 0, L_0000012df845da50;  1 drivers
v0000012df8438770_0 .net "sum", 0 0, L_0000012df845d350;  1 drivers
v0000012df8438590_0 .net "w1", 0 0, L_0000012df845e540;  1 drivers
v0000012df84368d0_0 .net "w2", 0 0, L_0000012df845d9e0;  1 drivers
v0000012df84361f0_0 .net "w3", 0 0, L_0000012df845e310;  1 drivers
S_0000012df838e210 .scope generate, "adderStage[19]" "adderStage[19]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d12f0 .param/l "i" 0 4 26, +C4<010011>;
S_0000012df838d0e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845d900 .functor XOR 1, L_0000012df8454aa0, L_0000012df8454b40, C4<0>, C4<0>;
L_0000012df845df20 .functor AND 1, L_0000012df8454aa0, L_0000012df8454b40, C4<1>, C4<1>;
L_0000012df845db30 .functor XOR 1, L_0000012df845d900, L_0000012df8454be0, C4<0>, C4<0>;
L_0000012df845df90 .functor AND 1, L_0000012df845d900, L_0000012df8454be0, C4<1>, C4<1>;
L_0000012df845d7b0 .functor OR 1, L_0000012df845df90, L_0000012df845df20, C4<0>, C4<0>;
v0000012df8436b50_0 .net "a", 0 0, L_0000012df8454aa0;  1 drivers
v0000012df8436330_0 .net "b", 0 0, L_0000012df8454b40;  1 drivers
v0000012df84381d0_0 .net "cin", 0 0, L_0000012df8454be0;  1 drivers
v0000012df8436bf0_0 .net "cout", 0 0, L_0000012df845d7b0;  1 drivers
v0000012df8437910_0 .net "sum", 0 0, L_0000012df845db30;  1 drivers
v0000012df8437f50_0 .net "w1", 0 0, L_0000012df845d900;  1 drivers
v0000012df8437050_0 .net "w2", 0 0, L_0000012df845df20;  1 drivers
v0000012df84363d0_0 .net "w3", 0 0, L_0000012df845df90;  1 drivers
S_0000012df838cdc0 .scope generate, "adderStage[20]" "adderStage[20]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1830 .param/l "i" 0 4 26, +C4<010100>;
S_0000012df843b140 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df838cdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845dac0 .functor XOR 1, L_0000012df8454c80, L_0000012df8456760, C4<0>, C4<0>;
L_0000012df845e000 .functor AND 1, L_0000012df8454c80, L_0000012df8456760, C4<1>, C4<1>;
L_0000012df845d0b0 .functor XOR 1, L_0000012df845dac0, L_0000012df84564e0, C4<0>, C4<0>;
L_0000012df845d120 .functor AND 1, L_0000012df845dac0, L_0000012df84564e0, C4<1>, C4<1>;
L_0000012df845e0e0 .functor OR 1, L_0000012df845d120, L_0000012df845e000, C4<0>, C4<0>;
v0000012df8437230_0 .net "a", 0 0, L_0000012df8454c80;  1 drivers
v0000012df84379b0_0 .net "b", 0 0, L_0000012df8456760;  1 drivers
v0000012df84360b0_0 .net "cin", 0 0, L_0000012df84564e0;  1 drivers
v0000012df84366f0_0 .net "cout", 0 0, L_0000012df845e0e0;  1 drivers
v0000012df8437b90_0 .net "sum", 0 0, L_0000012df845d0b0;  1 drivers
v0000012df8436470_0 .net "w1", 0 0, L_0000012df845dac0;  1 drivers
v0000012df8437cd0_0 .net "w2", 0 0, L_0000012df845e000;  1 drivers
v0000012df8437d70_0 .net "w3", 0 0, L_0000012df845d120;  1 drivers
S_0000012df843baa0 .scope generate, "adderStage[21]" "adderStage[21]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1a30 .param/l "i" 0 4 26, +C4<010101>;
S_0000012df843bdc0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843baa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845e3f0 .functor XOR 1, L_0000012df8456800, L_0000012df8457f20, C4<0>, C4<0>;
L_0000012df845d200 .functor AND 1, L_0000012df8456800, L_0000012df8457f20, C4<1>, C4<1>;
L_0000012df845dba0 .functor XOR 1, L_0000012df845e3f0, L_0000012df8457ca0, C4<0>, C4<0>;
L_0000012df845d270 .functor AND 1, L_0000012df845e3f0, L_0000012df8457ca0, C4<1>, C4<1>;
L_0000012df845d580 .functor OR 1, L_0000012df845d270, L_0000012df845d200, C4<0>, C4<0>;
v0000012df8436010_0 .net "a", 0 0, L_0000012df8456800;  1 drivers
v0000012df8438630_0 .net "b", 0 0, L_0000012df8457f20;  1 drivers
v0000012df8437e10_0 .net "cin", 0 0, L_0000012df8457ca0;  1 drivers
v0000012df8437eb0_0 .net "cout", 0 0, L_0000012df845d580;  1 drivers
v0000012df8437ff0_0 .net "sum", 0 0, L_0000012df845dba0;  1 drivers
v0000012df8438090_0 .net "w1", 0 0, L_0000012df845e3f0;  1 drivers
v0000012df8436fb0_0 .net "w2", 0 0, L_0000012df845d200;  1 drivers
v0000012df84370f0_0 .net "w3", 0 0, L_0000012df845d270;  1 drivers
S_0000012df843afb0 .scope generate, "adderStage[22]" "adderStage[22]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1870 .param/l "i" 0 4 26, +C4<010110>;
S_0000012df843a650 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843afb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845d3c0 .functor XOR 1, L_0000012df8458ec0, L_0000012df8457020, C4<0>, C4<0>;
L_0000012df845e5b0 .functor AND 1, L_0000012df8458ec0, L_0000012df8457020, C4<1>, C4<1>;
L_0000012df845d660 .functor XOR 1, L_0000012df845d3c0, L_0000012df84587e0, C4<0>, C4<0>;
L_0000012df845d6d0 .functor AND 1, L_0000012df845d3c0, L_0000012df84587e0, C4<1>, C4<1>;
L_0000012df845e850 .functor OR 1, L_0000012df845d6d0, L_0000012df845e5b0, C4<0>, C4<0>;
v0000012df8438310_0 .net "a", 0 0, L_0000012df8458ec0;  1 drivers
v0000012df8436c90_0 .net "b", 0 0, L_0000012df8457020;  1 drivers
v0000012df8438450_0 .net "cin", 0 0, L_0000012df84587e0;  1 drivers
v0000012df8437190_0 .net "cout", 0 0, L_0000012df845e850;  1 drivers
v0000012df84372d0_0 .net "sum", 0 0, L_0000012df845d660;  1 drivers
v0000012df84386d0_0 .net "w1", 0 0, L_0000012df845d3c0;  1 drivers
v0000012df8438a90_0 .net "w2", 0 0, L_0000012df845e5b0;  1 drivers
v0000012df8439d50_0 .net "w3", 0 0, L_0000012df845d6d0;  1 drivers
S_0000012df843a7e0 .scope generate, "adderStage[23]" "adderStage[23]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1cf0 .param/l "i" 0 4 26, +C4<010111>;
S_0000012df843a010 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845e8c0 .functor XOR 1, L_0000012df84572a0, L_0000012df84575c0, C4<0>, C4<0>;
L_0000012df845d2e0 .functor AND 1, L_0000012df84572a0, L_0000012df84575c0, C4<1>, C4<1>;
L_0000012df845d740 .functor XOR 1, L_0000012df845e8c0, L_0000012df8458380, C4<0>, C4<0>;
L_0000012df845e150 .functor AND 1, L_0000012df845e8c0, L_0000012df8458380, C4<1>, C4<1>;
L_0000012df845d820 .functor OR 1, L_0000012df845e150, L_0000012df845d2e0, C4<0>, C4<0>;
v0000012df84398f0_0 .net "a", 0 0, L_0000012df84572a0;  1 drivers
v0000012df8439670_0 .net "b", 0 0, L_0000012df84575c0;  1 drivers
v0000012df8438bd0_0 .net "cin", 0 0, L_0000012df8458380;  1 drivers
v0000012df8438d10_0 .net "cout", 0 0, L_0000012df845d820;  1 drivers
v0000012df8439990_0 .net "sum", 0 0, L_0000012df845d740;  1 drivers
v0000012df8439350_0 .net "w1", 0 0, L_0000012df845e8c0;  1 drivers
v0000012df8438e50_0 .net "w2", 0 0, L_0000012df845d2e0;  1 drivers
v0000012df8438db0_0 .net "w3", 0 0, L_0000012df845e150;  1 drivers
S_0000012df843b5f0 .scope generate, "adderStage[24]" "adderStage[24]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1e30 .param/l "i" 0 4 26, +C4<011000>;
S_0000012df843ab00 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843b5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845dc10 .functor XOR 1, L_0000012df8458880, L_0000012df84581a0, C4<0>, C4<0>;
L_0000012df845dcf0 .functor AND 1, L_0000012df8458880, L_0000012df84581a0, C4<1>, C4<1>;
L_0000012df845dd60 .functor XOR 1, L_0000012df845dc10, L_0000012df8457e80, C4<0>, C4<0>;
L_0000012df845ddd0 .functor AND 1, L_0000012df845dc10, L_0000012df8457e80, C4<1>, C4<1>;
L_0000012df845e1c0 .functor OR 1, L_0000012df845ddd0, L_0000012df845dcf0, C4<0>, C4<0>;
v0000012df8439170_0 .net "a", 0 0, L_0000012df8458880;  1 drivers
v0000012df8438810_0 .net "b", 0 0, L_0000012df84581a0;  1 drivers
v0000012df8439ad0_0 .net "cin", 0 0, L_0000012df8457e80;  1 drivers
v0000012df8438ef0_0 .net "cout", 0 0, L_0000012df845e1c0;  1 drivers
v0000012df8439cb0_0 .net "sum", 0 0, L_0000012df845dd60;  1 drivers
v0000012df8439e90_0 .net "w1", 0 0, L_0000012df845dc10;  1 drivers
v0000012df8438950_0 .net "w2", 0 0, L_0000012df845dcf0;  1 drivers
v0000012df8439850_0 .net "w3", 0 0, L_0000012df845ddd0;  1 drivers
S_0000012df843b2d0 .scope generate, "adderStage[25]" "adderStage[25]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d12b0 .param/l "i" 0 4 26, +C4<011001>;
S_0000012df843b460 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843b2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845e230 .functor XOR 1, L_0000012df84582e0, L_0000012df8457de0, C4<0>, C4<0>;
L_0000012df845e2a0 .functor AND 1, L_0000012df84582e0, L_0000012df8457de0, C4<1>, C4<1>;
L_0000012df845e460 .functor XOR 1, L_0000012df845e230, L_0000012df84578e0, C4<0>, C4<0>;
L_0000012df845e4d0 .functor AND 1, L_0000012df845e230, L_0000012df84578e0, C4<1>, C4<1>;
L_0000012df845e620 .functor OR 1, L_0000012df845e4d0, L_0000012df845e2a0, C4<0>, C4<0>;
v0000012df84389f0_0 .net "a", 0 0, L_0000012df84582e0;  1 drivers
v0000012df84388b0_0 .net "b", 0 0, L_0000012df8457de0;  1 drivers
v0000012df8439a30_0 .net "cin", 0 0, L_0000012df84578e0;  1 drivers
v0000012df84390d0_0 .net "cout", 0 0, L_0000012df845e620;  1 drivers
v0000012df8439b70_0 .net "sum", 0 0, L_0000012df845e460;  1 drivers
v0000012df8439490_0 .net "w1", 0 0, L_0000012df845e230;  1 drivers
v0000012df8439710_0 .net "w2", 0 0, L_0000012df845e2a0;  1 drivers
v0000012df8438b30_0 .net "w3", 0 0, L_0000012df845e4d0;  1 drivers
S_0000012df843b780 .scope generate, "adderStage[26]" "adderStage[26]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d16b0 .param/l "i" 0 4 26, +C4<011010>;
S_0000012df843b910 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843b780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845e700 .functor XOR 1, L_0000012df8457a20, L_0000012df8457340, C4<0>, C4<0>;
L_0000012df845e770 .functor AND 1, L_0000012df8457a20, L_0000012df8457340, C4<1>, C4<1>;
L_0000012df845ef50 .functor XOR 1, L_0000012df845e700, L_0000012df8459000, C4<0>, C4<0>;
L_0000012df845ed90 .functor AND 1, L_0000012df845e700, L_0000012df8459000, C4<1>, C4<1>;
L_0000012df845efc0 .functor OR 1, L_0000012df845ed90, L_0000012df845e770, C4<0>, C4<0>;
v0000012df8439530_0 .net "a", 0 0, L_0000012df8457a20;  1 drivers
v0000012df84397b0_0 .net "b", 0 0, L_0000012df8457340;  1 drivers
v0000012df84395d0_0 .net "cin", 0 0, L_0000012df8459000;  1 drivers
v0000012df8439c10_0 .net "cout", 0 0, L_0000012df845efc0;  1 drivers
v0000012df8439df0_0 .net "sum", 0 0, L_0000012df845ef50;  1 drivers
v0000012df8438f90_0 .net "w1", 0 0, L_0000012df845e700;  1 drivers
v0000012df8438c70_0 .net "w2", 0 0, L_0000012df845e770;  1 drivers
v0000012df8439030_0 .net "w3", 0 0, L_0000012df845ed90;  1 drivers
S_0000012df843a970 .scope generate, "adderStage[27]" "adderStage[27]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1d30 .param/l "i" 0 4 26, +C4<011011>;
S_0000012df843bc30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843a970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df845ecb0 .functor XOR 1, L_0000012df8457c00, L_0000012df8457980, C4<0>, C4<0>;
L_0000012df845ee00 .functor AND 1, L_0000012df8457c00, L_0000012df8457980, C4<1>, C4<1>;
L_0000012df845ed20 .functor XOR 1, L_0000012df845ecb0, L_0000012df8458c40, C4<0>, C4<0>;
L_0000012df845ee70 .functor AND 1, L_0000012df845ecb0, L_0000012df8458c40, C4<1>, C4<1>;
L_0000012df845eee0 .functor OR 1, L_0000012df845ee70, L_0000012df845ee00, C4<0>, C4<0>;
v0000012df8439210_0 .net "a", 0 0, L_0000012df8457c00;  1 drivers
v0000012df84393f0_0 .net "b", 0 0, L_0000012df8457980;  1 drivers
v0000012df84392b0_0 .net "cin", 0 0, L_0000012df8458c40;  1 drivers
v0000012df843d4d0_0 .net "cout", 0 0, L_0000012df845eee0;  1 drivers
v0000012df843cdf0_0 .net "sum", 0 0, L_0000012df845ed20;  1 drivers
v0000012df843e3d0_0 .net "w1", 0 0, L_0000012df845ecb0;  1 drivers
v0000012df843e290_0 .net "w2", 0 0, L_0000012df845ee00;  1 drivers
v0000012df843d070_0 .net "w3", 0 0, L_0000012df845ee70;  1 drivers
S_0000012df843a1a0 .scope generate, "adderStage[28]" "adderStage[28]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1370 .param/l "i" 0 4 26, +C4<011100>;
S_0000012df843a330 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464250 .functor XOR 1, L_0000012df8457ac0, L_0000012df8457b60, C4<0>, C4<0>;
L_0000012df84634c0 .functor AND 1, L_0000012df8457ac0, L_0000012df8457b60, C4<1>, C4<1>;
L_0000012df8463c30 .functor XOR 1, L_0000012df8464250, L_0000012df8457700, C4<0>, C4<0>;
L_0000012df8463370 .functor AND 1, L_0000012df8464250, L_0000012df8457700, C4<1>, C4<1>;
L_0000012df8463fb0 .functor OR 1, L_0000012df8463370, L_0000012df84634c0, C4<0>, C4<0>;
v0000012df843d390_0 .net "a", 0 0, L_0000012df8457ac0;  1 drivers
v0000012df843c030_0 .net "b", 0 0, L_0000012df8457b60;  1 drivers
v0000012df843e470_0 .net "cin", 0 0, L_0000012df8457700;  1 drivers
v0000012df843e6f0_0 .net "cout", 0 0, L_0000012df8463fb0;  1 drivers
v0000012df843df70_0 .net "sum", 0 0, L_0000012df8463c30;  1 drivers
v0000012df843c0d0_0 .net "w1", 0 0, L_0000012df8464250;  1 drivers
v0000012df843d610_0 .net "w2", 0 0, L_0000012df84634c0;  1 drivers
v0000012df843d110_0 .net "w3", 0 0, L_0000012df8463370;  1 drivers
S_0000012df843ac90 .scope generate, "adderStage[29]" "adderStage[29]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1470 .param/l "i" 0 4 26, +C4<011101>;
S_0000012df843a4c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df84633e0 .functor XOR 1, L_0000012df84589c0, L_0000012df8457d40, C4<0>, C4<0>;
L_0000012df84635a0 .functor AND 1, L_0000012df84589c0, L_0000012df8457d40, C4<1>, C4<1>;
L_0000012df84636f0 .functor XOR 1, L_0000012df84633e0, L_0000012df8458ba0, C4<0>, C4<0>;
L_0000012df8463b50 .functor AND 1, L_0000012df84633e0, L_0000012df8458ba0, C4<1>, C4<1>;
L_0000012df84637d0 .functor OR 1, L_0000012df8463b50, L_0000012df84635a0, C4<0>, C4<0>;
v0000012df843cd50_0 .net "a", 0 0, L_0000012df84589c0;  1 drivers
v0000012df843c170_0 .net "b", 0 0, L_0000012df8457d40;  1 drivers
v0000012df843ce90_0 .net "cin", 0 0, L_0000012df8458ba0;  1 drivers
v0000012df843d570_0 .net "cout", 0 0, L_0000012df84637d0;  1 drivers
v0000012df843ccb0_0 .net "sum", 0 0, L_0000012df84636f0;  1 drivers
v0000012df843da70_0 .net "w1", 0 0, L_0000012df84633e0;  1 drivers
v0000012df843d1b0_0 .net "w2", 0 0, L_0000012df84635a0;  1 drivers
v0000012df843c3f0_0 .net "w3", 0 0, L_0000012df8463b50;  1 drivers
S_0000012df843ae20 .scope generate, "adderStage[30]" "adderStage[30]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d15b0 .param/l "i" 0 4 26, +C4<011110>;
S_0000012df8441de0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df843ae20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8463ae0 .functor XOR 1, L_0000012df8458100, L_0000012df8457fc0, C4<0>, C4<0>;
L_0000012df8463a70 .functor AND 1, L_0000012df8458100, L_0000012df8457fc0, C4<1>, C4<1>;
L_0000012df84641e0 .functor XOR 1, L_0000012df8463ae0, L_0000012df8458060, C4<0>, C4<0>;
L_0000012df84649c0 .functor AND 1, L_0000012df8463ae0, L_0000012df8458060, C4<1>, C4<1>;
L_0000012df8463450 .functor OR 1, L_0000012df84649c0, L_0000012df8463a70, C4<0>, C4<0>;
v0000012df843dd90_0 .net "a", 0 0, L_0000012df8458100;  1 drivers
v0000012df843e790_0 .net "b", 0 0, L_0000012df8457fc0;  1 drivers
v0000012df843c210_0 .net "cin", 0 0, L_0000012df8458060;  1 drivers
v0000012df843d430_0 .net "cout", 0 0, L_0000012df8463450;  1 drivers
v0000012df843e510_0 .net "sum", 0 0, L_0000012df84641e0;  1 drivers
v0000012df843e010_0 .net "w1", 0 0, L_0000012df8463ae0;  1 drivers
v0000012df843e0b0_0 .net "w2", 0 0, L_0000012df8463a70;  1 drivers
v0000012df843e5b0_0 .net "w3", 0 0, L_0000012df84649c0;  1 drivers
S_0000012df8440800 .scope generate, "adderStage[31]" "adderStage[31]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1f30 .param/l "i" 0 4 26, +C4<011111>;
S_0000012df84404e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8440800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8463760 .functor XOR 1, L_0000012df8456e40, L_0000012df8458ce0, C4<0>, C4<0>;
L_0000012df8464480 .functor AND 1, L_0000012df8456e40, L_0000012df8458ce0, C4<1>, C4<1>;
L_0000012df84631b0 .functor XOR 1, L_0000012df8463760, L_0000012df8458240, C4<0>, C4<0>;
L_0000012df8463610 .functor AND 1, L_0000012df8463760, L_0000012df8458240, C4<1>, C4<1>;
L_0000012df8463bc0 .functor OR 1, L_0000012df8463610, L_0000012df8464480, C4<0>, C4<0>;
v0000012df843cf30_0 .net "a", 0 0, L_0000012df8456e40;  1 drivers
v0000012df843d6b0_0 .net "b", 0 0, L_0000012df8458ce0;  1 drivers
v0000012df843e150_0 .net "cin", 0 0, L_0000012df8458240;  1 drivers
v0000012df843e330_0 .net "cout", 0 0, L_0000012df8463bc0;  1 drivers
v0000012df843dc50_0 .net "sum", 0 0, L_0000012df84631b0;  1 drivers
v0000012df843d750_0 .net "w1", 0 0, L_0000012df8463760;  1 drivers
v0000012df843ca30_0 .net "w2", 0 0, L_0000012df8464480;  1 drivers
v0000012df843d7f0_0 .net "w3", 0 0, L_0000012df8463610;  1 drivers
S_0000012df8440030 .scope generate, "adderStage[32]" "adderStage[32]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1d70 .param/l "i" 0 4 26, +C4<0100000>;
S_0000012df8440990 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8440030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8463d80 .functor XOR 1, L_0000012df8458420, L_0000012df84586a0, C4<0>, C4<0>;
L_0000012df8463680 .functor AND 1, L_0000012df8458420, L_0000012df84586a0, C4<1>, C4<1>;
L_0000012df84643a0 .functor XOR 1, L_0000012df8463d80, L_0000012df84584c0, C4<0>, C4<0>;
L_0000012df8464720 .functor AND 1, L_0000012df8463d80, L_0000012df84584c0, C4<1>, C4<1>;
L_0000012df8463ed0 .functor OR 1, L_0000012df8464720, L_0000012df8463680, C4<0>, C4<0>;
v0000012df843cfd0_0 .net "a", 0 0, L_0000012df8458420;  1 drivers
v0000012df843d250_0 .net "b", 0 0, L_0000012df84586a0;  1 drivers
v0000012df843d930_0 .net "cin", 0 0, L_0000012df84584c0;  1 drivers
v0000012df843e650_0 .net "cout", 0 0, L_0000012df8463ed0;  1 drivers
v0000012df843db10_0 .net "sum", 0 0, L_0000012df84643a0;  1 drivers
v0000012df843c5d0_0 .net "w1", 0 0, L_0000012df8463d80;  1 drivers
v0000012df843c2b0_0 .net "w2", 0 0, L_0000012df8463680;  1 drivers
v0000012df843c8f0_0 .net "w3", 0 0, L_0000012df8464720;  1 drivers
S_0000012df8441c50 .scope generate, "adderStage[33]" "adderStage[33]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1df0 .param/l "i" 0 4 26, +C4<0100001>;
S_0000012df8440fd0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8441c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df84645d0 .functor XOR 1, L_0000012df8458a60, L_0000012df8456b20, C4<0>, C4<0>;
L_0000012df8463840 .functor AND 1, L_0000012df8458a60, L_0000012df8456b20, C4<1>, C4<1>;
L_0000012df8464870 .functor XOR 1, L_0000012df84645d0, L_0000012df8458560, C4<0>, C4<0>;
L_0000012df84638b0 .functor AND 1, L_0000012df84645d0, L_0000012df8458560, C4<1>, C4<1>;
L_0000012df84646b0 .functor OR 1, L_0000012df84638b0, L_0000012df8463840, C4<0>, C4<0>;
v0000012df843c350_0 .net "a", 0 0, L_0000012df8458a60;  1 drivers
v0000012df843d2f0_0 .net "b", 0 0, L_0000012df8456b20;  1 drivers
v0000012df843de30_0 .net "cin", 0 0, L_0000012df8458560;  1 drivers
v0000012df843cb70_0 .net "cout", 0 0, L_0000012df84646b0;  1 drivers
v0000012df843cad0_0 .net "sum", 0 0, L_0000012df8464870;  1 drivers
v0000012df843c490_0 .net "w1", 0 0, L_0000012df84645d0;  1 drivers
v0000012df843e1f0_0 .net "w2", 0 0, L_0000012df8463840;  1 drivers
v0000012df843d890_0 .net "w3", 0 0, L_0000012df84638b0;  1 drivers
S_0000012df8440b20 .scope generate, "adderStage[34]" "adderStage[34]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1ff0 .param/l "i" 0 4 26, +C4<0100010>;
S_0000012df8440cb0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8440b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8463530 .functor XOR 1, L_0000012df8458600, L_0000012df8456bc0, C4<0>, C4<0>;
L_0000012df8463ca0 .functor AND 1, L_0000012df8458600, L_0000012df8456bc0, C4<1>, C4<1>;
L_0000012df8463920 .functor XOR 1, L_0000012df8463530, L_0000012df8456da0, C4<0>, C4<0>;
L_0000012df8463990 .functor AND 1, L_0000012df8463530, L_0000012df8456da0, C4<1>, C4<1>;
L_0000012df8463a00 .functor OR 1, L_0000012df8463990, L_0000012df8463ca0, C4<0>, C4<0>;
v0000012df843c530_0 .net "a", 0 0, L_0000012df8458600;  1 drivers
v0000012df843d9d0_0 .net "b", 0 0, L_0000012df8456bc0;  1 drivers
v0000012df843dbb0_0 .net "cin", 0 0, L_0000012df8456da0;  1 drivers
v0000012df843c670_0 .net "cout", 0 0, L_0000012df8463a00;  1 drivers
v0000012df843dcf0_0 .net "sum", 0 0, L_0000012df8463920;  1 drivers
v0000012df843ded0_0 .net "w1", 0 0, L_0000012df8463530;  1 drivers
v0000012df843c710_0 .net "w2", 0 0, L_0000012df8463ca0;  1 drivers
v0000012df843c7b0_0 .net "w3", 0 0, L_0000012df8463990;  1 drivers
S_0000012df84412f0 .scope generate, "adderStage[35]" "adderStage[35]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1f70 .param/l "i" 0 4 26, +C4<0100011>;
S_0000012df8440e40 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84412f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464090 .functor XOR 1, L_0000012df8457520, L_0000012df8456d00, C4<0>, C4<0>;
L_0000012df8463d10 .functor AND 1, L_0000012df8457520, L_0000012df8456d00, C4<1>, C4<1>;
L_0000012df8463df0 .functor XOR 1, L_0000012df8464090, L_0000012df84570c0, C4<0>, C4<0>;
L_0000012df8463e60 .functor AND 1, L_0000012df8464090, L_0000012df84570c0, C4<1>, C4<1>;
L_0000012df8463220 .functor OR 1, L_0000012df8463e60, L_0000012df8463d10, C4<0>, C4<0>;
v0000012df843c850_0 .net "a", 0 0, L_0000012df8457520;  1 drivers
v0000012df843c990_0 .net "b", 0 0, L_0000012df8456d00;  1 drivers
v0000012df843cc10_0 .net "cin", 0 0, L_0000012df84570c0;  1 drivers
v0000012df843fcd0_0 .net "cout", 0 0, L_0000012df8463220;  1 drivers
v0000012df843fa50_0 .net "sum", 0 0, L_0000012df8463df0;  1 drivers
v0000012df843e8d0_0 .net "w1", 0 0, L_0000012df8464090;  1 drivers
v0000012df843f370_0 .net "w2", 0 0, L_0000012df8463d10;  1 drivers
v0000012df843f9b0_0 .net "w3", 0 0, L_0000012df8463e60;  1 drivers
S_0000012df84401c0 .scope generate, "adderStage[36]" "adderStage[36]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1330 .param/l "i" 0 4 26, +C4<0100100>;
S_0000012df8440350 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84401c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464b10 .functor XOR 1, L_0000012df8458740, L_0000012df8458920, C4<0>, C4<0>;
L_0000012df8463f40 .functor AND 1, L_0000012df8458740, L_0000012df8458920, C4<1>, C4<1>;
L_0000012df8463290 .functor XOR 1, L_0000012df8464b10, L_0000012df8456ee0, C4<0>, C4<0>;
L_0000012df8464020 .functor AND 1, L_0000012df8464b10, L_0000012df8456ee0, C4<1>, C4<1>;
L_0000012df8464410 .functor OR 1, L_0000012df8464020, L_0000012df8463f40, C4<0>, C4<0>;
v0000012df843f910_0 .net "a", 0 0, L_0000012df8458740;  1 drivers
v0000012df843ee70_0 .net "b", 0 0, L_0000012df8458920;  1 drivers
v0000012df843ebf0_0 .net "cin", 0 0, L_0000012df8456ee0;  1 drivers
v0000012df843ec90_0 .net "cout", 0 0, L_0000012df8464410;  1 drivers
v0000012df843fb90_0 .net "sum", 0 0, L_0000012df8463290;  1 drivers
v0000012df843e970_0 .net "w1", 0 0, L_0000012df8464b10;  1 drivers
v0000012df843faf0_0 .net "w2", 0 0, L_0000012df8463f40;  1 drivers
v0000012df843f2d0_0 .net "w3", 0 0, L_0000012df8464020;  1 drivers
S_0000012df8440670 .scope generate, "adderStage[37]" "adderStage[37]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1e70 .param/l "i" 0 4 26, +C4<0100101>;
S_0000012df8441160 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8440670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464100 .functor XOR 1, L_0000012df8457840, L_0000012df84569e0, C4<0>, C4<0>;
L_0000012df8464a30 .functor AND 1, L_0000012df8457840, L_0000012df84569e0, C4<1>, C4<1>;
L_0000012df8464800 .functor XOR 1, L_0000012df8464100, L_0000012df8458b00, C4<0>, C4<0>;
L_0000012df8464790 .functor AND 1, L_0000012df8464100, L_0000012df8458b00, C4<1>, C4<1>;
L_0000012df8464170 .functor OR 1, L_0000012df8464790, L_0000012df8464a30, C4<0>, C4<0>;
v0000012df843f690_0 .net "a", 0 0, L_0000012df8457840;  1 drivers
v0000012df843ea10_0 .net "b", 0 0, L_0000012df84569e0;  1 drivers
v0000012df843eab0_0 .net "cin", 0 0, L_0000012df8458b00;  1 drivers
v0000012df843fc30_0 .net "cout", 0 0, L_0000012df8464170;  1 drivers
v0000012df843eb50_0 .net "sum", 0 0, L_0000012df8464800;  1 drivers
v0000012df843f730_0 .net "w1", 0 0, L_0000012df8464100;  1 drivers
v0000012df843ed30_0 .net "w2", 0 0, L_0000012df8464a30;  1 drivers
v0000012df843ef10_0 .net "w3", 0 0, L_0000012df8464790;  1 drivers
S_0000012df8441480 .scope generate, "adderStage[38]" "adderStage[38]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d13b0 .param/l "i" 0 4 26, +C4<0100110>;
S_0000012df8441610 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8441480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464bf0 .functor XOR 1, L_0000012df8458d80, L_0000012df84568a0, C4<0>, C4<0>;
L_0000012df84642c0 .functor AND 1, L_0000012df8458d80, L_0000012df84568a0, C4<1>, C4<1>;
L_0000012df8464330 .functor XOR 1, L_0000012df8464bf0, L_0000012df8456f80, C4<0>, C4<0>;
L_0000012df84644f0 .functor AND 1, L_0000012df8464bf0, L_0000012df8456f80, C4<1>, C4<1>;
L_0000012df8464560 .functor OR 1, L_0000012df84644f0, L_0000012df84642c0, C4<0>, C4<0>;
v0000012df843fd70_0 .net "a", 0 0, L_0000012df8458d80;  1 drivers
v0000012df843f410_0 .net "b", 0 0, L_0000012df84568a0;  1 drivers
v0000012df843f550_0 .net "cin", 0 0, L_0000012df8456f80;  1 drivers
v0000012df843edd0_0 .net "cout", 0 0, L_0000012df8464560;  1 drivers
v0000012df843fe10_0 .net "sum", 0 0, L_0000012df8464330;  1 drivers
v0000012df843f7d0_0 .net "w1", 0 0, L_0000012df8464bf0;  1 drivers
v0000012df843f050_0 .net "w2", 0 0, L_0000012df84642c0;  1 drivers
v0000012df843e830_0 .net "w3", 0 0, L_0000012df84644f0;  1 drivers
S_0000012df84417a0 .scope generate, "adderStage[39]" "adderStage[39]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1eb0 .param/l "i" 0 4 26, +C4<0100111>;
S_0000012df8441930 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84417a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464640 .functor XOR 1, L_0000012df8457660, L_0000012df8458e20, C4<0>, C4<0>;
L_0000012df8463140 .functor AND 1, L_0000012df8457660, L_0000012df8458e20, C4<1>, C4<1>;
L_0000012df8464c60 .functor XOR 1, L_0000012df8464640, L_0000012df8458f60, C4<0>, C4<0>;
L_0000012df84648e0 .functor AND 1, L_0000012df8464640, L_0000012df8458f60, C4<1>, C4<1>;
L_0000012df8463300 .functor OR 1, L_0000012df84648e0, L_0000012df8463140, C4<0>, C4<0>;
v0000012df843f870_0 .net "a", 0 0, L_0000012df8457660;  1 drivers
v0000012df843efb0_0 .net "b", 0 0, L_0000012df8458e20;  1 drivers
v0000012df843f0f0_0 .net "cin", 0 0, L_0000012df8458f60;  1 drivers
v0000012df843feb0_0 .net "cout", 0 0, L_0000012df8463300;  1 drivers
v0000012df843f190_0 .net "sum", 0 0, L_0000012df8464c60;  1 drivers
v0000012df843f230_0 .net "w1", 0 0, L_0000012df8464640;  1 drivers
v0000012df843f5f0_0 .net "w2", 0 0, L_0000012df8463140;  1 drivers
v0000012df843f4b0_0 .net "w3", 0 0, L_0000012df84648e0;  1 drivers
S_0000012df8441ac0 .scope generate, "adderStage[40]" "adderStage[40]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d18f0 .param/l "i" 0 4 26, +C4<0101000>;
S_0000012df84429a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8441ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464950 .functor XOR 1, L_0000012df8456940, L_0000012df8456a80, C4<0>, C4<0>;
L_0000012df8464aa0 .functor AND 1, L_0000012df8456940, L_0000012df8456a80, C4<1>, C4<1>;
L_0000012df8464b80 .functor XOR 1, L_0000012df8464950, L_0000012df84577a0, C4<0>, C4<0>;
L_0000012df84630d0 .functor AND 1, L_0000012df8464950, L_0000012df84577a0, C4<1>, C4<1>;
L_0000012df8464db0 .functor OR 1, L_0000012df84630d0, L_0000012df8464aa0, C4<0>, C4<0>;
v0000012df8446e00_0 .net "a", 0 0, L_0000012df8456940;  1 drivers
v0000012df8447bc0_0 .net "b", 0 0, L_0000012df8456a80;  1 drivers
v0000012df84476c0_0 .net "cin", 0 0, L_0000012df84577a0;  1 drivers
v0000012df84469a0_0 .net "cout", 0 0, L_0000012df8464db0;  1 drivers
v0000012df8448c00_0 .net "sum", 0 0, L_0000012df8464b80;  1 drivers
v0000012df8446c20_0 .net "w1", 0 0, L_0000012df8464950;  1 drivers
v0000012df8446cc0_0 .net "w2", 0 0, L_0000012df8464aa0;  1 drivers
v0000012df8448d40_0 .net "w3", 0 0, L_0000012df84630d0;  1 drivers
S_0000012df8443940 .scope generate, "adderStage[41]" "adderStage[41]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1ef0 .param/l "i" 0 4 26, +C4<0101001>;
S_0000012df8442e50 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8443940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464fe0 .functor XOR 1, L_0000012df8456c60, L_0000012df8457160, C4<0>, C4<0>;
L_0000012df8464cd0 .functor AND 1, L_0000012df8456c60, L_0000012df8457160, C4<1>, C4<1>;
L_0000012df8464e20 .functor XOR 1, L_0000012df8464fe0, L_0000012df8457200, C4<0>, C4<0>;
L_0000012df8464d40 .functor AND 1, L_0000012df8464fe0, L_0000012df8457200, C4<1>, C4<1>;
L_0000012df8464f00 .functor OR 1, L_0000012df8464d40, L_0000012df8464cd0, C4<0>, C4<0>;
v0000012df8447da0_0 .net "a", 0 0, L_0000012df8456c60;  1 drivers
v0000012df8447940_0 .net "b", 0 0, L_0000012df8457160;  1 drivers
v0000012df8448de0_0 .net "cin", 0 0, L_0000012df8457200;  1 drivers
v0000012df8446fe0_0 .net "cout", 0 0, L_0000012df8464f00;  1 drivers
v0000012df8448340_0 .net "sum", 0 0, L_0000012df8464e20;  1 drivers
v0000012df8446ea0_0 .net "w1", 0 0, L_0000012df8464fe0;  1 drivers
v0000012df8446f40_0 .net "w2", 0 0, L_0000012df8464cd0;  1 drivers
v0000012df8448e80_0 .net "w3", 0 0, L_0000012df8464d40;  1 drivers
S_0000012df84421d0 .scope generate, "adderStage[42]" "adderStage[42]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2030 .param/l "i" 0 4 26, +C4<0101010>;
S_0000012df8443490 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84421d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8464f70 .functor XOR 1, L_0000012df84573e0, L_0000012df8457480, C4<0>, C4<0>;
L_0000012df8464e90 .functor AND 1, L_0000012df84573e0, L_0000012df8457480, C4<1>, C4<1>;
L_0000012df8466f60 .functor XOR 1, L_0000012df8464f70, L_0000012df8459640, C4<0>, C4<0>;
L_0000012df8466b00 .functor AND 1, L_0000012df8464f70, L_0000012df8459640, C4<1>, C4<1>;
L_0000012df84677b0 .functor OR 1, L_0000012df8466b00, L_0000012df8464e90, C4<0>, C4<0>;
v0000012df8447080_0 .net "a", 0 0, L_0000012df84573e0;  1 drivers
v0000012df8447c60_0 .net "b", 0 0, L_0000012df8457480;  1 drivers
v0000012df8447760_0 .net "cin", 0 0, L_0000012df8459640;  1 drivers
v0000012df8446a40_0 .net "cout", 0 0, L_0000012df84677b0;  1 drivers
v0000012df8448ca0_0 .net "sum", 0 0, L_0000012df8466f60;  1 drivers
v0000012df8446d60_0 .net "w1", 0 0, L_0000012df8464f70;  1 drivers
v0000012df8447120_0 .net "w2", 0 0, L_0000012df8464e90;  1 drivers
v0000012df8448f20_0 .net "w3", 0 0, L_0000012df8466b00;  1 drivers
S_0000012df8443ad0 .scope generate, "adderStage[43]" "adderStage[43]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2070 .param/l "i" 0 4 26, +C4<0101011>;
S_0000012df8442fe0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8443ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df84665c0 .functor XOR 1, L_0000012df8459780, L_0000012df845a400, C4<0>, C4<0>;
L_0000012df8467820 .functor AND 1, L_0000012df8459780, L_0000012df845a400, C4<1>, C4<1>;
L_0000012df84669b0 .functor XOR 1, L_0000012df84665c0, L_0000012df845b6c0, C4<0>, C4<0>;
L_0000012df84661d0 .functor AND 1, L_0000012df84665c0, L_0000012df845b6c0, C4<1>, C4<1>;
L_0000012df8466860 .functor OR 1, L_0000012df84661d0, L_0000012df8467820, C4<0>, C4<0>;
v0000012df8447e40_0 .net "a", 0 0, L_0000012df8459780;  1 drivers
v0000012df84479e0_0 .net "b", 0 0, L_0000012df845a400;  1 drivers
v0000012df8448fc0_0 .net "cin", 0 0, L_0000012df845b6c0;  1 drivers
v0000012df84471c0_0 .net "cout", 0 0, L_0000012df8466860;  1 drivers
v0000012df84483e0_0 .net "sum", 0 0, L_0000012df84669b0;  1 drivers
v0000012df8447260_0 .net "w1", 0 0, L_0000012df84665c0;  1 drivers
v0000012df8447300_0 .net "w2", 0 0, L_0000012df8467820;  1 drivers
v0000012df84480c0_0 .net "w3", 0 0, L_0000012df84661d0;  1 drivers
S_0000012df8443300 .scope generate, "adderStage[44]" "adderStage[44]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d20b0 .param/l "i" 0 4 26, +C4<0101100>;
S_0000012df8443df0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8443300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8466240 .functor XOR 1, L_0000012df845a4a0, L_0000012df8459460, C4<0>, C4<0>;
L_0000012df8466d30 .functor AND 1, L_0000012df845a4a0, L_0000012df8459460, C4<1>, C4<1>;
L_0000012df8466010 .functor XOR 1, L_0000012df8466240, L_0000012df8459be0, C4<0>, C4<0>;
L_0000012df8466c50 .functor AND 1, L_0000012df8466240, L_0000012df8459be0, C4<1>, C4<1>;
L_0000012df84662b0 .functor OR 1, L_0000012df8466c50, L_0000012df8466d30, C4<0>, C4<0>;
v0000012df84473a0_0 .net "a", 0 0, L_0000012df845a4a0;  1 drivers
v0000012df8447ee0_0 .net "b", 0 0, L_0000012df8459460;  1 drivers
v0000012df8448700_0 .net "cin", 0 0, L_0000012df8459be0;  1 drivers
v0000012df8446860_0 .net "cout", 0 0, L_0000012df84662b0;  1 drivers
v0000012df8448660_0 .net "sum", 0 0, L_0000012df8466010;  1 drivers
v0000012df8446ae0_0 .net "w1", 0 0, L_0000012df8466240;  1 drivers
v0000012df8448160_0 .net "w2", 0 0, L_0000012df8466d30;  1 drivers
v0000012df84474e0_0 .net "w3", 0 0, L_0000012df8466c50;  1 drivers
S_0000012df8443620 .scope generate, "adderStage[45]" "adderStage[45]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d15f0 .param/l "i" 0 4 26, +C4<0101101>;
S_0000012df8443170 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8443620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8466400 .functor XOR 1, L_0000012df84591e0, L_0000012df84595a0, C4<0>, C4<0>;
L_0000012df8467190 .functor AND 1, L_0000012df84591e0, L_0000012df84595a0, C4<1>, C4<1>;
L_0000012df8466cc0 .functor XOR 1, L_0000012df8466400, L_0000012df8459500, C4<0>, C4<0>;
L_0000012df84667f0 .functor AND 1, L_0000012df8466400, L_0000012df8459500, C4<1>, C4<1>;
L_0000012df8466da0 .functor OR 1, L_0000012df84667f0, L_0000012df8467190, C4<0>, C4<0>;
v0000012df84478a0_0 .net "a", 0 0, L_0000012df84591e0;  1 drivers
v0000012df8447f80_0 .net "b", 0 0, L_0000012df84595a0;  1 drivers
v0000012df8447a80_0 .net "cin", 0 0, L_0000012df8459500;  1 drivers
v0000012df8447440_0 .net "cout", 0 0, L_0000012df8466da0;  1 drivers
v0000012df8446900_0 .net "sum", 0 0, L_0000012df8466cc0;  1 drivers
v0000012df8448ac0_0 .net "w1", 0 0, L_0000012df8466400;  1 drivers
v0000012df8446b80_0 .net "w2", 0 0, L_0000012df8467190;  1 drivers
v0000012df8448020_0 .net "w3", 0 0, L_0000012df84667f0;  1 drivers
S_0000012df84437b0 .scope generate, "adderStage[46]" "adderStage[46]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1230 .param/l "i" 0 4 26, +C4<0101110>;
S_0000012df8443c60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84437b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df84672e0 .functor XOR 1, L_0000012df845afe0, L_0000012df84596e0, C4<0>, C4<0>;
L_0000012df8466a90 .functor AND 1, L_0000012df845afe0, L_0000012df84596e0, C4<1>, C4<1>;
L_0000012df8465de0 .functor XOR 1, L_0000012df84672e0, L_0000012df845a7c0, C4<0>, C4<0>;
L_0000012df8466320 .functor AND 1, L_0000012df84672e0, L_0000012df845a7c0, C4<1>, C4<1>;
L_0000012df8466fd0 .functor OR 1, L_0000012df8466320, L_0000012df8466a90, C4<0>, C4<0>;
v0000012df8447580_0 .net "a", 0 0, L_0000012df845afe0;  1 drivers
v0000012df8448200_0 .net "b", 0 0, L_0000012df84596e0;  1 drivers
v0000012df8447620_0 .net "cin", 0 0, L_0000012df845a7c0;  1 drivers
v0000012df8447800_0 .net "cout", 0 0, L_0000012df8466fd0;  1 drivers
v0000012df8447b20_0 .net "sum", 0 0, L_0000012df8465de0;  1 drivers
v0000012df84482a0_0 .net "w1", 0 0, L_0000012df84672e0;  1 drivers
v0000012df8447d00_0 .net "w2", 0 0, L_0000012df8466a90;  1 drivers
v0000012df8448480_0 .net "w3", 0 0, L_0000012df8466320;  1 drivers
S_0000012df8442040 .scope generate, "adderStage[47]" "adderStage[47]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1270 .param/l "i" 0 4 26, +C4<0101111>;
S_0000012df8442360 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8442040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8467040 .functor XOR 1, L_0000012df845b760, L_0000012df8459c80, C4<0>, C4<0>;
L_0000012df84670b0 .functor AND 1, L_0000012df845b760, L_0000012df8459c80, C4<1>, C4<1>;
L_0000012df8465d00 .functor XOR 1, L_0000012df8467040, L_0000012df845ae00, C4<0>, C4<0>;
L_0000012df8466b70 .functor AND 1, L_0000012df8467040, L_0000012df845ae00, C4<1>, C4<1>;
L_0000012df8466a20 .functor OR 1, L_0000012df8466b70, L_0000012df84670b0, C4<0>, C4<0>;
v0000012df8448520_0 .net "a", 0 0, L_0000012df845b760;  1 drivers
v0000012df84485c0_0 .net "b", 0 0, L_0000012df8459c80;  1 drivers
v0000012df84487a0_0 .net "cin", 0 0, L_0000012df845ae00;  1 drivers
v0000012df8448840_0 .net "cout", 0 0, L_0000012df8466a20;  1 drivers
v0000012df84488e0_0 .net "sum", 0 0, L_0000012df8465d00;  1 drivers
v0000012df8448980_0 .net "w1", 0 0, L_0000012df8467040;  1 drivers
v0000012df8448a20_0 .net "w2", 0 0, L_0000012df84670b0;  1 drivers
v0000012df8448b60_0 .net "w3", 0 0, L_0000012df8466b70;  1 drivers
S_0000012df84424f0 .scope generate, "adderStage[48]" "adderStage[48]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d13f0 .param/l "i" 0 4 26, +C4<0110000>;
S_0000012df8442b30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84424f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8466940 .functor XOR 1, L_0000012df845b800, L_0000012df8459280, C4<0>, C4<0>;
L_0000012df84668d0 .functor AND 1, L_0000012df845b800, L_0000012df8459280, C4<1>, C4<1>;
L_0000012df8467120 .functor XOR 1, L_0000012df8466940, L_0000012df8459820, C4<0>, C4<0>;
L_0000012df8466470 .functor AND 1, L_0000012df8466940, L_0000012df8459820, C4<1>, C4<1>;
L_0000012df8466710 .functor OR 1, L_0000012df8466470, L_0000012df84668d0, C4<0>, C4<0>;
v0000012df8449c40_0 .net "a", 0 0, L_0000012df845b800;  1 drivers
v0000012df844a960_0 .net "b", 0 0, L_0000012df8459280;  1 drivers
v0000012df844b4a0_0 .net "cin", 0 0, L_0000012df8459820;  1 drivers
v0000012df844b360_0 .net "cout", 0 0, L_0000012df8466710;  1 drivers
v0000012df8449d80_0 .net "sum", 0 0, L_0000012df8467120;  1 drivers
v0000012df844ab40_0 .net "w1", 0 0, L_0000012df8466940;  1 drivers
v0000012df844adc0_0 .net "w2", 0 0, L_0000012df84668d0;  1 drivers
v0000012df84492e0_0 .net "w3", 0 0, L_0000012df8466470;  1 drivers
S_0000012df8442cc0 .scope generate, "adderStage[49]" "adderStage[49]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d14b0 .param/l "i" 0 4 26, +C4<0110001>;
S_0000012df8442680 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8442cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8466160 .functor XOR 1, L_0000012df845a540, L_0000012df845b300, C4<0>, C4<0>;
L_0000012df8466be0 .functor AND 1, L_0000012df845a540, L_0000012df845b300, C4<1>, C4<1>;
L_0000012df8466e10 .functor XOR 1, L_0000012df8466160, L_0000012df8459140, C4<0>, C4<0>;
L_0000012df8466e80 .functor AND 1, L_0000012df8466160, L_0000012df8459140, C4<1>, C4<1>;
L_0000012df8467740 .functor OR 1, L_0000012df8466e80, L_0000012df8466be0, C4<0>, C4<0>;
v0000012df84491a0_0 .net "a", 0 0, L_0000012df845a540;  1 drivers
v0000012df844afa0_0 .net "b", 0 0, L_0000012df845b300;  1 drivers
v0000012df844b540_0 .net "cin", 0 0, L_0000012df8459140;  1 drivers
v0000012df844a3c0_0 .net "cout", 0 0, L_0000012df8467740;  1 drivers
v0000012df844b400_0 .net "sum", 0 0, L_0000012df8466e10;  1 drivers
v0000012df844a8c0_0 .net "w1", 0 0, L_0000012df8466160;  1 drivers
v0000012df844aaa0_0 .net "w2", 0 0, L_0000012df8466be0;  1 drivers
v0000012df8449920_0 .net "w3", 0 0, L_0000012df8466e80;  1 drivers
S_0000012df8442810 .scope generate, "adderStage[50]" "adderStage[50]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d1630 .param/l "i" 0 4 26, +C4<0110010>;
S_0000012df84511a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8442810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8467890 .functor XOR 1, L_0000012df84590a0, L_0000012df845b1c0, C4<0>, C4<0>;
L_0000012df84664e0 .functor AND 1, L_0000012df84590a0, L_0000012df845b1c0, C4<1>, C4<1>;
L_0000012df8466ef0 .functor XOR 1, L_0000012df8467890, L_0000012df845a680, C4<0>, C4<0>;
L_0000012df8467200 .functor AND 1, L_0000012df8467890, L_0000012df845a680, C4<1>, C4<1>;
L_0000012df8466390 .functor OR 1, L_0000012df8467200, L_0000012df84664e0, C4<0>, C4<0>;
v0000012df844a460_0 .net "a", 0 0, L_0000012df84590a0;  1 drivers
v0000012df844a280_0 .net "b", 0 0, L_0000012df845b1c0;  1 drivers
v0000012df8449420_0 .net "cin", 0 0, L_0000012df845a680;  1 drivers
v0000012df8449600_0 .net "cout", 0 0, L_0000012df8466390;  1 drivers
v0000012df844b2c0_0 .net "sum", 0 0, L_0000012df8466ef0;  1 drivers
v0000012df844a500_0 .net "w1", 0 0, L_0000012df8467890;  1 drivers
v0000012df8449100_0 .net "w2", 0 0, L_0000012df84664e0;  1 drivers
v0000012df84499c0_0 .net "w3", 0 0, L_0000012df8467200;  1 drivers
S_0000012df8450840 .scope generate, "adderStage[51]" "adderStage[51]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d16f0 .param/l "i" 0 4 26, +C4<0110011>;
S_0000012df8450200 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8450840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8466550 .functor XOR 1, L_0000012df845a5e0, L_0000012df8459d20, C4<0>, C4<0>;
L_0000012df8466630 .functor AND 1, L_0000012df845a5e0, L_0000012df8459d20, C4<1>, C4<1>;
L_0000012df8467270 .functor XOR 1, L_0000012df8466550, L_0000012df84598c0, C4<0>, C4<0>;
L_0000012df8466080 .functor AND 1, L_0000012df8466550, L_0000012df84598c0, C4<1>, C4<1>;
L_0000012df8465ec0 .functor OR 1, L_0000012df8466080, L_0000012df8466630, C4<0>, C4<0>;
v0000012df8449ec0_0 .net "a", 0 0, L_0000012df845a5e0;  1 drivers
v0000012df844a5a0_0 .net "b", 0 0, L_0000012df8459d20;  1 drivers
v0000012df8449e20_0 .net "cin", 0 0, L_0000012df84598c0;  1 drivers
v0000012df844b720_0 .net "cout", 0 0, L_0000012df8465ec0;  1 drivers
v0000012df844ae60_0 .net "sum", 0 0, L_0000012df8467270;  1 drivers
v0000012df844a000_0 .net "w1", 0 0, L_0000012df8466550;  1 drivers
v0000012df8449240_0 .net "w2", 0 0, L_0000012df8466630;  1 drivers
v0000012df844b5e0_0 .net "w3", 0 0, L_0000012df8466080;  1 drivers
S_0000012df8451330 .scope generate, "adderStage[52]" "adderStage[52]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2ab0 .param/l "i" 0 4 26, +C4<0110100>;
S_0000012df8451970 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8451330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8467350 .functor XOR 1, L_0000012df8459320, L_0000012df8459b40, C4<0>, C4<0>;
L_0000012df84673c0 .functor AND 1, L_0000012df8459320, L_0000012df8459b40, C4<1>, C4<1>;
L_0000012df8465e50 .functor XOR 1, L_0000012df8467350, L_0000012df8459960, C4<0>, C4<0>;
L_0000012df84676d0 .functor AND 1, L_0000012df8467350, L_0000012df8459960, C4<1>, C4<1>;
L_0000012df84675f0 .functor OR 1, L_0000012df84676d0, L_0000012df84673c0, C4<0>, C4<0>;
v0000012df844ac80_0 .net "a", 0 0, L_0000012df8459320;  1 drivers
v0000012df844a780_0 .net "b", 0 0, L_0000012df8459b40;  1 drivers
v0000012df844a640_0 .net "cin", 0 0, L_0000012df8459960;  1 drivers
v0000012df844a820_0 .net "cout", 0 0, L_0000012df84675f0;  1 drivers
v0000012df8449ce0_0 .net "sum", 0 0, L_0000012df8465e50;  1 drivers
v0000012df8449880_0 .net "w1", 0 0, L_0000012df8467350;  1 drivers
v0000012df84497e0_0 .net "w2", 0 0, L_0000012df84673c0;  1 drivers
v0000012df844abe0_0 .net "w3", 0 0, L_0000012df84676d0;  1 drivers
S_0000012df8450e80 .scope generate, "adderStage[53]" "adderStage[53]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d29f0 .param/l "i" 0 4 26, +C4<0110101>;
S_0000012df84514c0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8450e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8467430 .functor XOR 1, L_0000012df8459dc0, L_0000012df845b3a0, C4<0>, C4<0>;
L_0000012df84674a0 .functor AND 1, L_0000012df8459dc0, L_0000012df845b3a0, C4<1>, C4<1>;
L_0000012df8467510 .functor XOR 1, L_0000012df8467430, L_0000012df8459a00, C4<0>, C4<0>;
L_0000012df84666a0 .functor AND 1, L_0000012df8467430, L_0000012df8459a00, C4<1>, C4<1>;
L_0000012df8467580 .functor OR 1, L_0000012df84666a0, L_0000012df84674a0, C4<0>, C4<0>;
v0000012df844ad20_0 .net "a", 0 0, L_0000012df8459dc0;  1 drivers
v0000012df84496a0_0 .net "b", 0 0, L_0000012df845b3a0;  1 drivers
v0000012df844b040_0 .net "cin", 0 0, L_0000012df8459a00;  1 drivers
v0000012df8449380_0 .net "cout", 0 0, L_0000012df8467580;  1 drivers
v0000012df844a6e0_0 .net "sum", 0 0, L_0000012df8467510;  1 drivers
v0000012df844b7c0_0 .net "w1", 0 0, L_0000012df8467430;  1 drivers
v0000012df844b680_0 .net "w2", 0 0, L_0000012df84674a0;  1 drivers
v0000012df844af00_0 .net "w3", 0 0, L_0000012df84666a0;  1 drivers
S_0000012df8450520 .scope generate, "adderStage[54]" "adderStage[54]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d24f0 .param/l "i" 0 4 26, +C4<0110110>;
S_0000012df8451650 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8450520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8465d70 .functor XOR 1, L_0000012df8459fa0, L_0000012df8459e60, C4<0>, C4<0>;
L_0000012df8467660 .functor AND 1, L_0000012df8459fa0, L_0000012df8459e60, C4<1>, C4<1>;
L_0000012df8465f30 .functor XOR 1, L_0000012df8465d70, L_0000012df8459f00, C4<0>, C4<0>;
L_0000012df8465fa0 .functor AND 1, L_0000012df8465d70, L_0000012df8459f00, C4<1>, C4<1>;
L_0000012df84660f0 .functor OR 1, L_0000012df8465fa0, L_0000012df8467660, C4<0>, C4<0>;
v0000012df8449b00_0 .net "a", 0 0, L_0000012df8459fa0;  1 drivers
v0000012df8449060_0 .net "b", 0 0, L_0000012df8459e60;  1 drivers
v0000012df844b180_0 .net "cin", 0 0, L_0000012df8459f00;  1 drivers
v0000012df84494c0_0 .net "cout", 0 0, L_0000012df84660f0;  1 drivers
v0000012df844b220_0 .net "sum", 0 0, L_0000012df8465f30;  1 drivers
v0000012df8449740_0 .net "w1", 0 0, L_0000012df8465d70;  1 drivers
v0000012df8449560_0 .net "w2", 0 0, L_0000012df8467660;  1 drivers
v0000012df8449a60_0 .net "w3", 0 0, L_0000012df8465fa0;  1 drivers
S_0000012df8451b00 .scope generate, "adderStage[55]" "adderStage[55]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2570 .param/l "i" 0 4 26, +C4<0110111>;
S_0000012df84517e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8451b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8466780 .functor XOR 1, L_0000012df845b440, L_0000012df845a040, C4<0>, C4<0>;
L_0000012df84679e0 .functor AND 1, L_0000012df845b440, L_0000012df845a040, C4<1>, C4<1>;
L_0000012df8467c10 .functor XOR 1, L_0000012df8466780, L_0000012df845acc0, C4<0>, C4<0>;
L_0000012df8467900 .functor AND 1, L_0000012df8466780, L_0000012df845acc0, C4<1>, C4<1>;
L_0000012df8467ac0 .functor OR 1, L_0000012df8467900, L_0000012df84679e0, C4<0>, C4<0>;
v0000012df844a1e0_0 .net "a", 0 0, L_0000012df845b440;  1 drivers
v0000012df8449ba0_0 .net "b", 0 0, L_0000012df845a040;  1 drivers
v0000012df844aa00_0 .net "cin", 0 0, L_0000012df845acc0;  1 drivers
v0000012df844a0a0_0 .net "cout", 0 0, L_0000012df8467ac0;  1 drivers
v0000012df844b0e0_0 .net "sum", 0 0, L_0000012df8467c10;  1 drivers
v0000012df8449f60_0 .net "w1", 0 0, L_0000012df8466780;  1 drivers
v0000012df844a140_0 .net "w2", 0 0, L_0000012df84679e0;  1 drivers
v0000012df844a320_0 .net "w3", 0 0, L_0000012df8467900;  1 drivers
S_0000012df8450070 .scope generate, "adderStage[56]" "adderStage[56]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2630 .param/l "i" 0 4 26, +C4<0111000>;
S_0000012df84506b0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8450070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8467ba0 .functor XOR 1, L_0000012df845a0e0, L_0000012df8459aa0, C4<0>, C4<0>;
L_0000012df8467970 .functor AND 1, L_0000012df845a0e0, L_0000012df8459aa0, C4<1>, C4<1>;
L_0000012df8467a50 .functor XOR 1, L_0000012df8467ba0, L_0000012df845a9a0, C4<0>, C4<0>;
L_0000012df8467b30 .functor AND 1, L_0000012df8467ba0, L_0000012df845a9a0, C4<1>, C4<1>;
L_0000012df8469990 .functor OR 1, L_0000012df8467b30, L_0000012df8467970, C4<0>, C4<0>;
v0000012df844bc20_0 .net "a", 0 0, L_0000012df845a0e0;  1 drivers
v0000012df844bcc0_0 .net "b", 0 0, L_0000012df8459aa0;  1 drivers
v0000012df844bb80_0 .net "cin", 0 0, L_0000012df845a9a0;  1 drivers
v0000012df844b900_0 .net "cout", 0 0, L_0000012df8469990;  1 drivers
v0000012df844b860_0 .net "sum", 0 0, L_0000012df8467a50;  1 drivers
v0000012df844b9a0_0 .net "w1", 0 0, L_0000012df8467ba0;  1 drivers
v0000012df844ba40_0 .net "w2", 0 0, L_0000012df8467970;  1 drivers
v0000012df844bae0_0 .net "w3", 0 0, L_0000012df8467b30;  1 drivers
S_0000012df8450390 .scope generate, "adderStage[57]" "adderStage[57]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d25b0 .param/l "i" 0 4 26, +C4<0111001>;
S_0000012df84509d0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8450390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df846ab80 .functor XOR 1, L_0000012df845a180, L_0000012df84593c0, C4<0>, C4<0>;
L_0000012df846b4b0 .functor AND 1, L_0000012df845a180, L_0000012df84593c0, C4<1>, C4<1>;
L_0000012df846b050 .functor XOR 1, L_0000012df846ab80, L_0000012df845a220, C4<0>, C4<0>;
L_0000012df8469920 .functor AND 1, L_0000012df846ab80, L_0000012df845a220, C4<1>, C4<1>;
L_0000012df846aaa0 .functor OR 1, L_0000012df8469920, L_0000012df846b4b0, C4<0>, C4<0>;
v0000012df844bd60_0 .net "a", 0 0, L_0000012df845a180;  1 drivers
v0000012df844be00_0 .net "b", 0 0, L_0000012df84593c0;  1 drivers
v0000012df844bea0_0 .net "cin", 0 0, L_0000012df845a220;  1 drivers
v0000012df844bf40_0 .net "cout", 0 0, L_0000012df846aaa0;  1 drivers
v0000012df8444a60_0 .net "sum", 0 0, L_0000012df846b050;  1 drivers
v0000012df8445dc0_0 .net "w1", 0 0, L_0000012df846ab80;  1 drivers
v0000012df8444ec0_0 .net "w2", 0 0, L_0000012df846b4b0;  1 drivers
v0000012df8444b00_0 .net "w3", 0 0, L_0000012df8469920;  1 drivers
S_0000012df8451010 .scope generate, "adderStage[58]" "adderStage[58]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d29b0 .param/l "i" 0 4 26, +C4<0111010>;
S_0000012df8451c90 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8451010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8469df0 .functor XOR 1, L_0000012df845a2c0, L_0000012df845ad60, C4<0>, C4<0>;
L_0000012df846b0c0 .functor AND 1, L_0000012df845a2c0, L_0000012df845ad60, C4<1>, C4<1>;
L_0000012df846b3d0 .functor XOR 1, L_0000012df8469df0, L_0000012df845a720, C4<0>, C4<0>;
L_0000012df8469a00 .functor AND 1, L_0000012df8469df0, L_0000012df845a720, C4<1>, C4<1>;
L_0000012df8469d10 .functor OR 1, L_0000012df8469a00, L_0000012df846b0c0, C4<0>, C4<0>;
v0000012df8444f60_0 .net "a", 0 0, L_0000012df845a2c0;  1 drivers
v0000012df8445c80_0 .net "b", 0 0, L_0000012df845ad60;  1 drivers
v0000012df8445780_0 .net "cin", 0 0, L_0000012df845a720;  1 drivers
v0000012df8445640_0 .net "cout", 0 0, L_0000012df8469d10;  1 drivers
v0000012df8444ba0_0 .net "sum", 0 0, L_0000012df846b3d0;  1 drivers
v0000012df8444ce0_0 .net "w1", 0 0, L_0000012df8469df0;  1 drivers
v0000012df84465e0_0 .net "w2", 0 0, L_0000012df846b0c0;  1 drivers
v0000012df8446680_0 .net "w3", 0 0, L_0000012df8469a00;  1 drivers
S_0000012df8451e20 .scope generate, "adderStage[59]" "adderStage[59]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2830 .param/l "i" 0 4 26, +C4<0111011>;
S_0000012df8450b60 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8451e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df846b130 .functor XOR 1, L_0000012df845a360, L_0000012df845a860, C4<0>, C4<0>;
L_0000012df8469ae0 .functor AND 1, L_0000012df845a360, L_0000012df845a860, C4<1>, C4<1>;
L_0000012df846b360 .functor XOR 1, L_0000012df846b130, L_0000012df845a900, C4<0>, C4<0>;
L_0000012df846a6b0 .functor AND 1, L_0000012df846b130, L_0000012df845a900, C4<1>, C4<1>;
L_0000012df8469a70 .functor OR 1, L_0000012df846a6b0, L_0000012df8469ae0, C4<0>, C4<0>;
v0000012df8444560_0 .net "a", 0 0, L_0000012df845a360;  1 drivers
v0000012df8445b40_0 .net "b", 0 0, L_0000012df845a860;  1 drivers
v0000012df8444600_0 .net "cin", 0 0, L_0000012df845a900;  1 drivers
v0000012df8446040_0 .net "cout", 0 0, L_0000012df8469a70;  1 drivers
v0000012df8446540_0 .net "sum", 0 0, L_0000012df846b360;  1 drivers
v0000012df8445460_0 .net "w1", 0 0, L_0000012df846b130;  1 drivers
v0000012df8445f00_0 .net "w2", 0 0, L_0000012df8469ae0;  1 drivers
v0000012df8446400_0 .net "w3", 0 0, L_0000012df846a6b0;  1 drivers
S_0000012df8450cf0 .scope generate, "adderStage[60]" "adderStage[60]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d23b0 .param/l "i" 0 4 26, +C4<0111100>;
S_0000012df8453e30 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8450cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df846abf0 .functor XOR 1, L_0000012df845aa40, L_0000012df845b080, C4<0>, C4<0>;
L_0000012df8469b50 .functor AND 1, L_0000012df845aa40, L_0000012df845b080, C4<1>, C4<1>;
L_0000012df846a720 .functor XOR 1, L_0000012df846abf0, L_0000012df845aae0, C4<0>, C4<0>;
L_0000012df846b210 .functor AND 1, L_0000012df846abf0, L_0000012df845aae0, C4<1>, C4<1>;
L_0000012df846ae20 .functor OR 1, L_0000012df846b210, L_0000012df8469b50, C4<0>, C4<0>;
v0000012df8444c40_0 .net "a", 0 0, L_0000012df845aa40;  1 drivers
v0000012df8444740_0 .net "b", 0 0, L_0000012df845b080;  1 drivers
v0000012df84447e0_0 .net "cin", 0 0, L_0000012df845aae0;  1 drivers
v0000012df84450a0_0 .net "cout", 0 0, L_0000012df846ae20;  1 drivers
v0000012df84441a0_0 .net "sum", 0 0, L_0000012df846a720;  1 drivers
v0000012df84442e0_0 .net "w1", 0 0, L_0000012df846abf0;  1 drivers
v0000012df84446a0_0 .net "w2", 0 0, L_0000012df8469b50;  1 drivers
v0000012df84444c0_0 .net "w3", 0 0, L_0000012df846b210;  1 drivers
S_0000012df84537f0 .scope generate, "adderStage[61]" "adderStage[61]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d3070 .param/l "i" 0 4 26, +C4<0111101>;
S_0000012df8453b10 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84537f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df846a870 .functor XOR 1, L_0000012df845ab80, L_0000012df845ac20, C4<0>, C4<0>;
L_0000012df846b280 .functor AND 1, L_0000012df845ab80, L_0000012df845ac20, C4<1>, C4<1>;
L_0000012df846b440 .functor XOR 1, L_0000012df846a870, L_0000012df845aea0, C4<0>, C4<0>;
L_0000012df846a250 .functor AND 1, L_0000012df846a870, L_0000012df845aea0, C4<1>, C4<1>;
L_0000012df846a3a0 .functor OR 1, L_0000012df846a250, L_0000012df846b280, C4<0>, C4<0>;
v0000012df8444100_0 .net "a", 0 0, L_0000012df845ab80;  1 drivers
v0000012df8444880_0 .net "b", 0 0, L_0000012df845ac20;  1 drivers
v0000012df8445e60_0 .net "cin", 0 0, L_0000012df845aea0;  1 drivers
v0000012df8444920_0 .net "cout", 0 0, L_0000012df846a3a0;  1 drivers
v0000012df8445a00_0 .net "sum", 0 0, L_0000012df846b440;  1 drivers
v0000012df8445500_0 .net "w1", 0 0, L_0000012df846a870;  1 drivers
v0000012df84449c0_0 .net "w2", 0 0, L_0000012df846b280;  1 drivers
v0000012df8445000_0 .net "w3", 0 0, L_0000012df846a250;  1 drivers
S_0000012df8452210 .scope generate, "adderStage[62]" "adderStage[62]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2ef0 .param/l "i" 0 4 26, +C4<0111110>;
S_0000012df84529e0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df8452210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df846a480 .functor XOR 1, L_0000012df845af40, L_0000012df845b120, C4<0>, C4<0>;
L_0000012df846a4f0 .functor AND 1, L_0000012df845af40, L_0000012df845b120, C4<1>, C4<1>;
L_0000012df846a100 .functor XOR 1, L_0000012df846a480, L_0000012df845b260, C4<0>, C4<0>;
L_0000012df8469bc0 .functor AND 1, L_0000012df846a480, L_0000012df845b260, C4<1>, C4<1>;
L_0000012df8469c30 .functor OR 1, L_0000012df8469bc0, L_0000012df846a4f0, C4<0>, C4<0>;
v0000012df8444e20_0 .net "a", 0 0, L_0000012df845af40;  1 drivers
v0000012df8446720_0 .net "b", 0 0, L_0000012df845b120;  1 drivers
v0000012df84458c0_0 .net "cin", 0 0, L_0000012df845b260;  1 drivers
v0000012df8444d80_0 .net "cout", 0 0, L_0000012df8469c30;  1 drivers
v0000012df84464a0_0 .net "sum", 0 0, L_0000012df846a100;  1 drivers
v0000012df8444240_0 .net "w1", 0 0, L_0000012df846a480;  1 drivers
v0000012df8445140_0 .net "w2", 0 0, L_0000012df846a4f0;  1 drivers
v0000012df84451e0_0 .net "w3", 0 0, L_0000012df8469bc0;  1 drivers
S_0000012df84526c0 .scope generate, "adderStage[63]" "adderStage[63]" 4 26, 4 26 0, S_0000012df8316450;
 .timescale -9 -12;
P_0000012df83d2730 .param/l "i" 0 4 26, +C4<0111111>;
S_0000012df84523a0 .scope module, "fA" "fullAdder" 4 27, 4 40 0, S_0000012df84526c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000012df8469ca0 .functor XOR 1, L_0000012df845b4e0, L_0000012df845b580, C4<0>, C4<0>;
L_0000012df846a790 .functor AND 1, L_0000012df845b4e0, L_0000012df845b580, C4<1>, C4<1>;
L_0000012df846a410 .functor XOR 1, L_0000012df8469ca0, L_0000012df845b620, C4<0>, C4<0>;
L_0000012df846a800 .functor AND 1, L_0000012df8469ca0, L_0000012df845b620, C4<1>, C4<1>;
L_0000012df846a020 .functor OR 1, L_0000012df846a800, L_0000012df846a790, C4<0>, C4<0>;
v0000012df84456e0_0 .net "a", 0 0, L_0000012df845b4e0;  1 drivers
v0000012df8445820_0 .net "b", 0 0, L_0000012df845b580;  1 drivers
v0000012df8445960_0 .net "cin", 0 0, L_0000012df845b620;  1 drivers
v0000012df84467c0_0 .net "cout", 0 0, L_0000012df846a020;  1 drivers
v0000012df8445280_0 .net "sum", 0 0, L_0000012df846a410;  1 drivers
v0000012df8445aa0_0 .net "w1", 0 0, L_0000012df8469ca0;  1 drivers
v0000012df8445320_0 .net "w2", 0 0, L_0000012df846a790;  1 drivers
v0000012df8444060_0 .net "w3", 0 0, L_0000012df846a800;  1 drivers
    .scope S_0000012df83cd580;
T_0 ;
    %fork t_1, S_0000012df83ced50;
    %jmp t_0;
    .scope S_0000012df83ced50;
t_1 ;
    %vpi_func 3 35 "$value$plusargs" 32, "VEC_FILE=%s", v0000012df83d6c10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/str "tb/test_vectors.txt";
    %store/str v0000012df83d6c10_0;
T_0.0 ;
    %vpi_func 3 38 "$fopen" 32, v0000012df83d6c10_0, "r" {0 0 0};
    %store/vec4 v0000012df83d6a30_0, 0, 32;
    %load/vec4 v0000012df83d6a30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 40 "$display", "\342\235\214 Cannot open vector file: %s", v0000012df83d6c10_0 {0 0 0};
    %vpi_call/w 3 41 "$finish" {0 0 0};
T_0.2 ;
    %vpi_call/w 3 44 "$display", "\012=== Functional Test for Adder ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012df83d6ad0_0, 0, 32;
T_0.4 ;
    %vpi_func 3 47 "$feof" 32, v0000012df83d6a30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.5, 8;
    %load/vec4 v0000012df83d6ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012df83d6ad0_0, 0, 32;
    %vpi_func 3 49 "$fscanf" 32, v0000012df83d6a30_0, "%h %h %b %h %b\012", v0000012df83d74d0_0, v0000012df83d7570_0, v0000012df83d7930_0, v0000012df83d7b10_0, v0000012df83d79d0_0 {0 0 0};
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0000012df83d74d0_0;
    %store/vec4 v0000012df84460e0_0, 0, 64;
    %load/vec4 v0000012df83d7570_0;
    %store/vec4 v0000012df8446180_0, 0, 64;
    %load/vec4 v0000012df83d7930_0;
    %store/vec4 v0000012df8446220_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0000012df8446360_0;
    %load/vec4 v0000012df83d7b10_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0000012df84462c0_0;
    %load/vec4 v0000012df83d79d0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.8, 6;
    %vpi_call/w 3 55 "$display", "\342\235\214 [Line %0d] a=%h b=%h cin=%b \342\206\222 sum=%h cout=%b (expected %h %b)", v0000012df83d6ad0_0, v0000012df84460e0_0, v0000012df8446180_0, v0000012df8446220_0, v0000012df8446360_0, v0000012df84462c0_0, v0000012df83d7b10_0, v0000012df83d79d0_0 {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %vpi_call/w 3 58 "$display", "\342\234\205 [Line %0d] a=%h b=%h cin=%b OK", v0000012df83d6ad0_0, v0000012df84460e0_0, v0000012df8446180_0, v0000012df8446220_0 {0 0 0};
T_0.9 ;
T_0.6 ;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call/w 3 63 "$fclose", v0000012df83d6a30_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "=== All vectors processed ===\012" {0 0 0};
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .scope S_0000012df83cd580;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0000012df83cd580;
T_1 ;
    %fork t_3, S_0000012df83cd710;
    %jmp t_2;
    .scope S_0000012df83cd710;
t_3 ;
    %vpi_func 3 73 "$value$plusargs" 32, "WAVE_FILE=%s", v0000012df83d7610_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/str "results/waves_generic.vcd";
    %store/str v0000012df83d7610_0;
T_1.0 ;
    %vpi_call/w 3 76 "$dumpfile", v0000012df83d7610_0 {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012df83cd580 {0 0 0};
    %end;
    .scope S_0000012df83cd580;
t_2 %join;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_adder.sv";
    "adder_rtl/rca.sv";
