// Seed: 1962110507
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  logic id_5;
  type_0 id_6 (
      .id_0(1 == id_1),
      .id_1(id_1),
      .id_2(id_2),
      .id_3(1),
      .id_4(1),
      .id_5(1'h0),
      .id_6(id_5),
      .id_7(1 - 1),
      .id_8(id_4),
      .id_9(1)
  );
endmodule
