<profile>

<section name = "Vitis HLS Report for 'aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1'" level="0">
<item name = "Date">Tue Dec 13 19:17:22 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">pynqrypt</item>
<item name = "Solution">pynqrypt (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020i-clg400-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.944 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_177_1">12, 12, 3, 1, 1, 11, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8744, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 163, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln177_fu_115_p2">+, 0, 0, 14, 6, 3</column>
<column name="add_ln186_fu_109_p2">+, 0, 0, 12, 11, 6</column>
<column name="icmp_ln177_fu_79_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="lshr_ln186_1_fu_141_p2">lshr, 0, 0, 2171, 1408, 1408</column>
<column name="lshr_ln186_2_fu_153_p2">lshr, 0, 0, 2171, 1408, 1408</column>
<column name="lshr_ln186_3_fu_171_p2">lshr, 0, 0, 2171, 1408, 1408</column>
<column name="lshr_ln186_fu_129_p2">lshr, 0, 0, 2171, 1408, 1408</column>
<column name="or_ln186_1_fu_162_p2">or, 0, 0, 11, 11, 7</column>
<column name="or_ln186_fu_103_p2">or, 0, 0, 11, 11, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="i_2_fu_48">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln186_reg_228">5, 0, 11, 6</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_2_fu_48">6, 0, 6, 0</column>
<column name="or_ln186_reg_223">5, 0, 11, 6</column>
<column name="shl_ln2_reg_217">6, 0, 11, 5</column>
<column name="tmp_s_reg_212">4, 0, 4, 0</column>
<column name="tmp_s_reg_212_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="trunc_ln186_1_reg_238">32, 0, 32, 0</column>
<column name="trunc_ln186_2_reg_243">32, 0, 32, 0</column>
<column name="trunc_ln186_3_reg_248">32, 0, 32, 0</column>
<column name="trunc_ln186_reg_233">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1, return value</column>
<column name="p_round_key_V_1_reload">in, 1408, ap_none, p_round_key_V_1_reload, scalar</column>
<column name="this_round_keys_address0">out, 4, ap_memory, this_round_keys, array</column>
<column name="this_round_keys_ce0">out, 1, ap_memory, this_round_keys, array</column>
<column name="this_round_keys_we0">out, 1, ap_memory, this_round_keys, array</column>
<column name="this_round_keys_d0">out, 128, ap_memory, this_round_keys, array</column>
</table>
</item>
</section>
</profile>
