
---------- Begin Simulation Statistics ----------
final_tick                               163397650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662048                       # Number of bytes of host memory used
host_op_rate                                   391675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.82                       # Real time elapsed on the host
host_tick_rate                              638733077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163398                       # Number of seconds simulated
sim_ticks                                163397650000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.633976                       # CPI: cycles per instruction
system.cpu.discardedOps                        189372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30764177                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.612004                       # IPC: instructions per cycle
system.cpu.numCycles                        163397650                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132633473                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38953                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485831                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735525                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103787                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101815                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906264                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51423525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51423525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51424019                       # number of overall hits
system.cpu.dcache.overall_hits::total        51424019                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       649634                       # number of overall misses
system.cpu.dcache.overall_misses::total        649634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41030087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41030087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41030087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41030087000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065234                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065234                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012475                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63938.774429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63938.774429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63158.774017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63158.774017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.176618                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       499191                       # number of writebacks
system.cpu.dcache.writebacks::total            499191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53774                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53774                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595857                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38143223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38143223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38955409999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38955409999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011443                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64876.598604                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64876.598604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65377.112292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65377.112292                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40799826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40799826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16731681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16731681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52893.288317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52893.288317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16065412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16065412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50902.411822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50902.411822                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10623699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10623699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24298406000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24298406000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74677.011494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74677.011494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22077811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22077811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81072.149616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81072.149616                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    812186999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    812186999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102522.973870                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102522.973870                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2023.200959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.302745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.200959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52669586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52669586                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685691                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474963                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024765                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277945                       # number of overall hits
system.cpu.icache.overall_hits::total        10277945                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68340000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68340000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68340000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68340000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278639                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98472.622478                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98472.622478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98472.622478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98472.622478                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66952000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66952000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96472.622478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96472.622478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96472.622478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96472.622478                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277945                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68340000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98472.622478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98472.622478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66952000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66952000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96472.622478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96472.622478                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.661821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278639                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.719020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.661821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279333                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 163397650000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               309672                       # number of demand (read+write) hits
system.l2.demand_hits::total                   309705                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              309672                       # number of overall hits
system.l2.overall_hits::total                  309705                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286185                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286846                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            286185                       # number of overall misses
system.l2.overall_misses::total                286846                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30536490000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30600630000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64140000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30536490000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30600630000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.480291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.480841                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.480291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.480841                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97034.795764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106701.923581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106679.646919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97034.795764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106701.923581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106679.646919                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198766                       # number of writebacks
system.l2.writebacks::total                    198766                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286841                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286841                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24812510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24863430000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24812510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24863430000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.480283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.480832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.480283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.480832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77034.795764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86702.459990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86680.181703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77034.795764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86702.459990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86680.181703                       # average overall mshr miss latency
system.l2.replacements                         308481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       499191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           499191                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       499191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       499191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8488                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8488                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             95809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95809                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176543                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19196599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19196599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.648216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108736.109616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108736.109616                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15665739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15665739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.648216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88736.109616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88736.109616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64140000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64140000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97034.795764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97034.795764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77034.795764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77034.795764                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        213863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            213863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11339891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11339891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.338919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.338919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103426.524507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103426.524507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9146771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9146771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.338904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.338904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83427.775295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83427.775295                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8082.598669                       # Cycle average of tags in use
system.l2.tags.total_refs                     1181557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    316673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.731158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     558.663082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.369503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7508.566084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.916573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          567                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2696773                       # Number of tag accesses
system.l2.tags.data_accesses                  2696773                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005155134500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              799549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198766                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286841                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198766                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    930                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.512390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.117189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.192723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11438     98.07%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          170      1.46%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           11      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           12      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.037383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.004052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5826     49.95%     49.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              195      1.67%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5033     43.15%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              598      5.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18357824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12721024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    112.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  163383365000                       # Total gap between requests
system.mem_ctrls.avgGap                     336451.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18256000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12717248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 258902.132313408423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 111727433.044477686286                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 77830054.471407637000                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198766                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16980750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10092608000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3881384601500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25689.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35266.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19527407.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18315520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18357824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12721024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12721024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286841                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198766                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198766                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       258902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    112091698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        112350600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       258902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       258902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     77853164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        77853164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     77853164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       258902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    112091698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       190203764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               285911                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198707                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12491                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4748757500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1429555000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10109588750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16609.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35359.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146307                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101464                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       236847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.951847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.350566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.790008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       182495     77.05%     77.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29381     12.41%     89.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5498      2.32%     91.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1694      0.72%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9652      4.08%     96.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          668      0.28%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          501      0.21%     97.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          553      0.23%     97.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6405      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       236847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18298304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12717248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              111.986335                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               77.830054                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       829103940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       440679195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1013073180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     511779240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12898220400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40174864830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28913232480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84780953265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.862745                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  74749318000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5456100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83192232000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       861983640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       458155170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1028331360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     525471300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12898220400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  39737051250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29281917600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84791130720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.925032                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75711059750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5456100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  82230490250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198766                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79250                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176543                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851698                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851698                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286841                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1359921000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561633000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       697957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          204333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272352                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323505                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785523                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1787001                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70083072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70133248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          308481                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12721024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           905032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865677     95.65%     95.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39335      4.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             905032                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 163397650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2189012000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787575995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
