-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of sobel_Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_pp0_stg0_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st14_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv10_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000101";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv11_7FC : STD_LOGIC_VECTOR (10 downto 0) := "11111111100";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_7FB : STD_LOGIC_VECTOR (10 downto 0) := "11111111011";
    constant ap_const_lv11_7FA : STD_LOGIC_VECTOR (10 downto 0) := "11111111010";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_25 : BOOLEAN;
    signal p_025_0_i_reg_614 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_842_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_2682 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_846_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_reg_2688 : STD_LOGIC_VECTOR (10 downto 0);
    signal cols_cast1_fu_850_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast1_reg_2694 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_854_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_78 : BOOLEAN;
    signal tmp_1_fu_866_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_87 : BOOLEAN;
    signal tmp_4_fu_878_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_96 : BOOLEAN;
    signal heightloop_fu_890_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal heightloop_reg_2977 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal widthloop_fu_895_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal widthloop_reg_2982 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_cast_fu_905_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_cast_reg_2987 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg229_i_fu_909_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg229_i_reg_2994 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_914_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_reg_3000 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_918_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ref_reg_3008 : STD_LOGIC_VECTOR (9 downto 0);
    signal ref_cast_fu_923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_cast_reg_3013 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_927_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_reg_3018 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_126 : BOOLEAN;
    signal i_V_fu_940_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_3027 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3032 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_999_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_reg_3041 : STD_LOGIC_VECTOR (1 downto 0);
    signal ImagLoc_y_cast_cast_fu_1006_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_y_cast_cast_reg_3055 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_1_2_cast_cast_fu_1016_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_1_2_cast_cast_reg_3062 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_1_2_1_cast_cast_fu_1026_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_1_2_1_cast_cast_reg_3069 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_1037_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_3076 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_1041_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_reg_3082 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3089 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_3093 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_158 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_reg_3117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_1_reg_3139 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_2_reg_3155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_197 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal or_cond222_i_reg_3102 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_217 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_19_reg_3093_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_19_reg_3093_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1060_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond222_i_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_fu_1087_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_reg_3106 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_3113 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_29_reg_3113_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_29_reg_3113_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_29_reg_3113_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3117_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3117_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_3121_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_3121_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_3121_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_3125_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_3125_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_3125_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_1131_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_reg_3129 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_3129_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_3129_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_3129_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_1_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_1_reg_3135 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_1_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_3143 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_reg_3143_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_reg_3143_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_reg_3143_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_1_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_1_reg_3147 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_2_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_2_reg_3151 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_2_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_3159 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_50_reg_3159_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_50_reg_3159_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_50_reg_3159_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_2_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_2_reg_3163 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1196_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_3167 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_1200_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_3172 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_1208_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_3177 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_3177_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1212_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_reg_3183 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1220_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_3188 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_55_reg_3188_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_sobel_borderInterpolate_fu_644_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal x_reg_3194 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_fu_1224_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_reg_3199 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_3199_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_t_fu_1228_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_t_reg_3206 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_t_fu_1232_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_t_reg_3210 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_fu_1236_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_reg_3214 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_addr_reg_3218 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_3224 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_3230 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_32_fu_1256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_reg_3236 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1260_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_3242 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_addr_reg_3248 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_addr_reg_3254 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_addr_reg_3260 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_40_fu_1264_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_reg_3266 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_1268_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_3272 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_addr_reg_3278 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_addr_reg_3284 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_addr_reg_3290 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_52_fu_1272_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_reg_3296 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1276_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_reg_3302 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_6_reg_3308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_9_reg_3313 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_6_reg_3318 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_6_reg_3323 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_9_reg_3328 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_6_reg_3333 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_6_reg_3338 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_9_reg_3343 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_6_reg_3348 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_reg_3362 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_2160_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_reg_3368 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_reg_3373 : STD_LOGIC_VECTOR (2 downto 0);
    signal isneg_1_reg_3378 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_2298_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_3384 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_reg_3389 : STD_LOGIC_VECTOR (2 downto 0);
    signal isneg_2_reg_3394 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_2436_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_3400 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_reg_3405 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_9_fu_2515_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_3410 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_fu_2551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_reg_3415 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_fu_2587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_reg_3420 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_borderInterpolate_fu_626_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_626_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_626_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_626_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_632_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_632_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_632_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_632_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_638_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_638_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_638_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_638_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_644_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_644_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_644_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_650_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_650_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_650_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_650_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_656_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_656_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_656_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_656_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_662_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_662_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_662_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_662_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_668_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_668_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_668_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_668_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_674_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_674_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_674_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_674_ap_ce : STD_LOGIC;
    signal grp_sobel_borderInterpolate_fu_680_p : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_680_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sobel_borderInterpolate_fu_680_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sobel_borderInterpolate_fu_680_ap_ce : STD_LOGIC;
    signal tmp_7_reg_570 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_581 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_592 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_012_0_i_reg_603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_672 : BOOLEAN;
    signal tmp_24_fu_1243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal right_border_buf_0_val_0_0_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_fu_1393_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_0_val_0_1_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_1_t1_fu_1636_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_1_val_0_1_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_2_t1_fu_1879_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_2_val_0_1_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_3_fu_1334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_9_fu_1417_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_3_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_3_fu_1365_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_11_fu_1434_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_5_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_6_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_3_fu_1577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_9_fu_1660_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_1_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_8_fu_2012_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_3_fu_1608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_11_fu_1677_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_2_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_6_fu_1995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_3_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_4_fu_1973_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_3_fu_1820_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_9_fu_1903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_3_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_3_fu_1851_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_11_fu_1920_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_5_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_6_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_1_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_8_fu_1526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_2_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_6_fu_1517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_7_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_4_fu_1500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_3_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_5_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_6_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_1_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_8_fu_1769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_2_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_6_fu_1760_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_7_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_4_fu_1743_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_900_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_cast_cast_fu_931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ImagLoc_y_fu_952_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_fu_964_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_1_2_fu_1010_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_1_2_1_fu_1020_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_i_fu_1030_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_2_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1066_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp1_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_cast_fu_1051_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_cast_fu_1097_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1093_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_1_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_2_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1204_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_assign_s_fu_1216_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_ext_fu_1240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1312_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp1_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp3_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_1_t_fu_1343_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp5_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_2_fu_1403_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_fu_1426_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp6_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_2_3_fu_1487_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_5_fu_1509_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp10_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_0_t_fu_1555_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp12_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1563_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp13_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_1_t_fu_1586_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp15_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp16_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_1_val_0_0_2_fu_1646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_fu_1669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp18_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_1_val_1_2_3_fu_1730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_5_fu_1752_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp20_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_0_t_fu_1798_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp22_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_1806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp23_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_1_t_fu_1829_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp25_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_fu_1837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp26_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_1897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_2_val_0_0_2_fu_1889_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_fu_1912_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp28_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp29_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_2_val_1_2_5_fu_1987_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_7_fu_2004_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_0_0_2_cast_fu_2058_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_2054_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_0_0_2_fu_2062_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_2072_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_2080_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_0_1_fu_2084_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_0_1_2_fu_2094_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_2_cast_fu_2106_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_0_2_fu_2110_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_136_0_1_cast_fu_2090_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_0_2_cast_fu_2116_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_0_0_2_cast_cast_fu_2068_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_136_0_2_2_cast_cast_fu_2120_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp14_fu_2130_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp88_cast_fu_2136_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_0_1_cast_30_fu_2102_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp15_fu_2140_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp13_fu_2124_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_2146_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_1_0_2_cast_fu_2196_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_2192_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_1_0_2_fu_2200_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_2210_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_2218_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_112_1_fu_2222_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_112_1_2_fu_2232_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_2_cast_fu_2244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_112_2_fu_2248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_136_1_1_cast_fu_2228_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_1_2_cast_fu_2254_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_1_0_2_cast_cast_fu_2206_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_136_1_2_2_cast_cast_fu_2258_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp44_fu_2268_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp93_cast_fu_2274_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_1_1_cast_37_fu_2240_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp45_fu_2278_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp43_fu_2262_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_fu_2284_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_2_0_2_cast_fu_2334_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_2330_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_2_0_2_fu_2338_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_2348_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_2356_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_1_fu_2360_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_1_2_fu_2370_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_2_cast_fu_2382_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_fu_2386_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_136_2_1_cast_fu_2366_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_2_2_cast_fu_2392_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_2_0_2_cast_cast_fu_2344_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_136_2_2_2_cast_cast_fu_2396_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp49_fu_2406_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp98_cast_fu_2412_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_136_2_1_cast_44_fu_2378_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp50_fu_2416_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp48_fu_2400_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_2422_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal not_i_i_i_fu_2491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_31_fu_2510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i1_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_38_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i2_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_45_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i48_cast_fu_2574_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);

    component sobel_borderInterpolate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p : IN STD_LOGIC_VECTOR (11 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component sobel_Filter2D_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    grp_sobel_borderInterpolate_fu_626 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_626_p,
        len => grp_sobel_borderInterpolate_fu_626_len,
        ap_return => grp_sobel_borderInterpolate_fu_626_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_626_ap_ce);

    grp_sobel_borderInterpolate_fu_632 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_632_p,
        len => grp_sobel_borderInterpolate_fu_632_len,
        ap_return => grp_sobel_borderInterpolate_fu_632_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_632_ap_ce);

    grp_sobel_borderInterpolate_fu_638 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_638_p,
        len => grp_sobel_borderInterpolate_fu_638_len,
        ap_return => grp_sobel_borderInterpolate_fu_638_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_638_ap_ce);

    grp_sobel_borderInterpolate_fu_644 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_644_p,
        len => grp_sobel_borderInterpolate_fu_644_len,
        ap_return => grp_sobel_borderInterpolate_fu_644_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_644_ap_ce);

    grp_sobel_borderInterpolate_fu_650 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_650_p,
        len => grp_sobel_borderInterpolate_fu_650_len,
        ap_return => grp_sobel_borderInterpolate_fu_650_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_650_ap_ce);

    grp_sobel_borderInterpolate_fu_656 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_656_p,
        len => grp_sobel_borderInterpolate_fu_656_len,
        ap_return => grp_sobel_borderInterpolate_fu_656_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_656_ap_ce);

    grp_sobel_borderInterpolate_fu_662 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_662_p,
        len => grp_sobel_borderInterpolate_fu_662_len,
        ap_return => grp_sobel_borderInterpolate_fu_662_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_662_ap_ce);

    grp_sobel_borderInterpolate_fu_668 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_668_p,
        len => grp_sobel_borderInterpolate_fu_668_len,
        ap_return => grp_sobel_borderInterpolate_fu_668_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_668_ap_ce);

    grp_sobel_borderInterpolate_fu_674 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_674_p,
        len => grp_sobel_borderInterpolate_fu_674_len,
        ap_return => grp_sobel_borderInterpolate_fu_674_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_674_ap_ce);

    grp_sobel_borderInterpolate_fu_680 : component sobel_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_sobel_borderInterpolate_fu_680_p,
        len => grp_sobel_borderInterpolate_fu_680_len,
        ap_return => grp_sobel_borderInterpolate_fu_680_ap_return,
        ap_ce => grp_sobel_borderInterpolate_fu_680_ap_ce);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_19_fu_1055_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_13_fu_935_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_13_fu_935_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))) then 
                        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then 
                        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_13_fu_935_p2)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- p_012_0_i_reg_603 assign process. --
    p_012_0_i_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_6)) then 
                p_012_0_i_reg_603 <= i_V_reg_3027;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_5_fu_884_p2 = ap_const_lv1_0)))) then 
                p_012_0_i_reg_603 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_reg_614 assign process. --
    p_025_0_i_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)))) then 
                p_025_0_i_reg_614 <= j_V_fu_1060_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_13_fu_935_p2)))) then 
                p_025_0_i_reg_614 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_240 assign process. --
    src_kernel_win_0_val_0_1_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3))))) then 
                src_kernel_win_0_val_0_1_fu_240 <= k_buf_0_val_0_q0;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and (col_assign_3_fu_1393_p2 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and (ap_const_lv2_0 = col_assign_3_fu_1393_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and not((col_assign_3_fu_1393_p2 = ap_const_lv2_1)) and not((ap_const_lv2_0 = col_assign_3_fu_1393_p2))))) then 
                src_kernel_win_0_val_0_1_fu_240 <= col_buf_0_val_0_0_9_fu_1417_p3;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_1_3_fu_1334_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_256 assign process. --
    src_kernel_win_0_val_1_1_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3))))) then 
                src_kernel_win_0_val_1_1_fu_256 <= k_buf_0_val_1_q0;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and (col_assign_3_fu_1393_p2 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and (ap_const_lv2_0 = col_assign_3_fu_1393_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and not((col_assign_3_fu_1393_p2 = ap_const_lv2_1)) and not((ap_const_lv2_0 = col_assign_3_fu_1393_p2))))) then 
                src_kernel_win_0_val_1_1_fu_256 <= right_border_buf_0_val_1_2_11_fu_1434_p3;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_256 <= src_kernel_win_0_val_1_1_3_fu_1365_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_252 assign process. --
    src_kernel_win_0_val_2_1_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and not((col_assign_3_fu_1393_p2 = ap_const_lv2_1)) and not((ap_const_lv2_0 = col_assign_3_fu_1393_p2)))) then 
                src_kernel_win_0_val_2_1_fu_252 <= right_border_buf_0_val_0_2_fu_200;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and (ap_const_lv2_0 = col_assign_3_fu_1393_p2))) then 
                src_kernel_win_0_val_2_1_fu_252 <= right_border_buf_0_val_0_0_fu_192;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_29_reg_3113_pp0_it3) and (col_assign_3_fu_1393_p2 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_252 <= right_border_buf_0_val_0_1_fu_196;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_0))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_31_reg_3121_pp0_it3))))) then 
                src_kernel_win_0_val_2_1_fu_252 <= k_buf_0_val_2_q0;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_252 <= k_buf_0_val_0_q0;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_252 <= k_buf_0_val_1_q0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_276 assign process. --
    src_kernel_win_1_val_0_1_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3))))) then 
                src_kernel_win_1_val_0_1_fu_276 <= k_buf_1_val_0_q0;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and (ap_const_lv2_1 = col_assign_3_1_t1_fu_1636_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and (ap_const_lv2_0 = col_assign_3_1_t1_fu_1636_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and not((ap_const_lv2_1 = col_assign_3_1_t1_fu_1636_p2)) and not((ap_const_lv2_0 = col_assign_3_1_t1_fu_1636_p2))))) then 
                src_kernel_win_1_val_0_1_fu_276 <= col_buf_1_val_0_0_9_fu_1660_p3;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_1_val_0_1_3_fu_1577_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_292 assign process. --
    src_kernel_win_1_val_1_1_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3))))) then 
                src_kernel_win_1_val_1_1_fu_292 <= k_buf_1_val_1_q0;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and (ap_const_lv2_1 = col_assign_3_1_t1_fu_1636_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and (ap_const_lv2_0 = col_assign_3_1_t1_fu_1636_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and not((ap_const_lv2_1 = col_assign_3_1_t1_fu_1636_p2)) and not((ap_const_lv2_0 = col_assign_3_1_t1_fu_1636_p2))))) then 
                src_kernel_win_1_val_1_1_fu_292 <= right_border_buf_1_val_1_2_11_fu_1677_p3;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_292 <= src_kernel_win_1_val_1_1_3_fu_1608_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_288 assign process. --
    src_kernel_win_1_val_2_1_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and not((ap_const_lv2_1 = col_assign_3_1_t1_fu_1636_p2)) and not((ap_const_lv2_0 = col_assign_3_1_t1_fu_1636_p2)))) then 
                src_kernel_win_1_val_2_1_fu_288 <= right_border_buf_1_val_0_2_fu_212;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and (ap_const_lv2_0 = col_assign_3_1_t1_fu_1636_p2))) then 
                src_kernel_win_1_val_2_1_fu_288 <= right_border_buf_1_val_0_0_fu_204;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3) and (ap_const_lv2_1 = col_assign_3_1_t1_fu_1636_p2))) then 
                src_kernel_win_1_val_2_1_fu_288 <= right_border_buf_1_val_0_1_fu_208;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_0))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_39_reg_3143_pp0_it3))))) then 
                src_kernel_win_1_val_2_1_fu_288 <= k_buf_1_val_2_q0;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_288 <= k_buf_1_val_0_q0;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_288 <= k_buf_1_val_1_q0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_312 assign process. --
    src_kernel_win_2_val_0_1_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3))))) then 
                src_kernel_win_2_val_0_1_fu_312 <= k_buf_2_val_0_q0;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and (ap_const_lv2_1 = col_assign_3_2_t1_fu_1879_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and (ap_const_lv2_0 = col_assign_3_2_t1_fu_1879_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and not((ap_const_lv2_1 = col_assign_3_2_t1_fu_1879_p2)) and not((ap_const_lv2_0 = col_assign_3_2_t1_fu_1879_p2))))) then 
                src_kernel_win_2_val_0_1_fu_312 <= col_buf_2_val_0_0_9_fu_1903_p3;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_312 <= src_kernel_win_2_val_0_1_3_fu_1820_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_328 assign process. --
    src_kernel_win_2_val_1_1_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3))))) then 
                src_kernel_win_2_val_1_1_fu_328 <= k_buf_2_val_1_q0;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and (ap_const_lv2_1 = col_assign_3_2_t1_fu_1879_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and (ap_const_lv2_0 = col_assign_3_2_t1_fu_1879_p2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and not((ap_const_lv2_1 = col_assign_3_2_t1_fu_1879_p2)) and not((ap_const_lv2_0 = col_assign_3_2_t1_fu_1879_p2))))) then 
                src_kernel_win_2_val_1_1_fu_328 <= right_border_buf_2_val_1_2_11_fu_1920_p3;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_328 <= src_kernel_win_2_val_1_1_3_fu_1851_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_324 assign process. --
    src_kernel_win_2_val_2_1_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and not((ap_const_lv2_1 = col_assign_3_2_t1_fu_1879_p2)) and not((ap_const_lv2_0 = col_assign_3_2_t1_fu_1879_p2)))) then 
                src_kernel_win_2_val_2_1_fu_324 <= right_border_buf_2_val_0_2_fu_224;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and (ap_const_lv2_0 = col_assign_3_2_t1_fu_1879_p2))) then 
                src_kernel_win_2_val_2_1_fu_324 <= right_border_buf_2_val_0_0_fu_216;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3) and (ap_const_lv2_1 = col_assign_3_2_t1_fu_1879_p2))) then 
                src_kernel_win_2_val_2_1_fu_324 <= right_border_buf_2_val_0_1_fu_220;
            elsif (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_0))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_50_reg_3159_pp0_it3))))) then 
                src_kernel_win_2_val_2_1_fu_324 <= k_buf_2_val_2_q0;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_324 <= k_buf_2_val_0_q0;
            elsif ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and (ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_324 <= k_buf_2_val_1_q0;
            end if; 
        end if;
    end process;

    -- tmp_3_reg_592 assign process. --
    tmp_3_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_2_fu_872_p2)))) then 
                tmp_3_reg_592 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (tmp_5_fu_884_p2 = ap_const_lv1_0))) then 
                tmp_3_reg_592 <= tmp_4_fu_878_p2;
            end if; 
        end if;
    end process;

    -- tmp_7_reg_570 assign process. --
    tmp_7_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                tmp_7_reg_570 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_9_fu_860_p2))) then 
                tmp_7_reg_570 <= tmp_8_fu_854_p2;
            end if; 
        end if;
    end process;

    -- tmp_s_reg_581 assign process. --
    tmp_s_reg_581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_9_fu_860_p2)))) then 
                tmp_s_reg_581 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_872_p2))) then 
                tmp_s_reg_581 <= tmp_1_fu_866_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)))) then
                ImagLoc_x_reg_3106 <= ImagLoc_x_fu_1087_p2;
                or_cond222_i_reg_3102 <= or_cond222_i_fu_1082_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_13_fu_935_p2)))) then
                ImagLoc_y_cast_cast_reg_3055(0) <= ImagLoc_y_cast_cast_fu_1006_p1(0);
    ImagLoc_y_cast_cast_reg_3055(1) <= ImagLoc_y_cast_cast_fu_1006_p1(1);
    ImagLoc_y_cast_cast_reg_3055(2) <= ImagLoc_y_cast_cast_fu_1006_p1(2);
    ImagLoc_y_cast_cast_reg_3055(3) <= ImagLoc_y_cast_cast_fu_1006_p1(3);
    ImagLoc_y_cast_cast_reg_3055(4) <= ImagLoc_y_cast_cast_fu_1006_p1(4);
    ImagLoc_y_cast_cast_reg_3055(5) <= ImagLoc_y_cast_cast_fu_1006_p1(5);
    ImagLoc_y_cast_cast_reg_3055(6) <= ImagLoc_y_cast_cast_fu_1006_p1(6);
    ImagLoc_y_cast_cast_reg_3055(7) <= ImagLoc_y_cast_cast_fu_1006_p1(7);
    ImagLoc_y_cast_cast_reg_3055(8) <= ImagLoc_y_cast_cast_fu_1006_p1(8);
    ImagLoc_y_cast_cast_reg_3055(9) <= ImagLoc_y_cast_cast_fu_1006_p1(9);
    ImagLoc_y_cast_cast_reg_3055(10) <= ImagLoc_y_cast_cast_fu_1006_p1(10);
                brmerge_reg_3089 <= brmerge_fu_1045_p2;
                tmp_15_reg_3032 <= tmp_15_fu_946_p2;
                tmp_18_reg_3037 <= ImagLoc_y_fu_952_p2(10 downto 10);
                tmp_21_reg_3041 <= tmp_21_fu_999_p3;
                tmp_22_reg_3076 <= tmp_22_fu_1037_p1;
                tmp_23_reg_3082 <= tmp_23_fu_1041_p1;
                y_1_2_1_cast_cast_reg_3069 <= y_1_2_1_cast_cast_fu_1026_p1;
                y_1_2_cast_cast_reg_3062 <= y_1_2_cast_cast_fu_1016_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then
                ap_reg_ppstg_col_assign_reg_3129_pp0_it1 <= col_assign_reg_3129;
                ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it1 <= or_cond222_i_reg_3102;
                ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it1 <= or_cond7_1_reg_3139;
                ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it1 <= or_cond7_2_reg_3155;
                ap_reg_ppstg_or_cond7_reg_3117_pp0_it1 <= or_cond7_reg_3117;
                ap_reg_ppstg_tmp_19_reg_3093_pp0_it1 <= tmp_19_reg_3093;
                ap_reg_ppstg_tmp_29_reg_3113_pp0_it1 <= tmp_29_reg_3113;
                ap_reg_ppstg_tmp_30_reg_3125_pp0_it1 <= tmp_30_reg_3125;
                ap_reg_ppstg_tmp_31_reg_3121_pp0_it1 <= tmp_31_reg_3121;
                ap_reg_ppstg_tmp_39_reg_3143_pp0_it1 <= tmp_39_reg_3143;
                ap_reg_ppstg_tmp_50_reg_3159_pp0_it1 <= tmp_50_reg_3159;
                ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it1 <= tmp_83_1_reg_3135;
                ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it1 <= tmp_83_2_reg_3151;
                ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it1 <= tmp_85_1_reg_3147;
                ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it1 <= tmp_85_2_reg_3163;
                tmp_19_reg_3093 <= tmp_19_fu_1055_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then
                ap_reg_ppstg_col_assign_reg_3129_pp0_it2 <= ap_reg_ppstg_col_assign_reg_3129_pp0_it1;
                ap_reg_ppstg_col_assign_reg_3129_pp0_it3 <= ap_reg_ppstg_col_assign_reg_3129_pp0_it2;
                ap_reg_ppstg_locy_0_2_t_reg_3206_pp0_it3 <= locy_0_2_t_reg_3206;
                ap_reg_ppstg_locy_1_2_t_reg_3210_pp0_it3 <= locy_1_2_t_reg_3210;
                ap_reg_ppstg_locy_2_2_t_reg_3214_pp0_it3 <= locy_2_2_t_reg_3214;
                ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it2 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it1;
                ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it3 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it2;
                ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it3;
                ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4;
                ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6 <= ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5;
                ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it2 <= ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it1;
                ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3 <= ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it2;
                ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it2 <= ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it1;
                ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3 <= ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it2;
                ap_reg_ppstg_or_cond7_reg_3117_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3117_pp0_it1;
                ap_reg_ppstg_or_cond7_reg_3117_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3117_pp0_it2;
                ap_reg_ppstg_tmp_19_reg_3093_pp0_it2 <= ap_reg_ppstg_tmp_19_reg_3093_pp0_it1;
                ap_reg_ppstg_tmp_19_reg_3093_pp0_it3 <= ap_reg_ppstg_tmp_19_reg_3093_pp0_it2;
                ap_reg_ppstg_tmp_19_reg_3093_pp0_it4 <= ap_reg_ppstg_tmp_19_reg_3093_pp0_it3;
                ap_reg_ppstg_tmp_27_reg_3199_pp0_it3 <= tmp_27_reg_3199;
                ap_reg_ppstg_tmp_29_reg_3113_pp0_it2 <= ap_reg_ppstg_tmp_29_reg_3113_pp0_it1;
                ap_reg_ppstg_tmp_29_reg_3113_pp0_it3 <= ap_reg_ppstg_tmp_29_reg_3113_pp0_it2;
                ap_reg_ppstg_tmp_30_reg_3125_pp0_it2 <= ap_reg_ppstg_tmp_30_reg_3125_pp0_it1;
                ap_reg_ppstg_tmp_30_reg_3125_pp0_it3 <= ap_reg_ppstg_tmp_30_reg_3125_pp0_it2;
                ap_reg_ppstg_tmp_31_reg_3121_pp0_it2 <= ap_reg_ppstg_tmp_31_reg_3121_pp0_it1;
                ap_reg_ppstg_tmp_31_reg_3121_pp0_it3 <= ap_reg_ppstg_tmp_31_reg_3121_pp0_it2;
                ap_reg_ppstg_tmp_39_reg_3143_pp0_it2 <= ap_reg_ppstg_tmp_39_reg_3143_pp0_it1;
                ap_reg_ppstg_tmp_39_reg_3143_pp0_it3 <= ap_reg_ppstg_tmp_39_reg_3143_pp0_it2;
                ap_reg_ppstg_tmp_43_reg_3177_pp0_it2 <= tmp_43_reg_3177;
                ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 <= ap_reg_ppstg_tmp_43_reg_3177_pp0_it2;
                ap_reg_ppstg_tmp_50_reg_3159_pp0_it2 <= ap_reg_ppstg_tmp_50_reg_3159_pp0_it1;
                ap_reg_ppstg_tmp_50_reg_3159_pp0_it3 <= ap_reg_ppstg_tmp_50_reg_3159_pp0_it2;
                ap_reg_ppstg_tmp_55_reg_3188_pp0_it2 <= tmp_55_reg_3188;
                ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 <= ap_reg_ppstg_tmp_55_reg_3188_pp0_it2;
                ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it2 <= ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it1;
                ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it3 <= ap_reg_ppstg_tmp_83_1_reg_3135_pp0_it2;
                ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it2 <= ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it1;
                ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it3 <= ap_reg_ppstg_tmp_83_2_reg_3151_pp0_it2;
                ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it2 <= ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it1;
                ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3 <= ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it2;
                ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it2 <= ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it1;
                ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3 <= ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it2;
                src_kernel_win_0_val_0_1_6_reg_3308 <= src_kernel_win_0_val_0_1_fu_240;
                src_kernel_win_0_val_1_1_6_reg_3318 <= src_kernel_win_0_val_1_1_fu_256;
                src_kernel_win_0_val_2_1_9_reg_3313 <= src_kernel_win_0_val_2_1_fu_252;
                src_kernel_win_1_val_0_1_6_reg_3323 <= src_kernel_win_1_val_0_1_fu_276;
                src_kernel_win_1_val_1_1_6_reg_3333 <= src_kernel_win_1_val_1_1_fu_292;
                src_kernel_win_1_val_2_1_9_reg_3328 <= src_kernel_win_1_val_2_1_fu_288;
                src_kernel_win_2_val_0_1_6_reg_3338 <= src_kernel_win_2_val_0_1_fu_312;
                src_kernel_win_2_val_1_1_6_reg_3348 <= src_kernel_win_2_val_1_1_fu_328;
                src_kernel_win_2_val_2_1_9_reg_3343 <= src_kernel_win_2_val_2_1_fu_324;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and not((ap_const_lv1_0 = or_cond7_fu_1112_p2)) and (ap_const_lv1_0 = tmp_30_fu_1126_p2))) then
                col_assign_reg_3129 <= col_assign_fu_1131_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_0))) then
                col_buf_0_val_0_0_3_fu_360 <= k_buf_0_val_0_q0;
                right_border_buf_0_val_0_0_fu_192 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_1))) then
                col_buf_0_val_0_0_5_fu_364 <= k_buf_0_val_0_q0;
                right_border_buf_0_val_0_1_fu_196 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) and not((ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_0)))) then
                col_buf_0_val_0_0_6_fu_368 <= k_buf_0_val_0_q0;
                right_border_buf_0_val_0_2_fu_200 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) and not((ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_0)))) then
                col_buf_1_val_0_0_3_fu_320 <= k_buf_1_val_0_q0;
                right_border_buf_1_val_0_2_fu_212 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) and (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_1))) then
                col_buf_1_val_0_0_5_fu_336 <= k_buf_1_val_0_q0;
                right_border_buf_1_val_0_1_fu_208 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) and (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_0))) then
                col_buf_1_val_0_0_6_fu_344 <= k_buf_1_val_0_q0;
                right_border_buf_1_val_0_0_fu_204 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) and not((ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_0)))) then
                col_buf_2_val_0_0_3_fu_248 <= k_buf_2_val_0_q0;
                right_border_buf_2_val_0_2_fu_224 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) and (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_1))) then
                col_buf_2_val_0_0_5_fu_264 <= k_buf_2_val_0_q0;
                right_border_buf_2_val_0_1_fu_220 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) and (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_0))) then
                col_buf_2_val_0_0_6_fu_272 <= k_buf_2_val_0_q0;
                right_border_buf_2_val_0_0_fu_216 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                cols_cast1_reg_2694(0) <= cols_cast1_fu_850_p1(0);
    cols_cast1_reg_2694(1) <= cols_cast1_fu_850_p1(1);
    cols_cast1_reg_2694(2) <= cols_cast1_fu_850_p1(2);
    cols_cast1_reg_2694(3) <= cols_cast1_fu_850_p1(3);
    cols_cast1_reg_2694(4) <= cols_cast1_fu_850_p1(4);
    cols_cast1_reg_2694(5) <= cols_cast1_fu_850_p1(5);
    cols_cast1_reg_2694(6) <= cols_cast1_fu_850_p1(6);
    cols_cast1_reg_2694(7) <= cols_cast1_fu_850_p1(7);
    cols_cast1_reg_2694(8) <= cols_cast1_fu_850_p1(8);
    cols_cast1_reg_2694(9) <= cols_cast1_fu_850_p1(9);
    cols_cast1_reg_2694(10) <= cols_cast1_fu_850_p1(10);
    cols_cast1_reg_2694(11) <= cols_cast1_fu_850_p1(11);
                tmp_6_reg_2688 <= tmp_6_fu_846_p1;
                tmp_reg_2682 <= tmp_fu_842_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_5_fu_884_p2 = ap_const_lv1_0)))) then
                heightloop_reg_2977 <= heightloop_fu_890_p2;
                p_neg229_i_reg_2994 <= p_neg229_i_fu_909_p2;
                ref_cast_reg_3013(0) <= ref_cast_fu_923_p1(0);
    ref_cast_reg_3013(1) <= ref_cast_fu_923_p1(1);
    ref_cast_reg_3013(2) <= ref_cast_fu_923_p1(2);
    ref_cast_reg_3013(3) <= ref_cast_fu_923_p1(3);
    ref_cast_reg_3013(4) <= ref_cast_fu_923_p1(4);
    ref_cast_reg_3013(5) <= ref_cast_fu_923_p1(5);
    ref_cast_reg_3013(6) <= ref_cast_fu_923_p1(6);
    ref_cast_reg_3013(7) <= ref_cast_fu_923_p1(7);
    ref_cast_reg_3013(8) <= ref_cast_fu_923_p1(8);
    ref_cast_reg_3013(9) <= ref_cast_fu_923_p1(9);
                ref_reg_3008 <= ref_fu_918_p2;
                tmp_11_reg_3000 <= tmp_11_fu_914_p1;
                tmp_12_reg_3018 <= tmp_12_fu_927_p1;
                tmp_15_cast_reg_2987(0) <= tmp_15_cast_fu_905_p1(0);
    tmp_15_cast_reg_2987(1) <= tmp_15_cast_fu_905_p1(1);
    tmp_15_cast_reg_2987(2) <= tmp_15_cast_fu_905_p1(2);
    tmp_15_cast_reg_2987(3) <= tmp_15_cast_fu_905_p1(3);
    tmp_15_cast_reg_2987(4) <= tmp_15_cast_fu_905_p1(4);
    tmp_15_cast_reg_2987(5) <= tmp_15_cast_fu_905_p1(5);
    tmp_15_cast_reg_2987(6) <= tmp_15_cast_fu_905_p1(6);
    tmp_15_cast_reg_2987(7) <= tmp_15_cast_fu_905_p1(7);
    tmp_15_cast_reg_2987(8) <= tmp_15_cast_fu_905_p1(8);
    tmp_15_cast_reg_2987(9) <= tmp_15_cast_fu_905_p1(9);
    tmp_15_cast_reg_2987(10) <= tmp_15_cast_fu_905_p1(10);
                widthloop_reg_2982 <= widthloop_fu_895_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                i_V_reg_3027 <= i_V_fu_940_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it4)))) then
                isneg_1_reg_3378 <= p_Val2_4_fu_2284_p2(10 downto 10);
                isneg_2_reg_3394 <= p_Val2_s_fu_2422_p2(10 downto 10);
                isneg_reg_3362 <= p_Val2_1_fu_2146_p2(10 downto 10);
                p_Val2_2_reg_3368 <= p_Val2_2_fu_2160_p1;
                p_Val2_5_reg_3384 <= p_Val2_5_fu_2298_p1;
                p_Val2_7_reg_3400 <= p_Val2_7_fu_2436_p1;
                tmp_36_reg_3373 <= p_Val2_1_fu_2146_p2(10 downto 8);
                tmp_37_reg_3389 <= p_Val2_4_fu_2284_p2(10 downto 8);
                tmp_45_reg_3405 <= p_Val2_s_fu_2422_p2(10 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))) then
                k_buf_0_val_0_addr_reg_3218 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_3224 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_3230 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_1_val_0_addr_reg_3248 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_1_val_1_addr_reg_3254 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_1_val_2_addr_reg_3260 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_2_val_0_addr_reg_3278 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_2_val_1_addr_reg_3284 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
                k_buf_2_val_2_addr_reg_3290 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge_reg_3089) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)))) then
                locy_0_2_t_reg_3206 <= locy_0_2_t_fu_1228_p2;
                locy_1_2_t_reg_3210 <= locy_1_2_t_fu_1232_p2;
                locy_2_2_t_reg_3214 <= locy_2_2_t_fu_1236_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)))) then
                or_cond7_1_reg_3139 <= or_cond7_1_fu_1147_p2;
                or_cond7_2_reg_3155 <= or_cond7_2_fu_1177_p2;
                or_cond7_reg_3117 <= or_cond7_fu_1112_p2;
                tmp_29_reg_3113 <= tmp_29_fu_1107_p2;
                tmp_83_1_reg_3135 <= tmp_83_1_fu_1142_p2;
                tmp_83_2_reg_3151 <= tmp_83_2_fu_1172_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it5)))) then
                p_Val2_10_reg_3415 <= p_Val2_10_fu_2551_p3;
                p_Val2_11_reg_3420 <= p_Val2_11_fu_2587_p3;
                p_Val2_9_reg_3410 <= p_Val2_9_fu_2515_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3) and not((ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_0))))) then
                right_border_buf_0_val_1_2_1_fu_348 <= right_border_buf_0_val_1_2_8_fu_1526_p3;
                right_border_buf_0_val_1_2_2_fu_352 <= right_border_buf_0_val_1_2_6_fu_1517_p3;
                right_border_buf_0_val_1_2_7_fu_356 <= right_border_buf_0_val_1_2_4_fu_1500_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) and (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) and (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3) and not((ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_0))))) then
                right_border_buf_1_val_1_2_1_fu_372 <= right_border_buf_1_val_1_2_8_fu_1769_p3;
                right_border_buf_1_val_1_2_2_fu_376 <= right_border_buf_1_val_1_2_6_fu_1760_p3;
                right_border_buf_1_val_1_2_7_fu_380 <= right_border_buf_1_val_1_2_4_fu_1743_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) and (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) and (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3) and not((ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_1)) and not((ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_0))))) then
                right_border_buf_2_val_1_2_1_fu_284 <= right_border_buf_2_val_1_2_8_fu_2012_p3;
                right_border_buf_2_val_1_2_2_fu_300 <= right_border_buf_2_val_1_2_6_fu_1995_p3;
                right_border_buf_2_val_1_2_3_fu_308 <= right_border_buf_2_val_1_2_4_fu_1973_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it4)))) then
                src_kernel_win_0_val_0_2_fu_244 <= src_kernel_win_0_val_0_1_6_reg_3308;
                src_kernel_win_0_val_1_2_fu_260 <= src_kernel_win_0_val_1_1_6_reg_3318;
                src_kernel_win_0_val_2_2_fu_268 <= src_kernel_win_0_val_2_1_9_reg_3313;
                src_kernel_win_1_val_0_2_fu_280 <= src_kernel_win_1_val_0_1_6_reg_3323;
                src_kernel_win_1_val_1_2_fu_296 <= src_kernel_win_1_val_1_1_6_reg_3333;
                src_kernel_win_1_val_2_2_fu_304 <= src_kernel_win_1_val_2_1_9_reg_3328;
                src_kernel_win_2_val_0_2_fu_316 <= src_kernel_win_2_val_0_1_6_reg_3338;
                src_kernel_win_2_val_1_2_fu_332 <= src_kernel_win_2_val_1_1_6_reg_3348;
                src_kernel_win_2_val_2_2_fu_340 <= src_kernel_win_2_val_2_1_9_reg_3343;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)))) then
                tmp_27_reg_3199 <= tmp_27_fu_1224_p1;
                x_reg_3194 <= grp_sobel_borderInterpolate_fu_644_ap_return;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and not((ap_const_lv1_0 = or_cond7_fu_1112_p2)))) then
                tmp_30_reg_3125 <= tmp_30_fu_1126_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and (ap_const_lv1_0 = or_cond7_fu_1112_p2))) then
                tmp_31_reg_3121 <= ImagLoc_x_fu_1087_p2(11 downto 11);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge_reg_3089) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))) then
                tmp_32_reg_3236 <= tmp_32_fu_1256_p1;
                tmp_33_reg_3242 <= tmp_33_fu_1260_p1;
                tmp_40_reg_3266 <= tmp_40_fu_1264_p1;
                tmp_41_reg_3272 <= tmp_41_fu_1268_p1;
                tmp_52_reg_3296 <= tmp_52_fu_1272_p1;
                tmp_53_reg_3302 <= tmp_53_fu_1276_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_lv1_0 = brmerge_reg_3089) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_reg_3093)) and (ap_const_lv1_0 = tmp_18_reg_3037))) then
                tmp_34_reg_3167 <= tmp_34_fu_1196_p1;
                tmp_42_reg_3172 <= tmp_42_fu_1200_p1;
                tmp_54_reg_3183 <= tmp_54_fu_1212_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and (ap_const_lv1_0 = or_cond7_1_fu_1147_p2))) then
                tmp_39_reg_3143 <= ImagLoc_x_fu_1087_p2(11 downto 11);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_reg_3093)) and not((ap_const_lv1_0 = or_cond7_1_reg_3139)) and (ap_const_lv1_0 = tmp_85_1_reg_3147))) then
                tmp_43_reg_3177 <= tmp_43_fu_1208_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and (ap_const_lv1_0 = or_cond7_2_fu_1177_p2))) then
                tmp_50_reg_3159 <= ImagLoc_x_fu_1087_p2(11 downto 11);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_reg_3093)) and not((ap_const_lv1_0 = or_cond7_2_reg_3155)) and (ap_const_lv1_0 = tmp_85_2_reg_3163))) then
                tmp_55_reg_3188 <= tmp_55_fu_1220_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and not((ap_const_lv1_0 = or_cond7_1_fu_1147_p2)))) then
                tmp_85_1_reg_3147 <= tmp_85_1_fu_1161_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and not((ap_const_lv1_0 = or_cond7_2_fu_1177_p2)))) then
                tmp_85_2_reg_3163 <= tmp_85_2_fu_1191_p2;
            end if;
        end if;
    end process;
    cols_cast1_reg_2694(12) <= '0';
    tmp_15_cast_reg_2987(11) <= '0';
    ref_cast_reg_3013(10) <= '0';
    ImagLoc_y_cast_cast_reg_3055(11) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_5_fu_884_p2, tmp_13_fu_935_p2, ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, tmp_9_fu_860_p2, tmp_2_fu_872_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = tmp_9_fu_860_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = tmp_2_fu_872_p2))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((tmp_5_fu_884_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = tmp_13_fu_935_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                end if;
            when ap_ST_pp0_stg0_fsm_5 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5))))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                end if;
            when ap_ST_st14_fsm_6 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
        ImagLoc_x_cast_fu_1097_p1 <= std_logic_vector(resize(signed(ImagLoc_x_fu_1087_p2),13));

    ImagLoc_x_fu_1087_p2 <= std_logic_vector(unsigned(tmp_27_cast_fu_1051_p1) + unsigned(ap_const_lv12_FFF));
    ImagLoc_y_cast_cast_fu_1006_p1 <= std_logic_vector(resize(unsigned(ImagLoc_y_fu_952_p2),12));
    ImagLoc_y_fu_952_p2 <= std_logic_vector(unsigned(tmp_23_cast_cast_fu_931_p1) + unsigned(ap_const_lv11_7FC));
    OP1_V_0_0_cast_fu_2054_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_2_fu_268),9));
    OP1_V_0_2_cast_fu_2106_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_2_fu_244),9));
    OP1_V_1_0_cast_fu_2192_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_2_fu_304),9));
    OP1_V_1_2_cast_fu_2244_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_2_fu_280),9));
    OP1_V_2_0_cast_fu_2330_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_2_fu_340),9));
    OP1_V_2_2_cast_fu_2382_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_2_fu_316),9));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, tmp_13_fu_935_p2, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_13_fu_935_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(tmp_13_fu_935_p2, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_13_fu_935_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_126 assign process. --
    ap_sig_bdd_126_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_126 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_158 assign process. --
    ap_sig_bdd_158_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_158 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_197 assign process. --
    ap_sig_bdd_197_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)
    begin
                ap_sig_bdd_197 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3))));
    end process;


    -- ap_sig_bdd_217 assign process. --
    ap_sig_bdd_217_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)
    begin
                ap_sig_bdd_217 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6))) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_25 assign process. --
    ap_sig_bdd_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_672 assign process. --
    ap_sig_bdd_672_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_672 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_78 assign process. --
    ap_sig_bdd_78_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_78 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_87 assign process. --
    ap_sig_bdd_87_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_87 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_96 assign process. --
    ap_sig_bdd_96_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_96 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_5 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_5_assign_proc : process(ap_sig_bdd_158)
    begin
        if (ap_sig_bdd_158) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st14_fsm_6 assign process. --
    ap_sig_cseq_ST_st14_fsm_6_assign_proc : process(ap_sig_bdd_672)
    begin
        if (ap_sig_bdd_672) then 
            ap_sig_cseq_ST_st14_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_25)
    begin
        if (ap_sig_bdd_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_78)
    begin
        if (ap_sig_bdd_78) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_87)
    begin
        if (ap_sig_bdd_87) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_96)
    begin
        if (ap_sig_bdd_96) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_126)
    begin
        if (ap_sig_bdd_126) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1045_p2 <= (tmp_16_fu_958_p2 or or_cond6_2_fu_985_p2);
    col_assign_1_fu_1204_p2 <= std_logic_vector(unsigned(ImagLoc_x_reg_3106) + unsigned(p_neg229_i_reg_2994));
    col_assign_3_1_t1_fu_1636_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_27_reg_3199_pp0_it3) + unsigned(tmp_11_reg_3000));
    col_assign_3_2_t1_fu_1879_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_27_reg_3199_pp0_it3) + unsigned(tmp_11_reg_3000));
    col_assign_3_fu_1393_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_27_reg_3199_pp0_it3) + unsigned(tmp_11_reg_3000));
    col_assign_fu_1131_p2 <= std_logic_vector(unsigned(tmp_26_fu_1093_p1) + unsigned(tmp_11_reg_3000));
    col_assign_s_fu_1216_p2 <= std_logic_vector(unsigned(ImagLoc_x_reg_3106) + unsigned(p_neg229_i_reg_2994));
    col_buf_0_val_0_0_2_fu_1403_p3 <= 
        col_buf_0_val_0_0_5_fu_364 when (sel_tmp_fu_1397_p2(0) = '1') else 
        col_buf_0_val_0_0_6_fu_368;
    col_buf_0_val_0_0_9_fu_1417_p3 <= 
        col_buf_0_val_0_0_3_fu_360 when (sel_tmp2_fu_1411_p2(0) = '1') else 
        col_buf_0_val_0_0_2_fu_1403_p3;
    col_buf_1_val_0_0_2_fu_1646_p3 <= 
        col_buf_1_val_0_0_5_fu_336 when (sel_tmp16_fu_1640_p2(0) = '1') else 
        col_buf_1_val_0_0_3_fu_320;
    col_buf_1_val_0_0_9_fu_1660_p3 <= 
        col_buf_1_val_0_0_6_fu_344 when (sel_tmp17_fu_1654_p2(0) = '1') else 
        col_buf_1_val_0_0_2_fu_1646_p3;
    col_buf_2_val_0_0_2_fu_1889_p3 <= 
        col_buf_2_val_0_0_5_fu_264 when (sel_tmp26_fu_1883_p2(0) = '1') else 
        col_buf_2_val_0_0_3_fu_248;
    col_buf_2_val_0_0_9_fu_1903_p3 <= 
        col_buf_2_val_0_0_6_fu_272 when (sel_tmp27_fu_1897_p2(0) = '1') else 
        col_buf_2_val_0_0_2_fu_1889_p3;
    cols_cast1_fu_850_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));

    -- grp_sobel_borderInterpolate_fu_626_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_626_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, tmp_19_fu_1055_p2, tmp_19_reg_3093, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and not((ap_const_lv1_0 = tmp_19_reg_3093)) and (ap_const_lv1_0 = tmp_18_reg_3037)) or ((ap_const_lv1_0 = brmerge_reg_3089) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and (ap_const_lv1_0 = tmp_18_reg_3037))))) then 
            grp_sobel_borderInterpolate_fu_626_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_626_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_626_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_626_p <= y_1_2_1_cast_cast_reg_3069;

    -- grp_sobel_borderInterpolate_fu_632_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_632_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, tmp_19_fu_1055_p2, tmp_19_reg_3093, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and not((ap_const_lv1_0 = tmp_19_reg_3093)) and (ap_const_lv1_0 = tmp_18_reg_3037)) or ((ap_const_lv1_0 = brmerge_reg_3089) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and (ap_const_lv1_0 = tmp_18_reg_3037))))) then 
            grp_sobel_borderInterpolate_fu_632_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_632_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_632_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_632_p <= y_1_2_1_cast_cast_reg_3069;

    -- grp_sobel_borderInterpolate_fu_638_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_638_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, tmp_19_fu_1055_p2, tmp_19_reg_3093, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and not((ap_const_lv1_0 = tmp_19_reg_3093)) and (ap_const_lv1_0 = tmp_18_reg_3037)) or ((ap_const_lv1_0 = brmerge_reg_3089) and not((ap_const_lv1_0 = tmp_19_fu_1055_p2)) and (ap_const_lv1_0 = tmp_18_reg_3037))))) then 
            grp_sobel_borderInterpolate_fu_638_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_638_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_638_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_638_p <= y_1_2_1_cast_cast_reg_3069;

    -- grp_sobel_borderInterpolate_fu_644_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_644_ap_ce_assign_proc : process(tmp_19_reg_3093, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (not((ap_const_lv1_0 = tmp_19_reg_3093)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))))) then 
            grp_sobel_borderInterpolate_fu_644_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_644_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_644_len <= p_src_cols_V_read;
    grp_sobel_borderInterpolate_fu_644_p <= ImagLoc_x_reg_3106;

    -- grp_sobel_borderInterpolate_fu_650_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_650_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1, ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) or ((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))))) then 
            grp_sobel_borderInterpolate_fu_650_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_650_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_650_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_650_p <= ImagLoc_y_cast_cast_reg_3055;

    -- grp_sobel_borderInterpolate_fu_656_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_656_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1, ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) or ((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))))) then 
            grp_sobel_borderInterpolate_fu_656_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_656_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_656_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_656_p <= y_1_2_cast_cast_reg_3062;

    -- grp_sobel_borderInterpolate_fu_662_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_662_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1, ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) or ((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))))) then 
            grp_sobel_borderInterpolate_fu_662_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_662_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_662_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_662_p <= ImagLoc_y_cast_cast_reg_3055;

    -- grp_sobel_borderInterpolate_fu_668_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_668_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1, ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) or ((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))))) then 
            grp_sobel_borderInterpolate_fu_668_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_668_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_668_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_668_p <= y_1_2_cast_cast_reg_3062;

    -- grp_sobel_borderInterpolate_fu_674_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_674_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1, ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) or ((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))))) then 
            grp_sobel_borderInterpolate_fu_674_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_674_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_674_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_674_p <= ImagLoc_y_cast_cast_reg_3055;

    -- grp_sobel_borderInterpolate_fu_680_ap_ce assign process. --
    grp_sobel_borderInterpolate_fu_680_ap_ce_assign_proc : process(tmp_18_reg_3037, brmerge_reg_3089, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_19_reg_3093_pp0_it1, ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it1))) or ((ap_const_lv1_0 = brmerge_reg_3089) and (ap_const_lv1_0 = tmp_18_reg_3037) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it2)))))) then 
            grp_sobel_borderInterpolate_fu_680_ap_ce <= ap_const_logic_1;
        else 
            grp_sobel_borderInterpolate_fu_680_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_borderInterpolate_fu_680_len <= p_src_rows_V_read;
    grp_sobel_borderInterpolate_fu_680_p <= y_1_2_cast_cast_reg_3062;
    heightloop_fu_890_p2 <= std_logic_vector(unsigned(tmp_reg_2682) + unsigned(ap_const_lv10_5));
    i_V_fu_940_p2 <= std_logic_vector(unsigned(p_012_0_i_reg_603) + unsigned(ap_const_lv10_1));
    icmp1_fu_1076_p2 <= "0" when (tmp_25_fu_1066_p4 = ap_const_lv10_0) else "1";
    icmp_fu_974_p2 <= "1" when (signed(tmp_17_fu_964_p4) > signed(ap_const_lv10_0)) else "0";
    j_V_fu_1060_p2 <= std_logic_vector(unsigned(p_025_0_i_reg_614) + unsigned(ap_const_lv11_1));
    k_buf_0_val_0_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_3218;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_3224;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_3230;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_3125_pp0_it3))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_1_val_0_address1 <= k_buf_1_val_0_addr_reg_3248;

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_reg_3254;

    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_1_val_2_address1 <= k_buf_1_val_2_addr_reg_3260;

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_1_reg_3147_pp0_it3))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_2_val_0_address1 <= k_buf_2_val_0_addr_reg_3278;

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_reg_3284;

    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_24_fu_1243_p1(11 - 1 downto 0);
    k_buf_2_val_2_address1 <= k_buf_2_val_2_addr_reg_3290;

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_85_2_reg_3163_pp0_it3))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_0_1_t_fu_1343_p2 <= std_logic_vector(unsigned(tmp_23_reg_3082) - unsigned(tmp_33_reg_3242));
    locy_0_2_t_fu_1228_p2 <= std_logic_vector(unsigned(tmp_23_reg_3082) - unsigned(tmp_34_reg_3167));
    locy_1_0_t_fu_1555_p2 <= std_logic_vector(unsigned(tmp_21_reg_3041) - unsigned(tmp_40_reg_3266));
    locy_1_1_t_fu_1586_p2 <= std_logic_vector(unsigned(tmp_21_reg_3041) - unsigned(tmp_41_reg_3272));
    locy_1_2_t_fu_1232_p2 <= std_logic_vector(unsigned(tmp_21_reg_3041) - unsigned(tmp_42_reg_3172));
    locy_2_0_t_fu_1798_p2 <= std_logic_vector(unsigned(tmp_21_reg_3041) - unsigned(tmp_52_reg_3296));
    locy_2_1_t_fu_1829_p2 <= std_logic_vector(unsigned(tmp_21_reg_3041) - unsigned(tmp_53_reg_3302));
    locy_2_2_t_fu_1236_p2 <= std_logic_vector(unsigned(tmp_21_reg_3041) - unsigned(tmp_54_reg_3183));
    locy_fu_1312_p2 <= std_logic_vector(unsigned(tmp_22_reg_3076) - unsigned(tmp_32_reg_3236));
    not_i_i_i1_fu_2527_p2 <= "0" when (tmp_37_reg_3389 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2563_p2 <= "0" when (tmp_45_reg_3405 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_2491_p2 <= "0" when (tmp_36_reg_3373 = ap_const_lv3_0) else "1";
    or_cond222_i_fu_1082_p2 <= (tmp_15_reg_3032 and icmp1_fu_1076_p2);
    or_cond6_2_fu_985_p2 <= (icmp_fu_974_p2 and tmp_76_2_fu_980_p2);
    or_cond7_1_fu_1147_p2 <= (tmp_81_1_fu_1136_p2 and tmp_83_1_fu_1142_p2);
    or_cond7_2_fu_1177_p2 <= (tmp_81_2_fu_1166_p2 and tmp_83_2_fu_1172_p2);
    or_cond7_fu_1112_p2 <= (tmp_28_fu_1101_p2 and tmp_29_fu_1107_p2);
    overflow_1_fu_2532_p2 <= (not_i_i_i1_fu_2527_p2 and tmp_i_i1_fu_2522_p2);
    overflow_2_fu_2568_p2 <= (not_i_i_i2_fu_2563_p2 and tmp_i_i2_fu_2558_p2);
    overflow_fu_2496_p2 <= (not_i_i_i_fu_2491_p2 and tmp_i_i_fu_2486_p2);
    p_Val2_0_1_2_fu_2094_p3 <= (src_kernel_win_0_val_1_1_fu_256 & ap_const_lv1_0);
    p_Val2_0_1_fu_2084_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_2080_p1));
    p_Val2_0_2_fu_2110_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_2_cast_fu_2106_p1));
    p_Val2_10_fu_2551_p3 <= 
        p_mux_i_i39_cast_fu_2538_p3 when (tmp_i_i1_38_fu_2546_p2(0) = '1') else 
        p_Val2_5_reg_3384;
    p_Val2_112_1_2_fu_2232_p3 <= (src_kernel_win_1_val_1_1_fu_292 & ap_const_lv1_0);
    p_Val2_112_1_fu_2222_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_2218_p1));
    p_Val2_112_2_fu_2248_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_2_cast_fu_2244_p1));
    p_Val2_11_fu_2587_p3 <= 
        p_mux_i_i48_cast_fu_2574_p3 when (tmp_i_i2_45_fu_2582_p2(0) = '1') else 
        p_Val2_7_reg_3400;
    p_Val2_1_fu_2146_p2 <= std_logic_vector(signed(tmp15_fu_2140_p2) + signed(tmp13_fu_2124_p2));
    p_Val2_2_1_2_fu_2370_p3 <= (src_kernel_win_2_val_1_1_fu_328 & ap_const_lv1_0);
    p_Val2_2_1_fu_2360_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_2356_p1));
    p_Val2_2_2_fu_2386_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_2_cast_fu_2382_p1));
    p_Val2_2_fu_2160_p1 <= p_Val2_1_fu_2146_p2(8 - 1 downto 0);
        p_Val2_3_0_0_2_cast_cast_fu_2068_p1 <= std_logic_vector(resize(signed(p_Val2_3_0_0_2_fu_2062_p2),10));

    p_Val2_3_0_0_2_fu_2062_p2 <= std_logic_vector(unsigned(tmp_136_0_0_2_cast_fu_2058_p1) - unsigned(OP1_V_0_0_cast_fu_2054_p1));
        p_Val2_3_1_0_2_cast_cast_fu_2206_p1 <= std_logic_vector(resize(signed(p_Val2_3_1_0_2_fu_2200_p2),10));

    p_Val2_3_1_0_2_fu_2200_p2 <= std_logic_vector(unsigned(tmp_136_1_0_2_cast_fu_2196_p1) - unsigned(OP1_V_1_0_cast_fu_2192_p1));
        p_Val2_3_2_0_2_cast_cast_fu_2344_p1 <= std_logic_vector(resize(signed(p_Val2_3_2_0_2_fu_2338_p2),10));

    p_Val2_3_2_0_2_fu_2338_p2 <= std_logic_vector(unsigned(tmp_136_2_0_2_cast_fu_2334_p1) - unsigned(OP1_V_2_0_cast_fu_2330_p1));
    p_Val2_4_fu_2284_p2 <= std_logic_vector(signed(tmp45_fu_2278_p2) + signed(tmp43_fu_2262_p2));
    p_Val2_5_fu_2298_p1 <= p_Val2_4_fu_2284_p2(8 - 1 downto 0);
    p_Val2_7_fu_2436_p1 <= p_Val2_s_fu_2422_p2(8 - 1 downto 0);
    p_Val2_9_fu_2515_p3 <= 
        p_mux_i_i_cast_fu_2502_p3 when (tmp_i_i_31_fu_2510_p2(0) = '1') else 
        p_Val2_2_reg_3368;
    p_Val2_s_fu_2422_p2 <= std_logic_vector(signed(tmp50_fu_2416_p2) + signed(tmp48_fu_2400_p2));
    p_dst_data_stream_0_V_din <= p_Val2_9_reg_3410;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_10_reg_3415;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_11_reg_3420;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond222_i_reg_3102_pp0_it6)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_1030_p3 <= 
        ap_const_lv10_2 when (tmp_76_2_fu_980_p2(0) = '1') else 
        ref_reg_3008;
    p_mux_i_i39_cast_fu_2538_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_2522_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i48_cast_fu_2574_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2558_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_2502_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_2486_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg229_i_fu_909_p2 <= std_logic_vector(unsigned(ap_const_lv12_3) - unsigned(p_src_cols_V_read));
    p_shl1_cast_fu_2218_p1 <= std_logic_vector(resize(unsigned(p_shl1_fu_2210_p3),10));
    p_shl1_fu_2210_p3 <= (src_kernel_win_1_val_1_2_fu_296 & ap_const_lv1_0);
    p_shl2_cast_fu_2356_p1 <= std_logic_vector(resize(unsigned(p_shl2_fu_2348_p3),10));
    p_shl2_fu_2348_p3 <= (src_kernel_win_2_val_1_2_fu_332 & ap_const_lv1_0);
    p_shl_cast_fu_2080_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_2072_p3),10));
    p_shl_fu_2072_p3 <= (src_kernel_win_0_val_1_2_fu_260 & ap_const_lv1_0);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_reg_3117_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3117_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_1_reg_3139_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(brmerge_reg_3089, ap_reg_ppstg_tmp_19_reg_3093_pp0_it3, ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3, ap_sig_bdd_197, ap_reg_ppiten_pp0_it4, ap_sig_bdd_217, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_19_reg_3093_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3089)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_2_reg_3155_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_197 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_217 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_cast_fu_923_p1 <= std_logic_vector(resize(unsigned(ref_fu_918_p2),11));
    ref_fu_918_p2 <= std_logic_vector(unsigned(tmp_reg_2682) + unsigned(ap_const_lv10_3FF));
    right_border_buf_0_val_1_2_11_fu_1434_p3 <= 
        right_border_buf_0_val_1_2_1_fu_348 when (sel_tmp2_fu_1411_p2(0) = '1') else 
        right_border_buf_0_val_1_2_fu_1426_p3;
    right_border_buf_0_val_1_2_3_fu_1487_p3 <= 
        right_border_buf_0_val_1_2_7_fu_356 when (sel_tmp6_fu_1482_p2(0) = '1') else 
        k_buf_0_val_1_q0;
    right_border_buf_0_val_1_2_4_fu_1500_p3 <= 
        right_border_buf_0_val_1_2_7_fu_356 when (sel_tmp7_fu_1495_p2(0) = '1') else 
        right_border_buf_0_val_1_2_3_fu_1487_p3;
    right_border_buf_0_val_1_2_5_fu_1509_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp6_fu_1482_p2(0) = '1') else 
        right_border_buf_0_val_1_2_2_fu_352;
    right_border_buf_0_val_1_2_6_fu_1517_p3 <= 
        right_border_buf_0_val_1_2_2_fu_352 when (sel_tmp7_fu_1495_p2(0) = '1') else 
        right_border_buf_0_val_1_2_5_fu_1509_p3;
    right_border_buf_0_val_1_2_8_fu_1526_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp7_fu_1495_p2(0) = '1') else 
        right_border_buf_0_val_1_2_1_fu_348;
    right_border_buf_0_val_1_2_fu_1426_p3 <= 
        right_border_buf_0_val_1_2_2_fu_352 when (sel_tmp_fu_1397_p2(0) = '1') else 
        right_border_buf_0_val_1_2_7_fu_356;
    right_border_buf_1_val_1_2_11_fu_1677_p3 <= 
        right_border_buf_1_val_1_2_1_fu_372 when (sel_tmp17_fu_1654_p2(0) = '1') else 
        right_border_buf_1_val_1_2_fu_1669_p3;
    right_border_buf_1_val_1_2_3_fu_1730_p3 <= 
        right_border_buf_1_val_1_2_7_fu_380 when (sel_tmp18_fu_1725_p2(0) = '1') else 
        k_buf_1_val_1_q0;
    right_border_buf_1_val_1_2_4_fu_1743_p3 <= 
        right_border_buf_1_val_1_2_7_fu_380 when (sel_tmp19_fu_1738_p2(0) = '1') else 
        right_border_buf_1_val_1_2_3_fu_1730_p3;
    right_border_buf_1_val_1_2_5_fu_1752_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp18_fu_1725_p2(0) = '1') else 
        right_border_buf_1_val_1_2_2_fu_376;
    right_border_buf_1_val_1_2_6_fu_1760_p3 <= 
        right_border_buf_1_val_1_2_2_fu_376 when (sel_tmp19_fu_1738_p2(0) = '1') else 
        right_border_buf_1_val_1_2_5_fu_1752_p3;
    right_border_buf_1_val_1_2_8_fu_1769_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp19_fu_1738_p2(0) = '1') else 
        right_border_buf_1_val_1_2_1_fu_372;
    right_border_buf_1_val_1_2_fu_1669_p3 <= 
        right_border_buf_1_val_1_2_2_fu_376 when (sel_tmp16_fu_1640_p2(0) = '1') else 
        right_border_buf_1_val_1_2_7_fu_380;
    right_border_buf_2_val_1_2_11_fu_1920_p3 <= 
        right_border_buf_2_val_1_2_3_fu_308 when (sel_tmp27_fu_1897_p2(0) = '1') else 
        right_border_buf_2_val_1_2_fu_1912_p3;
    right_border_buf_2_val_1_2_4_fu_1973_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp28_fu_1968_p2(0) = '1') else 
        right_border_buf_2_val_1_2_3_fu_308;
    right_border_buf_2_val_1_2_5_fu_1987_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp29_fu_1982_p2(0) = '1') else 
        right_border_buf_2_val_1_2_2_fu_300;
    right_border_buf_2_val_1_2_6_fu_1995_p3 <= 
        right_border_buf_2_val_1_2_2_fu_300 when (sel_tmp28_fu_1968_p2(0) = '1') else 
        right_border_buf_2_val_1_2_5_fu_1987_p3;
    right_border_buf_2_val_1_2_7_fu_2004_p3 <= 
        right_border_buf_2_val_1_2_1_fu_284 when (sel_tmp29_fu_1982_p2(0) = '1') else 
        k_buf_2_val_1_q0;
    right_border_buf_2_val_1_2_8_fu_2012_p3 <= 
        right_border_buf_2_val_1_2_1_fu_284 when (sel_tmp28_fu_1968_p2(0) = '1') else 
        right_border_buf_2_val_1_2_7_fu_2004_p3;
    right_border_buf_2_val_1_2_fu_1912_p3 <= 
        right_border_buf_2_val_1_2_2_fu_300 when (sel_tmp26_fu_1883_p2(0) = '1') else 
        right_border_buf_2_val_1_2_1_fu_284;
    sel_tmp10_fu_1559_p2 <= "1" when (tmp_21_reg_3041 = tmp_40_reg_3266) else "0";
    sel_tmp11_fu_1563_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp10_fu_1559_p2(0) = '1') else 
        k_buf_1_val_2_q0;
    sel_tmp12_fu_1571_p2 <= "1" when (locy_1_0_t_fu_1555_p2 = ap_const_lv2_1) else "0";
    sel_tmp13_fu_1590_p2 <= "1" when (tmp_21_reg_3041 = tmp_41_reg_3272) else "0";
    sel_tmp14_fu_1594_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp13_fu_1590_p2(0) = '1') else 
        k_buf_1_val_2_q0;
    sel_tmp15_fu_1602_p2 <= "1" when (locy_1_1_t_fu_1586_p2 = ap_const_lv2_1) else "0";
    sel_tmp16_fu_1640_p2 <= "1" when (col_assign_3_1_t1_fu_1636_p2 = ap_const_lv2_1) else "0";
    sel_tmp17_fu_1654_p2 <= "1" when (col_assign_3_1_t1_fu_1636_p2 = ap_const_lv2_0) else "0";
    sel_tmp18_fu_1725_p2 <= "1" when (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_1) else "0";
    sel_tmp19_fu_1738_p2 <= "1" when (ap_reg_ppstg_tmp_43_reg_3177_pp0_it3 = ap_const_lv2_0) else "0";
    sel_tmp1_fu_1328_p2 <= "1" when (locy_fu_1312_p2 = ap_const_lv2_1) else "0";
    sel_tmp20_fu_1802_p2 <= "1" when (tmp_21_reg_3041 = tmp_52_reg_3296) else "0";
    sel_tmp21_fu_1806_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp20_fu_1802_p2(0) = '1') else 
        k_buf_2_val_2_q0;
    sel_tmp22_fu_1814_p2 <= "1" when (locy_2_0_t_fu_1798_p2 = ap_const_lv2_1) else "0";
    sel_tmp23_fu_1833_p2 <= "1" when (tmp_21_reg_3041 = tmp_53_reg_3302) else "0";
    sel_tmp24_fu_1837_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp23_fu_1833_p2(0) = '1') else 
        k_buf_2_val_2_q0;
    sel_tmp25_fu_1845_p2 <= "1" when (locy_2_1_t_fu_1829_p2 = ap_const_lv2_1) else "0";
    sel_tmp26_fu_1883_p2 <= "1" when (col_assign_3_2_t1_fu_1879_p2 = ap_const_lv2_1) else "0";
    sel_tmp27_fu_1897_p2 <= "1" when (col_assign_3_2_t1_fu_1879_p2 = ap_const_lv2_0) else "0";
    sel_tmp28_fu_1968_p2 <= "1" when (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_0) else "0";
    sel_tmp29_fu_1982_p2 <= "1" when (ap_reg_ppstg_tmp_55_reg_3188_pp0_it3 = ap_const_lv2_1) else "0";
    sel_tmp2_fu_1411_p2 <= "1" when (col_assign_3_fu_1393_p2 = ap_const_lv2_0) else "0";
    sel_tmp3_fu_1347_p2 <= "1" when (tmp_23_reg_3082 = tmp_33_reg_3242) else "0";
    sel_tmp4_fu_1351_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp3_fu_1347_p2(0) = '1') else 
        k_buf_0_val_2_q0;
    sel_tmp5_fu_1359_p2 <= "1" when (locy_0_1_t_fu_1343_p2 = ap_const_lv2_1) else "0";
    sel_tmp6_fu_1482_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_1) else "0";
    sel_tmp7_fu_1495_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_3129_pp0_it3 = ap_const_lv2_0) else "0";
    sel_tmp8_fu_1316_p2 <= "1" when (tmp_22_reg_3076 = tmp_32_reg_3236) else "0";
    sel_tmp9_fu_1320_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp8_fu_1316_p2(0) = '1') else 
        k_buf_0_val_2_q0;
    sel_tmp_fu_1397_p2 <= "1" when (col_assign_3_fu_1393_p2 = ap_const_lv2_1) else "0";
    src_kernel_win_0_val_0_1_3_fu_1334_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp1_fu_1328_p2(0) = '1') else 
        sel_tmp9_fu_1320_p3;
    src_kernel_win_0_val_1_1_3_fu_1365_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp5_fu_1359_p2(0) = '1') else 
        sel_tmp4_fu_1351_p3;
    src_kernel_win_1_val_0_1_3_fu_1577_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp12_fu_1571_p2(0) = '1') else 
        sel_tmp11_fu_1563_p3;
    src_kernel_win_1_val_1_1_3_fu_1608_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp15_fu_1602_p2(0) = '1') else 
        sel_tmp14_fu_1594_p3;
    src_kernel_win_2_val_0_1_3_fu_1820_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp22_fu_1814_p2(0) = '1') else 
        sel_tmp21_fu_1806_p3;
    src_kernel_win_2_val_1_1_3_fu_1851_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp25_fu_1845_p2(0) = '1') else 
        sel_tmp24_fu_1837_p3;
    tmp13_fu_2124_p2 <= std_logic_vector(signed(tmp_136_0_1_cast_fu_2090_p1) + signed(tmp_136_0_2_cast_fu_2116_p1));
    tmp14_fu_2130_p2 <= std_logic_vector(signed(p_Val2_3_0_0_2_cast_cast_fu_2068_p1) + signed(tmp_136_0_2_2_cast_cast_fu_2120_p1));
    tmp15_fu_2140_p2 <= std_logic_vector(signed(tmp88_cast_fu_2136_p1) + signed(tmp_136_0_1_cast_30_fu_2102_p1));
    tmp43_fu_2262_p2 <= std_logic_vector(signed(tmp_136_1_1_cast_fu_2228_p1) + signed(tmp_136_1_2_cast_fu_2254_p1));
    tmp44_fu_2268_p2 <= std_logic_vector(signed(p_Val2_3_1_0_2_cast_cast_fu_2206_p1) + signed(tmp_136_1_2_2_cast_cast_fu_2258_p1));
    tmp45_fu_2278_p2 <= std_logic_vector(signed(tmp93_cast_fu_2274_p1) + signed(tmp_136_1_1_cast_37_fu_2240_p1));
    tmp48_fu_2400_p2 <= std_logic_vector(signed(tmp_136_2_1_cast_fu_2366_p1) + signed(tmp_136_2_2_cast_fu_2392_p1));
    tmp49_fu_2406_p2 <= std_logic_vector(signed(p_Val2_3_2_0_2_cast_cast_fu_2344_p1) + signed(tmp_136_2_2_2_cast_cast_fu_2396_p1));
    tmp50_fu_2416_p2 <= std_logic_vector(signed(tmp98_cast_fu_2412_p1) + signed(tmp_136_2_1_cast_44_fu_2378_p1));
        tmp88_cast_fu_2136_p1 <= std_logic_vector(resize(signed(tmp14_fu_2130_p2),11));

        tmp93_cast_fu_2274_p1 <= std_logic_vector(resize(signed(tmp44_fu_2268_p2),11));

        tmp98_cast_fu_2412_p1 <= std_logic_vector(resize(signed(tmp49_fu_2406_p2),11));

    tmp_10_fu_900_p2 <= std_logic_vector(unsigned(tmp_6_reg_2688) + unsigned(ap_const_lv11_7FD));
    tmp_11_fu_914_p1 <= p_neg229_i_fu_909_p2(2 - 1 downto 0);
    tmp_12_fu_927_p1 <= ref_fu_918_p2(2 - 1 downto 0);
    tmp_136_0_0_2_cast_fu_2058_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_252),9));
    tmp_136_0_1_cast_30_fu_2102_p1 <= std_logic_vector(resize(unsigned(p_Val2_0_1_2_fu_2094_p3),11));
        tmp_136_0_1_cast_fu_2090_p1 <= std_logic_vector(resize(signed(p_Val2_0_1_fu_2084_p2),11));

    tmp_136_0_2_2_cast_cast_fu_2120_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_fu_240),10));
        tmp_136_0_2_cast_fu_2116_p1 <= std_logic_vector(resize(signed(p_Val2_0_2_fu_2110_p2),11));

    tmp_136_1_0_2_cast_fu_2196_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_288),9));
    tmp_136_1_1_cast_37_fu_2240_p1 <= std_logic_vector(resize(unsigned(p_Val2_112_1_2_fu_2232_p3),11));
        tmp_136_1_1_cast_fu_2228_p1 <= std_logic_vector(resize(signed(p_Val2_112_1_fu_2222_p2),11));

    tmp_136_1_2_2_cast_cast_fu_2258_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_fu_276),10));
        tmp_136_1_2_cast_fu_2254_p1 <= std_logic_vector(resize(signed(p_Val2_112_2_fu_2248_p2),11));

    tmp_136_2_0_2_cast_fu_2334_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_324),9));
    tmp_136_2_1_cast_44_fu_2378_p1 <= std_logic_vector(resize(unsigned(p_Val2_2_1_2_fu_2370_p3),11));
        tmp_136_2_1_cast_fu_2366_p1 <= std_logic_vector(resize(signed(p_Val2_2_1_fu_2360_p2),11));

    tmp_136_2_2_2_cast_cast_fu_2396_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_fu_312),10));
        tmp_136_2_2_cast_fu_2392_p1 <= std_logic_vector(resize(signed(p_Val2_2_2_fu_2386_p2),11));

    tmp_13_fu_935_p2 <= "1" when (unsigned(p_012_0_i_reg_603) < unsigned(heightloop_reg_2977)) else "0";
    tmp_15_cast_fu_905_p1 <= std_logic_vector(resize(unsigned(tmp_10_fu_900_p2),12));
    tmp_15_fu_946_p2 <= "1" when (unsigned(p_012_0_i_reg_603) > unsigned(ap_const_lv10_4)) else "0";
    tmp_16_fu_958_p2 <= "1" when (signed(ImagLoc_y_fu_952_p2) < signed(ap_const_lv11_7FF)) else "0";
    tmp_17_fu_964_p4 <= ImagLoc_y_fu_952_p2(10 downto 1);
    tmp_19_fu_1055_p2 <= "1" when (unsigned(p_025_0_i_reg_614) < unsigned(widthloop_reg_2982)) else "0";
    tmp_1_fu_866_p2 <= std_logic_vector(unsigned(tmp_s_reg_581) + unsigned(ap_const_lv2_1));
    tmp_21_fu_999_p3 <= 
        ap_const_lv2_2 when (tmp_76_2_fu_980_p2(0) = '1') else 
        tmp_12_reg_3018;
    tmp_22_fu_1037_p1 <= p_i_fu_1030_p3(2 - 1 downto 0);
    tmp_23_cast_cast_fu_931_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_reg_603),11));
    tmp_23_fu_1041_p1 <= p_i_fu_1030_p3(2 - 1 downto 0);
    tmp_24_fu_1243_p1 <= std_logic_vector(resize(unsigned(x_ext_fu_1240_p1),64));
    tmp_25_fu_1066_p4 <= p_025_0_i_reg_614(10 downto 1);
    tmp_26_fu_1093_p1 <= ImagLoc_x_fu_1087_p2(2 - 1 downto 0);
    tmp_27_cast_fu_1051_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_reg_614),12));
    tmp_27_fu_1224_p1 <= grp_sobel_borderInterpolate_fu_644_ap_return(2 - 1 downto 0);
    tmp_28_fu_1101_p2 <= "0" when (p_025_0_i_reg_614 = ap_const_lv11_0) else "1";
    tmp_29_fu_1107_p2 <= "1" when (signed(ImagLoc_x_cast_fu_1097_p1) < signed(cols_cast1_reg_2694)) else "0";
    tmp_2_fu_872_p2 <= "1" when (tmp_s_reg_581 = ap_const_lv2_2) else "0";
    tmp_30_fu_1126_p2 <= "1" when (signed(ImagLoc_x_fu_1087_p2) < signed(tmp_15_cast_reg_2987)) else "0";
    tmp_32_fu_1256_p1 <= grp_sobel_borderInterpolate_fu_650_ap_return(2 - 1 downto 0);
    tmp_33_fu_1260_p1 <= grp_sobel_borderInterpolate_fu_656_ap_return(2 - 1 downto 0);
    tmp_34_fu_1196_p1 <= grp_sobel_borderInterpolate_fu_626_ap_return(2 - 1 downto 0);
    tmp_40_fu_1264_p1 <= grp_sobel_borderInterpolate_fu_662_ap_return(2 - 1 downto 0);
    tmp_41_fu_1268_p1 <= grp_sobel_borderInterpolate_fu_668_ap_return(2 - 1 downto 0);
    tmp_42_fu_1200_p1 <= grp_sobel_borderInterpolate_fu_632_ap_return(2 - 1 downto 0);
    tmp_43_fu_1208_p1 <= col_assign_1_fu_1204_p2(2 - 1 downto 0);
    tmp_4_fu_878_p2 <= std_logic_vector(unsigned(tmp_3_reg_592) + unsigned(ap_const_lv2_1));
    tmp_52_fu_1272_p1 <= grp_sobel_borderInterpolate_fu_674_ap_return(2 - 1 downto 0);
    tmp_53_fu_1276_p1 <= grp_sobel_borderInterpolate_fu_680_ap_return(2 - 1 downto 0);
    tmp_54_fu_1212_p1 <= grp_sobel_borderInterpolate_fu_638_ap_return(2 - 1 downto 0);
    tmp_55_fu_1220_p1 <= col_assign_s_fu_1216_p2(2 - 1 downto 0);
    tmp_5_fu_884_p2 <= "1" when (tmp_3_reg_592 = ap_const_lv2_2) else "0";
    tmp_6_fu_846_p1 <= p_src_cols_V_read(11 - 1 downto 0);
    tmp_76_2_fu_980_p2 <= "1" when (signed(ImagLoc_y_fu_952_p2) < signed(ref_cast_reg_3013)) else "0";
    tmp_81_1_fu_1136_p2 <= "0" when (p_025_0_i_reg_614 = ap_const_lv11_0) else "1";
    tmp_81_2_fu_1166_p2 <= "0" when (p_025_0_i_reg_614 = ap_const_lv11_0) else "1";
    tmp_83_1_fu_1142_p2 <= "1" when (signed(ImagLoc_x_cast_fu_1097_p1) < signed(cols_cast1_reg_2694)) else "0";
    tmp_83_2_fu_1172_p2 <= "1" when (signed(ImagLoc_x_cast_fu_1097_p1) < signed(cols_cast1_reg_2694)) else "0";
    tmp_85_1_fu_1161_p2 <= "1" when (signed(ImagLoc_x_fu_1087_p2) < signed(tmp_15_cast_reg_2987)) else "0";
    tmp_85_2_fu_1191_p2 <= "1" when (signed(ImagLoc_x_fu_1087_p2) < signed(tmp_15_cast_reg_2987)) else "0";
    tmp_8_fu_854_p2 <= std_logic_vector(unsigned(tmp_7_reg_570) + unsigned(ap_const_lv2_1));
    tmp_9_fu_860_p2 <= "1" when (tmp_7_reg_570 = ap_const_lv2_2) else "0";
    tmp_fu_842_p1 <= p_src_rows_V_read(10 - 1 downto 0);
    tmp_i_i1_38_fu_2546_p2 <= (isneg_1_reg_3378 or overflow_1_fu_2532_p2);
    tmp_i_i1_fu_2522_p2 <= (isneg_1_reg_3378 xor ap_const_lv1_1);
    tmp_i_i2_45_fu_2582_p2 <= (isneg_2_reg_3394 or overflow_2_fu_2568_p2);
    tmp_i_i2_fu_2558_p2 <= (isneg_2_reg_3394 xor ap_const_lv1_1);
    tmp_i_i_31_fu_2510_p2 <= (isneg_reg_3362 or overflow_fu_2496_p2);
    tmp_i_i_fu_2486_p2 <= (isneg_reg_3362 xor ap_const_lv1_1);
    widthloop_fu_895_p2 <= std_logic_vector(unsigned(tmp_6_reg_2688) + unsigned(ap_const_lv11_2));
        x_ext_fu_1240_p1 <= std_logic_vector(resize(signed(x_reg_3194),32));

        y_1_2_1_cast_cast_fu_1026_p1 <= std_logic_vector(resize(signed(y_1_2_1_fu_1020_p2),12));

    y_1_2_1_fu_1020_p2 <= std_logic_vector(unsigned(tmp_23_cast_cast_fu_931_p1) + unsigned(ap_const_lv11_7FA));
        y_1_2_cast_cast_fu_1016_p1 <= std_logic_vector(resize(signed(y_1_2_fu_1010_p2),12));

    y_1_2_fu_1010_p2 <= std_logic_vector(unsigned(tmp_23_cast_cast_fu_931_p1) + unsigned(ap_const_lv11_7FB));
end behav;
