#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00595318 .scope module, "test_fullAdder" "test_fullAdder" 2 65;
 .timescale 0 0;
RS_005A5524/0/0 .resolv tri, L_005D7C48, L_005D7D50, L_005D7E58, L_005D7F60;
RS_005A5524/0/4 .resolv tri, L_005D8068, L_005D8170, C4<zzzzzz>, C4<zzzzzz>;
RS_005A5524 .resolv tri, RS_005A5524/0/0, RS_005A5524/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005D6F48_0 .net8 "s0f", 5 0, RS_005A5524; 6 drivers
v005D6FA0_0 .var "y", 5 0;
S_00595290 .scope module, "c2" "complementoDe2" 2 70, 2 41, S_00595318;
 .timescale 0 0;
v005D6BD8_0 .net "carry1", 0 0, L_005D73F0; 1 drivers
v005D6C30_0 .net "carry2", 0 0, L_005D8C28; 1 drivers
v005D6C88_0 .net "carry3", 0 0, L_005D8DE8; 1 drivers
v005D6CE0_0 .net "carry4", 0 0, L_005D8FE0; 1 drivers
v005D6D38_0 .net "carry5", 0 0, L_005D91D8; 1 drivers
RS_005A54F4/0/0 .resolv tri, L_005D6FF8, L_005D70A8, L_005D7158, L_005D7208;
RS_005A54F4/0/4 .resolv tri, L_005D72B8, L_005D7368, C4<zzzzzz>, C4<zzzzzz>;
RS_005A54F4 .resolv tri, RS_005A54F4/0/0, RS_005A54F4/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005D6D90_0 .net8 "enter", 5 0, RS_005A54F4; 6 drivers
v005D6DE8_0 .alias "s0f", 5 0, v005D6F48_0;
v005D6E40_0 .net "s1f", 0 0, L_005D9360; 1 drivers
v005D6E98_0 .var "vazio", 0 0;
v005D6EF0_0 .net "x", 5 0, v005D6FA0_0; 1 drivers
L_005D7C48 .part/pv L_005D7968, 0, 1, 6;
L_005D7CA0 .part v005D6FA0_0, 0, 1;
L_005D7CF8 .part RS_005A54F4, 0, 1;
L_005D7D50 .part/pv L_005D7B28, 1, 1, 6;
L_005D7DA8 .part v005D6FA0_0, 1, 1;
L_005D7E00 .part RS_005A54F4, 1, 1;
L_005D7E58 .part/pv L_005D8D08, 2, 1, 6;
L_005D7EB0 .part v005D6FA0_0, 2, 1;
L_005D7F08 .part RS_005A54F4, 2, 1;
L_005D7F60 .part/pv L_005D8F00, 3, 1, 6;
L_005D7FB8 .part v005D6FA0_0, 3, 1;
L_005D8010 .part RS_005A54F4, 3, 1;
L_005D8068 .part/pv L_005D90F8, 4, 1, 6;
L_005D80C0 .part v005D6FA0_0, 4, 1;
L_005D8118 .part RS_005A54F4, 4, 1;
L_005D8170 .part/pv L_005D9280, 5, 1, 6;
L_005D81C8 .part v005D6FA0_0, 5, 1;
L_005D8220 .part RS_005A54F4, 5, 1;
S_005D48B8 .scope module, "c1" "complementoDe1" 2 45, 2 30, S_00595290;
 .timescale 0 0;
L_005D7498 .functor NOT 1, L_005D7050, C4<0>, C4<0>, C4<0>;
L_005D7540 .functor NOT 1, L_005D7100, C4<0>, C4<0>, C4<0>;
L_005D7460 .functor NOT 1, L_005D71B0, C4<0>, C4<0>, C4<0>;
L_005D7620 .functor NOT 1, L_005D7260, C4<0>, C4<0>, C4<0>;
L_005D76C8 .functor NOT 1, L_005D7310, C4<0>, C4<0>, C4<0>;
L_005D77A8 .functor NOT 1, L_005D7BF0, C4<0>, C4<0>, C4<0>;
v005D6708_0 .net *"_s1", 0 0, L_005D7498; 1 drivers
v005D6760_0 .net *"_s11", 0 0, L_005D7460; 1 drivers
v005D67B8_0 .net *"_s14", 0 0, L_005D71B0; 1 drivers
v005D6810_0 .net *"_s16", 0 0, L_005D7620; 1 drivers
v005D6868_0 .net *"_s19", 0 0, L_005D7260; 1 drivers
v005D68C0_0 .net *"_s21", 0 0, L_005D76C8; 1 drivers
v005D6918_0 .net *"_s24", 0 0, L_005D7310; 1 drivers
v005D6970_0 .net *"_s26", 0 0, L_005D77A8; 1 drivers
v005D69C8_0 .net *"_s29", 0 0, L_005D7BF0; 1 drivers
v005D6A20_0 .net *"_s4", 0 0, L_005D7050; 1 drivers
v005D6A78_0 .net *"_s6", 0 0, L_005D7540; 1 drivers
v005D6AD0_0 .net *"_s9", 0 0, L_005D7100; 1 drivers
v005D6B28_0 .alias "s0", 5 0, v005D6D90_0;
v005D6B80_0 .alias "x", 5 0, v005D6EF0_0;
L_005D6FF8 .part/pv L_005D7498, 0, 1, 6;
L_005D7050 .part v005D6FA0_0, 0, 1;
L_005D70A8 .part/pv L_005D7540, 1, 1, 6;
L_005D7100 .part v005D6FA0_0, 1, 1;
L_005D7158 .part/pv L_005D7460, 2, 1, 6;
L_005D71B0 .part v005D6FA0_0, 2, 1;
L_005D7208 .part/pv L_005D7620, 3, 1, 6;
L_005D7260 .part v005D6FA0_0, 3, 1;
L_005D72B8 .part/pv L_005D76C8, 4, 1, 6;
L_005D7310 .part v005D6FA0_0, 4, 1;
L_005D7368 .part/pv L_005D77A8, 5, 1, 6;
L_005D7BF0 .part v005D6FA0_0, 5, 1;
S_005D4720 .scope module, "fa1" "fullAdder" 2 55, 2 17, S_00595290;
 .timescale 0 0;
L_005D73F0 .functor OR 1, L_005D78F8, L_005D79D8, C4<0>, C4<0>;
v005D6448_0 .net "ci", 0 0, v005D6E98_0; 1 drivers
v005D64A0_0 .net "s0", 0 0, L_005D7968; 1 drivers
v005D64F8_0 .alias "s1", 0 0, v005D6BD8_0;
v005D6550_0 .net "sand1", 0 0, L_005D78F8; 1 drivers
v005D65A8_0 .net "sand2", 0 0, L_005D79D8; 1 drivers
v005D6600_0 .net "sxor", 0 0, L_005D7770; 1 drivers
v005D6658_0 .net "w", 0 0, L_005D7CA0; 1 drivers
v005D66B0_0 .net "x", 0 0, L_005D7CF8; 1 drivers
S_005D4830 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_005D4720;
 .timescale 0 0;
L_005D7770 .functor XOR 1, L_005D7CA0, L_005D7CF8, C4<0>, C4<0>;
L_005D78F8 .functor AND 1, L_005D7CA0, L_005D7CF8, C4<1>, C4<1>;
v005D42B8_0 .alias "s0", 0 0, v005D6600_0;
v005D4310_0 .alias "s1", 0 0, v005D6550_0;
v005D4368_0 .alias "w", 0 0, v005D6658_0;
v005D63F0_0 .alias "x", 0 0, v005D66B0_0;
S_005D47A8 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_005D4720;
 .timescale 0 0;
L_005D7968 .functor XOR 1, v005D6E98_0, L_005D7770, C4<0>, C4<0>;
L_005D79D8 .functor AND 1, v005D6E98_0, L_005D7770, C4<1>, C4<1>;
v005D4158_0 .alias "s0", 0 0, v005D64A0_0;
v005D41B0_0 .alias "s1", 0 0, v005D65A8_0;
v005D4208_0 .alias "w", 0 0, v005D6448_0;
v005D4260_0 .alias "x", 0 0, v005D6600_0;
S_005D4588 .scope module, "fa2" "fullAdder" 2 56, 2 17, S_00595290;
 .timescale 0 0;
L_005D8C28 .functor OR 1, L_005D7AB8, L_005D7B98, C4<0>, C4<0>;
v005D3E98_0 .alias "ci", 0 0, v005D6BD8_0;
v005D3EF0_0 .net "s0", 0 0, L_005D7B28; 1 drivers
v005D3F48_0 .alias "s1", 0 0, v005D6C30_0;
v005D3FA0_0 .net "sand1", 0 0, L_005D7AB8; 1 drivers
v005D3FF8_0 .net "sand2", 0 0, L_005D7B98; 1 drivers
v005D4050_0 .net "sxor", 0 0, L_005D78C0; 1 drivers
v005D40A8_0 .net "w", 0 0, L_005D7DA8; 1 drivers
v005D4100_0 .net "x", 0 0, L_005D7E00; 1 drivers
S_005D4698 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_005D4588;
 .timescale 0 0;
L_005D78C0 .functor XOR 1, L_005D7DA8, L_005D7E00, C4<0>, C4<0>;
L_005D7AB8 .functor AND 1, L_005D7DA8, L_005D7E00, C4<1>, C4<1>;
v005D3D38_0 .alias "s0", 0 0, v005D4050_0;
v005D3D90_0 .alias "s1", 0 0, v005D3FA0_0;
v005D3DE8_0 .alias "w", 0 0, v005D40A8_0;
v005D3E40_0 .alias "x", 0 0, v005D4100_0;
S_005D4610 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_005D4588;
 .timescale 0 0;
L_005D7B28 .functor XOR 1, L_005D73F0, L_005D78C0, C4<0>, C4<0>;
L_005D7B98 .functor AND 1, L_005D73F0, L_005D78C0, C4<1>, C4<1>;
v005D3BD8_0 .alias "s0", 0 0, v005D3EF0_0;
v005D3C30_0 .alias "s1", 0 0, v005D3FF8_0;
v005D3C88_0 .alias "w", 0 0, v005D6BD8_0;
v005D3CE0_0 .alias "x", 0 0, v005D4050_0;
S_005D43F0 .scope module, "fa3" "fullAdder" 2 57, 2 17, S_00595290;
 .timescale 0 0;
L_005D8DE8 .functor OR 1, L_005D8C98, L_005D8D78, C4<0>, C4<0>;
v005D3918_0 .alias "ci", 0 0, v005D6C30_0;
v005D3970_0 .net "s0", 0 0, L_005D8D08; 1 drivers
v005D39C8_0 .alias "s1", 0 0, v005D6C88_0;
v005D3A20_0 .net "sand1", 0 0, L_005D8C98; 1 drivers
v005D3A78_0 .net "sand2", 0 0, L_005D8D78; 1 drivers
v005D3AD0_0 .net "sxor", 0 0, L_005D7A80; 1 drivers
v005D3B28_0 .net "w", 0 0, L_005D7EB0; 1 drivers
v005D3B80_0 .net "x", 0 0, L_005D7F08; 1 drivers
S_005D4500 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_005D43F0;
 .timescale 0 0;
L_005D7A80 .functor XOR 1, L_005D7EB0, L_005D7F08, C4<0>, C4<0>;
L_005D8C98 .functor AND 1, L_005D7EB0, L_005D7F08, C4<1>, C4<1>;
v005D37B8_0 .alias "s0", 0 0, v005D3AD0_0;
v005D3810_0 .alias "s1", 0 0, v005D3A20_0;
v005D3868_0 .alias "w", 0 0, v005D3B28_0;
v005D38C0_0 .alias "x", 0 0, v005D3B80_0;
S_005D4478 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_005D43F0;
 .timescale 0 0;
L_005D8D08 .functor XOR 1, L_005D8C28, L_005D7A80, C4<0>, C4<0>;
L_005D8D78 .functor AND 1, L_005D8C28, L_005D7A80, C4<1>, C4<1>;
v005D3658_0 .alias "s0", 0 0, v005D3970_0;
v005D36B0_0 .alias "s1", 0 0, v005D3A78_0;
v005D3708_0 .alias "w", 0 0, v005D6C30_0;
v005D3760_0 .alias "x", 0 0, v005D3AD0_0;
S_005954B0 .scope module, "fa4" "fullAdder" 2 58, 2 17, S_00595290;
 .timescale 0 0;
L_005D8FE0 .functor OR 1, L_005D8E90, L_005D8F70, C4<0>, C4<0>;
v0059E568_0 .alias "ci", 0 0, v005D6C88_0;
v005D33F0_0 .net "s0", 0 0, L_005D8F00; 1 drivers
v005D3448_0 .alias "s1", 0 0, v005D6CE0_0;
v005D34A0_0 .net "sand1", 0 0, L_005D8E90; 1 drivers
v005D34F8_0 .net "sand2", 0 0, L_005D8F70; 1 drivers
v005D3550_0 .net "sxor", 0 0, L_005D8C60; 1 drivers
v005D35A8_0 .net "w", 0 0, L_005D7FB8; 1 drivers
v005D3600_0 .net "x", 0 0, L_005D8010; 1 drivers
S_00595180 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_005954B0;
 .timescale 0 0;
L_005D8C60 .functor XOR 1, L_005D7FB8, L_005D8010, C4<0>, C4<0>;
L_005D8E90 .functor AND 1, L_005D7FB8, L_005D8010, C4<1>, C4<1>;
v0059E408_0 .alias "s0", 0 0, v005D3550_0;
v0059E460_0 .alias "s1", 0 0, v005D34A0_0;
v0059E4B8_0 .alias "w", 0 0, v005D35A8_0;
v0059E510_0 .alias "x", 0 0, v005D3600_0;
S_00595428 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_005954B0;
 .timescale 0 0;
L_005D8F00 .functor XOR 1, L_005D8DE8, L_005D8C60, C4<0>, C4<0>;
L_005D8F70 .functor AND 1, L_005D8DE8, L_005D8C60, C4<1>, C4<1>;
v0059E2A8_0 .alias "s0", 0 0, v005D33F0_0;
v0059E300_0 .alias "s1", 0 0, v005D34F8_0;
v0059E358_0 .alias "w", 0 0, v005D6C88_0;
v0059E3B0_0 .alias "x", 0 0, v005D3550_0;
S_00595648 .scope module, "fa5" "fullAdder" 2 59, 2 17, S_00595290;
 .timescale 0 0;
L_005D91D8 .functor OR 1, L_005D9088, L_005D9168, C4<0>, C4<0>;
v0059DFE8_0 .alias "ci", 0 0, v005D6CE0_0;
v0059E040_0 .net "s0", 0 0, L_005D90F8; 1 drivers
v0059E098_0 .alias "s1", 0 0, v005D6D38_0;
v0059E0F0_0 .net "sand1", 0 0, L_005D9088; 1 drivers
v0059E148_0 .net "sand2", 0 0, L_005D9168; 1 drivers
v0059E1A0_0 .net "sxor", 0 0, L_005D8E20; 1 drivers
v0059E1F8_0 .net "w", 0 0, L_005D80C0; 1 drivers
v0059E250_0 .net "x", 0 0, L_005D8118; 1 drivers
S_00595538 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_00595648;
 .timescale 0 0;
L_005D8E20 .functor XOR 1, L_005D80C0, L_005D8118, C4<0>, C4<0>;
L_005D9088 .functor AND 1, L_005D80C0, L_005D8118, C4<1>, C4<1>;
v0059DE88_0 .alias "s0", 0 0, v0059E1A0_0;
v0059DEE0_0 .alias "s1", 0 0, v0059E0F0_0;
v0059DF38_0 .alias "w", 0 0, v0059E1F8_0;
v0059DF90_0 .alias "x", 0 0, v0059E250_0;
S_005955C0 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_00595648;
 .timescale 0 0;
L_005D90F8 .functor XOR 1, L_005D8FE0, L_005D8E20, C4<0>, C4<0>;
L_005D9168 .functor AND 1, L_005D8FE0, L_005D8E20, C4<1>, C4<1>;
v0059DD28_0 .alias "s0", 0 0, v0059E040_0;
v0059DD80_0 .alias "s1", 0 0, v0059E148_0;
v0059DDD8_0 .alias "w", 0 0, v005D6CE0_0;
v0059DE30_0 .alias "x", 0 0, v0059E1A0_0;
S_00595208 .scope module, "fa6" "fullAdder" 2 60, 2 17, S_00595290;
 .timescale 0 0;
L_005D9360 .functor OR 1, L_005D9210, L_005D92F0, C4<0>, C4<0>;
v0059DA68_0 .alias "ci", 0 0, v005D6D38_0;
v0059DAC0_0 .net "s0", 0 0, L_005D9280; 1 drivers
v0059DB18_0 .alias "s1", 0 0, v005D6E40_0;
v0059DB70_0 .net "sand1", 0 0, L_005D9210; 1 drivers
v0059DBC8_0 .net "sand2", 0 0, L_005D92F0; 1 drivers
v0059DC20_0 .net "sxor", 0 0, L_005D9050; 1 drivers
v0059DC78_0 .net "w", 0 0, L_005D81C8; 1 drivers
v0059DCD0_0 .net "x", 0 0, L_005D8220; 1 drivers
S_005956D0 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_00595208;
 .timescale 0 0;
L_005D9050 .functor XOR 1, L_005D81C8, L_005D8220, C4<0>, C4<0>;
L_005D9210 .functor AND 1, L_005D81C8, L_005D8220, C4<1>, C4<1>;
v0059D908_0 .alias "s0", 0 0, v0059DC20_0;
v0059D960_0 .alias "s1", 0 0, v0059DB70_0;
v0059D9B8_0 .alias "w", 0 0, v0059DC78_0;
v0059DA10_0 .alias "x", 0 0, v0059DCD0_0;
S_00595758 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_00595208;
 .timescale 0 0;
L_005D9280 .functor XOR 1, L_005D91D8, L_005D9050, C4<0>, C4<0>;
L_005D92F0 .functor AND 1, L_005D91D8, L_005D9050, C4<1>, C4<1>;
v0059D7A8_0 .alias "s0", 0 0, v0059DAC0_0;
v0059D800_0 .alias "s1", 0 0, v0059DBC8_0;
v0059D858_0 .alias "w", 0 0, v005D6D38_0;
v0059D8B0_0 .alias "x", 0 0, v0059DC20_0;
    .scope S_00595290;
T_0 ;
    %set/v v005D6E98_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00595318;
T_1 ;
    %vpi_call 2 74 "$display", "Exemplo0025 - Pedro Henrique Vilar Locatelli - 427453";
    %vpi_call 2 75 "$display", "Test ALU's c2";
    %delay 1, 0;
    %movi 8, 1, 6;
    %set/v v005D6FA0_0, 8, 6;
    %vpi_call 2 81 "$monitor", "complemento de 2 de %b = %b", v005D6FA0_0, v005D6F48_0;
    %delay 2, 0;
    %movi 8, 4, 6;
    %set/v v005D6FA0_0, 8, 6;
    %delay 3, 0;
    %movi 8, 16, 6;
    %set/v v005D6FA0_0, 8, 6;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Brock\pedLoc\Aulas\puccdc2\terrorVerilog\Guia04\Exemplo0025.v";
