{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:51:12 2019 " "Info: Processing started: Fri Apr 26 14:51:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 16_bit_RCA -c behavioural_logic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 16_bit_RCA -c behavioural_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "behavioural_logic EP1C20F400C7 " "Info: Selected device EP1C20F400C7 for design \"behavioural_logic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C7 " "Info: Device EP1C4F400C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400I7 " "Info: Device EP1C4F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F400I7 " "Info: Device EP1C20F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "Warning: No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[16\] " "Info: Pin S\[16\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[16] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[15\] " "Info: Pin S\[15\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[15] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[14\] " "Info: Pin S\[14\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[14] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[13\] " "Info: Pin S\[13\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[13] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[12\] " "Info: Pin S\[12\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[12] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[11\] " "Info: Pin S\[11\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[11] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[10\] " "Info: Pin S\[10\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[10] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[9\] " "Info: Pin S\[9\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[9] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[8\] " "Info: Pin S\[8\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[8] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Info: Pin S\[7\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[7] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Info: Pin S\[6\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[6] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Info: Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[5] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Info: Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[4] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[3] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[2] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[1] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { S[0] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -144 3128 3304 -128 "S\[16..0\]" "" } { -88 272 288 16 "S\[0\]" "" } { -88 432 448 16 "S\[1\]" "" } { -96 600 616 16 "S\[2\]" "" } { -96 776 792 16 "S\[3\]" "" } { -88 960 976 16 "S\[4\]" "" } { -88 1144 1160 16 "S\[5\]" "" } { -88 1320 1336 16 "S\[6\]" "" } { -88 1512 1528 16 "S\[7\]" "" } { -88 1688 1704 16 "S\[8\]" "" } { -88 1872 1888 16 "S\[9\]" "" } { -88 2048 2064 16 "S\[10\]" "" } { -88 2216 2232 16 "S\[11\]" "" } { -88 2400 2416 16 "S\[12\]" "" } { -88 2576 2592 16 "S\[13\]" "" } { -88 2768 2784 16 "S\[14\]" "" } { -88 3008 3024 16 "S\[15\]" "" } { -72 3056 3072 16 "S\[16\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Info: Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[15] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Info: Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[15] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Info: Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[14] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Info: Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[14] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Info: Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[13] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Info: Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[13] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Info: Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[12] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Info: Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[12] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Info: Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[11] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[11] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Info: Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[10] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[10] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Info: Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[9] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[9] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Info: Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[8] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[8] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[7] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[7] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[6] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[6] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[5] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[5] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[4] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[4] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[3] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[3] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[2] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[2] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[1] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[1] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cin " "Info: Pin Cin not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { Cin } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -64 -56 112 -48 "Cin" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { A[0] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -200 -56 112 -184 "A\[15..0\]" "" } { -192 160 180 -88 "A\[0\]" "" } { -192 320 340 -88 "A\[1\]" "" } { -192 488 508 -96 "A\[2\]" "" } { -192 664 684 -96 "A\[3\]" "" } { -192 848 868 -88 "A\[4\]" "" } { -192 1024 1044 -88 "A\[5\]" "" } { -192 1208 1228 -88 "A\[6\]" "" } { -192 1392 1412 -88 "A\[7\]" "" } { -192 1576 1596 -88 "A\[8\]" "" } { -192 1752 1772 -88 "A\[9\]" "" } { -192 1928 1948 -88 "A\[10\]" "" } { -192 2104 2124 -88 "A\[11\]" "" } { -192 2280 2300 -88 "A\[12\]" "" } { -192 2464 2484 -88 "A\[13\]" "" } { -192 2656 2676 -88 "A\[14\]" "" } { -192 2888 2908 -88 "A\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/appj/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/appj/altera/80/quartus/bin/pin_planner.ppl" { B[0] } } } { "behavioural_logic.bdf" "" { Schematic "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.bdf" { { -168 -56 112 -152 "B\[15..0\]" "" } { -160 136 136 -72 "B\[0\]" "" } { -160 304 304 -72 "B\[1\]" "" } { -160 472 472 -80 "B\[2\]" "" } { -160 648 648 -80 "B\[3\]" "" } { -160 832 832 -72 "B\[4\]" "" } { -160 1008 1008 -72 "B\[5\]" "" } { -160 1184 1184 -72 "B\[6\]" "" } { -160 1368 1368 -72 "B\[7\]" "" } { -160 1552 1552 -72 "B\[8\]" "" } { -160 1736 1736 -72 "B\[9\]" "" } { -160 1912 1912 -72 "B\[10\]" "" } { -160 2088 2088 -72 "B\[11\]" "" } { -160 2264 2264 -72 "B\[12\]" "" } { -160 2440 2440 -72 "B\[13\]" "" } { -160 2632 2632 -72 "B\[14\]" "" } { -160 2872 2872 -72 "B\[15\]" "" } } } } { "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appj/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 33 17 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 33 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 78 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  78 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y22 X69_Y33 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y22 to location X69_Y33" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.fit.smsg " "Info: Generated suppressed messages file J:/L3 Electronics/VHDL/Submission Docs/RCA/behavioural_logic.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:51:15 2019 " "Info: Processing ended: Fri Apr 26 14:51:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
