git clone --depth 1 --no-tags https://github.com/salidotir/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256554184
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Four-bit-up-counter-in-Verilog---FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256103370
git clone --depth 1 --no-tags https://github.com/shihatakeyama/bcd_sequential.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256162201
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/spartan3e-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247985783
git clone --depth 1 --no-tags https://github.com/john777100/MEMC-Compress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249650169
git clone --depth 1 --no-tags https://github.com/natxsglez/PRACTICA_3_FSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254409405
git clone --depth 1 --no-tags https://github.com/voldemoriarty/HPS-to-FPGA-data-sharing-Cyclone-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254106696
git clone --depth 1 --no-tags https://github.com/alexdowns46/3rdYrSystemProjectVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255629862
git clone --depth 1 --no-tags https://github.com/cGandom/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247444948
git clone --depth 1 --no-tags https://github.com/CalvinL15/Digital-Systems-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247332463
git clone --depth 1 --no-tags https://github.com/danco14/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254772538
git clone --depth 1 --no-tags https://github.com/gaochaousc/EE-599_-gaoc-_-4458723430-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248666107
git clone --depth 1 --no-tags https://github.com/kahuuchino/my-test-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247950384
git clone --depth 1 --no-tags https://github.com/worldinmyfist/MIPS32-2-stage-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248485638
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/Flexible-Architecture-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248419596
git clone --depth 1 --no-tags https://github.com/palindali/SoC-Design-Automation-Toolkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252261740
git clone --depth 1 --no-tags https://github.com/dariomtz/Simons-says-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252564552
git clone --depth 1 --no-tags https://github.com/alex-ruddell/vhdl-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252373321
git clone --depth 1 --no-tags https://github.com/ricardodf/Practica2_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250587405
git clone --depth 1 --no-tags https://github.com/somenewacc/FPGA_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251342125
git clone --depth 1 --no-tags https://github.com/piotrkoziar/AGH-FPGA-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253004948
git clone --depth 1 --no-tags https://github.com/odmb/odmb_ucsb_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252068492
git clone --depth 1 --no-tags https://github.com/lycly1234/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253013578
git clone --depth 1 --no-tags https://github.com/mattdibiase5/ece583_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255689500
git clone --depth 1 --no-tags https://github.com/fan-deng2000/JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255224604
git clone --depth 1 --no-tags https://github.com/SteveLRojas/PSG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256392942
git clone --depth 1 --no-tags https://github.com/Pasam/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256547836
git clone --depth 1 --no-tags https://github.com/filipksiezyc/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256509205
git clone --depth 1 --no-tags https://github.com/caleb-sb/Prac4_EEE4120F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253270732
git clone --depth 1 --no-tags https://github.com/sandwichdoge/FPGA_Ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255147138
git clone --depth 1 --no-tags https://github.com/DarioAle/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247561064
git clone --depth 1 --no-tags https://github.com/kamiyaowl-sandbox/ws2812b_vumeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247322962
git clone --depth 1 --no-tags https://github.com/agustincampeny/IEE2753-2020-agustincampeny.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248115399
git clone --depth 1 --no-tags https://github.com/IlyaKK/Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248783944
git clone --depth 1 --no-tags https://github.com/skyMei-J/news_ticker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247676876
git clone --depth 1 --no-tags https://github.com/Istomin20/laba1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251634540
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251660185
git clone --depth 1 --no-tags https://github.com/BankaGoroshka/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251574411
git clone --depth 1 --no-tags https://github.com/Hameon4/Multiplier_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252791312
git clone --depth 1 --no-tags https://github.com/SidB16/SoftwareEngineeringPrinciples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250255931
git clone --depth 1 --no-tags https://github.com/Artemis-Hunt/SoundDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250437911
git clone --depth 1 --no-tags https://github.com/DylanEtris/CPE480_P3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249824032
git clone --depth 1 --no-tags https://github.com/ChakradarReddy/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250783651
git clone --depth 1 --no-tags https://github.com/gugaguga24678/wav_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254103511
git clone --depth 1 --no-tags https://github.com/oabaig/FPGA-Memory-Game-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254639462
git clone --depth 1 --no-tags https://github.com/vincetrien-ngo/ECE178-FPGAEthernetComm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254775930
git clone --depth 1 --no-tags https://github.com/krist7599555/cpu-verlilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251292729
git clone --depth 1 --no-tags https://github.com/dogukanarat/multicycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251231904
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249733013
git clone --depth 1 --no-tags https://github.com/jdc183/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252853436
git clone --depth 1 --no-tags https://github.com/matthewawhite/ece6133_timing_budgeting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255008171
git clone --depth 1 --no-tags https://github.com/alexmagyari/UnpipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255725276
git clone --depth 1 --no-tags https://github.com/evangabe/ee354_tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255825865
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-grupo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256352003
git clone --depth 1 --no-tags https://github.com/WANDY666/LXB_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247246927
git clone --depth 1 --no-tags https://github.com/liangchen01xz/TFT_img_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248221399
git clone --depth 1 --no-tags https://github.com/Shirley924/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248250587
git clone --depth 1 --no-tags https://github.com/0x00000FF/CNUCSE-SoC-Design-2020-Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248502780
git clone --depth 1 --no-tags https://github.com/Polaris-III/1-wire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248842266
git clone --depth 1 --no-tags https://github.com/thomascp/e200_opensource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255270114
git clone --depth 1 --no-tags https://github.com/chimalexoficial/CA_Practice2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250911686
git clone --depth 1 --no-tags https://github.com/LIU-YiFeng-1/EE2026-FPGA-Design-Project-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252923432
git clone --depth 1 --no-tags https://github.com/linkf206/CO_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252643122
git clone --depth 1 --no-tags https://github.com/Getlar/Digitalis-technika.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252284982
git clone --depth 1 --no-tags https://github.com/arknandan25/3C7_Digital_Systems_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251689846
git clone --depth 1 --no-tags https://github.com/anuwu/BITS-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252299740
git clone --depth 1 --no-tags https://github.com/ElectronicGuy/DLX-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252832323
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-lab05_grupo-13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256632258
git clone --depth 1 --no-tags https://github.com/gmit22/FPGA_Project-EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247642964
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247782203
git clone --depth 1 --no-tags https://github.com/StevenXu96/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247855440
git clone --depth 1 --no-tags https://github.com/Soultopia/fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248254375
git clone --depth 1 --no-tags https://github.com/SenriYoshikawa/CycloneVGTFPGADevelopmentKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247290482
git clone --depth 1 --no-tags https://github.com/BenHof1/ENGN3213-FPGAs-and-MicroProcessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247833059
git clone --depth 1 --no-tags https://github.com/tarekb44/Eight-bit-unsigned-array-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248277250
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_analog_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248269084
git clone --depth 1 --no-tags https://github.com/t-dasun/2LFSR_RNG512bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248953802
git clone --depth 1 --no-tags https://github.com/alfonso46674/AC_Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249113594
git clone --depth 1 --no-tags https://github.com/joeye7/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248619787
git clone --depth 1 --no-tags https://github.com/orgate/microelectronics_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248606438
git clone --depth 1 --no-tags https://github.com/AmoghJohri/Direct_Mapped_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251032363
git clone --depth 1 --no-tags https://github.com/misomochi/107-1-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250492034
git clone --depth 1 --no-tags https://github.com/Archfx/ProNoC_MPSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256112393
git clone --depth 1 --no-tags https://github.com/cpmori/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255503172
git clone --depth 1 --no-tags https://github.com/ilialexander/veirlog_ams.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255931096
git clone --depth 1 --no-tags https://github.com/Sum1reHoshi/NUAA_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256187247
git clone --depth 1 --no-tags https://github.com/ks606/prbs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255866650
git clone --depth 1 --no-tags https://github.com/Hameon4/Sequence-Detector-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255004745
git clone --depth 1 --no-tags https://github.com/mai1015/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249817985
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249734285
git clone --depth 1 --no-tags https://github.com/chipsalliance/f4pga-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257305965
git clone --depth 1 --no-tags https://github.com/dan-rodrigues/icestation-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264645766
git clone --depth 1 --no-tags https://github.com/riscv-steel/riscv-steel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261005281
git clone --depth 1 --no-tags https://github.com/hdl-util/sdram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257099814
