FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 18330.1.0 34a1681fb79a */
/* bench 18330.1.1 96a3753456d5 */
/* bench 18330.1.2 fb73524ebcf6 */
/* bench 18330.1.3 ec85fed4c42d */
/* bench 18330.1.4 1b3b9276856a */
/* bench 18330.1.5 2a6261c5c842 */
/* bench 18330.1.6 ef7b41b0b1fa */

#ifndef _ASM_ARC_FPU_H
#define _ASM_ARC_FPU_H

#ifdef CONFIG_ARC_FPU_SAVE_RESTORE

#include <asm/ptrace.h>

#ifdef CONFIG_ISA_ARCOMPACT

/* These DPFP regs need to be saved/restored across ctx-sw */
struct arc_fpu {
	struct {
		unsigned int l, h;
	} aux_dpfp[2];
};

#define fpu_init_task(regs)

#else

/*
 * ARCv2 FPU Control aux register
 *   - bits to enable Traps on Exceptions
 *   - Rounding mode
 *
 * ARCv2 FPU Status aux register
 *   - FPU exceptions flags (Inv, Div-by-Zero, overflow, underflow, inexact)
 *   - Flag Write Enable to clear flags explicitly (vs. by fpu instructions
 *     only
 */

struct arc_fpu {
	unsigned int ctrl, status;
};

extern void fpu_init_task(struct pt_regs *regs);

#endif	/* !CONFIG_ISA_ARCOMPACT */

struct task_struct;

extern void fpu_save_restore(struct task_struct *p, struct task_struct *n);

#else	/* !CONFIG_ARC_FPU_SAVE_RESTORE */

#define fpu_save_restore(p, n)
#define fpu_init_task(regs)

/* bench 24915.0.0 136659051d7a */
/* bench 24915.0.1 54f098c0f7c2 */
/* bench 24915.0.2 6797eec9d417 */
/* bench 24915.0.3 20b9f8e647f6 */
/* bench 24915.0.4 4ac07aec7798 */
/* bench 24915.0.5 e504e416a3b3 */
/* bench 24915.0.6 c818f2e48910 */

#endif	/* _ASM_ARC_FPU_H */
