
*** Running vivado
    with args -log IO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IO.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source IO.tcl -notrace
Command: synth_design -top IO -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IO' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/IO.vhd:38]
INFO: [Synth 8-638] synthesizing module 'sha256d' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:31]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter TERMINAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:31]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter TERMINAL bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd:31]
WARNING: [Synth 8-614] signal 'w_counter_tc' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:184]
WARNING: [Synth 8-614] signal 'hash_round_counter_tc' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:184]
WARNING: [Synth 8-614] signal 'message_block_counter_tc' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'sha256' (2#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
INFO: [Synth 8-638] synthesizing module 'sha256__parameterized0' [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
	Parameter SIZE bound to: 256 - type: integer 
WARNING: [Synth 8-614] signal 'w_counter_tc' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:184]
WARNING: [Synth 8-614] signal 'hash_round_counter_tc' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:184]
WARNING: [Synth 8-614] signal 'message_block_counter_tc' is read in the process but is not in the sensitivity list [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'sha256__parameterized0' (2#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'sha256d' (3#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IO' (4#1) [D:/Uni/RL/sha256d_final/sha256d_final.srcs/sources_1/new/IO.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1005.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
Finished Parsing XDC File [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Uni/RL/sha256d_final/sha256d_final.srcs/constrs_1/imports/RL/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1032.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1032.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.387 ; gain = 27.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.387 ; gain = 27.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1032.387 ; gain = 27.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                              000 |                              000
                   first |                              001 |                              001
            waitingfirst |                              010 |                              010
                 working |                              011 |                              011
             waitingwork |                              100 |                              100
                finished |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'sequential' in module 'sha256d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1032.387 ; gain = 27.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 2     
	   5 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 6     
+---XORs : 
	   3 Input     32 Bit         XORs := 10    
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 20    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   8 Input  512 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 16    
	   2 Input    7 Bit        Muxes := 6     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   8 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design sha256__GB3 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design sha256__GB3 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design sha256__GB3 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design sha256__GB3 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design sha256__GB3 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design sha256__parameterized0__GB3 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design sha256__parameterized0__GB3 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design sha256__parameterized0__GB3 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design sha256__parameterized0__GB3 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design sha256__parameterized0__GB3 has port P[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 1032.387 ; gain = 27.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha256      | K[63]      | 64x32         | LUT            | 
|sha256      | K[63]      | 64x32         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+------------+-----------+----------------------+----------------------------+
|Module Name                 | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+----------------------------+------------+-----------+----------------------+----------------------------+
|sha256__GB3                 | W_reg      | Implied   | 64 x 32              | RAM64X1D x 10	RAM64M x 50	 | 
|sha256__parameterized0__GB3 | W_reg      | Implied   | 64 x 32              | RAM64X1D x 10	RAM64M x 50	 | 
+----------------------------+------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 1112.484 ; gain = 107.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------+------------+-----------+----------------------+----------------------------+
|Module Name                 | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+----------------------------+------------+-----------+----------------------+----------------------------+
|sha256__GB3                 | W_reg      | Implied   | 64 x 32              | RAM64X1D x 10	RAM64M x 50	 | 
|sha256__parameterized0__GB3 | W_reg      | Implied   | 64 x 32              | RAM64X1D x 10	RAM64M x 50	 | 
+----------------------------+------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   224|
|3     |LUT1     |     6|
|4     |LUT2     |   665|
|5     |LUT3     |   803|
|6     |LUT4     |    81|
|7     |LUT5     |   527|
|8     |LUT6     |   701|
|9     |MUXF7    |     2|
|10    |RAM64M   |   100|
|11    |RAM64X1D |    20|
|12    |FDRE     |  1470|
|13    |FDSE     |   272|
|14    |IBUF     |     8|
|15    |OBUF     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1203.711 ; gain = 198.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 1203.711 ; gain = 171.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:19 . Memory (MB): peak = 1203.711 ; gain = 198.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1203.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1203.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 100 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:28 . Memory (MB): peak = 1203.711 ; gain = 198.617
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_final/sha256d_final.runs/synth_1/IO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IO_utilization_synth.rpt -pb IO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 28 15:33:36 2021...
