5 18 121 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude9.3.vcd) 2 -o (exclude9.3.cdd) 2 -v (exclude9.3.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude9.3.v 10 25 1
3 0 foobar "main.f" 0 exclude9.3.v 28 38 1
2 1 3d 32 8000c 1 7002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 30 1470004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 32 8 21 0 0 1
3 1 foobar.$u0 "main.f.$u0" 0 exclude9.3.v 0 36 1
2 2 0 33 50008 1 23004 0 0 1 16 0 0
2 3 1 33 10001 0 3410 0 0 1 1 a
2 4 37 33 10008 1 2016 2 3
2 5 0 34 20002 1 3008 0 0 32 48 5 0
2 6 2c 34 10002 2 b00a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 35 50008 1 23008 0 0 1 16 1 0
2 8 1 35 10001 0 3410 0 0 1 1 a
2 9 37 35 10008 1 201a 7 8
4 4 33 1 31 6 6 4
4 6 34 1 20 9 0 4
4 9 35 1 20 0 0 4
3 1 main.$u0 "main.$u0" 0 exclude9.3.v 0 21 1
