
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.625005                       # Number of seconds simulated
sim_ticks                                1625005073500                       # Number of ticks simulated
final_tick                               1625005073500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198594                       # Simulator instruction rate (inst/s)
host_op_rate                                   327031                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              645431776                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834036                       # Number of bytes of host memory used
host_seconds                                  2517.70                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          102528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536482368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536584896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       102528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534265920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534265920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8382537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8384139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8347905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8347905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              63094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          330141965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330205059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         63094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       328778001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328778001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       328778001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             63094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         330141965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658983060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8384139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8347905                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8384139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8347905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536554688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534263040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536584896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534265920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        18224                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            526159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521708                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1624992335500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8384139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8347905                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8383666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1415060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    756.729558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   558.619377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.337336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       198276     14.01%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56363      3.98%     17.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61018      4.31%     22.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55956      3.95%     26.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44509      3.15%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68543      4.84%     34.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43225      3.05%     37.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55468      3.92%     41.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831702     58.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1415060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.097325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.057131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.451706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520804    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520810                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.253043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514020     98.70%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5456      1.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1327      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520810                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88374162250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245567918500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41918335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10541.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29291.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       330.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       328.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    328.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7617249                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699218                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97118.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5362474320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2925953250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32704035000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27048355920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106136980560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         400408801740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         623763253500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1198349854290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            737.446787                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1030812381250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54262260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  539923780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5335379280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2911169250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32688567600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27045776880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106136980560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         395883550080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         627732780750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1197734204400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.067919                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1037451222750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54262260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  533284952250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3250010147                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3250010147                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8600507                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.968905                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263073528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8601019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.586321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         354286500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.968905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2181997395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2181997395                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156998276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156998276                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106075252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106075252                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263073528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263073528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263073528                       # number of overall hits
system.cpu.dcache.overall_hits::total       263073528                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       216102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        216102                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8384917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8384917                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8601019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8601019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8601019                       # number of overall misses
system.cpu.dcache.overall_misses::total       8601019                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9414805500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9414805500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 677030942500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 677030942500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 686445748000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 686445748000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 686445748000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 686445748000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073256                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031659                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43566.489436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43566.489436                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80743.905098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80743.905098                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79809.816488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79809.816488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79809.816488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79809.816488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8489424                       # number of writebacks
system.cpu.dcache.writebacks::total           8489424                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       216102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       216102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8384917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8384917                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8601019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8601019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8601019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8601019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9198703500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9198703500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 668646025500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 668646025500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 677844729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 677844729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 677844729000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 677844729000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031659                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42566.489436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42566.489436                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79743.905098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79743.905098                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78809.816488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78809.816488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78809.816488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78809.816488                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                32                       # number of replacements
system.cpu.icache.tags.tagsinuse          1057.557438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675352059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          421305.089832                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1057.557438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.516385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.516385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1571                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1571                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767090                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5402830899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5402830899                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675352059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675352059                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675352059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675352059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675352059                       # number of overall hits
system.cpu.icache.overall_hits::total       675352059                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1603                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1603                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1603                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1603                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1603                       # number of overall misses
system.cpu.icache.overall_misses::total          1603                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    134169000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134169000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    134169000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134169000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    134169000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134169000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83698.689956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83698.689956                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 83698.689956                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83698.689956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 83698.689956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83698.689956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1603                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1603                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    132566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    132566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    132566000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132566000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82698.689956                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82698.689956                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82698.689956                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82698.689956                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82698.689956                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82698.689956                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8370261                       # number of replacements
system.l2.tags.tagsinuse                 15988.304802                       # Cycle average of tags in use
system.l2.tags.total_refs                      418261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8386508                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.049873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10299.033294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         80.619035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5608.652473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.628603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.342325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33974585                       # Number of tag accesses
system.l2.tags.data_accesses                 33974585                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8489424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8489424                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              87802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87802                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         130680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            130680                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                218482                       # number of demand (read+write) hits
system.l2.demand_hits::total                   218483                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               218482                       # number of overall hits
system.l2.overall_hits::total                  218483                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8297115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8297115                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1602                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        85422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85422                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1602                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8382537                       # number of demand (read+write) misses
system.l2.demand_misses::total                8384139                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1602                       # number of overall misses
system.l2.overall_misses::cpu.data            8382537                       # number of overall misses
system.l2.overall_misses::total               8384139                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655146728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655146728000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    130142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130142500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7502407000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7502407000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     130142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  662649135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662779277500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    130142500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 662649135000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662779277500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8489424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8489424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8384917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8384917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       216102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        216102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1603                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8601019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8602622                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1603                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8601019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8602622                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.989529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989529                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999376                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.395286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.395286                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.974598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974603                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.974598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974603                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78960.786731                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78960.786731                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81237.515605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81237.515605                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87827.573693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87827.573693                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81237.515605                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79051.143466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79051.561228                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81237.515605                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79051.143466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79051.561228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8347905                       # number of writebacks
system.l2.writebacks::total                   8347905                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3085                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3085                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8297115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8297115                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1602                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        85422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85422                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8382537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8384139                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8382537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8384139                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572175578000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572175578000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    114122500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114122500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6648187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6648187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    114122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578823765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578937887500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    114122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578823765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578937887500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.989529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.395286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.395286                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.974598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.974598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974603                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68960.786731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68960.786731                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71237.515605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71237.515605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77827.573693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77827.573693                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71237.515605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69051.143466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69051.561228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71237.515605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69051.143466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69051.561228                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              87024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8347905                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18224                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8297115                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8297115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87024                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25134407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25134407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25134407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070850816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070850816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070850816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16750268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16750268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16750268                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50141929500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44121842750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     17203161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8600539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7217                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            217705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16837329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8384917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8384917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       216102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25802544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25805782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1093788352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1093892992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8370261                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16972883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16965665     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7218      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16972883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17091036500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2404500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12901528500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
