xrun(64): 20.09-s010: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s010: Started on Aug 09, 2022 at 10:27:17 -03
xrun
	-f xrun.f
		-64
		-v200x
		-coverage all
		-covoverwrite
		+incdir+tb_classes
		-uvm
		tinyalu_dut/single_cycle_add_and_xor.vhd
		tinyalu_dut/three_cycle_mult.vhd
		tinyalu_dut/tinyalu.vhd
		tinyalu_bfm.sv
		tinyalu_pkg.sv
		top.sv
	+UVM_TESTNAME=add_test
file: tinyalu_bfm.sv
	interface worklib.tinyalu_bfm:sv
		errors: 0, warnings: 0
file: tinyalu_pkg.sv
   `uvm_component_utils(random_test);
                                    |
xmvlog: *W,UEXPSC (tb_classes/random_test.svh,17|36): Ignored unexpected semicolon following SystemVerilog description keyword (endfunction).
(`include file: tb_classes/random_test.svh line 17, file: tinyalu_pkg.sv line 34)
   `uvm_component_utils(add_test);
                                 |
xmvlog: *W,UEXPSC (tb_classes/add_test.svh,17|33): Ignored unexpected semicolon following SystemVerilog description keyword (endfunction).
(`include file: tb_classes/add_test.svh line 17, file: tinyalu_pkg.sv line 35)
package tinyalu_pkg;
                  |
xmvlog: *W,TSNSPK (tinyalu_pkg.sv,16|18): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
   function operation_t get_op();
                             |
xmvlog: *W,CVMPRO (tb_classes/add_tester.svh,22|29): Virtual method 'add_tester::get_op' method protected qualifier does not match base class 'random_tester'.
	package worklib.tinyalu_pkg:sv
		errors: 0, warnings: 4
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
tinyalu_dut/single_cycle_add_and_xor.vhd:
	errors: 0, warnings: 0
tinyalu_dut/three_cycle_mult.vhd:
	errors: 0, warnings: 0
tinyalu_dut/tinyalu.vhd:
	errors: 0, warnings: 0
WORKLIB.SINGLE_CYCLE (entity):
	streams: 13, words: 1179
WORKLIB.SINGLE_CYCLE:ADD_AND_XOR (architecture):
	streams: 1, words: 1106
WORKLIB.THREE_CYCLE (entity):
	streams: 11, words: 924
WORKLIB.THREE_CYCLE:MULT (architecture):
	streams: 1, words: 1100
WORKLIB.TINYALU (entity):
	streams: 13, words: 1195
WORKLIB.TINYALU:RTL (architecture):
	streams: 3, words: 4546
		Caching library 'worklib' ....... 
xmelab: *W,DLWNEW: Intermediate file verilog_package worklib.tinyalu_pkg:sv (VST)
	is newer than expected by interface worklib.tinyalu_bfm:sv (VST)
		actual:   Tue Aug  9 10:27:18 2022
		expected: Tue Aug  9 10:19:42 2022.
Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
xmelab: *W,CUDEFB: default binding occurred for component instance (top.DUT) with design unit (WORKLIB.TINYALU:RTL).
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		tinyalu_pkg
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		WORKLIB.single_cycle:add_and_xor
		WORKLIB.three_cycle:mult
		WORKLIB.tinyalu:rtl
		worklib.top
	Total FSMs extracted = 0
   function operation_t get_op();
                             |
xmelab: *W,CVMPRO (./tb_classes/add_tester.svh,22|29): Virtual method 'add_tester::get_op' method protected qualifier does not match base class 'random_tester'.
        $fatal("Failed to get BFM");
                                 |
xmelab: *W,STRINT (./tb_classes/random_test.svh,24|33): String literal argument supplied to integer parameter.
        $fatal("Failed to get BFM");
                                 |
xmelab: *W,STRINT (./tb_classes/add_test.svh,24|33): String literal argument supplied to integer parameter.
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
xmvlog_cg: *W,DLWNEW: Intermediate file verilog_package worklib.tinyalu_pkg:sv (VST)
	is newer than expected by interface worklib.tinyalu_bfm:sv (VST)
		actual:   Tue Aug  9 10:27:18 2022
		expected: Tue Aug  9 10:19:42 2022.
		worklib.uvm_pkg:sv <0x2828af8c>
			streams:  25, words: 32794
		worklib.uvm_pkg:sv <0x25bd8c5f>
			streams:  25, words: 32810
		worklib.tinyalu_pkg:sv <0x7ed4ebfd>
			streams:   6, words:  2478
		worklib.tinyalu_pkg:sv <0x0a2d6cfc>
			streams:  10, words:  8712
		worklib.tinyalu_pkg:sv <0x1089d895>
			streams:  12, words:  9011
		worklib.tinyalu_pkg:sv <0x4a4f2b92>
			streams:   8, words:  7610
		worklib.top:sv <0x0899417a>
			streams:  72, words: 95896
		worklib.tinyalu_bfm:sv <0x117b0a3c>
			streams:   4, words: 16653
   byte         unsigned        A;
                                |
xmelab: *W,COVUTA (./tinyalu_bfm.sv,19|32): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
xmelab: *W,COVNOEN: By default, toggle coverage is not supported for systemverilog enumerated nets and variables. To enable toggle coverage of these objects, specify the 'set_toggle_scoring -sv_enum' command in the coverage configuration file.
	Building instance specific data structures.
xmelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
xmelab: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
	VHDL Design hierarchy:
		Components:                    3       3
		Processes:                     9       9
		Signals:                      20      20
	Verilog Design hierarchy:
		Modules:                       1       1
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 13091   10098
		Scalar wires:                  3       -
		Expanded wires:               19       3
		Named events:                  4      12
		Initial blocks:              258     148
		Parallel blocks:              28      29
		Cont. assignments:             1       1
		Pseudo assignments:            5       5
		Assertions:                    2       2
		Covergroup Instances:          0       2
		SV Class declarations:       195     309
		SV Class specializations:    349     349
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/EDA_tools/cds/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> source /home/EDA_tools/cds/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (20.09-s010)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test add_test...
UVM_INFO /home/EDA_tools/cds/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 40540: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
xmsim: *W,COVDCG: (File: ./tb_classes/coverage.svh, Line: 25):(Time: 40540 NS + 4) Covergroup instance (worklib.tinyalu_pkg::coverage::op_cov@2664), is garbage collected. Its instance coverage will not be reported separately and instead accumulated into corresponding type-coverage (tinyalu_pkg.coverage::op_cov).
xmsim: *W,COVDCG: (File: ./tb_classes/coverage.svh, Line: 45):(Time: 40540 NS + 4) Covergroup instance (worklib.tinyalu_pkg::coverage::zeros_or_ones_on_ops@2665), is garbage collected. Its instance coverage will not be reported separately and instead accumulated into corresponding type-coverage (tinyalu_pkg.coverage::zeros_or_ones_on_ops).

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    2
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
Simulation complete via $finish(1) at time 40540 NS + 45
/home/EDA_tools/cds/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
xmsim: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_0a964296_671a5794.ucm
  data               :  ./cov_work/scope/test/icc_0a964296_671a5794.ucd
TOOL:	xrun(64)	20.09-s010: Exiting on Aug 09, 2022 at 10:27:20 -03  (total: 00:00:03)
