<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_1.twr -v 30 -l 30 config_1_routed.ncd config_1.pcf

</twCmdLine><twDesign>config_1_routed.ncd</twDesign><twDesignPath>config_1_routed.ncd</twDesignPath><twPCF>config_1.pcf</twPCF><twPcfPath>config_1.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-12-04, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG&quot; PERIOD = 30 ns         HIGH 50%;</twConstName><twItemCnt>227</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>86</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.491</twMinPer></twConstHead><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.509</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twTotPathDel>3.437</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.368</twRouteDel><twTotDel>3.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.509</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twTotPathDel>3.437</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.368</twRouteDel><twTotDel>3.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.523</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twTotPathDel>3.425</twTotPathDel><twClkSkew dest = "0.677" src = "0.694">0.017</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>3.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.535</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twTotPathDel>3.419</twTotPathDel><twClkSkew dest = "0.683" src = "0.694">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.350</twRouteDel><twTotDel>3.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.535</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twTotPathDel>3.419</twTotPathDel><twClkSkew dest = "0.683" src = "0.694">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.350</twRouteDel><twTotDel>3.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.771</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twTotPathDel>3.175</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.106</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.771</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twTotPathDel>3.175</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.106</twRouteDel><twTotDel>3.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.774</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twTotPathDel>3.186</twTotPathDel><twClkSkew dest = "0.689" src = "0.694">0.005</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X103Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X103Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_rdce_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twBEL></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>3.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.785</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twTotPathDel>3.163</twTotPathDel><twClkSkew dest = "0.677" src = "0.694">0.017</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.094</twRouteDel><twTotDel>3.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.791</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twTotPathDel>3.161</twTotPathDel><twClkSkew dest = "0.675" src = "0.688">0.013</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.113</twRouteDel><twTotDel>3.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.791</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twTotPathDel>3.161</twTotPathDel><twClkSkew dest = "0.675" src = "0.688">0.013</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.113</twRouteDel><twTotDel>3.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.797</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twTotPathDel>3.157</twTotPathDel><twClkSkew dest = "0.683" src = "0.694">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.088</twRouteDel><twTotDel>3.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.797</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twTotPathDel>3.157</twTotPathDel><twClkSkew dest = "0.683" src = "0.694">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.088</twRouteDel><twTotDel>3.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.797</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twTotPathDel>3.149</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>2.174</twRouteDel><twTotDel>3.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.797</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twTotPathDel>3.149</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>2.174</twRouteDel><twTotDel>3.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.804</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[4].DQT_REG1</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[4].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y177.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y177.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[4].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.073</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.804</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[5].DQT_REG1</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew dest = "0.675" src = "0.694">0.019</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[5].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y176.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y176.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[2]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[5].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.073</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.805</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twTotPathDel>3.149</twTotPathDel><twClkSkew dest = "0.677" src = "0.688">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.101</twRouteDel><twTotDel>3.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.811</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twTotPathDel>3.137</twTotPathDel><twClkSkew dest = "0.677" src = "0.694">0.017</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.817</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twTotPathDel>3.143</twTotPathDel><twClkSkew dest = "0.683" src = "0.688">0.005</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.095</twRouteDel><twTotDel>3.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.817</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twTotPathDel>3.143</twTotPathDel><twClkSkew dest = "0.683" src = "0.688">0.005</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.095</twRouteDel><twTotDel>3.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.823</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twTotPathDel>3.131</twTotPathDel><twClkSkew dest = "0.683" src = "0.694">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y191.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>3.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.823</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twTotPathDel>3.131</twTotPathDel><twClkSkew dest = "0.683" src = "0.694">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y190.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>3.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.840</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[0].DQT_REG1</twDest><twTotPathDel>3.112</twTotPathDel><twClkSkew dest = "0.681" src = "0.694">0.013</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[0].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y188.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y188.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[7]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[0].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.043</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.840</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[1].DQT_REG1</twDest><twTotPathDel>3.112</twTotPathDel><twClkSkew dest = "0.681" src = "0.694">0.013</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[1].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y189.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y189.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[6]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[1].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.043</twRouteDel><twTotDel>3.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.842</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1</twDest><twTotPathDel>3.106</twTotPathDel><twClkSkew dest = "0.677" src = "0.694">0.017</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y174.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y174.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[0]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.037</twRouteDel><twTotDel>3.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.885</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twTotPathDel>3.067</twTotPathDel><twClkSkew dest = "0.675" src = "0.688">0.013</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd7</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y182.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.885</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twTotPathDel>3.067</twTotPathDel><twClkSkew dest = "0.675" src = "0.688">0.013</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd7</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y183.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.895</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twTotPathDel>3.071</twTotPathDel><twClkSkew dest = "0.689" src = "0.688">-0.001</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_rdce_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y198.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG</twBEL></twPathDel><twLogDel>1.072</twLogDel><twRouteDel>1.999</twRouteDel><twTotDel>3.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.899</twSlack><twSrc BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twSrc><twDest BELType="FF">SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twTotPathDel>3.055</twTotPathDel><twClkSkew dest = "0.677" src = "0.688">0.011</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twSrc><twDest BELType='FF'>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd7</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y184.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]</twComp><twBEL>SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>3.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG&quot; PERIOD = 30 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tbgper_I" slack="28.334" period="30.000" constraintValue="30.000" deviceLimit="1.666" freqLimit="600.240" physResource="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG/I0" logResource="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y7.I0" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG"/><twPinLimit anchorID="71" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_OEN_pin_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_OEN_REG/CK" locationPin="OLOGIC_X2Y197.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_OEN_pin_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_OEN_REG/CK" locationPin="OLOGIC_X2Y197.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_OEN_pin_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_OEN_REG/CK" locationPin="OLOGIC_X2Y197.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_WEN_pin_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG/CK" locationPin="OLOGIC_X2Y175.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_WEN_pin_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG/CK" locationPin="OLOGIC_X2Y175.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_WEN_pin_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG/CK" locationPin="OLOGIC_X2Y175.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_0_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[6].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y172.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_0_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[6].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y172.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_0_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[6].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y172.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_1_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[5].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y196.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_1_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[5].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y196.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_1_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[5].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y196.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_2_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[4].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y193.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_2_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[4].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y193.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_2_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[4].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y193.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="86" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_3_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[3].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y192.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_3_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[3].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y192.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_3_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[3].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y192.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_4_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[2].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y185.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_4_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[2].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y185.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_4_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[2].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y185.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="92" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_5_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y199.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_5_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y199.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_5_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y199.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_6_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[0].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y194.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_6_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[0].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y194.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tockper" slack="29.000" period="30.000" constraintValue="30.000" deviceLimit="1.000" freqLimit="1000.000" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_6_OBUF/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[0].MEM_A_OUT/CK" locationPin="OLOGIC_X2Y194.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="98" type="MINLOWPULSE" name="Tockpwl" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[0]/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_O_GEN[7].MEM_DQ_O_OUT/CK" locationPin="OLOGIC_X2Y174.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Tockpwh" slack="29.000" period="30.000" constraintValue="15.000" deviceLimit="0.500" physResource="fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[0]/CLK" logResource="SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_O_GEN[7].MEM_DQ_O_OUT/CK" locationPin="OLOGIC_X2Y174.CLK" clockNet="fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="101" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="102" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="103" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="104" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="105" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="106" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="107" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="108" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="109" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="110" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="111" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="112" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="113" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">NET         &quot;DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.527</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.073</twSlack><twNet>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]</twNet><twDel>0.527</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.073</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.527</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="116" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/><twPinLimit anchorID="117" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tpllper_CLKOUT" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tpllper_CLKOUT" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tpllper_CLKOUT" slack="8.334" period="10.000" constraintValue="10.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT5" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT5" locationPin="PLL_ADV_X0Y0.CLKOUT5" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tpllper_CLKIN" slack="8.451" period="10.000" constraintValue="10.000" deviceLimit="1.549" freqLimit="645.578" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_IBUF"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tpllper_CLKOUT" slack="14.334" period="16.000" constraintValue="16.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tpllper_CLKOUT" slack="38.334" period="40.000" constraintValue="40.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT4" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT4" locationPin="PLL_ADV_X0Y0.CLKOUT4" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.917</twMaxDel></twConstHead><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>0.083</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_35</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew dest = "3.542" src = "3.812">0.270</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_35</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.876</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>0.146</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32</twDest><twTotPathDel>4.373</twTotPathDel><twClkSkew dest = "3.542" src = "3.812">0.270</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.371</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>3.820</twRouteDel><twTotDel>4.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>0.184</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_32</twDest><twTotPathDel>4.612</twTotPathDel><twClkSkew dest = "1.437" src = "1.550">0.113</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.371</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_32</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>4.055</twRouteDel><twTotDel>4.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>0.248</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_102</twDest><twTotPathDel>4.269</twTotPathDel><twClkSkew dest = "3.540" src = "3.812">0.272</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_102</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_bit1_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[102]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_102</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.700</twRouteDel><twTotDel>4.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>0.290</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_39</twDest><twTotPathDel>4.232</twTotPathDel><twClkSkew dest = "3.545" src = "3.812">0.267</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.210</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[11]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[39]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_39</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.672</twRouteDel><twTotDel>4.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>0.306</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96</twDest><twTotPathDel>4.230</twTotPathDel><twClkSkew dest = "3.559" src = "3.812">0.253</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.054</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[96]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[99]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>3.673</twRouteDel><twTotDel>4.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>0.336</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_33</twDest><twTotPathDel>4.183</twTotPathDel><twClkSkew dest = "3.542" src = "3.812">0.270</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[33]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_33</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>3.636</twRouteDel><twTotDel>4.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>0.337</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_99</twDest><twTotPathDel>4.199</twTotPathDel><twClkSkew dest = "3.559" src = "3.812">0.253</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_99</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[99]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[99]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_99</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.632</twRouteDel><twTotDel>4.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>0.337</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_34</twDest><twTotPathDel>4.182</twTotPathDel><twClkSkew dest = "3.542" src = "3.812">0.270</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.147</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[34]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_34</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.622</twRouteDel><twTotDel>4.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>0.340</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_39</twDest><twTotPathDel>4.505</twTotPathDel><twClkSkew dest = "1.486" src = "1.550">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.210</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[11]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[39]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_39</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.938</twRouteDel><twTotDel>4.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>0.370</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_103</twDest><twTotPathDel>4.147</twTotPathDel><twClkSkew dest = "3.540" src = "3.812">0.272</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_103</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.223</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[103]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_103</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>4.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>0.371</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_101</twDest><twTotPathDel>4.146</twTotPathDel><twClkSkew dest = "3.540" src = "3.812">0.272</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_101</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.043</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[101]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_101</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.592</twRouteDel><twTotDel>4.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>0.371</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_37</twDest><twTotPathDel>4.151</twTotPathDel><twClkSkew dest = "3.545" src = "3.812">0.267</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[37]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_37</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>3.604</twRouteDel><twTotDel>4.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>0.439</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_38</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "3.545" src = "3.812">0.267</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.992</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[38]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_38</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.523</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>0.441</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_36</twDest><twTotPathDel>4.081</twTotPathDel><twClkSkew dest = "3.545" src = "3.812">0.267</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[36]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_36</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>3.528</twRouteDel><twTotDel>4.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.451</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_35</twDest><twTotPathDel>4.342</twTotPathDel><twClkSkew dest = "1.434" src = "1.550">0.116</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.045</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[99]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_35</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.775</twRouteDel><twTotDel>4.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.471</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_35</twDest><twTotPathDel>4.325</twTotPathDel><twClkSkew dest = "1.437" src = "1.550">0.113</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_35</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.373</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_35</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.758</twRouteDel><twTotDel>4.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>0.501</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_36</twDest><twTotPathDel>4.344</twTotPathDel><twClkSkew dest = "1.486" src = "1.550">0.064</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.204</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[36]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_36</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>3.787</twRouteDel><twTotDel>4.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>0.531</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96</twDest><twTotPathDel>3.985</twTotPathDel><twClkSkew dest = "3.539" src = "3.812">0.273</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.488</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[99]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_96_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>3.488</twRouteDel><twTotDel>3.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>0.532</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97</twDest><twTotPathDel>3.984</twTotPathDel><twClkSkew dest = "3.539" src = "3.812">0.273</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.486</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[99]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_97_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>3.486</twRouteDel><twTotDel>3.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>0.563</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_100</twDest><twTotPathDel>3.954</twTotPathDel><twClkSkew dest = "3.540" src = "3.812">0.272</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_100</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.691</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[11]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[100]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_100</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>3.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>0.613</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_98</twDest><twTotPathDel>3.923</twTotPathDel><twClkSkew dest = "3.559" src = "3.812">0.253</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_98</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_bit1_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[98]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[99]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_98</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.354</twRouteDel><twTotDel>3.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>0.614</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100</twDest><twTotPathDel>3.898</twTotPathDel><twClkSkew dest = "3.535" src = "3.812">0.277</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_100_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>3.401</twRouteDel><twTotDel>3.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>0.615</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101</twDest><twTotPathDel>3.897</twTotPathDel><twClkSkew dest = "3.535" src = "3.812">0.277</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.399</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[103]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_101_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>3.399</twRouteDel><twTotDel>3.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>0.623</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_39</twDest><twTotPathDel>4.191</twTotPathDel><twClkSkew dest = "1.455" src = "1.550">0.095</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.223</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[103]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_39</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.624</twRouteDel><twTotDel>4.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>0.639</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twDest><twTotPathDel>4.157</twTotPathDel><twClkSkew dest = "1.437" src = "1.550">0.113</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[33]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>4.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>0.651</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36</twDest><twTotPathDel>3.871</twTotPathDel><twClkSkew dest = "3.545" src = "3.812">0.267</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.374</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_36_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>3.374</twRouteDel><twTotDel>3.871</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>0.653</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37</twDest><twTotPathDel>3.869</twTotPathDel><twClkSkew dest = "3.545" src = "3.812">0.267</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.371</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_37_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>3.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>0.661</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_37</twDest><twTotPathDel>4.153</twTotPathDel><twClkSkew dest = "1.455" src = "1.550">0.095</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.043</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[101]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_37</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.599</twRouteDel><twTotDel>4.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>0.726</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_34</twDest><twTotPathDel>4.067</twTotPathDel><twClkSkew dest = "1.434" src = "1.550">0.116</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.904</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_bit1_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[98]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_34</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.498</twRouteDel><twTotDel>4.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="186" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="187" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>47</twItemCnt><twErrCntSetup>7</twErrCntSetup><twErrCntEndPt>7</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>7</twPathErrCnt><twMaxDel>5.188</twMaxDel></twConstHead><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>-0.188</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10</twDest><twTotPathDel>4.555</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[10]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.785</twRouteDel><twTotDel>4.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>-0.188</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twTotPathDel>4.555</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[10]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.785</twRouteDel><twTotDel>4.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathFromToDelay"><twSlack>-0.188</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twTotPathDel>4.555</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[10]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.785</twRouteDel><twTotDel>4.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>-0.180</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6</twDest><twTotPathDel>4.547</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.777</twRouteDel><twTotDel>4.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>-0.180</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5</twDest><twTotPathDel>4.547</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.777</twRouteDel><twTotDel>4.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>-0.180</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_7</twDest><twTotPathDel>4.547</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_7</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.777</twRouteDel><twTotDel>4.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>-0.180</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twTotPathDel>4.547</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.777</twRouteDel><twTotDel>4.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>0.409</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twDest><twTotPathDel>3.958</twTotPathDel><twClkSkew dest = "3.361" src = "3.783">0.422</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.482</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>3.482</twRouteDel><twTotDel>3.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>0.426</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.182</twTotPathDel><twClkSkew dest = "3.602" src = "3.783">0.181</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>4.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>0.545</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew dest = "3.602" src = "3.783">0.181</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.219</twLogDel><twRouteDel>2.844</twRouteDel><twTotDel>4.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>0.564</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.041</twTotPathDel><twClkSkew dest = "3.599" src = "3.783">0.184</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>2.689</twRouteDel><twTotDel>4.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathFromToDelay"><twSlack>0.683</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.922</twTotPathDel><twClkSkew dest = "3.599" src = "3.783">0.184</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.219</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>3.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathFromToDelay"><twSlack>0.816</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10</twDest><twTotPathDel>3.732</twTotPathDel><twClkSkew dest = "3.542" src = "3.783">0.241</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[10]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>3.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathFromToDelay"><twSlack>0.816</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twTotPathDel>3.732</twTotPathDel><twClkSkew dest = "3.542" src = "3.783">0.241</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[10]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>3.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>0.816</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twTotPathDel>3.732</twTotPathDel><twClkSkew dest = "3.542" src = "3.783">0.241</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[10]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>3.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>0.919</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_7</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "3.534" src = "3.783">0.249</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_7</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>0.919</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_6</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "3.534" src = "3.783">0.249</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_6</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>0.919</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_5</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "3.534" src = "3.783">0.249</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_5</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>0.919</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "3.534" src = "3.783">0.249</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.848</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>1.127</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twDest><twTotPathDel>3.444</twTotPathDel><twClkSkew dest = "3.565" src = "3.783">0.218</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.898</twRouteDel><twTotDel>3.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>1.187</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.371</twTotPathDel><twClkSkew dest = "3.552" src = "3.783">0.231</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.277</twRouteDel><twTotDel>3.371</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>1.593</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew dest = "3.551" src = "3.783">0.232</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathFromToDelay"><twSlack>1.682</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>2.870</twTotPathDel><twClkSkew dest = "3.546" src = "3.783">0.237</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y113.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.015</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>2.870</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathFromToDelay"><twSlack>1.727</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twDest><twTotPathDel>2.812</twTotPathDel><twClkSkew dest = "3.533" src = "3.783">0.250</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.335</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>2.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathFromToDelay"><twSlack>1.818</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux</twDest><twTotPathDel>2.707</twTotPathDel><twClkSkew dest = "3.519" src = "3.783">0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.250</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.AP_PhyIF_Addr_i2_12</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.250</twRouteDel><twTotDel>2.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathFromToDelay"><twSlack>1.839</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twDest><twTotPathDel>2.686</twTotPathDel><twClkSkew dest = "3.519" src = "3.783">0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.cs_mux_d2_0</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.210</twRouteDel><twTotDel>2.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathFromToDelay"><twSlack>1.840</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux</twDest><twTotPathDel>2.685</twTotPathDel><twClkSkew dest = "3.519" src = "3.783">0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y111.B1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.cs_mux_d2_0</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux_mux00001</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>2.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathFromToDelay"><twSlack>1.918</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twTotPathDel>2.609</twTotPathDel><twClkSkew dest = "3.521" src = "3.783">0.262</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.071</twRouteDel><twTotDel>2.609</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathFromToDelay"><twSlack>2.040</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twDest><twTotPathDel>2.485</twTotPathDel><twClkSkew dest = "3.519" src = "3.783">0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.AP_PhyIF_Addr_i2_12</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;12&gt;1</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>2.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathFromToDelay"><twSlack>2.233</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1</twDest><twTotPathDel>2.338</twTotPathDel><twClkSkew dest = "3.565" src = "3.783">0.218</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.802</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="248" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.194</twMaxDel></twConstHead><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>0.806</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twTotPathDel>3.687</twTotPathDel><twClkSkew dest = "3.552" src = "3.848">0.296</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.209</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>3.209</twRouteDel><twTotDel>3.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathFromToDelay"><twSlack>2.129</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "3.613" src = "3.823">0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathFromToDelay"><twSlack>2.178</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.385</twTotPathDel><twClkSkew dest = "3.622" src = "3.848">0.226</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.907</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathFromToDelay"><twSlack>2.315</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>2.247</twTotPathDel><twClkSkew dest = "3.612" src = "3.839">0.227</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[6].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.790</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.790</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>2.335</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[31].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twTotPathDel>2.244</twTotPathDel><twClkSkew dest = "3.613" src = "3.823">0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[31].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[31].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y130.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.766</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.766</twRouteDel><twTotDel>2.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>2.394</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>2.168</twTotPathDel><twClkSkew dest = "3.612" src = "3.839">0.227</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[7].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.711</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.711</twRouteDel><twTotDel>2.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>2.421</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>2.119</twTotPathDel><twClkSkew dest = "3.622" src = "3.871">0.249</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.662</twRouteDel><twTotDel>2.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>2.477</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>2.085</twTotPathDel><twClkSkew dest = "3.612" src = "3.839">0.227</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[5].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.628</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>2.520</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>2.045</twTotPathDel><twClkSkew dest = "3.622" src = "3.846">0.224</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.588</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[36]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.588</twRouteDel><twTotDel>2.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>2.588</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>1.975</twTotPathDel><twClkSkew dest = "3.622" src = "3.848">0.226</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.497</twRouteDel><twTotDel>1.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>2.656</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>1.932</twTotPathDel><twClkSkew dest = "3.622" src = "3.823">0.201</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[29].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[29].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>1.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>2.663</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[12].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.935</twTotPathDel><twClkSkew dest = "3.621" src = "3.812">0.191</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[12].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[12].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>2.707</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>1.856</twTotPathDel><twClkSkew dest = "3.622" src = "3.848">0.226</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.378</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.378</twRouteDel><twTotDel>1.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>2.814</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[32].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twTotPathDel>1.717</twTotPathDel><twClkSkew dest = "3.613" src = "3.871">0.258</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[32].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[32].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.260</twRouteDel><twTotDel>1.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathFromToDelay"><twSlack>2.824</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>1.741</twTotPathDel><twClkSkew dest = "3.622" src = "3.846">0.224</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[39].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[39].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>1.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathFromToDelay"><twSlack>2.865</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[37].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>1.700</twTotPathDel><twClkSkew dest = "3.622" src = "3.846">0.224</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[37].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[37].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[37]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.243</twRouteDel><twTotDel>1.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathFromToDelay"><twSlack>2.878</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>1.687</twTotPathDel><twClkSkew dest = "3.622" src = "3.846">0.224</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[38].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[38].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[38]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>1.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathFromToDelay"><twSlack>2.891</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twTotPathDel>1.640</twTotPathDel><twClkSkew dest = "3.613" src = "3.871">0.258</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[33].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[33].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[33]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>1.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathFromToDelay"><twSlack>2.895</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.615</twTotPathDel><twClkSkew dest = "3.621" src = "3.900">0.279</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[11]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[10].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>1.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathFromToDelay"><twSlack>2.913</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>1.675</twTotPathDel><twClkSkew dest = "3.622" src = "3.823">0.201</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[28].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[28].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.197</twRouteDel><twTotDel>1.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>2.943</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.655</twTotPathDel><twClkSkew dest = "3.621" src = "3.812">0.191</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.198</twRouteDel><twTotDel>1.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>2.992</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[20].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twTotPathDel>1.494</twTotPathDel><twClkSkew dest = "3.552" src = "3.855">0.303</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[20].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[23]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[20].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.037</twRouteDel><twTotDel>1.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>3.060</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.450</twTotPathDel><twClkSkew dest = "3.621" src = "3.900">0.279</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[11]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>3.066</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[21].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twTotPathDel>1.420</twTotPathDel><twClkSkew dest = "3.552" src = "3.855">0.303</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[21].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[23]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[21].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.963</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>3.079</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[16].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twTotPathDel>1.430</twTotPathDel><twClkSkew dest = "3.543" src = "3.823">0.280</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[16].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[16].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathFromToDelay"><twSlack>3.086</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.512</twTotPathDel><twClkSkew dest = "3.621" src = "3.812">0.191</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[14]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.055</twRouteDel><twTotDel>1.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathFromToDelay"><twSlack>3.099</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[34].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twTotPathDel>1.432</twTotPathDel><twClkSkew dest = "3.613" src = "3.871">0.258</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[34].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[34].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y130.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[34]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathFromToDelay"><twSlack>3.126</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twTotPathDel>1.409</twTotPathDel><twClkSkew dest = "3.552" src = "3.806">0.254</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[0].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.952</twRouteDel><twTotDel>1.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathFromToDelay"><twSlack>3.130</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[15].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twTotPathDel>1.390</twTotPathDel><twClkSkew dest = "3.543" src = "3.812">0.269</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[15].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[15].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathFromToDelay"><twSlack>3.146</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[1].u_ff_gate_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twTotPathDel>1.389</twTotPathDel><twClkSkew dest = "3.552" src = "3.806">0.254</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[1].u_ff_gate_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[1].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="309" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.189</twMaxDel></twConstHead><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathFromToDelay"><twSlack>2.811</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.651</twTotPathDel><twClkSkew dest = "3.546" src = "3.873">0.327</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.194</twRouteDel><twTotDel>1.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathFromToDelay"><twSlack>3.140</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew dest = "3.546" src = "3.873">0.327</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.865</twRouteDel><twTotDel>1.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathFromToDelay"><twSlack>3.377</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.085</twTotPathDel><twClkSkew dest = "3.546" src = "3.873">0.327</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.628</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="316"><twConstPath anchorID="317" twDataPathType="twDataPathFromToDelay"><twSlack>3.394</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.068</twTotPathDel><twClkSkew dest = "3.546" src = "3.873">0.327</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.611</twRouteDel><twTotDel>1.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="318"><twConstPath anchorID="319" twDataPathType="twDataPathFromToDelay"><twSlack>3.594</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>0.958</twTotPathDel><twClkSkew dest = "3.546" src = "3.783">0.237</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="320" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.118</twMaxDel></twConstHead><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathFromToDelay"><twSlack>2.882</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.598</twTotPathDel><twClkSkew dest = "3.528" src = "3.837">0.309</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.141</twRouteDel><twTotDel>1.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathFromToDelay"><twSlack>3.175</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.305</twTotPathDel><twClkSkew dest = "3.528" src = "3.837">0.309</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.848</twRouteDel><twTotDel>1.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathFromToDelay"><twSlack>3.209</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.271</twTotPathDel><twClkSkew dest = "3.528" src = "3.837">0.309</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathFromToDelay"><twSlack>3.328</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.152</twTotPathDel><twClkSkew dest = "3.528" src = "3.837">0.309</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.695</twRouteDel><twTotDel>1.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathFromToDelay"><twSlack>3.529</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew dest = "3.528" src = "3.813">0.285</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="331" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.863</twMaxDel><twMinPer>3.678</twMinPer></twConstHead><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathFromToDelay"><twSlack>0.037</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.877</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.877</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathFromToDelay"><twSlack>0.037</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.877</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.877</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathFromToDelay"><twSlack>0.053</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.885</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.885</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathFromToDelay"><twSlack>0.053</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.885</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.885</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathFromToDelay"><twSlack>0.054</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.878</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.878</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathFromToDelay"><twSlack>0.054</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.889</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>1.889</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y272.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y272.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7]</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7]</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.260" src = "0.196">-0.064</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y251.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathFromToDelay"><twSlack>0.061</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.853</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y252.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.853</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathFromToDelay"><twSlack>0.061</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.853</twTotPathDel><twClkSkew dest = "0.245" src = "0.196">-0.049</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y253.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.853</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6]</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathFromToDelay"><twSlack>0.065</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.858</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y113.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y113.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathFromToDelay"><twSlack>0.067</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.856</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y73.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y73.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>1.856</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathFromToDelay"><twSlack>0.067</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.871</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y277.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>1.871</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7]</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathFromToDelay"><twSlack>0.067</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.856</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y72.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y72.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>1.856</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathFromToDelay"><twSlack>0.072</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.866</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y242.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y242.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathFromToDelay"><twSlack>0.072</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.866</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y243.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y243.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5]</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathFromToDelay"><twSlack>0.074</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.858</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.760</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathFromToDelay"><twSlack>0.074</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.849</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y96.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y86.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>1.849</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0]</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathFromToDelay"><twSlack>0.076</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.862</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y96.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y96.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>1.862</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0]</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathFromToDelay"><twSlack>0.077</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.861</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y116.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.861</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathFromToDelay"><twSlack>0.077</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.866</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y78.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y78.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathFromToDelay"><twSlack>0.077</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.861</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.861</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathFromToDelay"><twSlack>0.078</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.865</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y118.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.791</twRouteDel><twTotDel>1.865</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4]</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="388"><twConstPath anchorID="389" twDataPathType="twDataPathFromToDelay"><twSlack>0.078</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.854</twTotPathDel><twClkSkew dest = "0.290" src = "0.223">-0.067</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y74.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.854</twTotDel><twDestClk twEdge ="twRising">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="390"><twConstPath anchorID="391" twDataPathType="twDataPathFromToDelay"><twSlack>0.081</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.857</twTotPathDel><twClkSkew dest = "0.296" src = "0.223">-0.073</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y76.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y76.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.759</twRouteDel><twTotDel>1.857</twTotDel><twDestClk twEdge ="twFalling">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2]</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="392" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin         * 1.25 PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>764</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.982</twMinPer></twConstHead><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.763</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>4.780</twTotPathDel><twClkSkew dest = "3.552" src = "3.807">0.255</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/Rst_d2</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>3.686</twRouteDel><twTotDel>4.780</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.868</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>4.674</twTotPathDel><twClkSkew dest = "3.551" src = "3.807">0.256</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/Rst_d2</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y116.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.413</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>4.133</twRouteDel><twTotDel>4.674</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.258</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>4.279</twTotPathDel><twClkSkew dest = "3.546" src = "3.807">0.261</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/Rst_d2</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y113.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.418</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y113.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.015</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270[1]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>4.279</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.441</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twDest><twTotPathDel>4.415</twTotPathDel><twClkSkew dest = "3.531" src = "3.473">-0.058</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y92.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X49Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.978</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>3.978</twRouteDel><twTotDel>4.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.494</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twTotPathDel>4.018</twTotPathDel><twClkSkew dest = "3.521" src = "3.807">0.286</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X22Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/Rst_d2</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.332</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y110.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>3.480</twRouteDel><twTotDel>4.018</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.624</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_4</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "3.579" src = "3.517">-0.062</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X53Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.765</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/wdf_mask_data&lt;4&gt;1_INV_0</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_4</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>3.765</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.119</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.805</twTotPathDel><twClkSkew dest = "0.718" src = "0.712">-0.006</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y115.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y115.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_out</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>1.137</twRouteDel><twTotDel>1.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.160</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44</twDest><twTotPathDel>5.639</twTotPathDel><twClkSkew dest = "1.389" src = "1.508">0.119</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y110.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[44]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>4.533</twRouteDel><twTotDel>5.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.184</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>3.365</twTotPathDel><twClkSkew dest = "3.552" src = "3.792">0.240</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_62_5000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X14Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.365</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.204</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_7</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_7</twDest><twTotPathDel>3.656</twTotPathDel><twClkSkew dest = "3.579" src = "3.517">-0.062</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_7</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X53Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.183</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/wdf_mask_data&lt;7&gt;1_INV_0</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_7</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>3.183</twRouteDel><twTotDel>3.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.248</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_108</twDest><twTotPathDel>5.531</twTotPathDel><twClkSkew dest = "1.395" src = "1.534">0.139</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_108</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y108.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[108]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_108</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>5.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.250</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_104</twDest><twTotPathDel>5.529</twTotPathDel><twClkSkew dest = "1.395" src = "1.534">0.139</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_104</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y108.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[108]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_104</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.440</twRouteDel><twTotDel>5.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.255</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56</twDest><twTotPathDel>5.577</twTotPathDel><twClkSkew dest = "1.422" src = "1.508">0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.314</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[56]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>4.465</twRouteDel><twTotDel>5.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.261</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60</twDest><twTotPathDel>5.571</twTotPathDel><twClkSkew dest = "1.422" src = "1.508">0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.314</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[60]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>4.465</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.263</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44</twDest><twTotPathDel>5.510</twTotPathDel><twClkSkew dest = "1.389" src = "1.534">0.145</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y110.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[44]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>4.425</twRouteDel><twTotDel>5.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.269</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_59</twDest><twTotPathDel>5.585</twTotPathDel><twClkSkew dest = "1.470" src = "1.534">0.064</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_59</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[59]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_59</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>5.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.269</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_58</twDest><twTotPathDel>5.585</twTotPathDel><twClkSkew dest = "1.470" src = "1.534">0.064</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[59]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_58</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>5.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.271</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_62</twDest><twTotPathDel>5.558</twTotPathDel><twClkSkew dest = "1.445" src = "1.534">0.089</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_62</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.195</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[63]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_62</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.467</twRouteDel><twTotDel>5.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.271</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_57</twDest><twTotPathDel>5.583</twTotPathDel><twClkSkew dest = "1.470" src = "1.534">0.064</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_57</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[59]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_57</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>5.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.271</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_63</twDest><twTotPathDel>5.558</twTotPathDel><twClkSkew dest = "1.445" src = "1.534">0.089</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.195</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[63]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_63</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.467</twRouteDel><twTotDel>5.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.273</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_61</twDest><twTotPathDel>5.556</twTotPathDel><twClkSkew dest = "1.445" src = "1.534">0.089</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.195</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[63]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_61</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.467</twRouteDel><twTotDel>5.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="435"><twConstPath anchorID="436" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.313</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.603</twTotPathDel><twClkSkew dest = "0.710" src = "0.712">0.002</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y44.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y106.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>0.935</twRouteDel><twTotDel>1.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="437"><twConstPath anchorID="438" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.339</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.569</twTotPathDel><twClkSkew dest = "0.709" src = "0.719">0.010</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y39.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/dm_ce_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y65.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y65.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.690</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="439"><twConstPath anchorID="440" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.358</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56</twDest><twTotPathDel>5.448</twTotPathDel><twClkSkew dest = "1.422" src = "1.534">0.112</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.314</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[56]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.364</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60</twDest><twTotPathDel>5.442</twTotPathDel><twClkSkew dest = "1.422" src = "1.534">0.112</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.314</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[60]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.403</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_40</twDest><twTotPathDel>5.450</twTotPathDel><twClkSkew dest = "1.443" src = "1.508">0.065</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_40</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.187</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[40]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_40</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>4.338</twRouteDel><twTotDel>5.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.419</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_120</twDest><twTotPathDel>5.410</twTotPathDel><twClkSkew dest = "1.445" src = "1.534">0.089</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_120</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[120]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_120</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.319</twRouteDel><twTotDel>5.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.423</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_124</twDest><twTotPathDel>5.381</twTotPathDel><twClkSkew dest = "1.420" src = "1.534">0.114</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;100&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.365</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[124]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_124</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.292</twRouteDel><twTotDel>5.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.428</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48</twDest><twTotPathDel>5.428</twTotPathDel><twClkSkew dest = "1.446" src = "1.508">0.062</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.167</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y114.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[48]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>4.318</twRouteDel><twTotDel>5.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.434</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_47</twDest><twTotPathDel>5.418</twTotPathDel><twClkSkew dest = "1.468" src = "1.534">0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">clk_125_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[47]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.327</twRouteDel><twTotDel>5.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_125_0000MHz90PLL0</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="453"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin
        * 1.25 PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="454" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="455" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="456" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="457" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y93.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="458" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y83.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="459" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y85.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="460" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y88.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="461" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y89.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="462" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y57.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="463" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y64.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="464" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y66.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="465" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y68.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="466" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="467" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y52.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="468" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y74.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="469" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y56.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="470" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y67.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="471" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y108.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="472" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y77.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="473" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y79.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="474" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y69.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="475" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y112.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="476" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y104.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="477" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y92.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="478" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="479" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y241.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="480" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y243.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="481" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y113.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="482" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y99.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="483" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/dq_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y73.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="484" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot; TS_sys_clk_pin         * 1.25 HIGH 50%;</twConstName><twItemCnt>555827</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37973</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.958</twMinPer></twConstHead><twPathRpt anchorID="485"><twConstPath anchorID="486" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0</twDest><twTotPathDel>7.559</twTotPathDel><twClkSkew dest = "1.127" src = "1.444">0.317</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X33Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X33Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/new_cmd_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_M_wrDBus[127]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;3&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;5&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/N991</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg[17]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y86.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut&lt;2&gt;</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y87.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor&lt;7&gt;</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>6.062</twRouteDel><twTotDel>7.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="487"><twConstPath anchorID="488" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_15</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3</twDest><twTotPathDel>7.728</twTotPathDel><twClkSkew dest = "1.432" src = "1.571">0.139</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_15</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1[15]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[59]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/gen_data_out[3]_delay_compare&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/gen_data_out[3]_delay_compare&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000163</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y104.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000163</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[43]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000179</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.202</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000179</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y54.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3</twBEL></twPathDel><twLogDel>1.294</twLogDel><twRouteDel>6.434</twRouteDel><twTotDel>7.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="489"><twConstPath anchorID="490" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST</twSrc><twDest BELType="FF">xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs</twDest><twTotPathDel>7.895</twTotPathDel><twClkSkew dest = "1.499" src = "1.441">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST</twSrc><twDest BELType='FF'>xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">4.241</twDelInfo><twComp>mb_plb_SPLB_Rst[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h[3]</twComp><twBEL>xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y238.SR</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>xps_iic_1/xps_iic_1/X_IIC/Bus2IIC_Reset</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y238.CLK</twSite><twDelType>Tisrck</twDelType><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs</twComp><twBEL>xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs</twBEL></twPathDel><twLogDel>1.761</twLogDel><twRouteDel>6.134</twRouteDel><twTotDel>7.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="491"><twConstPath anchorID="492" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST</twSrc><twDest BELType="FF">xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs</twDest><twTotPathDel>7.895</twTotPathDel><twClkSkew dest = "1.499" src = "1.441">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST</twSrc><twDest BELType='FF'>xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">4.241</twDelInfo><twComp>mb_plb_SPLB_Rst[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h[3]</twComp><twBEL>xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset1</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y239.SR</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.893</twDelInfo><twComp>xps_iic_1/xps_iic_1/X_IIC/Bus2IIC_Reset</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y239.CLK</twSite><twDelType>Tisrck</twDelType><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs</twComp><twBEL>xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs</twBEL></twPathDel><twLogDel>1.761</twLogDel><twRouteDel>6.134</twRouteDel><twTotDel>7.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="493"><twConstPath anchorID="494" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5</twDest><twTotPathDel>7.785</twTotPathDel><twClkSkew dest = "0.458" src = "0.507">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5</twBEL></twPathDel><twLogDel>1.467</twLogDel><twRouteDel>6.318</twRouteDel><twTotDel>7.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="495"><twConstPath anchorID="496" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4</twDest><twTotPathDel>7.783</twTotPathDel><twClkSkew dest = "0.458" src = "0.507">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>6.318</twRouteDel><twTotDel>7.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6</twDest><twTotPathDel>7.782</twTotPathDel><twClkSkew dest = "0.458" src = "0.507">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6</twBEL></twPathDel><twLogDel>1.464</twLogDel><twRouteDel>6.318</twRouteDel><twTotDel>7.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1</twDest><twTotPathDel>7.783</twTotPathDel><twClkSkew dest = "0.461" src = "0.507">0.046</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1</twBEL></twPathDel><twLogDel>1.467</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>7.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7</twDest><twTotPathDel>7.779</twTotPathDel><twClkSkew dest = "0.458" src = "0.507">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7</twBEL></twPathDel><twLogDel>1.461</twLogDel><twRouteDel>6.318</twRouteDel><twTotDel>7.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0</twDest><twTotPathDel>7.781</twTotPathDel><twClkSkew dest = "0.461" src = "0.507">0.046</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>7.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="505"><twConstPath anchorID="506" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2</twDest><twTotPathDel>7.780</twTotPathDel><twClkSkew dest = "0.461" src = "0.507">0.046</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2</twBEL></twPathDel><twLogDel>1.464</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>7.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="507"><twConstPath anchorID="508" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3</twDest><twTotPathDel>7.777</twTotPathDel><twClkSkew dest = "0.461" src = "0.507">0.046</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3</twBEL></twPathDel><twLogDel>1.461</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>7.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="509"><twConstPath anchorID="510" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8</twDest><twTotPathDel>7.584</twTotPathDel><twClkSkew dest = "0.433" src = "0.671">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X97Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp><twBEL>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_Sl_addrAck[6]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>mb_plb/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>mb_plb_PLB_MRdDAck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>6.529</twRouteDel><twTotDel>7.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="511"><twConstPath anchorID="512" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7</twDest><twTotPathDel>7.584</twTotPathDel><twClkSkew dest = "0.433" src = "0.671">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X97Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp><twBEL>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_Sl_addrAck[6]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>mb_plb/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>mb_plb_PLB_MRdDAck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>6.529</twRouteDel><twTotDel>7.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="513"><twConstPath anchorID="514" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9</twDest><twTotPathDel>7.584</twTotPathDel><twClkSkew dest = "0.433" src = "0.671">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X97Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp><twBEL>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_Sl_addrAck[6]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>mb_plb/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>mb_plb_PLB_MRdDAck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>6.529</twRouteDel><twTotDel>7.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="515"><twConstPath anchorID="516" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6</twDest><twTotPathDel>7.584</twTotPathDel><twClkSkew dest = "0.433" src = "0.671">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X97Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp><twBEL>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_Sl_addrAck[6]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>mb_plb/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>mb_plb_PLB_MRdDAck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y70.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>6.529</twRouteDel><twTotDel>7.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="517"><twConstPath anchorID="518" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.099</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_2</twDest><twTotPathDel>7.502</twTotPathDel><twClkSkew dest = "1.127" src = "1.444">0.317</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X33Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X33Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/new_cmd_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_M_wrDBus[127]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;3&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;5&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/N991</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg[17]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y86.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut&lt;2&gt;</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y87.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor&lt;7&gt;</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_2</twBEL></twPathDel><twLogDel>1.440</twLogDel><twRouteDel>6.062</twRouteDel><twTotDel>7.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="519"><twConstPath anchorID="520" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31</twSrc><twDest BELType="FF">xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31</twDest><twTotPathDel>8.004</twTotPathDel><twClkSkew dest = "1.442" src = "1.253">-0.189</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31</twSrc><twDest BELType='FF'>xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X50Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_M_wrDBus[127]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y70.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.803</twDelInfo><twComp>mb_plb_M_wrDBus[127]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y128.DX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">5.655</twDelInfo><twComp>mb_plb_PLB_wrDBus[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y128.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>7.458</twRouteDel><twTotDel>8.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="521"><twConstPath anchorID="522" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4</twDest><twTotPathDel>7.578</twTotPathDel><twClkSkew dest = "0.442" src = "0.671">0.229</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X97Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp><twBEL>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_Sl_addrAck[6]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>mb_plb/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>mb_plb_PLB_MRdDAck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[5]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.526</twRouteDel><twTotDel>7.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5</twDest><twTotPathDel>7.578</twTotPathDel><twClkSkew dest = "0.442" src = "0.671">0.229</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X97Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp><twBEL>LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mb_plb_Sl_rdComp[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_Sl_addrAck[6]</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>mb_plb/N50</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>mb_plb/PLB_SrdDAck</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000</twComp><twBEL>mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>mb_plb_PLB_MRdDAck[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[5]</twComp><twBEL>microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.526</twRouteDel><twTotDel>7.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_1</twDest><twTotPathDel>7.486</twTotPathDel><twClkSkew dest = "1.127" src = "1.444">0.317</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X33Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X33Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/new_cmd_d1</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mb_plb_M_wrDBus[127]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;3&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;5&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>DDR2_SDRAM/N991</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg[17]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y86.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut&lt;2&gt;</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y87.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor&lt;7&gt;</twBEL><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_1</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>6.062</twRouteDel><twTotDel>7.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_9</twDest><twTotPathDel>7.719</twTotPathDel><twClkSkew dest = "0.454" src = "0.507">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_9</twBEL></twPathDel><twLogDel>1.467</twLogDel><twRouteDel>6.252</twRouteDel><twTotDel>7.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_8</twDest><twTotPathDel>7.717</twTotPathDel><twClkSkew dest = "0.454" src = "0.507">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_8</twBEL></twPathDel><twLogDel>1.465</twLogDel><twRouteDel>6.252</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="531"><twConstPath anchorID="532" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_10</twDest><twTotPathDel>7.716</twTotPathDel><twClkSkew dest = "0.454" src = "0.507">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_10</twBEL></twPathDel><twLogDel>1.464</twLogDel><twRouteDel>6.252</twRouteDel><twTotDel>7.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="533"><twConstPath anchorID="534" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5</twDest><twTotPathDel>7.492</twTotPathDel><twClkSkew dest = "1.147" src = "1.422">0.275</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.D1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5</twBEL></twPathDel><twLogDel>1.488</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>7.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="535"><twConstPath anchorID="536" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_11</twDest><twTotPathDel>7.713</twTotPathDel><twClkSkew dest = "0.454" src = "0.507">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DDR2_SDRAM/N945</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_11</twBEL></twPathDel><twLogDel>1.461</twLogDel><twRouteDel>6.252</twRouteDel><twTotDel>7.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="537"><twConstPath anchorID="538" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4</twDest><twTotPathDel>7.490</twTotPathDel><twClkSkew dest = "1.147" src = "1.422">0.275</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.D1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4</twBEL></twPathDel><twLogDel>1.486</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>7.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="539"><twConstPath anchorID="540" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6</twDest><twTotPathDel>7.489</twTotPathDel><twClkSkew dest = "1.147" src = "1.422">0.275</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.D1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6</twBEL></twPathDel><twLogDel>1.485</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>7.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="541"><twConstPath anchorID="542" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1</twDest><twTotPathDel>7.490</twTotPathDel><twClkSkew dest = "1.150" src = "1.422">0.272</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.D1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1</twBEL></twPathDel><twLogDel>1.488</twLogDel><twRouteDel>6.002</twRouteDel><twTotDel>7.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="543"><twConstPath anchorID="544" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.157</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7</twDest><twTotPathDel>7.486</twTotPathDel><twClkSkew dest = "1.147" src = "1.422">0.275</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.D1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.113</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7</twBEL></twPathDel><twLogDel>1.482</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>7.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="545"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot; TS_sys_clk_pin
        * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="546" type="MAXPERIOD" name="Tdcmpc(Fdllhfmsmin)" slack="0.334" period="8.000" constraintValue="8.000" deviceLimit="8.334" freqLimit="119.990" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk_125_0000MHzPLL0"/><twPinLimit anchorID="547" type="MAXPERIOD" name="Tdcmpco" slack="0.334" period="8.000" constraintValue="8.000" deviceLimit="8.334" freqLimit="119.990" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="clock_generator_0/clock_generator_0/SIG_DCM0_CLK0"/><twPinLimit anchorID="548" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.666" period="8.000" constraintValue="4.000" deviceLimit="2.667" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk_125_0000MHzPLL0"/><twPinLimit anchorID="549" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.666" period="8.000" constraintValue="4.000" deviceLimit="2.667" physResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" logResource="clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk_125_0000MHzPLL0"/><twPinLimit anchorID="550" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="551" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="552" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="553" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR" locationPin="OLOGIC_X0Y58.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="554" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_oddr_dqs/N4/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/N2/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="555" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N5/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N3/SR" locationPin="OLOGIC_X0Y100.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="556" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_oddr_dqs/N6/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_tri_state_dqs/N4/SR" locationPin="OLOGIC_X0Y102.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="557" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_oddr_dqs/N7/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_tri_state_dqs/N5/SR" locationPin="OLOGIC_X0Y256.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="558" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_oddr_dqs/N8/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_tri_state_dqs/N6/SR" locationPin="OLOGIC_X0Y260.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="559" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N9/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/N7/SR" locationPin="OLOGIC_X0Y262.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="560" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y97.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="561" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y59.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="562" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="563" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y101.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="564" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y103.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="565" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y257.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="566" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y261.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="567" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out/SR" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y263.SR" clockNet="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="568" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[21]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_21/SR" locationPin="OLOGIC_X2Y253.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="569" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[29]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_29/SR" locationPin="OLOGIC_X2Y245.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="570" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[5]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5/SR" locationPin="OLOGIC_X1Y114.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="571" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[24]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_24/SR" locationPin="OLOGIC_X2Y250.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="572" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[16]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_16/SR" locationPin="OLOGIC_X2Y260.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="573" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[11]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11/SR" locationPin="OLOGIC_X1Y124.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="574" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[27]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_27/SR" locationPin="OLOGIC_X2Y247.SR" clockNet="mb_plb_SPLB_Rst[9]"/><twPinLimit anchorID="575" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="fpga_0_SRAM_Mem_DQ_pin_O[19]/SR" logResource="SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_19/SR" locationPin="OLOGIC_X2Y257.SR" clockNet="mb_plb_SPLB_Rst[9]"/></twPinLimitRpt></twConst><twConst anchorID="576" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin         * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="577"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin
        * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="578" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0" logResource="clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/></twPinLimitRpt></twConst><twConst anchorID="579" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot; TS_sys_clk_pin         * 0.625 HIGH 50%;</twConstName><twItemCnt>11216</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4093</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.670</twMinPer></twConstHead><twPathRpt anchorID="580"><twConstPath anchorID="581" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0</twDest><twTotPathDel>7.149</twTotPathDel><twClkSkew dest = "3.305" src = "3.780">0.475</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">6.133</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y103.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0</twBEL></twPathDel><twLogDel>1.016</twLogDel><twRouteDel>6.133</twRouteDel><twTotDel>7.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="582"><twConstPath anchorID="583" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_5</twDest><twTotPathDel>7.288</twTotPathDel><twClkSkew dest = "3.641" src = "3.780">0.139</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.148</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y125.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_5</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>6.178</twRouteDel><twTotDel>7.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="584"><twConstPath anchorID="585" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twTotPathDel>7.212</twTotPathDel><twClkSkew dest = "3.632" src = "3.780">0.148</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.998</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y127.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>6.102</twRouteDel><twTotDel>7.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="586"><twConstPath anchorID="587" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "3.561" src = "3.780">0.219</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y125.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twDest><twTotPathDel>7.131</twTotPathDel><twClkSkew dest = "3.561" src = "3.780">0.219</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y125.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>7.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5</twDest><twTotPathDel>7.130</twTotPathDel><twClkSkew dest = "3.561" src = "3.780">0.219</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y125.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>7.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_4</twDest><twTotPathDel>7.127</twTotPathDel><twClkSkew dest = "3.561" src = "3.780">0.219</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y125.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_4</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>6.021</twRouteDel><twTotDel>7.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.487</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_6</twDest><twTotPathDel>7.129</twTotPathDel><twClkSkew dest = "3.607" src = "3.780">0.173</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[51]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_6</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>6.017</twRouteDel><twTotDel>7.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="596"><twConstPath anchorID="597" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7</twDest><twTotPathDel>7.150</twTotPathDel><twClkSkew dest = "3.637" src = "3.780">0.143</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y122.A1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.321</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y126.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>6.038</twRouteDel><twTotDel>7.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="598"><twConstPath anchorID="599" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_7</twDest><twTotPathDel>7.121</twTotPathDel><twClkSkew dest = "3.612" src = "3.780">0.168</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y122.A1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.321</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y126.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate[7]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_7</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>6.011</twRouteDel><twTotDel>7.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="600"><twConstPath anchorID="601" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.565</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twDest><twTotPathDel>7.009</twTotPathDel><twClkSkew dest = "3.565" src = "3.780">0.215</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>5.897</twRouteDel><twTotDel>7.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="602"><twConstPath anchorID="603" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.567</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twDest><twTotPathDel>7.007</twTotPathDel><twClkSkew dest = "3.565" src = "3.780">0.215</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.897</twRouteDel><twTotDel>7.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="604"><twConstPath anchorID="605" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twDest><twTotPathDel>7.006</twTotPathDel><twClkSkew dest = "3.565" src = "3.780">0.215</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>5.897</twRouteDel><twTotDel>7.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="606"><twConstPath anchorID="607" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.571</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_0</twDest><twTotPathDel>7.003</twTotPathDel><twClkSkew dest = "3.565" src = "3.780">0.215</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y124.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y124.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_0</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>5.897</twRouteDel><twTotDel>7.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="608"><twConstPath anchorID="609" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.622</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req</twDest><twTotPathDel>6.905</twTotPathDel><twClkSkew dest = "3.518" src = "3.780">0.262</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y105.B1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.858</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[15]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y112.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.795</twRouteDel><twTotDel>6.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="610"><twConstPath anchorID="611" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.634</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "3.612" src = "3.780">0.168</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.886</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[51]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y127.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.877</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="612"><twConstPath anchorID="613" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.690</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5</twDest><twTotPathDel>6.933</twTotPathDel><twClkSkew dest = "3.614" src = "3.780">0.166</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.148</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y125.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y125.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>5.827</twRouteDel><twTotDel>6.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="614"><twConstPath anchorID="615" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.699</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_5</twDest><twTotPathDel>6.930</twTotPathDel><twClkSkew dest = "3.620" src = "3.780">0.160</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y114.B1</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.998</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[0]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y123.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_5</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.820</twRouteDel><twTotDel>6.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="616"><twConstPath anchorID="617" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.701</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_6</twDest><twTotPathDel>6.880</twTotPathDel><twClkSkew dest = "3.572" src = "3.780">0.208</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.820</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq[56]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_6</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.770</twRouteDel><twTotDel>6.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="618"><twConstPath anchorID="619" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.740</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twDest><twTotPathDel>6.863</twTotPathDel><twClkSkew dest = "3.594" src = "3.780">0.186</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">5.433</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y123.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.753</twRouteDel><twTotDel>6.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.909</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req</twDest><twTotPathDel>6.619</twTotPathDel><twClkSkew dest = "3.519" src = "3.780">0.261</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.837</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[59]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>6.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="622"><twConstPath anchorID="623" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.945</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6</twDest><twTotPathDel>6.683</twTotPathDel><twClkSkew dest = "3.619" src = "3.780">0.161</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.C3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.820</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq[56]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y130.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs[6]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>6.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="624"><twConstPath anchorID="625" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.054</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_11</twDest><twTotPathDel>6.502</twTotPathDel><twClkSkew dest = "3.547" src = "3.780">0.233</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_11</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.708</twRouteDel><twTotDel>6.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="626"><twConstPath anchorID="627" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.054</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_10</twDest><twTotPathDel>6.502</twTotPathDel><twClkSkew dest = "3.547" src = "3.780">0.233</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_10</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.708</twRouteDel><twTotDel>6.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="628"><twConstPath anchorID="629" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.054</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_9</twDest><twTotPathDel>6.502</twTotPathDel><twClkSkew dest = "3.547" src = "3.780">0.233</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_9</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.708</twRouteDel><twTotDel>6.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="630"><twConstPath anchorID="631" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.054</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_12</twDest><twTotPathDel>6.502</twTotPathDel><twClkSkew dest = "3.547" src = "3.780">0.233</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_12</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.708</twRouteDel><twTotDel>6.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="632"><twConstPath anchorID="633" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.074</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_17</twDest><twTotPathDel>6.477</twTotPathDel><twClkSkew dest = "3.542" src = "3.780">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_17</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.683</twRouteDel><twTotDel>6.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="634"><twConstPath anchorID="635" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.074</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_20</twDest><twTotPathDel>6.477</twTotPathDel><twClkSkew dest = "3.542" src = "3.780">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_20</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.683</twRouteDel><twTotDel>6.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="636"><twConstPath anchorID="637" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.074</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_18</twDest><twTotPathDel>6.477</twTotPathDel><twClkSkew dest = "3.542" src = "3.780">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_18</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.683</twRouteDel><twTotDel>6.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="638"><twConstPath anchorID="639" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.074</twSlack><twSrc BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_19</twDest><twTotPathDel>6.477</twTotPathDel><twClkSkew dest = "3.542" src = "3.780">0.238</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.168" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>203</twFanCnt><twDelInfo twEdge="twRising">4.411</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]</twComp><twBEL>DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_19</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>5.683</twRouteDel><twTotDel>6.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_62_5000MHzPLL0</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="640"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot; TS_sys_clk_pin
        * 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="641" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="642" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="643" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y57.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="644" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y103.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="645" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y247.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="646" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y267.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="647" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y78.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="648" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y111.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="649" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y119.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="650" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y86.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="651" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y52.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="652" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y72.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="653" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y261.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="654" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y276.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="655" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y102.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="656" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y64.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="657" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y271.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="658" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y98.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="659" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y109.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="660" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y240.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="661" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y251.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="662" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y91.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="663" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y56.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="664" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y74.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="665" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y105.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="666" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y114.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="667" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y242.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="668" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y253.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="669" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/u_idelay_dq/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y273.C" clockNet="clk_62_5000MHzPLL0"/><twPinLimit anchorID="670" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C" logResource="DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y262.C" clockNet="clk_62_5000MHzPLL0"/></twPinLimitRpt></twConst><twConst anchorID="671" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot; TS_sys_clk_pin         * 0.25 HIGH 50%;</twConstName><twItemCnt>983</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>595</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>39.170</twMinPer></twConstHead><twPathRpt anchorID="672"><twConstPath anchorID="673" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "3.633" src = "3.703">0.070</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y66.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="674"><twConstPath anchorID="675" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew dest = "3.633" src = "3.703">0.070</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.919</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y67.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="676"><twConstPath anchorID="677" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE</twDest><twTotPathDel>3.561</twTotPathDel><twClkSkew dest = "3.626" src = "3.703">0.077</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y61.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DE_pin_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>1.859</twRouteDel><twTotDel>3.561</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="678"><twConstPath anchorID="679" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.669</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twSrc><twDest BELType="RAM">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twTotPathDel>4.216</twTotPathDel><twClkSkew dest = "3.653" src = "3.542">-0.111</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twSrc><twDest BELType='RAM'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X62Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.952</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.SSRARSTL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKU</twSite><twDelType>Trcck_SSRA</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twBEL></twPathDel><twLogDel>0.804</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>4.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="680"><twConstPath anchorID="681" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.677</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twSrc><twDest BELType="RAM">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twTotPathDel>4.216</twTotPathDel><twClkSkew dest = "3.661" src = "3.542">-0.119</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twSrc><twDest BELType='RAM'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X62Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.952</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.SSRAU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKL</twSite><twDelType>Trcck_SSRA</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twBEL></twPathDel><twLogDel>0.804</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>4.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="682"><twConstPath anchorID="683" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.746</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_4</twDest><twTotPathDel>3.891</twTotPathDel><twClkSkew dest = "3.566" src = "3.703">0.137</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_4</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>3.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="684"><twConstPath anchorID="685" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.746</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_2</twDest><twTotPathDel>3.891</twTotPathDel><twClkSkew dest = "3.566" src = "3.703">0.137</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_2</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>3.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="686"><twConstPath anchorID="687" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.746</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_3</twDest><twTotPathDel>3.891</twTotPathDel><twClkSkew dest = "3.566" src = "3.703">0.137</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_3</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>3.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="688"><twConstPath anchorID="689" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.748</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_5</twDest><twTotPathDel>3.889</twTotPathDel><twClkSkew dest = "3.566" src = "3.703">0.137</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_5</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>3.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="690"><twConstPath anchorID="691" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.749</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0</twDest><twTotPathDel>3.887</twTotPathDel><twClkSkew dest = "3.565" src = "3.703">0.138</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[0]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.796</twRouteDel><twTotDel>3.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="692"><twConstPath anchorID="693" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.751</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_1</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "3.565" src = "3.703">0.138</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y21.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y21.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[0]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_1</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.796</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="694"><twConstPath anchorID="695" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.841</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_8</twDest><twTotPathDel>3.851</twTotPathDel><twClkSkew dest = "3.621" src = "3.703">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_8</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="696"><twConstPath anchorID="697" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.841</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_6</twDest><twTotPathDel>3.851</twTotPathDel><twClkSkew dest = "3.621" src = "3.703">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_6</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="698"><twConstPath anchorID="699" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.841</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_7</twDest><twTotPathDel>3.851</twTotPathDel><twClkSkew dest = "3.621" src = "3.703">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_7</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="700"><twConstPath anchorID="701" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.843</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9</twDest><twTotPathDel>3.849</twTotPathDel><twClkSkew dest = "3.621" src = "3.703">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.292</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="702"><twConstPath anchorID="703" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.942</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew dest = "3.563" src = "3.703">0.140</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc_or0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>3.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="704"><twConstPath anchorID="705" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.359</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="RAM">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twTotPathDel>3.365</twTotPathDel><twClkSkew dest = "3.653" src = "3.703">0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='RAM'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.SSRARSTL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKU</twSite><twDelType>Trcck_SSRA</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twBEL></twPathDel><twLogDel>0.804</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="706"><twConstPath anchorID="707" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.367</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="RAM">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twTotPathDel>3.365</twTotPathDel><twClkSkew dest = "3.661" src = "3.703">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='RAM'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y5.SSRAU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y5.CLKARDCLKL</twSite><twDelType>Trcck_SSRA</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM</twBEL></twPathDel><twLogDel>0.804</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="708"><twConstPath anchorID="709" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.259</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1</twDest><twTotPathDel>2.340</twTotPathDel><twClkSkew dest = "3.528" src = "3.703">0.175</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y32.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>1.345</twRouteDel><twTotDel>2.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="710"><twConstPath anchorID="711" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.791</twSlack><twSrc BELType="FF">mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/FD_TFT_RST1</twDest><twTotPathDel>1.760</twTotPathDel><twClkSkew dest = "3.480" src = "3.703">0.223</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/FD_TFT_RST1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk_125_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mb_plb_SPLB_Rst[7]</twComp><twBEL>mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y30.CX</twSite><twDelType>net</twDelType><twFanCnt>106</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>mb_plb_SPLB_Rst[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/tft_rst1</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/FD_TFT_RST1</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>1.306</twRouteDel><twTotDel>1.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="712"><twConstPath anchorID="713" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.722</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10</twDest><twTotPathDel>4.257</twTotPathDel><twClkSkew dest = "0.689" src = "0.604">-0.085</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y78.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_10_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>4.257</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="714"><twConstPath anchorID="715" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.722</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11</twDest><twTotPathDel>4.257</twTotPathDel><twClkSkew dest = "0.689" src = "0.604">-0.085</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y79.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_11_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>4.257</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="716"><twConstPath anchorID="717" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.850</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8</twDest><twTotPathDel>4.128</twTotPathDel><twClkSkew dest = "0.688" src = "0.604">-0.084</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y76.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_8_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.311</twRouteDel><twTotDel>4.128</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="718"><twConstPath anchorID="719" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.850</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9</twDest><twTotPathDel>4.128</twTotPathDel><twClkSkew dest = "0.688" src = "0.604">-0.084</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y77.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_9_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.311</twRouteDel><twTotDel>4.128</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="720"><twConstPath anchorID="721" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.969</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3</twDest><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "0.683" src = "0.604">-0.079</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y71.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_3_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="722"><twConstPath anchorID="723" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.969</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2</twDest><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "0.683" src = "0.604">-0.079</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y70.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_2_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="724"><twConstPath anchorID="725" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.991</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6</twDest><twTotPathDel>3.986</twTotPathDel><twClkSkew dest = "0.687" src = "0.604">-0.083</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y74.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_6_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.169</twRouteDel><twTotDel>3.986</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="726"><twConstPath anchorID="727" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.991</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7</twDest><twTotPathDel>3.986</twTotPathDel><twClkSkew dest = "0.687" src = "0.604">-0.083</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y75.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_7_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.169</twRouteDel><twTotDel>3.986</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="728"><twConstPath anchorID="729" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.996</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4</twDest><twTotPathDel>3.979</twTotPathDel><twClkSkew dest = "0.685" src = "0.604">-0.081</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y72.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_4_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>3.979</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="730"><twConstPath anchorID="731" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.996</twSlack><twSrc BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType="FF">plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5</twDest><twTotPathDel>3.979</twTotPathDel><twClkSkew dest = "0.685" src = "0.604">-0.081</twClkSkew><twDelConst>20.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.106</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twSrc><twDest BELType='FF'>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">plbv46_dvi_cntlr_0_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y34.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.660</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y73.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_5_OBUF</twComp><twBEL>plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5</twBEL></twPathDel><twLogDel>1.817</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>3.979</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="20.000">plbv46_dvi_cntlr_0_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="732"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot; TS_sys_clk_pin
        * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="733" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/SR" locationPin="OLOGIC_X2Y68.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="734" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/SR" locationPin="OLOGIC_X2Y69.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="735" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_2_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2/SR" locationPin="OLOGIC_X2Y70.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="736" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_3_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3/SR" locationPin="OLOGIC_X2Y71.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="737" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_4_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4/SR" locationPin="OLOGIC_X2Y72.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="738" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_5_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5/SR" locationPin="OLOGIC_X2Y73.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="739" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_6_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6/SR" locationPin="OLOGIC_X2Y74.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="740" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_7_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7/SR" locationPin="OLOGIC_X2Y75.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="741" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_8_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8/SR" locationPin="OLOGIC_X2Y76.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="742" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_9_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9/SR" locationPin="OLOGIC_X2Y77.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="743" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_10_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10/SR" locationPin="OLOGIC_X2Y78.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="744" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_11_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11/SR" locationPin="OLOGIC_X2Y79.SR" clockNet="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000"/><twPinLimit anchorID="745" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC/SR" locationPin="OLOGIC_X2Y67.SR" clockNet="mb_plb_SPLB_Rst[5]"/><twPinLimit anchorID="746" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DE_pin_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE/SR" locationPin="OLOGIC_X2Y61.SR" clockNet="mb_plb_SPLB_Rst[5]"/><twPinLimit anchorID="747" type="MINHIGHPULSE" name="Tospwh" slack="37.600" period="40.000" constraintValue="20.000" deviceLimit="1.200" physResource="plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin_OBUF/SR" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC/SR" locationPin="OLOGIC_X2Y66.SR" clockNet="mb_plb_SPLB_Rst[5]"/><twPinLimit anchorID="748" type="MINPERIOD" name="Trper_CLKA" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAL" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAL" locationPin="RAMB36_X3Y5.CLKARDCLKL" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="749" type="MINPERIOD" name="Trper_CLKA" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAU" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAU" locationPin="RAMB36_X3Y5.CLKARDCLKU" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="750" type="MINLOWPULSE" name="Twpl" slack="38.300" period="40.000" constraintValue="20.000" deviceLimit="0.850" physResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf[0]/CLK" logResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X60Y46.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="751" type="MINHIGHPULSE" name="Twph" slack="38.300" period="40.000" constraintValue="20.000" deviceLimit="0.850" physResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf[0]/CLK" logResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK" locationPin="SLICE_X60Y46.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="752" type="MINLOWPULSE" name="Twpl" slack="38.300" period="40.000" constraintValue="20.000" deviceLimit="0.850" physResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK" logResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/CLK" locationPin="SLICE_X64Y44.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="753" type="MINHIGHPULSE" name="Twph" slack="38.300" period="40.000" constraintValue="20.000" deviceLimit="0.850" physResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK" logResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/CLK" locationPin="SLICE_X64Y44.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="754" type="MINPERIOD" name="Tbgper_I" slack="38.334" period="40.000" constraintValue="40.000" deviceLimit="1.666" freqLimit="600.240" physResource="clock_generator_0/clock_generator_0/PLL0_CLKOUT4_BUFG_INST/I0" logResource="clock_generator_0/clock_generator_0/PLL0_CLKOUT4_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y5.I0" clockNet="clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4"/><twPinLimit anchorID="755" type="MINHIGHPULSE" name="Tispwh" slack="38.620" period="40.000" constraintValue="20.000" deviceLimit="0.690" physResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1/SR" logResource="proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1/SR" locationPin="ILOGIC_X2Y279.SR" clockNet="Debug_SYS_Rst"/><twPinLimit anchorID="756" type="MINLOWPULSE" name="Tockpwl" slack="39.000" period="40.000" constraintValue="20.000" deviceLimit="0.500" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/CK" locationPin="OLOGIC_X2Y68.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="757" type="MINHIGHPULSE" name="Tockpwh" slack="39.000" period="40.000" constraintValue="20.000" deviceLimit="0.500" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/CK" locationPin="OLOGIC_X2Y68.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="758" type="MINPERIOD" name="Tockper" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/CK" locationPin="OLOGIC_X2Y68.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="759" type="MINLOWPULSE" name="Tockpwl" slack="39.000" period="40.000" constraintValue="20.000" deviceLimit="0.500" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/CK" locationPin="OLOGIC_X2Y69.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="760" type="MINHIGHPULSE" name="Tockpwh" slack="39.000" period="40.000" constraintValue="20.000" deviceLimit="0.500" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/CK" locationPin="OLOGIC_X2Y69.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="761" type="MINPERIOD" name="Tockper" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/CK" locationPin="OLOGIC_X2Y69.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/><twPinLimit anchorID="762" type="MINLOWPULSE" name="Tockpwl" slack="39.000" period="40.000" constraintValue="20.000" deviceLimit="0.500" physResource="plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_2_OBUF/CLK" logResource="plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2/CK" locationPin="OLOGIC_X2Y70.CLK" clockNet="plbv46_dvi_cntlr_0_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="18" anchorID="763"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="10.376" errors="0" errorRollup="7" items="0" itemsRollup="569405"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.917" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="5.188" actualRollup="N/A" errors="7" errorRollup="0" items="47" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.194" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="2.189" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="2.118" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin         * 1.25 PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.982" actualRollup="N/A" errors="0" errorRollup="0" items="898" itemsRollup="0"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot; TS_sys_clk_pin         * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.958" actualRollup="N/A" errors="0" errorRollup="0" items="555827" itemsRollup="0"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin         * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3&quot; TS_sys_clk_pin         * 0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="15.670" actualRollup="N/A" errors="0" errorRollup="0" items="11216" itemsRollup="0"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4&quot; TS_sys_clk_pin         * 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="39.170" actualRollup="N/A" errors="0" errorRollup="0" items="983" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="764">1</twUnmetConstCnt><twDataSheet anchorID="765" twNameLen="33"><twClk2SUList anchorID="766" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="767" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="768" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="769" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]</twSrc><twFallRise>1.776</twFallRise><twFallFall>1.800</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]</twSrc><twFallRise>1.776</twFallRise><twFallFall>1.800</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="770" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="771" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="772" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]</twSrc><twFallRise>1.839</twFallRise><twFallFall>1.863</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]</twSrc><twFallRise>1.839</twFallRise><twFallFall>1.863</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="773" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="774" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]</twSrc><twFallRise>1.802</twFallRise><twFallFall>1.826</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="775" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="776" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]</twSrc><twFallRise>1.822</twFallRise><twFallFall>1.846</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="777" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]</twSrc><twFallRise>1.776</twFallRise><twFallFall>1.800</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]</twSrc><twFallRise>1.776</twFallRise><twFallFall>1.800</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="778" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]</twSrc><twFallRise>1.823</twFallRise><twFallFall>1.847</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="779" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="780" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]</twSrc><twFallRise>1.839</twFallRise><twFallFall>1.863</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]</twSrc><twFallRise>1.839</twFallRise><twFallFall>1.863</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="781" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="782" twDestWidth="41"><twDest>fpga_0_SysACE_CompactFlash_SysACE_CLK_pin</twDest><twClk2SU><twSrc>fpga_0_SysACE_CompactFlash_SysACE_CLK_pin</twSrc><twRiseRise>3.491</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="783" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>12.207</twRiseRise><twFallRise>4.559</twFallRise><twRiseFall>5.237</twRiseFall><twFallFall>5.693</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="784"><twErrCnt>7</twErrCnt><twScore>1284</twScore><twSetupScore>1284</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>569760</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>56486</twConnCnt></twConstCov><twStats anchorID="785"><twMinPer>39.170</twMinPer><twFootnote number="1" /><twMaxFreq>25.530</twMaxFreq><twMaxFromToDel>5.188</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 31 18:11:58 2013 </twTimestamp></twFoot><twClientInfo anchorID="786"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 679 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
