`timescale 1ns / 10ps
module top();

// changes

parameter int WB_ADDR_WIDTH = 2;
parameter int WB_DATA_WIDTH = 8;
parameter int NUM_I2C_BUSSES = 8;

logic  clk;
logic  rst;
wire cyc;
wire stb;
wire we;
tri1 ack;
wire [WB_ADDR_WIDTH-1:0] adr;
wire [WB_DATA_WIDTH-1:0] dat_wr_o;
wire [WB_DATA_WIDTH-1:0] dat_rd_i;
wire irq;
tri1  [NUM_I2C_BUSSES-1:0] scl;
tri1  [NUM_I2C_BUSSES-1:0] sda;

wire [NUM_I2C_BUSSES-1:0] dut_scl_o;
wire [NUM_I2C_BUSSES-1:0] dut_sda_o;



// ****************************************************************************
// Clock generator Changed
initial begin : clk_gen
  clk = 0;
end

always begin
 #5 clk = ~clk;  // 10 ns period
end


// ****************************************************************************
// Reset generator
initial begin
  rst = 1;
  #113;
  rst = 0;
end


// ****************************************************************************
// Monitor Wishbone bus and display transfers in the transcript

// ****************************************************************************
// Define the flow of the simulation

// Register addresses Page 18
parameter CSR_ADDR  = 2'h0;  
parameter DPR_ADDR  = 2'h1;
parameter CMDR_ADDR = 2'h2; 
parameter FSMR_ADDR = 2'h3;


//Output : Addr , op , data



// Defxine the task (this is fine at module level)

task example_1();
  	wb_bus.master_write(CSR_ADDR, 8'b11000000); // Hex : C0
endtask

task example_3();
    bit [7:0] status;
    
    // Step 1: ID of desired I2C bus
    wb_bus.master_write(DPR_ADDR, 8'h05);
    
    // Step 2: Set Bus command
    wb_bus.master_write(CMDR_ADDR, 8'b110);
   
    // Step 3: Wait for interrupt (poll until DON bit is set)------------> interrupt no.1
    do begin
        wb_bus.master_read(CMDR_ADDR, status);
    end while (status[7:4] == 4'b0000 || irq == 1'h1);  // Wait until DON bit = 1
    // Step 4: Start command
        wb_bus.master_write(CMDR_ADDR, 8'b100);
	wb_bus.master_read(CMDR_ADDR, status);   
    // Step 5: Wait for interrupt (poll until DON bit is set)------------> interrupt no.2
    do begin
	@(posedge clk);
        wb_bus.master_read(CMDR_ADDR, status);
    end while (status[7:4] == 4'b0000 || irq == 1'h1);  // Wait until DON bit = 1 //
 
    // Step 6: Write byte 0x44 to the DPR
    wb_bus.master_write(DPR_ADDR, 8'h44);
    
    // Step 7: Write command
    wb_bus.master_write(CMDR_ADDR, 8'b001);

    // Step 8: Wait for interrupt ------------> interrupt no.3
    do begin
	@(posedge clk);
	wb_bus.master_read(CMDR_ADDR, status);
    end while (status[7:4] == 4'b0000 || irq == 1'h1);
    
    // Step 9: Write byte 0x78
    wb_bus.master_write(DPR_ADDR, 8'h78);
    
    // Step 10: Write command
    wb_bus.master_write(CMDR_ADDR, 8'b001);
     
    // Step 11: Wait for interrupt ------------> interrupt no.4
    do begin
	@(posedge clk);
	wb_bus.master_read(CMDR_ADDR, status);
    end while (status[7:4] == 4'b0000 || irq == 1'h1);
    
    // Step 12: Stop command
    wb_bus.master_write(CMDR_ADDR, 8'b101);
    
    // Step 13: Wait for interrupt ------------> interrupt no.5.
    do begin   
	@(posedge clk);
	wb_bus.master_read(CMDR_ADDR, status);
    end while (status[7:4] == 4'b0000 || irq == 1'h1);
    
endtask





// Call the task INSIDE an initial block

initial begin : main_test



  wait(rst == 0);
  @(posedge clk);
  example_1();
$display("Example 1 done"); 
  // Run example_3 in background
  
      example_3();
$display("Example 3 done"); 
  
#1000;
  $finish;
end

// ****************************************************************************
// Instantiate the i2c_if Interface (That i added)
i2c_if i2c_bus (
    .SCL(scl[5]),
    .SDA(sda[5])
);

genvar k;
generate
  for (k=0; k<NUM_I2C_BUSSES; k++) begin : OD
    // Open-drain modeling: only drive 0, otherwise release
    assign scl[k] = (dut_scl_o[k] === 1'b0) ? 1'b0 : 1'bz;
    assign sda[k] = (dut_sda_o[k] === 1'b0) ? 1'b0 : 1'bz;
  end
endgenerate
// ****************************************************************************
// Monitor I2C Bus - runs forever in separate initial block
/*
initial begin : monitor_i2c_bus

    bit [6:0] addr;         // Declare as variables, not parameter 
    bit op;                 // Use bit (0=WRITE, 1=READ)
    bit [7:0] data[];       // Dynamic array for data bytes
    
    forever begin           // Loop forever
        // Call monitor - blocks until transfer complete
        i2c_bus.monitor(addr, op, data);
  //$display("Example 1 done");       
        // Display results
        if (op == 0) begin // If WRITE
            $display("========================================");
            $display("I2C_BUS WRITE Transfer:");
            $display("  Address: 0x%0h", addr);
            foreach(data[i])
                $display("  Data[%0d]: 0x%0h", i, data[i]);
            $display("========================================");
        end
        else begin
            $display("========================================");
            $display("I2C_BUS READ Transfer:");
            $display("  Address: 0x%0h", addr);
            foreach(data[i])
                $display("  Data[%0d]: 0x%0h", i, data[i]);
            $display("=========================================");
        end
    end
end
*/
// ****************************************************************************
// I2C Slave Response - Respond to master transfers
initial begin : i2c_slave_response
  bit op;
  bit [7:0] write_data[];
  bit done;
 //bit [7:0] rdata[];

  wait(rst == 0);

  forever begin
    i2c_bus.wait_for_i2c_transfer(op, write_data);

    if (op == 1'b0) begin
      // WRITE transfer observed
      $display("I2C_BUS WRITE Transfer: addr=0x%02h, data[0]=0x%02h",
               8'h44, write_data.size() ? write_data[0] : 8'h00);
    end else begin
      // READ transfer: must provide data
      bit [7:0] rdata[];
      rdata = new[1];
      rdata[0] = 8'hAA;
      i2c_bus.provide_read_data(rdata, done);

      $display("I2C_BUS READ  Transfer: addr=0x%02h, data[0]=0x%02h",
               8'h44, rdata[0]);
    end
  end
end
 //****************************************************************************
// Instantiate the Wishbone master Bus Functional Model
wb_if       #(
      .ADDR_WIDTH(WB_ADDR_WIDTH),
      .DATA_WIDTH(WB_DATA_WIDTH)
      )
wb_bus (
  // System sigals
  .clk_i(clk),
  .rst_i(rst),
  // Master signals
  .cyc_o(cyc),
  .stb_o(stb),
  .ack_i(ack),
  .adr_o(adr),
  .we_o(we),
  // Slave signals
  .cyc_i(),
  .stb_i(),
  .ack_o(),
  .adr_i(),
  .we_i(),
  // Shred signals
  .dat_o(dat_wr_o),
  .dat_i(dat_rd_i)
  );

// ****************************************************************************
// Instantiate the DUT - I2C Multi-Bus Controller
\work.iicmb_m_wb(str) #(.g_bus_num(NUM_I2C_BUSSES)) DUT
  (
    // ------------------------------------
    // -- Wishbone signals:
    .clk_i(clk),         // in    std_logic;                            -- Clock
    .rst_i(rst),         // in    std_logic;                            -- Synchronous reset (active high)
    // -------------
    .cyc_i(cyc),         // in    std_logic;                            -- Valid bus cycle indication
    .stb_i(stb),         // in    std_logic;                            -- Slave selection
    .ack_o(ack),         //   out std_logic;                            -- Acknowledge output
    .adr_i(adr),         // in    std_logic_vector(1 downto 0);         -- Low bits of Wishbone address
    .we_i(we),           // in    std_logic;                            -- Write enable
    .dat_i(dat_wr_o),    // in    std_logic_vector(7 downto 0);         -- Data input
    .dat_o(dat_rd_i),    //   out std_logic_vector(7 downto 0);         -- Data output
    // ------------------------------------
    // ------------------------------------
    // -- Interrupt request:
    .irq(irq),           //   out std_logic;                            -- Interrupt request
    // ------------------------------------
    // ------------------------------------
    // -- I2C interfaces:
    .scl_i(scl),         // in    std_logic_vector(0 to g_bus_num - 1); -- I2C Clock inputs
    .sda_i(sda),         // in    std_logic_vector(0 to g_bus_num - 1); -- I2C Data inputs
    .scl_o(scl),         //   out std_logic_vector(0 to g_bus_num - 1); -- I2C Clock outputs
    .sda_o(sda)          //   out std_logic_vector(0 to g_bus_num - 1)  -- I2C Data outputs
    // ------------------------------------
  );


endmodule
