// Seed: 1212357233
module module_0 (
    output uwire id_0,
    output uwire void id_1
);
  wire id_3;
  assign id_0 = -1;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output tri0 id_6,
    output wor id_7,
    output wor id_8,
    input supply0 id_9,
    input wand id_10,
    output wand id_11,
    id_13
);
  tri0 id_14;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.type_1 = 0;
  assign id_1 = id_0;
  assign id_2 = 1;
  assign id_2 = -1;
  id_15(
      -1
  );
  for (id_16 = id_14; 1; id_11 = id_0) assign id_2 = -1;
endmodule
