Running: C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o X:/My Documents/ec311 Lab/JetpackGame/clk_div_test_isim_beh.exe -prj X:/My Documents/ec311 Lab/JetpackGame/clk_div_test_beh.prj work.clk_div_test work.glbl 
ISim O.76xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "X:/My Documents/ec311 Lab/JetpackGame/clk_div1.v" into library work
Analyzing Verilog file "X:/My Documents/ec311 Lab/JetpackGame/clk_div_test.v" into library work
Analyzing Verilog file "C:/Xilinx/13.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module slow_clock
Compiling module clk_div_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable X:/My Documents/ec311 Lab/JetpackGame/clk_div_test_isim_beh.exe
Fuse Memory Usage: 26240 KB
Fuse CPU Usage: 608 ms
