// Seed: 3436746489
module module_0 #(
    parameter id_7 = 32'd1
) (
    input supply1 id_0#(
        .id_2 (1),
        .id_3 (1),
        .id_4 (1),
        .id_5 (|1),
        .id_6 ({-1'b0 ? -1 : 1{-1}}),
        ._id_7(-1),
        .id_8 (1),
        .id_9 (1)
    )
);
  assign id_6 = -1'b0;
  wire id_10, id_11;
  assign module_1.id_6 = 0;
  union packed {
    logic [id_7 : 1  |  1] id_12;
    logic id_13;
    logic id_14;
    logic id_15;
    logic id_16;
  } id_17;
  logic id_18;
  assign id_17.id_15 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire void id_9,
    input tri0 id_10,
    input tri0 id_11,
    input uwire id_12,
    input wire id_13
);
  always $unsigned(40);
  ;
  module_0 modCall_1 (id_8);
endmodule
