	.file	"chacha20_c.c"
	.option nopic
	.attribute arch, "rv64i2p1_m2p0_a2p1_f2p2_d2p2_c2p0_v1p0_zicsr2p0_zifencei2p0_zbb1p0_zvbb1p0_zve32f1p0_zve32x1p0_zve64d1p0_zve64f1p0_zve64x1p0_zvkb1p0_zvl128b1p0_zvl32b1p0_zvl64b1p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.align	1
	.globl	chacha20
	.type	chacha20, @function
chacha20:
	vsetivli	zero,4,e32,m1,ta,ma
	vle32.v	v1,0(a1)
	addi	sp,sp,-192
	sd	s8,120(sp)
	mv	s8,a0
	addi	a0,a1,16
	sd	s0,184(sp)
	vslidedown.vi	v4,v1,1
	vslidedown.vi	v3,v1,2
	vslidedown.vi	v2,v1,3
	sd	s1,176(sp)
	sd	s3,160(sp)
	sd	a0,8(sp)
	lw	s3,28(a1)
	addi	a0,a1,32
	lw	a6,24(a1)
	lw	a7,20(a1)
	lw	t1,16(a1)
	lw	t0,44(a1)
	lw	s0,40(a1)
	lw	s1,36(a1)
	lw	t6,32(a1)
	lw	a5,60(a1)
	lw	a4,56(a1)
	lw	a3,52(a1)
	lw	a2,48(a1)
	sd	s2,168(sp)
	sd	a0,16(sp)
	vmv.x.s	t3,v4
	addi	a0,a1,48
	vmv.x.s	s2,v3
	vmv.x.s	t5,v2
	vmv.x.s	t4,v1
	sd	s4,152(sp)
	sd	s5,144(sp)
	sd	s6,136(sp)
	sd	s7,128(sp)
	sd	s9,112(sp)
	sd	s10,104(sp)
	sd	s11,96(sp)
	sd	a0,24(sp)
	li	t2,10
.L2:
	addw	t3,a7,t3
	addw	t4,t1,t4
	addw	s2,s2,a6
	addw	t5,s3,t5
	xor	a3,t3,a3
	xor	a2,t4,a2
	xor	a4,s2,a4
	xor	a5,t5,a5
	roriw	a3,a3,16
	roriw	a4,a4,16
	addw	s1,a3,s1
	roriw	a2,a2,16
	roriw	a5,a5,16
	addw	t6,a2,t6
	addw	s0,a4,s0
	addw	t0,a5,t0
	xor	a7,s1,a7
	xor	s3,t0,s3
	roriw	a0,a7,20
	xor	t1,t6,t1
	xor	a6,s0,a6
	roriw	a7,s3,20
	addw	t3,t3,a0
	roriw	t1,t1,20
	roriw	a6,a6,20
	addw	t4,t4,t1
	addw	s2,s2,a6
	addw	t5,t5,a7
	xor	a3,t3,a3
	xor	s3,s2,a4
	xor	a2,t4,a2
	xor	a5,t5,a5
	roriw	a3,a3,24
	roriw	a4,a2,24
	addw	s1,s1,a3
	roriw	a2,s3,24
	roriw	a5,a5,24
	addw	t6,t6,a4
	addw	s0,s0,a2
	addw	t0,t0,a5
	xor	a0,s1,a0
	xor	t1,t6,t1
	xor	a6,s0,a6
	xor	a7,t0,a7
	roriw	a0,a0,25
	addw	t4,t4,a0
	roriw	t1,t1,25
	roriw	a6,a6,25
	roriw	a7,a7,25
	addw	t3,t3,a6
	addw	t5,t1,t5
	addw	s2,s2,a7
	xor	a5,t4,a5
	xor	a4,t3,a4
	xor	a2,t5,a2
	xor	a3,s2,a3
	roriw	a5,a5,16
	addw	s0,s0,a5
	roriw	a4,a4,16
	roriw	a2,a2,16
	roriw	a3,a3,16
	addw	s1,s1,a2
	addw	t0,t0,a4
	addw	t6,t6,a3
	xor	a0,s0,a0
	xor	t1,s1,t1
	xor	a6,t0,a6
	xor	a7,t6,a7
	roriw	a0,a0,20
	roriw	t1,t1,20
	roriw	a6,a6,20
	roriw	a7,a7,20
	addw	t4,t4,a0
	addw	t5,t5,t1
	addw	t3,t3,a6
	addw	s2,s2,a7
	xor	a5,t4,a5
	xor	a2,t5,a2
	xor	a4,t3,a4
	roriw	a5,a5,24
	xor	a3,s2,a3
	roriw	s5,a2,24
	roriw	a3,a3,24
	roriw	a2,a4,24
	addw	s0,s0,a5
	addw	s1,s1,s5
	addw	t0,t0,a2
	addw	t6,t6,a3
	xor	a0,s0,a0
	xor	a7,t6,a7
	xor	t1,s1,t1
	xor	a6,t0,a6
	roriw	s10,a0,25
	addiw	t2,t2,-1
	roriw	s3,a7,25
	mv	s4,a5
	roriw	t1,t1,25
	roriw	a6,a6,25
	sext.w	a7,s10
	sext.w	a4,s5
	bne	t2,zero,.L2
	addi	a5,a1,4
	sw	t4,32(sp)
	sw	s4,92(sp)
	sw	s0,72(sp)
	sw	s10,52(sp)
	sw	t3,36(sp)
	sw	a2,80(sp)
	sw	t0,76(sp)
	sw	a6,56(sp)
	sw	s2,40(sp)
	sw	a3,84(sp)
	sw	t6,64(sp)
	sw	s3,60(sp)
	sw	t5,44(sp)
	sw	s5,88(sp)
	sw	s1,68(sp)
	sw	t1,48(sp)
	sub	a5,s8,a5
	li	a4,8
	bleu	a5,a4,.L3
	addi	a5,sp,32
	vle32.v	v2,0(a5)
	addi	a5,sp,48
	vle32.v	v4,0(a5)
	addi	a5,sp,64
	vle32.v	v3,0(a5)
	ld	a5,8(sp)
	vadd.vv	v1,v2,v1
	addi	a3,s8,16
	addi	a4,s8,32
	vse32.v	v1,0(s8)
	vle32.v	v1,0(a5)
	addi	a5,sp,80
	vle32.v	v2,0(a5)
	addi	a5,s8,48
	vadd.vv	v1,v1,v4
	vse32.v	v1,0(a3)
	ld	a3,16(sp)
	vle32.v	v1,0(a3)
	vadd.vv	v1,v1,v3
	vse32.v	v1,0(a4)
	ld	a4,24(sp)
	vle32.v	v1,0(a4)
	vadd.vv	v1,v1,v2
	vse32.v	v1,0(a5)
.L6:
	ld	s0,184(sp)
	ld	s1,176(sp)
	ld	s2,168(sp)
	ld	s3,160(sp)
	ld	s4,152(sp)
	ld	s5,144(sp)
	ld	s6,136(sp)
	ld	s7,128(sp)
	ld	s8,120(sp)
	ld	s9,112(sp)
	ld	s10,104(sp)
	ld	s11,96(sp)
	addi	sp,sp,192
	jr	ra
.L3:
	lw	a5,0(a1)
	addw	a5,a5,t4
	sw	a5,0(s8)
	lw	a5,4(a1)
	addw	a5,a5,t3
	sw	a5,4(s8)
	lw	a5,8(a1)
	addw	a5,a5,s2
	sw	a5,8(s8)
	lw	a5,12(a1)
	addw	a5,a5,t5
	sw	a5,12(s8)
	lw	a5,16(a1)
	addw	s11,t1,a5
	sw	s11,16(s8)
	lw	a5,20(a1)
	addw	s10,s10,a5
	sw	s10,20(s8)
	lw	a5,24(a1)
	addw	s9,a6,a5
	sw	s9,24(s8)
	lw	a5,28(a1)
	addw	a0,s3,a5
	sw	a0,28(s8)
	lw	a5,32(a1)
	addw	a5,a5,t6
	sw	a5,32(s8)
	lw	a5,36(a1)
	addw	a5,a5,s1
	sw	a5,36(s8)
	lw	a5,40(a1)
	addw	a5,a5,s0
	sw	a5,40(s8)
	lw	a5,44(a1)
	addw	a5,a5,t0
	sw	a5,44(s8)
	lw	a5,48(a1)
	addw	s7,a2,a5
	sw	s7,48(s8)
	lw	a5,52(a1)
	addw	s6,a3,a5
	sw	s6,52(s8)
	lw	a5,56(a1)
	addw	s5,s5,a5
	sw	s5,56(s8)
	lw	a5,60(a1)
	addw	s4,s4,a5
	sw	s4,60(s8)
	j	.L6
	.size	chacha20, .-chacha20
	.ident	"GCC: () 14.2.0"
	.section	.note.GNU-stack,"",@progbits
