/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     s16_channel_pcbi block
 *****************************************************************************/
#ifndef _S16_CHANNEL_PCBI_REGS_H
#define _S16_CHANNEL_PCBI_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_MDSP_CFG_1                        0x00000000
#define PMC_PCBI_REG_CHANNEL_PCBI_RATE_ADAPT_FIFO_CFG_1             0x00000004
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1                 0x00000008
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2                 0x0000000c
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3                 0x00000010
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4                 0x00000014
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_5                 0x00000018
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6                 0x0000001c
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1               0x00000020
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2               0x00000024
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_3               0x00000028
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4               0x0000002c
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1              0x00000030
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2              0x00000034
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_3              0x00000038
#define PMC_PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1                 0x0000003c
#define PMC_PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_2                 0x00000040
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1          0x00000044
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_2          0x00000048
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_3          0x0000004c
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4          0x00000050
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_5          0x00000054
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_6          0x00000058
#define PMC_PCBI_REG_CHANNEL_PCBI_SSI_CFG_1                         0x0000005c
#define PMC_PCBI_REG_CHANNEL_PCBI_SSI_CFG_2                         0x00000060
#define PMC_PCBI_REG_CHANNEL_PCBI_LOS_CFG_1                         0x00000064
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1    0x00000068
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2    0x0000006c
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3          0x00000070
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4          0x00000074
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5    0x00000078
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6          0x0000007c
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1               0x00000080
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2               0x00000084
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1   0x00000088
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_2   0x0000008c
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_3   0x00000090
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_4   0x00000094
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_5   0x00000098
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_6   0x0000009c
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_7   0x000000a0
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_8   0x000000a4
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_9   0x000000a8
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_10  0x000000ac
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_11  0x000000b0
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_12  0x000000b4
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_13  0x000000b8
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_14  0x000000bc
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_15  0x000000c0
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_16  0x000000c4
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_17  0x000000c8
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_18  0x000000cc
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_19  0x000000d0
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_20  0x000000d4
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_21  0x000000d8
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_22  0x000000dc
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_CFG_1                          0x000000e0
#define PMC_PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1 0x000000e4
#define PMC_PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1            0x000000e8
#define PMC_PCBI_REG_CHANNEL_PCBI_MABC_CFG_1                        0x000000ec
#define PMC_PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1                   0x000000f0
#define PMC_PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_2                   0x000000f4
#define PMC_PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_3                   0x000000f8
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1          0x000000fc
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2          0x00000100
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_3          0x00000104
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4          0x00000108
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5          0x0000010c
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6          0x00000110
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7          0x00000114
#define PMC_PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1         0x00000118
#define PMC_PCBI_REG_CHANNEL_PCBI_RESET_CFG_1                       0x0000011c
#define PMC_PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN                0x00000120
#define PMC_PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT             0x00000124
#define PMC_PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT                   0x00000128

/*---------------------------------------------.
 | Register 0x00000000 CHANNEL_PCBI_MDSP_CFG_1 |
 +---------------------------------------------+
 | bit  0 R  INV_DFE_OUT                       |
 +--------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_MDSP_CFG_1_UNUSED_MASK     0xfffffffe
#define PCBI_REG_CHANNEL_PCBI_MDSP_CFG_1_BIT_INV_DFE_OUT_MSK 0x00000001
#define PCBI_REG_CHANNEL_PCBI_MDSP_CFG_1_BIT_INV_DFE_OUT_OFF 0

/*--------------------------------------------------------.
 | Register 0x00000004 CHANNEL_PCBI_RATE_ADAPT_FIFO_CFG_1 |
 +--------------------------------------------------------+
 | bit  2:0 R/W  RD_PTR_SYNC_VAL                          |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_RATE_ADAPT_FIFO_CFG_1_UNUSED_MASK         0xfffffff8
#define PCBI_REG_CHANNEL_PCBI_RATE_ADAPT_FIFO_CFG_1_BIT_RD_PTR_SYNC_VAL_MSK 0x00000007
#define PCBI_REG_CHANNEL_PCBI_RATE_ADAPT_FIFO_CFG_1_BIT_RD_PTR_SYNC_VAL_OFF 0

/*----------------------------------------------------.
 | Register 0x00000008 CHANNEL_PCBI_ADC_OC_DATA_CFG_1 |
 +----------------------------------------------------+
 | bit  31:28 R/W  LIN_STEP_DATA                      |
 | bit  27:24 R/W  ACC_DELAY_DATA                     |
 | bit  23:16 R/W  DAC_DELAY_DATA                     |
 | bit  15:8  R/W  CAL_DELAY_DATA                     |
 | bit  7:0   R/W  N_ACCUM_CYCLES_DATA                |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_UNUSED_MASK             0x00000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_LIN_STEP_DATA_MSK       0xf0000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_LIN_STEP_DATA_OFF       28
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_ACC_DELAY_DATA_MSK      0x0f000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_ACC_DELAY_DATA_OFF      24
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_DAC_DELAY_DATA_MSK      0x00ff0000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_DAC_DELAY_DATA_OFF      16
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_CAL_DELAY_DATA_MSK      0x0000ff00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_CAL_DELAY_DATA_OFF      8
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_N_ACCUM_CYCLES_DATA_MSK 0x000000ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_1_BIT_N_ACCUM_CYCLES_DATA_OFF 0

/*----------------------------------------------------.
 | Register 0x0000000c CHANNEL_PCBI_ADC_OC_DATA_CFG_2 |
 +----------------------------------------------------+
 | bit  26:18 R/W  THR_MAP_DATA_DEFAULT_26_18         |
 | bit  17:9  R/W  THR_MAP_DATA_DEFAULT_17_9          |
 | bit  8:0   R/W  THR_MAP_DATA_DEFAULT_8_0           |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_UNUSED_MASK                    0xf8000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_BIT_THR_MAP_DATA_DEFAULT_26_18_MSK 0x07fc0000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_BIT_THR_MAP_DATA_DEFAULT_26_18_OFF 18
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_BIT_THR_MAP_DATA_DEFAULT_17_9_MSK  0x0003fe00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_BIT_THR_MAP_DATA_DEFAULT_17_9_OFF  9
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_BIT_THR_MAP_DATA_DEFAULT_8_0_MSK   0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_2_BIT_THR_MAP_DATA_DEFAULT_8_0_OFF   0

/*----------------------------------------------------.
 | Register 0x00000010 CHANNEL_PCBI_ADC_OC_DATA_CFG_3 |
 +----------------------------------------------------+
 | bit  26:18 R/W  THR_MAP_DATA_DEFAULT_53_45         |
 | bit  17:9  R/W  THR_MAP_DATA_DEFAULT_44_36         |
 | bit  8:0   R/W  THR_MAP_DATA_DEFAULT_35_27         |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_UNUSED_MASK                    0xf8000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_BIT_THR_MAP_DATA_DEFAULT_53_45_MSK 0x07fc0000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_BIT_THR_MAP_DATA_DEFAULT_53_45_OFF 18
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_BIT_THR_MAP_DATA_DEFAULT_44_36_MSK 0x0003fe00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_BIT_THR_MAP_DATA_DEFAULT_44_36_OFF 9
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_BIT_THR_MAP_DATA_DEFAULT_35_27_MSK 0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_3_BIT_THR_MAP_DATA_DEFAULT_35_27_OFF 0

/*----------------------------------------------------.
 | Register 0x00000014 CHANNEL_PCBI_ADC_OC_DATA_CFG_4 |
 +----------------------------------------------------+
 | bit  26:18 R/W  THR_MAP_DATA_DEFAULT_80_72         |
 | bit  17:9  R/W  THR_MAP_DATA_DEFAULT_71_63         |
 | bit  8:0   R/W  THR_MAP_DATA_DEFAULT_62_54         |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_UNUSED_MASK                    0xf8000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_BIT_THR_MAP_DATA_DEFAULT_80_72_MSK 0x07fc0000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_BIT_THR_MAP_DATA_DEFAULT_80_72_OFF 18
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_BIT_THR_MAP_DATA_DEFAULT_71_63_MSK 0x0003fe00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_BIT_THR_MAP_DATA_DEFAULT_71_63_OFF 9
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_BIT_THR_MAP_DATA_DEFAULT_62_54_MSK 0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_4_BIT_THR_MAP_DATA_DEFAULT_62_54_OFF 0

/*----------------------------------------------------.
 | Register 0x00000018 CHANNEL_PCBI_ADC_OC_DATA_CFG_5 |
 +----------------------------------------------------+
 | bit  8:0 R/W  THR_MAP_DATA_DEFAULT_89_81           |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_5_UNUSED_MASK                    0xfffffe00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_5_BIT_THR_MAP_DATA_DEFAULT_89_81_MSK 0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_5_BIT_THR_MAP_DATA_DEFAULT_89_81_OFF 0

/*----------------------------------------------------.
 | Register 0x0000001c CHANNEL_PCBI_ADC_OC_DATA_CFG_6 |
 +----------------------------------------------------+
 | bit  31    R    ADC_FSM_ERR_DATA                   |
 | bit  30    R    ADC_BIST_ERR_DATA                  |
 | bit  29    R    ADC_BIST_DONE_DATA                 |
 | bit  20    R/W  ADC_OC_DATA_INV_POL                |
 | bit  19:11 R/W  MAX_THRESHOLD_DATA                 |
 | bit  10:2  R/W  MIN_THRESHOLD_DATA                 |
 | bit  1     R/W  ADC_BIST_START_DATA                |
 | bit  0     R/W  OFFSET_EN_DATA                     |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_UNUSED_MASK             0x1fe00000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_FSM_ERR_DATA_MSK    0x80000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_FSM_ERR_DATA_OFF    31
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_BIST_ERR_DATA_MSK   0x40000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_BIST_ERR_DATA_OFF   30
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_BIST_DONE_DATA_MSK  0x20000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_BIST_DONE_DATA_OFF  29
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_OC_DATA_INV_POL_MSK 0x00100000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_OC_DATA_INV_POL_OFF 20
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_MAX_THRESHOLD_DATA_MSK  0x000ff800
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_MAX_THRESHOLD_DATA_OFF  11
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_MIN_THRESHOLD_DATA_MSK  0x000007fc
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_MIN_THRESHOLD_DATA_OFF  2
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_BIST_START_DATA_MSK 0x00000002
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_ADC_BIST_START_DATA_OFF 1
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_OFFSET_EN_DATA_MSK      0x00000001
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_DATA_CFG_6_BIT_OFFSET_EN_DATA_OFF      0

/*------------------------------------------------------.
 | Register 0x00000020 CHANNEL_PCBI_ADC_OC_TIMING_CFG_1 |
 +------------------------------------------------------+
 | bit  31:28 R/W  LIN_STEP_TIMING                      |
 | bit  27:24 R/W  ACC_DELAY_TIMING                     |
 | bit  23:16 R/W  DAC_DELAY_TIMING                     |
 | bit  15:8  R/W  CAL_DELAY_TIMING                     |
 | bit  7:0   R/W  N_ACCUM_CYCLES_TIMING                |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_UNUSED_MASK               0x00000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_LIN_STEP_TIMING_MSK       0xf0000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_LIN_STEP_TIMING_OFF       28
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_ACC_DELAY_TIMING_MSK      0x0f000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_ACC_DELAY_TIMING_OFF      24
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_DAC_DELAY_TIMING_MSK      0x00ff0000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_DAC_DELAY_TIMING_OFF      16
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_CAL_DELAY_TIMING_MSK      0x0000ff00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_CAL_DELAY_TIMING_OFF      8
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_N_ACCUM_CYCLES_TIMING_MSK 0x000000ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_1_BIT_N_ACCUM_CYCLES_TIMING_OFF 0

/*------------------------------------------------------.
 | Register 0x00000024 CHANNEL_PCBI_ADC_OC_TIMING_CFG_2 |
 +------------------------------------------------------+
 | bit  26:18 R/W  THR_MAP_TIMING_DEFAULT_26_18         |
 | bit  17:9  R/W  THR_MAP_TIMING_DEFAULT_17_9          |
 | bit  8:0   R/W  THR_MAP_TIMING_DEFAULT_8_0           |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_UNUSED_MASK                      0xf8000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_BIT_THR_MAP_TIMING_DEFAULT_26_18_MSK 0x07fc0000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_BIT_THR_MAP_TIMING_DEFAULT_26_18_OFF 18
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_BIT_THR_MAP_TIMING_DEFAULT_17_9_MSK  0x0003fe00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_BIT_THR_MAP_TIMING_DEFAULT_17_9_OFF  9
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_BIT_THR_MAP_TIMING_DEFAULT_8_0_MSK   0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_2_BIT_THR_MAP_TIMING_DEFAULT_8_0_OFF   0

/*------------------------------------------------------.
 | Register 0x00000028 CHANNEL_PCBI_ADC_OC_TIMING_CFG_3 |
 +------------------------------------------------------+
 | bit  8:0 R/W  THR_MAP_TIMING_DEFAULT_35_27           |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_3_UNUSED_MASK                      0xfffffe00
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_3_BIT_THR_MAP_TIMING_DEFAULT_35_27_MSK 0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_3_BIT_THR_MAP_TIMING_DEFAULT_35_27_OFF 0

/*------------------------------------------------------.
 | Register 0x0000002c CHANNEL_PCBI_ADC_OC_TIMING_CFG_4 |
 +------------------------------------------------------+
 | bit  31    R    ADC_FSM_ERR_TIMING                   |
 | bit  30    R    ADC_BIST_ERR_TIMING                  |
 | bit  29    R    ADC_BIST_DONE_TIMING                 |
 | bit  20    R/W  ADC_OC_TIMING_INV_POL                |
 | bit  19:11 R/W  MAX_THRESHOLD_TIMING                 |
 | bit  10:2  R/W  MIN_THRESHOLD_TIMING                 |
 | bit  1     R/W  ADC_BIST_START_TIMING                |
 | bit  0     R/W  OFFSET_EN_TIMING                     |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_UNUSED_MASK               0x1fe00000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_FSM_ERR_TIMING_MSK    0x80000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_FSM_ERR_TIMING_OFF    31
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_BIST_ERR_TIMING_MSK   0x40000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_BIST_ERR_TIMING_OFF   30
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_BIST_DONE_TIMING_MSK  0x20000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_BIST_DONE_TIMING_OFF  29
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_OC_TIMING_INV_POL_MSK 0x00100000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_OC_TIMING_INV_POL_OFF 20
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_MAX_THRESHOLD_TIMING_MSK  0x000ff800
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_MAX_THRESHOLD_TIMING_OFF  11
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_MIN_THRESHOLD_TIMING_MSK  0x000007fc
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_MIN_THRESHOLD_TIMING_OFF  2
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_BIST_START_TIMING_MSK 0x00000002
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_ADC_BIST_START_TIMING_OFF 1
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_OFFSET_EN_TIMING_MSK      0x00000001
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_TIMING_CFG_4_BIT_OFFSET_EN_TIMING_OFF      0

/*-------------------------------------------------------.
 | Register 0x00000030 CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1 |
 +-------------------------------------------------------+
 | bit  26    R/W  DATA_RAM_SEL_OVR                      |
 | bit  25    R/W  DATA_RAM_SEL_OVR_EN                   |
 | bit  24    R/W  UPDATE_CLK_BYP                        |
 | bit  23    R/W  ADC_OC_BRIDGE_SYNC_RESET              |
 | bit  22    R/W  ADC_RD_OVR                            |
 | bit  21    R/W  ADC_WR_OVR                            |
 | bit  20:12 R/W  ADC_D_OVR                             |
 | bit  11:4  R/W  ADC_A_OVR                             |
 | bit  2     R/W  MABC_ADC_OC_INT_OVR_EN                |
 | bit  1     R/W  CALIB_PROG_EN                         |
 +------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_UNUSED_MASK                  0xf8000009
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_DATA_RAM_SEL_OVR_MSK         0x04000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_DATA_RAM_SEL_OVR_OFF         26
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_DATA_RAM_SEL_OVR_EN_MSK      0x02000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_DATA_RAM_SEL_OVR_EN_OFF      25
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_UPDATE_CLK_BYP_MSK           0x01000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_UPDATE_CLK_BYP_OFF           24
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_OC_BRIDGE_SYNC_RESET_MSK 0x00800000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_OC_BRIDGE_SYNC_RESET_OFF 23
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_RD_OVR_MSK               0x00400000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_RD_OVR_OFF               22
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_WR_OVR_MSK               0x00200000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_WR_OVR_OFF               21
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_D_OVR_MSK                0x001ff000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_D_OVR_OFF                12
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_A_OVR_MSK                0x00000ff0
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_ADC_A_OVR_OFF                4
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_MABC_ADC_OC_INT_OVR_EN_MSK   0x00000004
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_MABC_ADC_OC_INT_OVR_EN_OFF   2
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_CALIB_PROG_EN_MSK            0x00000002
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_1_BIT_CALIB_PROG_EN_OFF            1

/*-------------------------------------------------------.
 | Register 0x00000034 CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2 |
 +-------------------------------------------------------+
 | bit  29:28 R/W  OFFSET_RAM_RAM_ERR_INJECT             |
 | bit  25    R/W  OFFSET_RAM_SD                         |
 | bit  24    R/W  OFFSET_RAM_DS                         |
 | bit  23    R/W  OFFSET_RAM_LS                         |
 | bit  22:14 R/W  OFFSET_RAM_DIN                        |
 | bit  12:4  R/W  OFFSET_RAM_ADDR                       |
 | bit  3     R/W  OFFSET_RAM_RWB                        |
 | bit  2     R/W  OFFSET_RAM_CEB                        |
 | bit  1     R/W  OFFSET_RAM_CLK_SEL                    |
 | bit  0     R/W  OFFSET_RAM_PCLK_EN                    |
 +------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_UNUSED_MASK                   0xc0002000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_RAM_ERR_INJECT_MSK 0x30000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_RAM_ERR_INJECT_OFF 28
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_SD_MSK             0x02000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_SD_OFF             25
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_DS_MSK             0x01000000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_DS_OFF             24
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_LS_MSK             0x00800000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_LS_OFF             23
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_DIN_MSK            0x007fc000
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_DIN_OFF            14
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_ADDR_MSK           0x00001ff0
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_ADDR_OFF           4
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_RWB_MSK            0x00000008
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_RWB_OFF            3
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_CEB_MSK            0x00000004
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_CEB_OFF            2
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_CLK_SEL_MSK        0x00000002
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_CLK_SEL_OFF        1
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_PCLK_EN_MSK        0x00000001
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_2_BIT_OFFSET_RAM_PCLK_EN_OFF        0

/*-------------------------------------------------------.
 | Register 0x00000038 CHANNEL_PCBI_ADC_OC_GENERAL_CFG_3 |
 +-------------------------------------------------------+
 | bit  8:0 R  OFFSET_RAM_DOUT                           |
 +------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_3_UNUSED_MASK         0xfffff800
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_3_BIT_OFFSET_RAM_DOUT_MSK 0x000001ff
#define PCBI_REG_CHANNEL_PCBI_ADC_OC_GENERAL_CFG_3_BIT_OFFSET_RAM_DOUT_OFF 0

/*----------------------------------------------------.
 | Register 0x0000003c CHANNEL_PCBI_RAM_CAPTURE_CFG_1 |
 +----------------------------------------------------+
 | bit  30 R/W  RAM_CAPTURE_SD                        |
 | bit  29 R/W  RAM_CAPTURE_DS                        |
 | bit  28 R/W  RAM_CAPTURE_LS                        |
 | bit  5  R/W  RAMCAPT_DATA_RD_EN                    |
 | bit  4  R/W  RAMCAPT_RST_RD_ADDR                   |
 | bit  3  R/W  RAMCAPT_CAPT_START                    |
 | bit  2  R/W  RAMCAPT_STOP_EVENT_SELECT             |
 | bit  1  R/W  RAMCAPT_CAPT_MODE                     |
 | bit  0  R/W  RAMCAPT_ENB                           |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_UNUSED_MASK                   0x0fffffc0
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAM_CAPTURE_SD_MSK            0x40000000
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAM_CAPTURE_SD_OFF            30
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAM_CAPTURE_DS_MSK            0x20000000
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAM_CAPTURE_DS_OFF            29
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAM_CAPTURE_LS_MSK            0x10000000
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAM_CAPTURE_LS_OFF            28
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_DATA_RD_EN_MSK        0x00000020
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_DATA_RD_EN_OFF        5
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_RST_RD_ADDR_MSK       0x00000010
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_RST_RD_ADDR_OFF       4
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_CAPT_START_MSK        0x00000008
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_CAPT_START_OFF        3
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_STOP_EVENT_SELECT_MSK 0x00000004
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_STOP_EVENT_SELECT_OFF 2
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_CAPT_MODE_MSK         0x00000002
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_CAPT_MODE_OFF         1
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_ENB_MSK               0x00000001
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_1_BIT_RAMCAPT_ENB_OFF               0

/*----------------------------------------------------.
 | Register 0x00000040 CHANNEL_PCBI_RAM_CAPTURE_CFG_2 |
 +----------------------------------------------------+
 | bit  31:0 R  RAMCAPT_DATA_OUT                      |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_2_UNUSED_MASK          0x00000000
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_2_BIT_RAMCAPT_DATA_OUT_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_RAM_CAPTURE_CFG_2_BIT_RAMCAPT_DATA_OUT_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000044 CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1 |
 +-----------------------------------------------------------+
 | bit  3 R/W  VHIST_PERBIN_VALUE_RD_ENB                     |
 | bit  2 R/W  VHIST_CAPT_START                              |
 | bit  1 R/W  VHIST_TITAN_TARGET_AMP_WR_EN                  |
 | bit  0 R/W  VHIST_CAPT_ENB                                |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_UNUSED_MASK                      0xfffffff0
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_PERBIN_VALUE_RD_ENB_MSK    0x00000008
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_PERBIN_VALUE_RD_ENB_OFF    3
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_CAPT_START_MSK             0x00000004
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_CAPT_START_OFF             2
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_TITAN_TARGET_AMP_WR_EN_MSK 0x00000002
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_TITAN_TARGET_AMP_WR_EN_OFF 1
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_CAPT_ENB_MSK               0x00000001
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_1_BIT_VHIST_CAPT_ENB_OFF               0

/*-----------------------------------------------------------.
 | Register 0x00000048 CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_2 |
 +-----------------------------------------------------------+
 | bit  31:0 R/W  VHIST_CNT_TIM_LIMIT_31_0                   |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_2_UNUSED_MASK                  0x00000000
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_2_BIT_VHIST_CNT_TIM_LIMIT_31_0_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_2_BIT_VHIST_CNT_TIM_LIMIT_31_0_OFF 0

/*-----------------------------------------------------------.
 | Register 0x0000004c CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_3 |
 +-----------------------------------------------------------+
 | bit  7:0 R/W  VHIST_CNT_TIM_LIMIT_39_32                   |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_3_UNUSED_MASK                   0xffffff00
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_3_BIT_VHIST_CNT_TIM_LIMIT_39_32_MSK 0x000000ff
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_3_BIT_VHIST_CNT_TIM_LIMIT_39_32_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000050 CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4 |
 +-----------------------------------------------------------+
 | bit  10  R  VHIST_PERBIN_VALUE_OVFL                       |
 | bit  9:4 R  VHIST_READBACK_ADDR                           |
 | bit  3:1 R  VHIST_FSM_STATE                               |
 | bit  0   R  VHIST_CAPT_RUNNING                            |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_UNUSED_MASK                 0xfffff800
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_PERBIN_VALUE_OVFL_MSK 0x00000400
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_PERBIN_VALUE_OVFL_OFF 10
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_READBACK_ADDR_MSK     0x000003f0
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_READBACK_ADDR_OFF     4
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_FSM_STATE_MSK         0x0000000e
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_FSM_STATE_OFF         1
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_CAPT_RUNNING_MSK      0x00000001
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_4_BIT_VHIST_CAPT_RUNNING_OFF      0

/*-----------------------------------------------------------.
 | Register 0x00000054 CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_5 |
 +-----------------------------------------------------------+
 | bit  31:0 R  VHIST_PERBIN_VALUE_31_0                      |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_5_UNUSED_MASK                 0x00000000
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_5_BIT_VHIST_PERBIN_VALUE_31_0_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_5_BIT_VHIST_PERBIN_VALUE_31_0_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000058 CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_6 |
 +-----------------------------------------------------------+
 | bit  7:0 R  VHIST_PERBIN_VALUE_39_32                      |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_6_UNUSED_MASK                  0xffffff00
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_6_BIT_VHIST_PERBIN_VALUE_39_32_MSK 0x000000ff
#define PCBI_REG_CHANNEL_PCBI_VERTICAL_HISTOGRAM_CFG_6_BIT_VHIST_PERBIN_VALUE_39_32_OFF 0

/*--------------------------------------------.
 | Register 0x0000005c CHANNEL_PCBI_SSI_CFG_1 |
 +--------------------------------------------+
 | bit  25:21 R/W  SSI_THRESHOLD_OVR          |
 | bit  20    R/W  SSI_THRESHOLD_OVR_EN       |
 | bit  19    R/W  SSI_OVR                    |
 | bit  18    R/W  SSI_ADJ_THR_RELEASES       |
 | bit  17:4  R/W  SSI_LIMIT                  |
 | bit  3:0   R/W  SSI_ACC_CNT                |
 +-------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_UNUSED_MASK              0xfc000000
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_THRESHOLD_OVR_MSK    0x03e00000
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_THRESHOLD_OVR_OFF    21
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_THRESHOLD_OVR_EN_MSK 0x00100000
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_THRESHOLD_OVR_EN_OFF 20
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_OVR_MSK              0x00080000
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_OVR_OFF              19
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_ADJ_THR_RELEASES_MSK 0x00040000
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_ADJ_THR_RELEASES_OFF 18
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_LIMIT_MSK            0x0003fff0
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_LIMIT_OFF            4
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_ACC_CNT_MSK          0x0000000f
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_1_BIT_SSI_ACC_CNT_OFF          0

/*--------------------------------------------.
 | Register 0x00000060 CHANNEL_PCBI_SSI_CFG_2 |
 +--------------------------------------------+
 | bit  5:1 R  SSI_CURR_THRESHOLD             |
 | bit  0   R  SSI_ADJUST_DONE                |
 +-------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_SSI_CFG_2_UNUSED_MASK            0xffffffc0
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_2_BIT_SSI_CURR_THRESHOLD_MSK 0x0000003e
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_2_BIT_SSI_CURR_THRESHOLD_OFF 1
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_2_BIT_SSI_ADJUST_DONE_MSK    0x00000001
#define PCBI_REG_CHANNEL_PCBI_SSI_CFG_2_BIT_SSI_ADJUST_DONE_OFF    0

/*--------------------------------------------.
 | Register 0x00000064 CHANNEL_PCBI_LOS_CFG_1 |
 +--------------------------------------------+
 | bit  3 R/W  RXLOS_EXT_LOOPBACK_EN          |
 | bit  2 R/W  RXLOS_INT_LOOPBACK_EN          |
 | bit  1 R/W  TX_SQUELCH_OVR                 |
 | bit  0 R/W  TX_SQUELCH_OVR_EN              |
 +-------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_UNUSED_MASK               0xfffffff0
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_RXLOS_EXT_LOOPBACK_EN_MSK 0x00000008
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_RXLOS_EXT_LOOPBACK_EN_OFF 3
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_RXLOS_INT_LOOPBACK_EN_MSK 0x00000004
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_RXLOS_INT_LOOPBACK_EN_OFF 2
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_TX_SQUELCH_OVR_MSK        0x00000002
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_TX_SQUELCH_OVR_OFF        1
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_TX_SQUELCH_OVR_EN_MSK     0x00000001
#define PCBI_REG_CHANNEL_PCBI_LOS_CFG_1_BIT_TX_SQUELCH_OVR_EN_OFF     0

/*-----------------------------------------------------------------.
 | Register 0x00000068 CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1 |
 +-----------------------------------------------------------------+
 | bit  31:27 R/W  OC_OVERRIDE                                     |
 | bit  26    R/W  OC_OVERRIDE_ENB                                 |
 | bit  25    R/W  OC_SENSE_ENB                                    |
 | bit  9:6   R/W  OC_THRESHOLD                                    |
 | bit  5:4   R/W  OCC_DONE_GEN_SEL                                |
 | bit  2     R/W  OC_INVERT                                       |
 | bit  1     R/W  OCC_CONT                                        |
 +----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_UNUSED_MASK          0x01fffc09
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_OVERRIDE_MSK      0xf8000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_OVERRIDE_OFF      27
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_OVERRIDE_ENB_MSK  0x04000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_OVERRIDE_ENB_OFF  26
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_SENSE_ENB_MSK     0x02000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_SENSE_ENB_OFF     25
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_THRESHOLD_MSK     0x000003c0
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_THRESHOLD_OFF     6
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OCC_DONE_GEN_SEL_MSK 0x00000030
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OCC_DONE_GEN_SEL_OFF 4
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_INVERT_MSK        0x00000004
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OC_INVERT_OFF        2
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OCC_CONT_MSK         0x00000002
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_1_BIT_OCC_CONT_OFF         1

/*-----------------------------------------------------------------.
 | Register 0x0000006c CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2 |
 +-----------------------------------------------------------------+
 | bit  30:15 R/W  OC_INTERVAL                                     |
 | bit  14:0  R/W  OC_TOLERANCE                                    |
 +----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2_UNUSED_MASK      0x80000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2_BIT_OC_INTERVAL_MSK  0x7fff8000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2_BIT_OC_INTERVAL_OFF  15
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2_BIT_OC_TOLERANCE_MSK 0x00007fff
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_2_BIT_OC_TOLERANCE_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000070 CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3 |
 +-----------------------------------------------------------+
 | bit  31:27 R/W  OC_OVERRIDE_DIV3                          |
 | bit  26    R/W  OC_OVERRIDE_ENB_DIV3                      |
 | bit  9:6   R/W  OC_THRESHOLD_DIV3                         |
 | bit  5:4   R/W  OCC_DONE_GEN_SEL_DIV3                     |
 | bit  2     R/W  OC_INVERT_DIV3                            |
 | bit  1     R/W  OCC_CONT_DIV3                             |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_UNUSED_MASK               0x03fffc09
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_OVERRIDE_DIV3_MSK      0xf8000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_OVERRIDE_DIV3_OFF      27
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_OVERRIDE_ENB_DIV3_MSK  0x04000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_OVERRIDE_ENB_DIV3_OFF  26
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_THRESHOLD_DIV3_MSK     0x000003c0
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_THRESHOLD_DIV3_OFF     6
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OCC_DONE_GEN_SEL_DIV3_MSK 0x00000030
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OCC_DONE_GEN_SEL_DIV3_OFF 4
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_INVERT_DIV3_MSK        0x00000004
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OC_INVERT_DIV3_OFF        2
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OCC_CONT_DIV3_MSK         0x00000002
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_3_BIT_OCC_CONT_DIV3_OFF         1

/*-----------------------------------------------------------.
 | Register 0x00000074 CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4 |
 +-----------------------------------------------------------+
 | bit  30:15 R/W  OC_INTERVAL_DIV3                          |
 | bit  14:0  R/W  OC_TOLERANCE_DIV3                         |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4_UNUSED_MASK           0x80000000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4_BIT_OC_INTERVAL_DIV3_MSK  0x7fff8000
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4_BIT_OC_INTERVAL_DIV3_OFF  15
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4_BIT_OC_TOLERANCE_DIV3_MSK 0x00007fff
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_4_BIT_OC_TOLERANCE_DIV3_OFF 0

/*-----------------------------------------------------------------.
 | Register 0x00000078 CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5 |
 +-----------------------------------------------------------------+
 | bit  5   R  OC_THRESHOLD_CHECK_FAILB                            |
 | bit  4:0 R  OCDAC_UNENC                                         |
 +----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5_UNUSED_MASK                  0xffffffc0
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5_BIT_OC_THRESHOLD_CHECK_FAILB_MSK 0x00000020
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5_BIT_OC_THRESHOLD_CHECK_FAILB_OFF 5
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5_BIT_OCDAC_UNENC_MSK              0x0000001f
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORRECTION_CFG_5_BIT_OCDAC_UNENC_OFF              0

/*-----------------------------------------------------------.
 | Register 0x0000007c CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6 |
 +-----------------------------------------------------------+
 | bit  5   R  OC_THRESHOLD_CHECK_FAILB_DIV3                 |
 | bit  4:0 R  OCDAC_UNENC_DIV3                              |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6_UNUSED_MASK                       0xffffffc0
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6_BIT_OC_THRESHOLD_CHECK_FAILB_DIV3_MSK 0x00000020
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6_BIT_OC_THRESHOLD_CHECK_FAILB_DIV3_OFF 5
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6_BIT_OCDAC_UNENC_DIV3_MSK              0x0000001f
#define PCBI_REG_CHANNEL_PCBI_TX_DCD_OFFSET_CORR_CFG_6_BIT_OCDAC_UNENC_DIV3_OFF              0

/*------------------------------------------------------.
 | Register 0x00000080 CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1 |
 +------------------------------------------------------+
 | bit  30:26 R/W  P1B_PT                               |
 | bit  25:21 R/W  P1B_D2                               |
 | bit  20:16 R/W  P1B_D1                               |
 | bit  15:11 R/W  P1A_PT                               |
 | bit  10:6  R/W  P1A_D2                               |
 | bit  5:1   R/W  P1A_D1                               |
 | bit  0     R/W  TX_CTRL_LOGIC_OVR_EN                 |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_UNUSED_MASK              0x80000000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1B_PT_MSK               0x7c000000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1B_PT_OFF               26
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1B_D2_MSK               0x03e00000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1B_D2_OFF               21
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1B_D1_MSK               0x001f0000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1B_D1_OFF               16
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1A_PT_MSK               0x0000f800
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1A_PT_OFF               11
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1A_D2_MSK               0x000007c0
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1A_D2_OFF               6
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1A_D1_MSK               0x0000003e
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_P1A_D1_OFF               1
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_TX_CTRL_LOGIC_OVR_EN_MSK 0x00000001
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_1_BIT_TX_CTRL_LOGIC_OVR_EN_OFF 0

/*------------------------------------------------------.
 | Register 0x00000084 CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2 |
 +------------------------------------------------------+
 | bit  31    R/W  PISO_PRE2_EN                         |
 | bit  30    R/W  PISO_PRE1_EN                         |
 | bit  29:25 R/W  P2B_PT                               |
 | bit  24:20 R/W  P2B_D2                               |
 | bit  19:15 R/W  P2B_D1                               |
 | bit  14:10 R/W  P2A_PT                               |
 | bit  9:5   R/W  P2A_D2                               |
 | bit  4:0   R/W  P2A_D1                               |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_UNUSED_MASK      0x00000000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_PISO_PRE2_EN_MSK 0x80000000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_PISO_PRE2_EN_OFF 31
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_PISO_PRE1_EN_MSK 0x40000000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_PISO_PRE1_EN_OFF 30
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2B_PT_MSK       0x3e000000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2B_PT_OFF       25
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2B_D2_MSK       0x01f00000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2B_D2_OFF       20
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2B_D1_MSK       0x000f8000
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2B_D1_OFF       15
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2A_PT_MSK       0x00007c00
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2A_PT_OFF       10
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2A_D2_MSK       0x000003e0
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2A_D2_OFF       5
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2A_D1_MSK       0x0000001f
#define PCBI_REG_CHANNEL_PCBI_TX_CTRL_LOGIC_CFG_2_BIT_P2A_D1_OFF       0

/*------------------------------------------------------------------.
 | Register 0x00000088 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1 |
 +------------------------------------------------------------------+
 | bit  13   R/W  CHK_INV                                           |
 | bit  12:9 R/W  CHK_MODE                                          |
 | bit  8    R/W  CHK_READ                                          |
 | bit  7    R/W  CHK_EN                                            |
 | bit  6    R/W  GEN_ERR_INJ                                       |
 | bit  5    R/W  GEN_INV                                           |
 | bit  4:1  R/W  GEN_MODE                                          |
 | bit  0    R/W  GEN_EN                                            |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_UNUSED_MASK     0xffffc000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_INV_MSK     0x00002000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_INV_OFF     13
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_MODE_MSK    0x00001e00
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_MODE_OFF    9
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_READ_MSK    0x00000100
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_READ_OFF    8
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_EN_MSK      0x00000080
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_CHK_EN_OFF      7
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_ERR_INJ_MSK 0x00000040
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_ERR_INJ_OFF 6
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_INV_MSK     0x00000020
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_INV_OFF     5
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_MODE_MSK    0x0000001e
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_MODE_OFF    1
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_EN_MSK      0x00000001
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_1_BIT_GEN_EN_OFF      0

/*------------------------------------------------------------------.
 | Register 0x0000008c CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_2 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_31_TO_0                               |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_2_UNUSED_MASK             0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_2_BIT_GEN_USR_PAT_31_TO_0_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_2_BIT_GEN_USR_PAT_31_TO_0_OFF 0

/*------------------------------------------------------------------.
 | Register 0x00000090 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_3 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_63_TO_32                              |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_3_UNUSED_MASK              0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_3_BIT_GEN_USR_PAT_63_TO_32_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_3_BIT_GEN_USR_PAT_63_TO_32_OFF 0

/*------------------------------------------------------------------.
 | Register 0x00000094 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_4 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_95_TO_64                              |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_4_UNUSED_MASK              0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_4_BIT_GEN_USR_PAT_95_TO_64_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_4_BIT_GEN_USR_PAT_95_TO_64_OFF 0

/*------------------------------------------------------------------.
 | Register 0x00000098 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_5 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_127_TO_96                             |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_5_UNUSED_MASK               0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_5_BIT_GEN_USR_PAT_127_TO_96_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_5_BIT_GEN_USR_PAT_127_TO_96_OFF 0

/*------------------------------------------------------------------.
 | Register 0x0000009c CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_6 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_159_TO_128                            |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_6_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_6_BIT_GEN_USR_PAT_159_TO_128_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_6_BIT_GEN_USR_PAT_159_TO_128_OFF 0

/*------------------------------------------------------------------.
 | Register 0x000000a0 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_7 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_191_TO_160                            |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_7_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_7_BIT_GEN_USR_PAT_191_TO_160_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_7_BIT_GEN_USR_PAT_191_TO_160_OFF 0

/*------------------------------------------------------------------.
 | Register 0x000000a4 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_8 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_223_TO_192                            |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_8_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_8_BIT_GEN_USR_PAT_223_TO_192_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_8_BIT_GEN_USR_PAT_223_TO_192_OFF 0

/*------------------------------------------------------------------.
 | Register 0x000000a8 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_9 |
 +------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_255_TO_224                            |
 +-----------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_9_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_9_BIT_GEN_USR_PAT_255_TO_224_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_9_BIT_GEN_USR_PAT_255_TO_224_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000ac CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_10 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_287_TO_256                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_10_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_10_BIT_GEN_USR_PAT_287_TO_256_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_10_BIT_GEN_USR_PAT_287_TO_256_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000b0 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_11 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  GEN_USR_PAT_319_TO_288                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_11_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_11_BIT_GEN_USR_PAT_319_TO_288_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_11_BIT_GEN_USR_PAT_319_TO_288_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000b4 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_12 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_31_TO_0                                |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_12_UNUSED_MASK             0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_12_BIT_CHK_USR_PAT_31_TO_0_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_12_BIT_CHK_USR_PAT_31_TO_0_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000b8 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_13 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_63_TO_32                               |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_13_UNUSED_MASK              0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_13_BIT_CHK_USR_PAT_63_TO_32_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_13_BIT_CHK_USR_PAT_63_TO_32_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000bc CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_14 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_95_TO_64                               |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_14_UNUSED_MASK              0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_14_BIT_CHK_USR_PAT_95_TO_64_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_14_BIT_CHK_USR_PAT_95_TO_64_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000c0 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_15 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_127_TO_96                              |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_15_UNUSED_MASK               0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_15_BIT_CHK_USR_PAT_127_TO_96_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_15_BIT_CHK_USR_PAT_127_TO_96_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000c4 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_16 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_159_TO_128                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_16_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_16_BIT_CHK_USR_PAT_159_TO_128_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_16_BIT_CHK_USR_PAT_159_TO_128_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000c8 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_17 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_191_TO_160                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_17_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_17_BIT_CHK_USR_PAT_191_TO_160_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_17_BIT_CHK_USR_PAT_191_TO_160_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000cc CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_18 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_223_TO_192                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_18_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_18_BIT_CHK_USR_PAT_223_TO_192_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_18_BIT_CHK_USR_PAT_223_TO_192_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000d0 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_19 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_255_TO_224                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_19_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_19_BIT_CHK_USR_PAT_255_TO_224_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_19_BIT_CHK_USR_PAT_255_TO_224_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000d4 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_20 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_287_TO_256                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_20_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_20_BIT_CHK_USR_PAT_287_TO_256_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_20_BIT_CHK_USR_PAT_287_TO_256_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000d8 CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_21 |
 +-------------------------------------------------------------------+
 | bit  31:0 R/W  CHK_USR_PAT_319_TO_288                             |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_21_UNUSED_MASK                0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_21_BIT_CHK_USR_PAT_319_TO_288_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_21_BIT_CHK_USR_PAT_319_TO_288_OFF 0

/*-------------------------------------------------------------------.
 | Register 0x000000dc CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_22 |
 +-------------------------------------------------------------------+
 | bit  31:0 R  CHK_ERR_CNT                                          |
 +------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_22_UNUSED_MASK     0x00000000
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_22_BIT_CHK_ERR_CNT_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_PATTERN_GENERATOR_AND_MON_CFG_22_BIT_CHK_ERR_CNT_OFF 0

/*-------------------------------------------.
 | Register 0x000000e0 CHANNEL_PCBI_TX_CFG_1 |
 +-------------------------------------------+
 | bit  20:16 R/W  RX_TX_DESKEW_AF           |
 | bit  15:11 R/W  RX_TX_DESKEW_AE           |
 | bit  10:8  R/W  TX_RX_DESKEW_SYNC_VAL     |
 | bit  7     R/W  TX_RX_DESKEW_SYNC         |
 | bit  6:4   R/W  RX_TX_DESKEW_SYNC_VAL     |
 | bit  3     R/W  RX_TX_DESKEW_SYNC         |
 | bit  2     R/W  LOOPBACK_TX_RX_EN         |
 | bit  1:0   R/W  TX_SOURCE                 |
 +------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_CFG_1_UNUSED_MASK               0xffe00000
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_AF_MSK       0x001f0000
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_AF_OFF       16
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_AE_MSK       0x0000f800
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_AE_OFF       11
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_TX_RX_DESKEW_SYNC_VAL_MSK 0x00000700
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_TX_RX_DESKEW_SYNC_VAL_OFF 8
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_TX_RX_DESKEW_SYNC_MSK     0x00000080
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_TX_RX_DESKEW_SYNC_OFF     7
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_SYNC_VAL_MSK 0x00000070
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_SYNC_VAL_OFF 4
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_SYNC_MSK     0x00000008
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_RX_TX_DESKEW_SYNC_OFF     3
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_LOOPBACK_TX_RX_EN_MSK     0x00000004
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_LOOPBACK_TX_RX_EN_OFF     2
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_TX_SOURCE_MSK             0x00000003
#define PCBI_REG_CHANNEL_PCBI_TX_CFG_1_BIT_TX_SOURCE_OFF             0

/*--------------------------------------------------------------------.
 | Register 0x000000e4 CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1 |
 +--------------------------------------------------------------------+
 | bit  13   R/W  TPD_CTRL_OVR_EN                                     |
 | bit  12   R/W  TPD_CTRL_OVR                                        |
 | bit  11:8 R/W  PGA_CTRL                                            |
 | bit  7    R    PGA_NS_SENSE                                        |
 | bit  6    R/W  PGA_NS_SENSE_ENB                                    |
 | bit  5:1  R/W  PGA_NS_REF                                          |
 | bit  0    R/W  PGA_NS_SEL                                          |
 +-------------------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_UNUSED_MASK          0xffffc000
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_TPD_CTRL_OVR_EN_MSK  0x00002000
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_TPD_CTRL_OVR_EN_OFF  13
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_TPD_CTRL_OVR_MSK     0x00001000
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_TPD_CTRL_OVR_OFF     12
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_CTRL_MSK         0x00000f00
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_CTRL_OFF         8
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_SENSE_MSK     0x00000080
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_SENSE_OFF     7
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_SENSE_ENB_MSK 0x00000040
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_SENSE_ENB_OFF 6
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_REF_MSK       0x0000003e
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_REF_OFF       1
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_SEL_MSK       0x00000001
#define PCBI_REG_CHANNEL_PCBI_PGA_COMMON_MODE_CALIBRATION_CFG_1_BIT_PGA_NS_SEL_OFF       0

/*---------------------------------------------------------.
 | Register 0x000000e8 CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1 |
 +---------------------------------------------------------+
 | bit  21    R/W  PGA_LUT_PCBI_OVR_EN                     |
 | bit  20:18 R/W  PGA_CD_S1_OVR                           |
 | bit  17:15 R/W  PGA_CD_S2_OVR                           |
 | bit  14:10 R/W  PGA_RG_S1_OVR                           |
 | bit  9:6   R/W  PGA_RG_S2_OVR                           |
 | bit  5:3   R/W  PGA_CG_S1_OVR                           |
 | bit  2:0   R/W  PGA_CG_S2_OVR                           |
 +--------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_UNUSED_MASK             0xffc00000
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_LUT_PCBI_OVR_EN_MSK 0x00200000
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_LUT_PCBI_OVR_EN_OFF 21
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CD_S1_OVR_MSK       0x001c0000
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CD_S1_OVR_OFF       18
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CD_S2_OVR_MSK       0x00038000
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CD_S2_OVR_OFF       15
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_RG_S1_OVR_MSK       0x00007c00
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_RG_S1_OVR_OFF       10
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_RG_S2_OVR_MSK       0x000003c0
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_RG_S2_OVR_OFF       6
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CG_S1_OVR_MSK       0x00000038
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CG_S1_OVR_OFF       3
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CG_S2_OVR_MSK       0x00000007
#define PCBI_REG_CHANNEL_PCBI_PGA_LUT_OVERRIDE_CFG_1_BIT_PGA_CG_S2_OVR_OFF       0

/*---------------------------------------------.
 | Register 0x000000ec CHANNEL_PCBI_MABC_CFG_1 |
 +---------------------------------------------+
 | bit  18:17 R/W  ADC_CM_SEL                  |
 | bit  16    R/W  ADC_BYPASS_DIV8             |
 | bit  15    R/W  ADC_BYPASS_DIV4             |
 | bit  14:13 R/W  T_PISO_MAIN_EN              |
 | bit  12    R/W  RX_CMCOR_CTRL               |
 | bit  11    R/W  T_TEST_EN                   |
 | bit  10    R/W  T_PISO_DLB_EN               |
 | bit  9     R/W  ADC_DLB_EN                  |
 | bit  8     R/W  PGA_MLB_ENB                 |
 | bit  7:2   R/W  TRS_TEST_MODE               |
 | bit  1     R/W  TRS_ENB                     |
 | bit  0     R/W  RX_CM_ENB                   |
 +--------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_UNUSED_MASK         0xfff80000
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_CM_SEL_MSK      0x00060000
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_CM_SEL_OFF      17
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_BYPASS_DIV8_MSK 0x00010000
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_BYPASS_DIV8_OFF 16
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_BYPASS_DIV4_MSK 0x00008000
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_BYPASS_DIV4_OFF 15
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_T_PISO_MAIN_EN_MSK  0x00006000
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_T_PISO_MAIN_EN_OFF  13
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_RX_CMCOR_CTRL_MSK   0x00001000
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_RX_CMCOR_CTRL_OFF   12
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_T_TEST_EN_MSK       0x00000800
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_T_TEST_EN_OFF       11
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_T_PISO_DLB_EN_MSK   0x00000400
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_T_PISO_DLB_EN_OFF   10
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_DLB_EN_MSK      0x00000200
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_ADC_DLB_EN_OFF      9
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_PGA_MLB_ENB_MSK     0x00000100
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_PGA_MLB_ENB_OFF     8
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_TRS_TEST_MODE_MSK   0x000000fc
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_TRS_TEST_MODE_OFF   2
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_TRS_ENB_MSK         0x00000002
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_TRS_ENB_OFF         1
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_RX_CM_ENB_MSK       0x00000001
#define PCBI_REG_CHANNEL_PCBI_MABC_CFG_1_BIT_RX_CM_ENB_OFF       0

/*--------------------------------------------------.
 | Register 0x000000f0 CHANNEL_PCBI_SIPO_BIST_CFG_1 |
 +--------------------------------------------------+
 | bit  4 R    SIPO_BIST_TIMING_DONE                |
 | bit  3 R    SIPO_BIST_DATA_DONE                  |
 | bit  2 R/W  SIPO_BIST_START                      |
 | bit  1 R/W  ADC_BIST                             |
 | bit  0 R/W  SIPO_BIST_DATA_TIME_SEL              |
 +-------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_UNUSED_MASK                 0xffffffe0
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_TIMING_DONE_MSK   0x00000010
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_TIMING_DONE_OFF   4
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_DATA_DONE_MSK     0x00000008
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_DATA_DONE_OFF     3
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_START_MSK         0x00000004
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_START_OFF         2
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_ADC_BIST_MSK                0x00000002
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_ADC_BIST_OFF                1
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_DATA_TIME_SEL_MSK 0x00000001
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_1_BIT_SIPO_BIST_DATA_TIME_SEL_OFF 0

/*--------------------------------------------------.
 | Register 0x000000f4 CHANNEL_PCBI_SIPO_BIST_CFG_2 |
 +--------------------------------------------------+
 | bit  31:0 R  SIPO_BIST_DATA_FAIL                 |
 +-------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_2_UNUSED_MASK             0x00000000
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_2_BIT_SIPO_BIST_DATA_FAIL_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_2_BIT_SIPO_BIST_DATA_FAIL_OFF 0

/*--------------------------------------------------.
 | Register 0x000000f8 CHANNEL_PCBI_SIPO_BIST_CFG_3 |
 +--------------------------------------------------+
 | bit  31:0 R  SIPO_BIST_TIMING_FAIL               |
 +-------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_3_UNUSED_MASK               0x00000000
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_3_BIT_SIPO_BIST_TIMING_FAIL_MSK 0xffffffff
#define PCBI_REG_CHANNEL_PCBI_SIPO_BIST_CFG_3_BIT_SIPO_BIST_TIMING_FAIL_OFF 0

/*-----------------------------------------------------------.
 | Register 0x000000fc CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1 |
 +-----------------------------------------------------------+
 | bit  27    R    OCD_CM                                    |
 | bit  26    R    ROP_RECALCUL_DONE                         |
 | bit  25    R    ROP_OVERFLOW                              |
 | bit  24    R    ROP_CAL_DONE                              |
 | bit  23    R    VGP_OVERFLOW                              |
 | bit  22    R    VGP_OCC_DONE                              |
 | bit  21:14 R/W  VGP_UPPERLIMIT                            |
 | bit  13:12 R/W  TX_EMI_CALIB_OCC_DONE_GEN_SEL             |
 | bit  11    R/W  VGP_CLR_OCDAC                             |
 | bit  10    R/W  VGP_OCC_CONT                              |
 | bit  9     R/W  VGP_OCC_ENABLE_OVR_EN                     |
 | bit  8     R/W  VGP_OCC_ENABLE_OVR                        |
 | bit  7     R/W  VGP_OCC_START_OVR_EN                      |
 | bit  6     R/W  VGP_OCC_START_OVR                         |
 | bit  5     R/W  RECALCUL_OVR_EN                           |
 | bit  4     R/W  RECALCUL_OVR                              |
 | bit  3     R/W  START_ROPRON_CAL_OVR_EN                   |
 | bit  2     R/W  START_ROPRON_CAL_OVR                      |
 | bit  1     R/W  VGP_OCD_CM_INVERT                         |
 | bit  0     R/W  ROP_OCD_CM_INVERT                         |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_UNUSED_MASK                       0xf0000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_OCD_CM_MSK                        0x08000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_OCD_CM_OFF                        27
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_RECALCUL_DONE_MSK             0x04000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_RECALCUL_DONE_OFF             26
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_OVERFLOW_MSK                  0x02000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_OVERFLOW_OFF                  25
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_CAL_DONE_MSK                  0x01000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_CAL_DONE_OFF                  24
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OVERFLOW_MSK                  0x00800000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OVERFLOW_OFF                  23
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_DONE_MSK                  0x00400000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_DONE_OFF                  22
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_UPPERLIMIT_MSK                0x003fc000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_UPPERLIMIT_OFF                14
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_TX_EMI_CALIB_OCC_DONE_GEN_SEL_MSK 0x00003000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_TX_EMI_CALIB_OCC_DONE_GEN_SEL_OFF 12
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_CLR_OCDAC_MSK                 0x00000800
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_CLR_OCDAC_OFF                 11
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_CONT_MSK                  0x00000400
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_CONT_OFF                  10
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_ENABLE_OVR_EN_MSK         0x00000200
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_ENABLE_OVR_EN_OFF         9
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_ENABLE_OVR_MSK            0x00000100
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_ENABLE_OVR_OFF            8
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_START_OVR_EN_MSK          0x00000080
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_START_OVR_EN_OFF          7
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_START_OVR_MSK             0x00000040
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCC_START_OVR_OFF             6
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_RECALCUL_OVR_EN_MSK               0x00000020
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_RECALCUL_OVR_EN_OFF               5
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_RECALCUL_OVR_MSK                  0x00000010
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_RECALCUL_OVR_OFF                  4
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_START_ROPRON_CAL_OVR_EN_MSK       0x00000008
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_START_ROPRON_CAL_OVR_EN_OFF       3
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_START_ROPRON_CAL_OVR_MSK          0x00000004
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_START_ROPRON_CAL_OVR_OFF          2
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCD_CM_INVERT_MSK             0x00000002
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_VGP_OCD_CM_INVERT_OFF             1
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_OCD_CM_INVERT_MSK             0x00000001
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_1_BIT_ROP_OCD_CM_INVERT_OFF             0

/*-----------------------------------------------------------.
 | Register 0x00000100 CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2 |
 +-----------------------------------------------------------+
 | bit  30:16 R/W  TX_EMI_CALIB_OC_TOLERANCE                 |
 | bit  15:0  R/W  TX_EMI_CALIB_OC_INTERVAL                  |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2_UNUSED_MASK                   0x80000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2_BIT_TX_EMI_CALIB_OC_TOLERANCE_MSK 0x7fff0000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2_BIT_TX_EMI_CALIB_OC_TOLERANCE_OFF 16
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2_BIT_TX_EMI_CALIB_OC_INTERVAL_MSK  0x0000ffff
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_2_BIT_TX_EMI_CALIB_OC_INTERVAL_OFF  0

/*-----------------------------------------------------------.
 | Register 0x00000104 CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_3 |
 +-----------------------------------------------------------+
 | bit  19:0 R/W  PWRDATA                                    |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_3_UNUSED_MASK 0xfff00000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_3_BIT_PWRDATA_MSK 0x000fffff
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_3_BIT_PWRDATA_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000108 CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4 |
 +-----------------------------------------------------------+
 | bit  19:10 R    PGENERIC_DATA_OUT                         |
 | bit  9:6   R/W  PRDLOCK                                   |
 | bit  5:0   R/W  PGENERIC_RD_ADD                           |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_UNUSED_MASK           0xfff00000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_BIT_PGENERIC_DATA_OUT_MSK 0x000ffc00
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_BIT_PGENERIC_DATA_OUT_OFF 10
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_BIT_PRDLOCK_MSK           0x000003c0
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_BIT_PRDLOCK_OFF           6
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_BIT_PGENERIC_RD_ADD_MSK   0x0000003f
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_4_BIT_PGENERIC_RD_ADD_OFF   0

/*-----------------------------------------------------------.
 | Register 0x0000010c CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5 |
 +-----------------------------------------------------------+
 | bit  29:20 R/W  P1AD1D_IN                                 |
 | bit  19:10 R/W  P1BD2D_IN                                 |
 | bit  9:0   R/W  P1AD2D_IN                                 |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_UNUSED_MASK   0xc0000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_BIT_P1AD1D_IN_MSK 0x3ff00000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_BIT_P1AD1D_IN_OFF 20
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_BIT_P1BD2D_IN_MSK 0x000ffc00
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_BIT_P1BD2D_IN_OFF 10
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_BIT_P1AD2D_IN_MSK 0x000003ff
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_5_BIT_P1AD2D_IN_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000110 CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6 |
 +-----------------------------------------------------------+
 | bit  29:20 R/W  P2BD2D_IN                                 |
 | bit  19:10 R/W  P2AD2D_IN                                 |
 | bit  9:0   R/W  P1BD1D_IN                                 |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_UNUSED_MASK   0xc0000000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_BIT_P2BD2D_IN_MSK 0x3ff00000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_BIT_P2BD2D_IN_OFF 20
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_BIT_P2AD2D_IN_MSK 0x000ffc00
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_BIT_P2AD2D_IN_OFF 10
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_BIT_P1BD1D_IN_MSK 0x000003ff
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_6_BIT_P1BD1D_IN_OFF 0

/*-----------------------------------------------------------.
 | Register 0x00000114 CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7 |
 +-----------------------------------------------------------+
 | bit  19:10 R/W  P2BD1D_IN                                 |
 | bit  9:0   R/W  P2AD1D_IN                                 |
 +----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7_UNUSED_MASK   0xfff00000
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7_BIT_P2BD1D_IN_MSK 0x000ffc00
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7_BIT_P2BD1D_IN_OFF 10
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7_BIT_P2AD1D_IN_MSK 0x000003ff
#define PCBI_REG_CHANNEL_PCBI_TX_EMI_CALIBRATION_CFG_7_BIT_P2AD1D_IN_OFF 0

/*------------------------------------------------------------.
 | Register 0x00000118 CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1 |
 +------------------------------------------------------------+
 | bit  16   R/W  TRS_CTRL_0                                  |
 | bit  13   R/W  TRCS_ATMSB                                  |
 | bit  12:8 R/W  ATIN                                        |
 | bit  7    R/W  PI_I_ATMSB                                  |
 | bit  6    R/W  PI_Q_ATMSB                                  |
 | bit  5    R/W  RX_ATMSB                                    |
 | bit  4    R/W  TRS_ATMSB                                   |
 | bit  3    R/W  T_ATMSB                                     |
 | bit  2    R/W  PI_ATMSB                                    |
 | bit  1    R/W  PGA_ATMSB                                   |
 | bit  0    R/W  ADC_ATMSB                                   |
 +-----------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_UNUSED_MASK    0xfffec000
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_TRS_CTRL_0_MSK 0x00010000
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_TRS_CTRL_0_OFF 16
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_TRCS_ATMSB_MSK 0x00002000
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_TRCS_ATMSB_OFF 13
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_ATIN_MSK       0x00001f00
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_ATIN_OFF       8
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PI_I_ATMSB_MSK 0x00000080
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PI_I_ATMSB_OFF 7
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PI_Q_ATMSB_MSK 0x00000040
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PI_Q_ATMSB_OFF 6
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_RX_ATMSB_MSK   0x00000020
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_RX_ATMSB_OFF   5
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_TRS_ATMSB_MSK  0x00000010
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_TRS_ATMSB_OFF  4
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_T_ATMSB_MSK    0x00000008
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_T_ATMSB_OFF    3
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PI_ATMSB_MSK   0x00000004
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PI_ATMSB_OFF   2
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PGA_ATMSB_MSK  0x00000002
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_PGA_ATMSB_OFF  1
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_ADC_ATMSB_MSK  0x00000001
#define PCBI_REG_CHANNEL_PCBI_ANALOG_TESTBUS_MODE_CFG_1_BIT_ADC_ATMSB_OFF  0

/*----------------------------------------------.
 | Register 0x0000011c CHANNEL_PCBI_RESET_CFG_1 |
 +----------------------------------------------+
 | bit  17  R/W  DIAGNOSTICS_SW_RESET           |
 | bit  16  R/W  SSI_SW_RESET                   |
 | bit  15  R/W  OCC_TX_RX_SW_RESET             |
 | bit  14  R/W  PATT_CHK_SW_RESET              |
 | bit  13  R/W  PATT_GEN_SW_RESET              |
 | bit  12  R/W  TX_EMI_CAL_SW_RESET            |
 | bit  11  R/W  SIPO_BIST_SW_RESET             |
 | bit  10  R/W  ADC_OC_SW_RESET                |
 | bit  9   R/W  TX_LANE_INVERT                 |
 | bit  8   R/W  RX_LANE_INVERT                 |
 | bit  7:6 R/W  MTSB_BUS_WIDTH                 |
 | bit  5   R/W  PI_RSTB                        |
 | bit  3   R/W  T_PISO_RSTB                    |
 | bit  2   R/W  T_EMI_RSTB                     |
 | bit  1   R/W  ADC_RSTB                       |
 | bit  0   R/W  ADC_DAC_RSTB                   |
 +---------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_UNUSED_MASK              0xfffc0010
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_DIAGNOSTICS_SW_RESET_MSK 0x00020000
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_DIAGNOSTICS_SW_RESET_OFF 17
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_SSI_SW_RESET_MSK         0x00010000
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_SSI_SW_RESET_OFF         16
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_OCC_TX_RX_SW_RESET_MSK   0x00008000
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_OCC_TX_RX_SW_RESET_OFF   15
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_PATT_CHK_SW_RESET_MSK    0x00004000
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_PATT_CHK_SW_RESET_OFF    14
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_PATT_GEN_SW_RESET_MSK    0x00002000
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_PATT_GEN_SW_RESET_OFF    13
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_TX_EMI_CAL_SW_RESET_MSK  0x00001000
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_TX_EMI_CAL_SW_RESET_OFF  12
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_SIPO_BIST_SW_RESET_MSK   0x00000800
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_SIPO_BIST_SW_RESET_OFF   11
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_ADC_OC_SW_RESET_MSK      0x00000400
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_ADC_OC_SW_RESET_OFF      10
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_TX_LANE_INVERT_MSK       0x00000200
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_TX_LANE_INVERT_OFF       9
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_RX_LANE_INVERT_MSK       0x00000100
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_RX_LANE_INVERT_OFF       8
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_MTSB_BUS_WIDTH_MSK       0x000000c0
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_MTSB_BUS_WIDTH_OFF       6
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_PI_RSTB_MSK              0x00000020
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_PI_RSTB_OFF              5
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_T_PISO_RSTB_MSK          0x00000008
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_T_PISO_RSTB_OFF          3
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_T_EMI_RSTB_MSK           0x00000004
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_T_EMI_RSTB_OFF           2
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_ADC_RSTB_MSK             0x00000002
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_ADC_RSTB_OFF             1
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_ADC_DAC_RSTB_MSK         0x00000001
#define PCBI_REG_CHANNEL_PCBI_RESET_CFG_1_BIT_ADC_DAC_RSTB_OFF         0

/*-----------------------------------------------------.
 | Register 0x00000120 CHANNEL_PCBI_LANE_N_STAT_INT_EN |
 +-----------------------------------------------------+
 | bit  2 R/W  LOS_E                                   |
 | bit  1 R/W  SSI_E                                   |
 | bit  0 R/W  PATT_GEN_MON_CHK_ERROR_E                |
 +----------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_UNUSED_MASK                  0xfffffff8
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_BIT_LOS_E_MSK                    0x00000004
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_BIT_LOS_E_OFF                    2
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_BIT_SSI_E_MSK                    0x00000002
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_BIT_SSI_E_OFF                    1
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_BIT_PATT_GEN_MON_CHK_ERROR_E_MSK 0x00000001
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EN_BIT_PATT_GEN_MON_CHK_ERROR_E_OFF 0

/*--------------------------------------------------------.
 | Register 0x00000124 CHANNEL_PCBI_LANE_N_STAT_INT_EVENT |
 +--------------------------------------------------------+
 | bit  2 R/W  LOS_I                                      |
 | bit  1 R/W  SSI_I                                      |
 | bit  0 R/W  PATT_GEN_MON_CHK_ERROR_I                   |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_UNUSED_MASK                  0xfffffff8
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_BIT_LOS_I_MSK                    0x00000004
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_BIT_LOS_I_OFF                    2
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_BIT_SSI_I_MSK                    0x00000002
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_BIT_SSI_I_OFF                    1
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_BIT_PATT_GEN_MON_CHK_ERROR_I_MSK 0x00000001
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_EVENT_BIT_PATT_GEN_MON_CHK_ERROR_I_OFF 0

/*--------------------------------------------------.
 | Register 0x00000128 CHANNEL_PCBI_LANE_N_STAT_INT |
 +--------------------------------------------------+
 | bit  2 R  LOS_V                                  |
 | bit  1 R  SSI_V                                  |
 | bit  0 R  PATT_GEN_MON_CHK_ERROR_V               |
 +-------------------------------------------------*/
#define PMC_PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_UNUSED_MASK                  0xfffffff8
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_BIT_LOS_V_MSK                    0x00000004
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_BIT_LOS_V_OFF                    2
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_BIT_SSI_V_MSK                    0x00000002
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_BIT_SSI_V_OFF                    1
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_BIT_PATT_GEN_MON_CHK_ERROR_V_MSK 0x00000001
#define PCBI_REG_CHANNEL_PCBI_LANE_N_STAT_INT_BIT_PATT_GEN_MON_CHK_ERROR_V_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _S16_CHANNEL_PCBI_REGS_H */
