|display
sl_clk => sl_clk_wire.IN1
rst => sl_rst_wire.IN1
reg_1[0] => ~NO_FANOUT~
reg_1[1] => ~NO_FANOUT~
reg_1[2] => ~NO_FANOUT~
reg_1[3] => ~NO_FANOUT~
reg_1[4] => ~NO_FANOUT~
reg_1[5] => ~NO_FANOUT~
reg_1[6] => ~NO_FANOUT~
reg_1[7] => ~NO_FANOUT~
reg_1[8] => ~NO_FANOUT~
reg_1[9] => ~NO_FANOUT~
reg_1[10] => ~NO_FANOUT~
reg_1[11] => ~NO_FANOUT~
reg_1[12] => ~NO_FANOUT~
reg_1[13] => ~NO_FANOUT~
reg_1[14] => ~NO_FANOUT~
reg_1[15] => ~NO_FANOUT~
reg_2[0] => ~NO_FANOUT~
reg_2[1] => ~NO_FANOUT~
reg_2[2] => ~NO_FANOUT~
reg_2[3] => ~NO_FANOUT~
reg_2[4] => ~NO_FANOUT~
reg_2[5] => ~NO_FANOUT~
reg_2[6] => ~NO_FANOUT~
reg_2[7] => ~NO_FANOUT~
reg_2[8] => ~NO_FANOUT~
reg_2[9] => ~NO_FANOUT~
reg_2[10] => ~NO_FANOUT~
reg_2[11] => ~NO_FANOUT~
reg_2[12] => ~NO_FANOUT~
reg_2[13] => ~NO_FANOUT~
reg_2[14] => ~NO_FANOUT~
reg_2[15] => ~NO_FANOUT~
reg_3[0] => ~NO_FANOUT~
reg_3[1] => ~NO_FANOUT~
reg_3[2] => ~NO_FANOUT~
reg_3[3] => ~NO_FANOUT~
reg_3[4] => ~NO_FANOUT~
reg_3[5] => ~NO_FANOUT~
reg_3[6] => ~NO_FANOUT~
reg_3[7] => ~NO_FANOUT~
reg_3[8] => ~NO_FANOUT~
reg_3[9] => ~NO_FANOUT~
reg_3[10] => ~NO_FANOUT~
reg_3[11] => ~NO_FANOUT~
reg_3[12] => ~NO_FANOUT~
reg_3[13] => ~NO_FANOUT~
reg_3[14] => ~NO_FANOUT~
reg_3[15] => ~NO_FANOUT~
reg_4[0] => ~NO_FANOUT~
reg_4[1] => ~NO_FANOUT~
reg_4[2] => ~NO_FANOUT~
reg_4[3] => ~NO_FANOUT~
reg_4[4] => ~NO_FANOUT~
reg_4[5] => ~NO_FANOUT~
reg_4[6] => ~NO_FANOUT~
reg_4[7] => ~NO_FANOUT~
reg_4[8] => ~NO_FANOUT~
reg_4[9] => ~NO_FANOUT~
reg_4[10] => ~NO_FANOUT~
reg_4[11] => ~NO_FANOUT~
reg_4[12] => ~NO_FANOUT~
reg_4[13] => ~NO_FANOUT~
reg_4[14] => ~NO_FANOUT~
reg_4[15] => ~NO_FANOUT~
reg_5[0] => ~NO_FANOUT~
reg_5[1] => ~NO_FANOUT~
reg_5[2] => ~NO_FANOUT~
reg_5[3] => ~NO_FANOUT~
reg_5[4] => ~NO_FANOUT~
reg_5[5] => ~NO_FANOUT~
reg_5[6] => ~NO_FANOUT~
reg_5[7] => ~NO_FANOUT~
reg_5[8] => ~NO_FANOUT~
reg_5[9] => ~NO_FANOUT~
reg_5[10] => ~NO_FANOUT~
reg_5[11] => ~NO_FANOUT~
reg_5[12] => ~NO_FANOUT~
reg_5[13] => ~NO_FANOUT~
reg_5[14] => ~NO_FANOUT~
reg_5[15] => ~NO_FANOUT~
reg_6[0] => ~NO_FANOUT~
reg_6[1] => ~NO_FANOUT~
reg_6[2] => ~NO_FANOUT~
reg_6[3] => ~NO_FANOUT~
reg_6[4] => ~NO_FANOUT~
reg_6[5] => ~NO_FANOUT~
reg_6[6] => ~NO_FANOUT~
reg_6[7] => ~NO_FANOUT~
reg_6[8] => ~NO_FANOUT~
reg_6[9] => ~NO_FANOUT~
reg_6[10] => ~NO_FANOUT~
reg_6[11] => ~NO_FANOUT~
reg_6[12] => ~NO_FANOUT~
reg_6[13] => ~NO_FANOUT~
reg_6[14] => ~NO_FANOUT~
reg_6[15] => ~NO_FANOUT~
reg_7[0] => ~NO_FANOUT~
reg_7[1] => ~NO_FANOUT~
reg_7[2] => ~NO_FANOUT~
reg_7[3] => ~NO_FANOUT~
reg_7[4] => ~NO_FANOUT~
reg_7[5] => ~NO_FANOUT~
reg_7[6] => ~NO_FANOUT~
reg_7[7] => ~NO_FANOUT~
reg_7[8] => ~NO_FANOUT~
reg_7[9] => ~NO_FANOUT~
reg_7[10] => ~NO_FANOUT~
reg_7[11] => ~NO_FANOUT~
reg_7[12] => ~NO_FANOUT~
reg_7[13] => ~NO_FANOUT~
reg_7[14] => ~NO_FANOUT~
reg_7[15] => ~NO_FANOUT~
reg_0[0] => ~NO_FANOUT~
reg_0[1] => ~NO_FANOUT~
reg_0[2] => ~NO_FANOUT~
reg_0[3] => ~NO_FANOUT~
reg_0[4] => ~NO_FANOUT~
reg_0[5] => ~NO_FANOUT~
reg_0[6] => ~NO_FANOUT~
reg_0[7] => ~NO_FANOUT~
reg_0[8] => ~NO_FANOUT~
reg_0[9] => ~NO_FANOUT~
reg_0[10] => ~NO_FANOUT~
reg_0[11] => ~NO_FANOUT~
reg_0[12] => ~NO_FANOUT~
reg_0[13] => ~NO_FANOUT~
reg_0[14] => ~NO_FANOUT~
reg_0[15] => ~NO_FANOUT~
disp_1[0] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[1] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[2] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[3] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[4] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[5] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[6] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[7] <= disp_1.DB_MAX_OUTPUT_PORT_TYPE
disp_2[0] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[1] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[2] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[3] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[4] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[5] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[6] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_2[7] <= disp_2.DB_MAX_OUTPUT_PORT_TYPE
disp_3[0] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[1] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[2] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[3] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[4] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[5] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[6] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_3[7] <= disp_3.DB_MAX_OUTPUT_PORT_TYPE
disp_4[0] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[1] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[2] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[3] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[4] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[5] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[6] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_4[7] <= disp_4.DB_MAX_OUTPUT_PORT_TYPE
disp_5[0] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[1] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[2] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[3] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[4] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[5] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[6] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_5[7] <= disp_5.DB_MAX_OUTPUT_PORT_TYPE
disp_6[0] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[1] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[2] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[3] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[4] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[5] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[6] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_6[7] <= disp_6.DB_MAX_OUTPUT_PORT_TYPE
disp_7[0] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[1] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[2] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[3] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[4] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[5] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[6] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_7[7] <= disp_7.DB_MAX_OUTPUT_PORT_TYPE
disp_8[0] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[1] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[2] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[3] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[4] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[5] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[6] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
disp_8[7] <= disp_8.DB_MAX_OUTPUT_PORT_TYPE
sl_out[0] <= select_counter:sl.selecter
sl_out[1] <= select_counter:sl.selecter
sl_out[2] <= select_counter:sl.selecter
sl_out[3] <= select_counter:sl.selecter


|display|select_counter:sl
rst_n => selecter[0]~reg0.ACLR
rst_n => selecter[1]~reg0.ACLR
rst_n => selecter[2]~reg0.ACLR
rst_n => selecter[3]~reg0.ACLR
clk => selecter[0]~reg0.CLK
clk => selecter[1]~reg0.CLK
clk => selecter[2]~reg0.CLK
clk => selecter[3]~reg0.CLK
selecter[0] <= selecter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selecter[1] <= selecter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selecter[2] <= selecter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selecter[3] <= selecter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg1
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg1|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg1|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg1|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg1|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg2
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg2|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg2|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg2|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg2|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg3
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg3|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg3|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg3|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg3|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg4
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg4|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg4|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg4|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg4|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg5
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg5|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg5|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg5|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg5|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg6
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg6|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg6|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg6|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg6|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg7
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg7|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg7|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg7|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg7|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg0
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|display|number:reg0|SEVENSEG_LED:l1
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg0|SEVENSEG_LED:l2
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg0|SEVENSEG_LED:l3
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg0|SEVENSEG_LED:l4
input_signal[0] => Equal0.IN3
input_signal[0] => Equal1.IN3
input_signal[0] => Equal2.IN2
input_signal[0] => Equal3.IN3
input_signal[0] => Equal4.IN2
input_signal[0] => Equal5.IN3
input_signal[0] => Equal6.IN1
input_signal[0] => Equal7.IN3
input_signal[0] => Equal8.IN2
input_signal[0] => Equal9.IN3
input_signal[0] => Equal10.IN1
input_signal[0] => Equal11.IN3
input_signal[0] => Equal12.IN1
input_signal[0] => Equal13.IN3
input_signal[0] => Equal14.IN0
input_signal[0] => Equal15.IN3
input_signal[1] => Equal0.IN2
input_signal[1] => Equal1.IN2
input_signal[1] => Equal2.IN3
input_signal[1] => Equal3.IN2
input_signal[1] => Equal4.IN1
input_signal[1] => Equal5.IN1
input_signal[1] => Equal6.IN3
input_signal[1] => Equal7.IN2
input_signal[1] => Equal8.IN1
input_signal[1] => Equal9.IN1
input_signal[1] => Equal10.IN3
input_signal[1] => Equal11.IN2
input_signal[1] => Equal12.IN0
input_signal[1] => Equal13.IN0
input_signal[1] => Equal14.IN3
input_signal[1] => Equal15.IN2
input_signal[2] => Equal0.IN1
input_signal[2] => Equal1.IN1
input_signal[2] => Equal2.IN1
input_signal[2] => Equal3.IN1
input_signal[2] => Equal4.IN3
input_signal[2] => Equal5.IN2
input_signal[2] => Equal6.IN2
input_signal[2] => Equal7.IN1
input_signal[2] => Equal8.IN0
input_signal[2] => Equal9.IN0
input_signal[2] => Equal10.IN0
input_signal[2] => Equal11.IN0
input_signal[2] => Equal12.IN3
input_signal[2] => Equal13.IN2
input_signal[2] => Equal14.IN2
input_signal[2] => Equal15.IN1
input_signal[3] => Equal0.IN0
input_signal[3] => Equal1.IN0
input_signal[3] => Equal2.IN0
input_signal[3] => Equal3.IN0
input_signal[3] => Equal4.IN0
input_signal[3] => Equal5.IN0
input_signal[3] => Equal6.IN0
input_signal[3] => Equal7.IN0
input_signal[3] => Equal8.IN3
input_signal[3] => Equal9.IN2
input_signal[3] => Equal10.IN2
input_signal[3] => Equal11.IN1
input_signal[3] => Equal12.IN2
input_signal[3] => Equal13.IN1
input_signal[3] => Equal14.IN1
input_signal[3] => Equal15.IN0
output_signal[0] <= <VCC>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


