Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1067303 Wed Nov 12 18:52:34 MST 2014
| Date         : Tue Jun 23 14:26:00 2015
| Host         : RRNTU-MV01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   136 |
| Minimum Number of register sites lost to control set restrictions |   402 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             448 |          126 |
| No           | No                    | Yes                    |             116 |           38 |
| No           | Yes                   | No                     |             535 |          178 |
| Yes          | No                    | No                     |             703 |          261 |
| Yes          | No                    | Yes                    |             135 |           30 |
| Yes          | Yes                   | No                     |             205 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                       Enable Signal                                                                                      |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/UPDATE                          |                                                                                                                                                                                          | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                      |                                                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vio_0/inst/DECODER_INST/committ_int                                                                                                                                             | system_i/vio_0/inst/DECODER_INST/clear                                                                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                 | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                               | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                               | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                             |                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                 |                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                             |                                                                                                                                                                                           |                2 |              4 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                              |                                                                                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/irq_gen_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__4                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                  |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                              |                                                                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                 |                                                                                                                                                                                           |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                            |                                                                                                                                                                                           |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/vio_0/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                               |                3 |              5 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                   |                6 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                  | system_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                            |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/irq_gen_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                  |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                              |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                              |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/vio_0/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                       |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                              |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                      | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                              |                4 |              8 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                           | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                   |                2 |             10 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                            | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                 |                                                                                                                                                                                           |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                           | system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                             |                                                                                                                                                                                           |                4 |             10 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          |                                                                                                                                                                                           |                8 |             11 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                          |                                                                                                                                                                                           |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                             |                                                                                                                                                                                           |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                 |                                                                                                                                                                                           |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_shadow[14]_i_1                                                                                                      |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                      |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                      |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                      |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_shadow[14]_i_1                                                                                                               |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                      |                5 |             15 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                2 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                 |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                      |                                                                                                                                                                                           |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                           |                                                                                                                                                                                           |                9 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                           |                                                                                                                                                                                           |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                          |                                                                                                                                                                                           |                9 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                          |                                                                                                                                                                                           |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                           |                                                                                                                                                                                           |                9 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                              |                                                                                                                                                                                           |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                           |               10 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                            |                                                                                                                                                                                           |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                          |                                                                                                                                                                                           |               10 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                           |                                                                                                                                                                                           |               10 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                           |                                                                                                                                                                                           |                9 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                           |                                                                                                                                                                                           |               10 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                  |                                                                                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                           |                                                                                                                                                                                           |                8 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                           |                                                                                                                                                                                           |                9 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                         |                                                                                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                   | system_i/vio_0/inst/DECODER_INST/clear                                                                                                                                                    |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                           |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                              |                                                                                                                                                                                           |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                |                                                                                                                                                                                           |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                |                                                                                                                                                                                           |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                              |                                                                                                                                                                                           |                6 |             17 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                  |                                                                                                                                                                                           |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                        |                                                                                                                                                                                           |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       |                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                           |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |               10 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |                8 |             25 |
|  dbg_hub/inst/idrck                           | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                   |               14 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/irq_gen_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | system_i/irq_gen_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                  |                6 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/irq_gen_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                       | system_i/irq_gen_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |               13 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                             |                                                                                                                                                                                           |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                 |                                                                                                                                                                                           |               12 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                             |                                                                                                                                                                                           |               11 |             47 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                             |               19 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                         |               21 |             73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                            |                                                                                                                                                                                           |               29 |             99 |
|  dbg_hub/inst/idrck                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                           |               36 |            135 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          |                                                                                                                                                                                           |              121 |            445 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


