INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-311] analyzing module SegmentDisplayDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sim_1/new/7_segment_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
