Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 18 19:31:00 2022
| Host         : DESKTOP-1SAUHT5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RIU_TOP_control_sets_placed.rpt
| Design       : RIU_TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   313 |
| Unused register locations in slices containing registers |  1414 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           30 |
|      2 |           16 |
|      3 |           59 |
|      4 |          194 |
|      5 |            1 |
|      6 |            2 |
|      7 |            1 |
|     10 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           37 |
| No           | No                    | Yes                    |             145 |           60 |
| No           | Yes                   | No                     |              65 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1102 |          727 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------+---------------------------------+------------------+----------------+
|          Clock Signal          |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------+---------------------------------+------------------+----------------+
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  ES2/clka                      |                           | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  ES2/clka                      |                           | ES1/FSM_onehot_ST_reg[4]_0      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  NP/MHztoKHz/CP                |                           | NP/AN[0]_i_1_n_3                |                1 |              1 |
|  NP/MHztoKHz/CP                |                           | NP/cnt[0]                       |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_1      |                1 |              1 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  NP/MHztoKHz/CP                |                           | NP/cnt[2]                       |                1 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_10     |                1 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_10     |                2 |              2 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_3      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_7      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_3      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_2      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_2      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              3 |
|  clk_dis_IBUF_BUFG             |                           |                                 |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              3 |
|  n_0_1902_BUFG                 |                           | ES1/FSM_onehot_ST_reg[4]_0      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_7      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_3      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                1 |              3 |
|  n_0_1902_BUFG                 | cu/IR_Write               | ES1/FSM_onehot_ST_reg[4]_0      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_2      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_7      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_3      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_2      |                2 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_7      |                1 |              3 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_2      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_28[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_23[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_2[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_3[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_7      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_20[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_5      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_21[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_4      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_29[0] | ES1/FSM_onehot_ST_reg[4]_2      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_1[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_9[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_24[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_10[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_4      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_12[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_19[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  NP/MHztoKHz/CP                |                           | NP/cnt[1]                       |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_14[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  fd/ir/IR_Data_Out_reg[2]_3[0] |                           |                                 |                1 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_27[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_4[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_15[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_7[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_8[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_22[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_0[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_17[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_6[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_25[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg[0]    | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_7      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_11[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_4      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_8      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_9      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_13[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_2      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_4      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_6      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_7      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_2      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_7      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_16[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_5[0]  | ES1/FSM_onehot_ST_reg[4]_3      |                4 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_6      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_4      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_5      |                3 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_8      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_18[0] | ES1/FSM_onehot_ST_reg[4]_9      |                2 |              4 |
|  n_0_1902_BUFG                 | fd/ir/Reg_Write_reg_26[0] | ES1/FSM_onehot_ST_reg[4]_3      |                3 |              4 |
|  ES2/clka                      | cu/ALU_OP_o[3]_i_1_n_3    | ES1/AR[0]                       |                3 |              5 |
|  ES2/div/CLK                   |                           |                                 |                1 |              6 |
|  ES1/div/CLK                   |                           |                                 |                1 |              6 |
|  NP/MHztoKHz/CP                |                           |                                 |                4 |              7 |
|  ES2/clka                      |                           | ES1/FSM_onehot_ST_reg[4]_1      |                7 |             10 |
|  clk_dis_IBUF_BUFG             |                           | NP/MHztoKHz/cnt_pos[16]_i_1_n_3 |                5 |             17 |
|  clk_dis_IBUF_BUFG             |                           | ES1/div/cnt_pos[19]_i_1_n_3     |                6 |             20 |
|  clk_dis_IBUF_BUFG             |                           | ES2/div/cnt_pos[19]_i_1__0_n_3  |                6 |             20 |
|  n_1_29_BUFG                   |                           |                                 |               12 |             32 |
|  n_2_1899_BUFG                 |                           |                                 |               15 |             32 |
|  n_0_1902_BUFG                 | cu/E[0]                   | ES1/FSM_onehot_ST_reg[4]_1      |               10 |             32 |
|  n_0_1902_BUFG                 |                           | ES1/AR[0]                       |               20 |             64 |
|  n_0_1902_BUFG                 |                           | ES1/FSM_onehot_ST_reg[4]_1      |               30 |             66 |
|  n_0_1902_BUFG                 | cu/IR_Write               | ES1/FSM_onehot_ST_reg[4]_10     |               18 |             70 |
+--------------------------------+---------------------------+---------------------------------+------------------+----------------+


