$date
	Mon Oct  3 10:23:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux16to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module ques2 $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 4 & i [3:0] $end
$var wire 1 ! f $end
$scope module stg0 $end
$var wire 2 ' s [1:0] $end
$var wire 4 ( w [3:0] $end
$var wire 1 ) f $end
$upscope $end
$scope module stg1 $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [3:0] $end
$var wire 1 , f $end
$upscope $end
$scope module stg2 $end
$var wire 2 - s [1:0] $end
$var wire 4 . w [3:0] $end
$var wire 1 / f $end
$upscope $end
$scope module stg3 $end
$var wire 2 0 s [1:0] $end
$var wire 4 1 w [3:0] $end
$var wire 1 2 f $end
$upscope $end
$scope module stg4 $end
$var wire 2 3 s [1:0] $end
$var wire 4 4 w [3:0] $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 4
b0 3
02
b0 1
b0 0
0/
b0 .
b0 -
1,
b1 +
b0 *
1)
b1001 (
b0 '
b11 &
b11001 %
b0 $
b11001 #
b0 "
1!
$end
#20
0!
0)
b0 &
b0 4
0,
b1 '
b1 *
b1 -
b1 0
b1 "
b1 $
#40
b10 '
b10 *
b10 -
b10 0
b10 "
b10 $
#60
1!
b1 &
b1 4
1)
b11 '
b11 *
b11 -
b11 0
b11 "
b11 $
#80
1!
b11 &
b11 4
1,
b0 '
b0 *
b0 -
b0 0
b1 3
b100 "
b100 $
#100
0!
0)
b0 &
b0 4
0,
b1 '
b1 *
b1 -
b1 0
b101 "
b101 $
#120
b10 '
b10 *
b10 -
b10 0
b110 "
b110 $
#140
b1 &
b1 4
1)
b11 '
b11 *
b11 -
b11 0
b111 "
b111 $
#160
b11 &
b11 4
1,
b0 '
b0 *
b0 -
b0 0
b10 3
b1000 "
b1000 $
#180
0)
b0 &
b0 4
0,
b1 '
b1 *
b1 -
b1 0
b1001 "
b1001 $
#200
b10 '
b10 *
b10 -
b10 0
b1010 "
b1010 $
#220
b1 &
b1 4
1)
b11 '
b11 *
b11 -
b11 0
b1011 "
b1011 $
#240
b11 &
b11 4
1,
b0 '
b0 *
b0 -
b0 0
b11 3
b1100 "
b1100 $
#260
0)
b0 &
b0 4
0,
b1 '
b1 *
b1 -
b1 0
b1101 "
b1101 $
#280
b10 '
b10 *
b10 -
b10 0
b1110 "
b1110 $
#300
b1 &
b1 4
1)
b11 '
b11 *
b11 -
b11 0
b1111 "
b1111 $
#320
