// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fftStageKernelS2S (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_fftReOrderedInput_V_superSample_dout,
        p_fftReOrderedInput_V_superSample_empty_n,
        p_fftReOrderedInput_V_superSample_read,
        p_fftOutData_local_V_superSample_din,
        p_fftOutData_local_V_superSample_full_n,
        p_fftOutData_local_V_superSample_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] p_fftReOrderedInput_V_superSample_dout;
input   p_fftReOrderedInput_V_superSample_empty_n;
output   p_fftReOrderedInput_V_superSample_read;
output  [671:0] p_fftOutData_local_V_superSample_din;
input   p_fftOutData_local_V_superSample_full_n;
output   p_fftOutData_local_V_superSample_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_fftReOrderedInput_V_superSample_read;
reg p_fftOutData_local_V_superSample_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln135_fu_1026_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
reg    ap_block_state17_pp0_stage0_iter15;
reg    ap_enable_reg_pp0_iter15;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] twiddleObj_twiddleTa_1_address0;
reg    twiddleObj_twiddleTa_1_ce0;
wire   [14:0] twiddleObj_twiddleTa_1_q0;
wire   [9:0] twiddleObj_twiddleTa_1_address1;
reg    twiddleObj_twiddleTa_1_ce1;
wire   [14:0] twiddleObj_twiddleTa_1_q1;
wire   [9:0] twiddleObj_twiddleTa_1_address2;
reg    twiddleObj_twiddleTa_1_ce2;
wire   [14:0] twiddleObj_twiddleTa_1_q2;
wire   [9:0] twiddleObj_twiddleTa_1_address3;
reg    twiddleObj_twiddleTa_1_ce3;
wire   [14:0] twiddleObj_twiddleTa_1_q3;
wire   [9:0] twiddleObj_twiddleTa_1_address4;
reg    twiddleObj_twiddleTa_1_ce4;
wire   [14:0] twiddleObj_twiddleTa_1_q4;
wire   [9:0] twiddleObj_twiddleTa_1_address5;
reg    twiddleObj_twiddleTa_1_ce5;
wire   [14:0] twiddleObj_twiddleTa_1_q5;
wire   [9:0] twiddleObj_twiddleTa_1_address6;
reg    twiddleObj_twiddleTa_1_ce6;
wire   [14:0] twiddleObj_twiddleTa_1_q6;
wire   [9:0] twiddleObj_twiddleTa_1_address7;
reg    twiddleObj_twiddleTa_1_ce7;
wire   [14:0] twiddleObj_twiddleTa_1_q7;
wire   [9:0] twiddleObj_twiddleTa_1_address8;
reg    twiddleObj_twiddleTa_1_ce8;
wire   [14:0] twiddleObj_twiddleTa_1_q8;
wire   [9:0] twiddleObj_twiddleTa_1_address9;
reg    twiddleObj_twiddleTa_1_ce9;
wire   [14:0] twiddleObj_twiddleTa_1_q9;
wire   [9:0] twiddleObj_twiddleTa_1_address10;
reg    twiddleObj_twiddleTa_1_ce10;
wire   [14:0] twiddleObj_twiddleTa_1_q10;
wire   [9:0] twiddleObj_twiddleTa_1_address11;
reg    twiddleObj_twiddleTa_1_ce11;
wire   [14:0] twiddleObj_twiddleTa_1_q11;
wire   [9:0] twiddleObj_twiddleTa_1_address12;
reg    twiddleObj_twiddleTa_1_ce12;
wire   [14:0] twiddleObj_twiddleTa_1_q12;
wire   [9:0] twiddleObj_twiddleTa_1_address13;
reg    twiddleObj_twiddleTa_1_ce13;
wire   [14:0] twiddleObj_twiddleTa_1_q13;
wire   [9:0] twiddleObj_twiddleTa_1_address14;
reg    twiddleObj_twiddleTa_1_ce14;
wire   [14:0] twiddleObj_twiddleTa_1_q14;
wire   [9:0] twiddleObj_twiddleTa_1_address15;
reg    twiddleObj_twiddleTa_1_ce15;
wire   [14:0] twiddleObj_twiddleTa_1_q15;
wire   [9:0] twiddleObj_twiddleTa_1_address16;
reg    twiddleObj_twiddleTa_1_ce16;
wire   [14:0] twiddleObj_twiddleTa_1_q16;
wire   [9:0] twiddleObj_twiddleTa_1_address17;
reg    twiddleObj_twiddleTa_1_ce17;
wire   [14:0] twiddleObj_twiddleTa_1_q17;
wire   [9:0] twiddleObj_twiddleTa_1_address18;
reg    twiddleObj_twiddleTa_1_ce18;
wire   [14:0] twiddleObj_twiddleTa_1_q18;
wire   [9:0] twiddleObj_twiddleTa_1_address19;
reg    twiddleObj_twiddleTa_1_ce19;
wire   [14:0] twiddleObj_twiddleTa_1_q19;
wire   [9:0] twiddleObj_twiddleTa_1_address20;
reg    twiddleObj_twiddleTa_1_ce20;
wire   [14:0] twiddleObj_twiddleTa_1_q20;
wire   [9:0] twiddleObj_twiddleTa_1_address21;
reg    twiddleObj_twiddleTa_1_ce21;
wire   [14:0] twiddleObj_twiddleTa_1_q21;
wire   [9:0] twiddleObj_twiddleTa_1_address22;
reg    twiddleObj_twiddleTa_1_ce22;
wire   [14:0] twiddleObj_twiddleTa_1_q22;
wire   [9:0] twiddleObj_twiddleTa_1_address23;
reg    twiddleObj_twiddleTa_1_ce23;
wire   [14:0] twiddleObj_twiddleTa_1_q23;
wire   [9:0] twiddleObj_twiddleTa_1_address24;
reg    twiddleObj_twiddleTa_1_ce24;
wire   [14:0] twiddleObj_twiddleTa_1_q24;
wire   [9:0] twiddleObj_twiddleTa_1_address25;
reg    twiddleObj_twiddleTa_1_ce25;
wire   [14:0] twiddleObj_twiddleTa_1_q25;
wire   [9:0] twiddleObj_twiddleTa_1_address26;
reg    twiddleObj_twiddleTa_1_ce26;
wire   [14:0] twiddleObj_twiddleTa_1_q26;
wire   [9:0] twiddleObj_twiddleTa_1_address27;
reg    twiddleObj_twiddleTa_1_ce27;
wire   [14:0] twiddleObj_twiddleTa_1_q27;
wire   [9:0] twiddleObj_twiddleTa_1_address28;
reg    twiddleObj_twiddleTa_1_ce28;
wire   [14:0] twiddleObj_twiddleTa_1_q28;
wire   [9:0] twiddleObj_twiddleTa_1_address29;
reg    twiddleObj_twiddleTa_1_ce29;
wire   [14:0] twiddleObj_twiddleTa_1_q29;
reg    p_fftReOrderedInput_V_superSample_blk_n;
wire    ap_block_pp0_stage0;
reg    p_fftOutData_local_V_superSample_blk_n;
reg   [7:0] p_k_assign_0353_reg_663;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter1_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter2_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter3_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter4_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter5_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter6_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter7_reg;
reg   [7:0] p_k_assign_0353_reg_663_pp0_iter8_reg;
reg   [11:0] phi_mul_reg_678;
reg   [11:0] phi_mul354_reg_692;
wire   [15:0] trunc_ln203_fu_706_p1;
reg   [15:0] trunc_ln203_reg_6867;
reg   [15:0] trunc_ln203_reg_6867_pp0_iter1_reg;
reg   [15:0] trunc_ln203_reg_6867_pp0_iter2_reg;
reg   [15:0] trunc_ln203_reg_6867_pp0_iter3_reg;
reg   [15:0] trunc_ln203_reg_6867_pp0_iter4_reg;
reg   [15:0] trunc_ln203_reg_6867_pp0_iter5_reg;
reg   [15:0] trunc_ln203_reg_6867_pp0_iter6_reg;
reg   [15:0] tmp_2_reg_6872;
reg   [15:0] tmp_2_reg_6872_pp0_iter1_reg;
reg   [15:0] tmp_2_reg_6872_pp0_iter2_reg;
reg   [15:0] tmp_2_reg_6872_pp0_iter3_reg;
reg   [15:0] tmp_2_reg_6872_pp0_iter4_reg;
reg   [15:0] tmp_2_reg_6872_pp0_iter5_reg;
reg   [15:0] tmp_2_reg_6872_pp0_iter6_reg;
reg   [15:0] tmp_3_reg_6877;
reg   [15:0] tmp_3_reg_6877_pp0_iter1_reg;
reg   [15:0] tmp_4_reg_6882;
reg   [15:0] tmp_4_reg_6882_pp0_iter1_reg;
reg   [15:0] tmp_5_reg_6887;
reg   [15:0] tmp_5_reg_6887_pp0_iter1_reg;
reg   [15:0] tmp_6_reg_6892;
reg   [15:0] tmp_6_reg_6892_pp0_iter1_reg;
reg   [15:0] tmp_7_reg_6897;
reg   [15:0] tmp_7_reg_6897_pp0_iter1_reg;
reg   [15:0] tmp_8_reg_6902;
reg   [15:0] tmp_8_reg_6902_pp0_iter1_reg;
reg  signed [15:0] tmp_9_reg_6907;
reg  signed [15:0] tmp_9_reg_6907_pp0_iter1_reg;
reg  signed [15:0] tmp_9_reg_6907_pp0_iter2_reg;
reg  signed [15:0] tmp_9_reg_6907_pp0_iter3_reg;
reg  signed [15:0] tmp_9_reg_6907_pp0_iter4_reg;
reg  signed [15:0] tmp_9_reg_6907_pp0_iter5_reg;
reg  signed [15:0] tmp_9_reg_6907_pp0_iter6_reg;
reg  signed [15:0] tmp_10_reg_6913;
reg  signed [15:0] tmp_10_reg_6913_pp0_iter1_reg;
reg  signed [15:0] tmp_10_reg_6913_pp0_iter2_reg;
reg  signed [15:0] tmp_10_reg_6913_pp0_iter3_reg;
reg  signed [15:0] tmp_10_reg_6913_pp0_iter4_reg;
reg  signed [15:0] tmp_10_reg_6913_pp0_iter5_reg;
reg  signed [15:0] tmp_10_reg_6913_pp0_iter6_reg;
reg  signed [15:0] tmp_11_reg_6919;
reg  signed [15:0] tmp_11_reg_6919_pp0_iter1_reg;
reg  signed [15:0] tmp_12_reg_6925;
reg  signed [15:0] tmp_12_reg_6925_pp0_iter1_reg;
reg  signed [15:0] tmp_13_reg_6931;
reg  signed [15:0] tmp_13_reg_6931_pp0_iter1_reg;
reg  signed [15:0] tmp_14_reg_6937;
reg  signed [15:0] tmp_14_reg_6937_pp0_iter1_reg;
reg  signed [15:0] tmp_15_reg_6943;
reg  signed [15:0] tmp_15_reg_6943_pp0_iter1_reg;
reg  signed [15:0] tmp_16_reg_6949;
reg  signed [15:0] tmp_16_reg_6949_pp0_iter1_reg;
reg  signed [15:0] tmp_17_reg_6955;
reg  signed [15:0] tmp_17_reg_6955_pp0_iter1_reg;
reg  signed [15:0] tmp_17_reg_6955_pp0_iter2_reg;
reg  signed [15:0] tmp_17_reg_6955_pp0_iter3_reg;
reg  signed [15:0] tmp_17_reg_6955_pp0_iter4_reg;
reg  signed [15:0] tmp_17_reg_6955_pp0_iter5_reg;
reg  signed [15:0] tmp_17_reg_6955_pp0_iter6_reg;
reg  signed [15:0] tmp_18_reg_6961;
reg  signed [15:0] tmp_18_reg_6961_pp0_iter1_reg;
reg  signed [15:0] tmp_18_reg_6961_pp0_iter2_reg;
reg  signed [15:0] tmp_18_reg_6961_pp0_iter3_reg;
reg  signed [15:0] tmp_18_reg_6961_pp0_iter4_reg;
reg  signed [15:0] tmp_18_reg_6961_pp0_iter5_reg;
reg  signed [15:0] tmp_18_reg_6961_pp0_iter6_reg;
reg  signed [15:0] tmp_19_reg_6967;
reg  signed [15:0] tmp_19_reg_6967_pp0_iter1_reg;
reg  signed [15:0] tmp_20_reg_6973;
reg  signed [15:0] tmp_20_reg_6973_pp0_iter1_reg;
reg  signed [15:0] tmp_21_reg_6979;
reg  signed [15:0] tmp_21_reg_6979_pp0_iter1_reg;
reg  signed [15:0] tmp_22_reg_6985;
reg  signed [15:0] tmp_22_reg_6985_pp0_iter1_reg;
reg  signed [15:0] tmp_23_reg_6991;
reg  signed [15:0] tmp_23_reg_6991_pp0_iter1_reg;
reg  signed [15:0] tmp_24_reg_6997;
reg  signed [15:0] tmp_24_reg_6997_pp0_iter1_reg;
reg  signed [15:0] tmp_25_reg_7003;
reg  signed [15:0] tmp_25_reg_7003_pp0_iter1_reg;
reg  signed [15:0] tmp_25_reg_7003_pp0_iter2_reg;
reg  signed [15:0] tmp_25_reg_7003_pp0_iter3_reg;
reg  signed [15:0] tmp_25_reg_7003_pp0_iter4_reg;
reg  signed [15:0] tmp_25_reg_7003_pp0_iter5_reg;
reg  signed [15:0] tmp_25_reg_7003_pp0_iter6_reg;
reg  signed [15:0] tmp_26_reg_7009;
reg  signed [15:0] tmp_26_reg_7009_pp0_iter1_reg;
reg  signed [15:0] tmp_26_reg_7009_pp0_iter2_reg;
reg  signed [15:0] tmp_26_reg_7009_pp0_iter3_reg;
reg  signed [15:0] tmp_26_reg_7009_pp0_iter4_reg;
reg  signed [15:0] tmp_26_reg_7009_pp0_iter5_reg;
reg  signed [15:0] tmp_26_reg_7009_pp0_iter6_reg;
reg  signed [15:0] tmp_27_reg_7015;
reg  signed [15:0] tmp_27_reg_7015_pp0_iter1_reg;
reg  signed [15:0] tmp_28_reg_7021;
reg  signed [15:0] tmp_28_reg_7021_pp0_iter1_reg;
reg  signed [15:0] tmp_29_reg_7027;
reg  signed [15:0] tmp_29_reg_7027_pp0_iter1_reg;
reg  signed [15:0] tmp_30_reg_7033;
reg  signed [15:0] tmp_30_reg_7033_pp0_iter1_reg;
reg  signed [15:0] tmp_31_reg_7039;
reg  signed [15:0] tmp_31_reg_7039_pp0_iter1_reg;
reg  signed [15:0] tmp_32_reg_7045;
reg  signed [15:0] tmp_32_reg_7045_pp0_iter1_reg;
wire   [7:0] add_ln135_fu_1020_p2;
reg   [7:0] add_ln135_reg_7051;
reg   [0:0] icmp_ln135_reg_7056;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter1_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter2_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter3_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter4_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter5_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter6_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter7_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter8_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter9_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter10_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter11_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter12_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter13_reg;
reg   [0:0] icmp_ln135_reg_7056_pp0_iter14_reg;
reg   [16:0] trunc_ln708_6_reg_7060;
reg   [16:0] trunc_ln708_7_reg_7066;
reg   [16:0] trunc_ln708_8_reg_7072;
reg   [16:0] trunc_ln708_9_reg_7078;
reg   [16:0] trunc_ln708_10_reg_7084;
reg   [16:0] trunc_ln708_11_reg_7090;
reg   [16:0] trunc_ln708_12_reg_7096;
reg   [16:0] trunc_ln708_13_reg_7102;
reg   [16:0] trunc_ln708_14_reg_7108;
reg   [16:0] trunc_ln708_15_reg_7114;
reg   [16:0] trunc_ln708_16_reg_7120;
reg   [16:0] trunc_ln708_17_reg_7126;
reg   [16:0] trunc_ln708_18_reg_7132;
reg   [16:0] trunc_ln708_19_reg_7138;
reg   [16:0] trunc_ln708_20_reg_7144;
reg   [16:0] trunc_ln708_21_reg_7150;
reg   [16:0] trunc_ln708_22_reg_7156;
reg   [16:0] trunc_ln708_23_reg_7162;
wire   [16:0] add_ln703_24_fu_1542_p2;
reg   [16:0] add_ln703_24_reg_7168;
wire   [16:0] add_ln703_25_fu_1548_p2;
reg   [16:0] add_ln703_25_reg_7173;
wire   [16:0] add_ln703_26_fu_1554_p2;
reg   [16:0] add_ln703_26_reg_7178;
wire   [16:0] add_ln703_27_fu_1560_p2;
reg   [16:0] add_ln703_27_reg_7183;
wire   [16:0] add_ln703_30_fu_1566_p2;
reg   [16:0] add_ln703_30_reg_7188;
wire   [16:0] add_ln703_31_fu_1572_p2;
reg   [16:0] add_ln703_31_reg_7193;
wire   [16:0] add_ln703_32_fu_1577_p2;
reg   [16:0] add_ln703_32_reg_7198;
wire   [16:0] add_ln703_33_fu_1581_p2;
reg   [16:0] add_ln703_33_reg_7203;
wire   [16:0] add_ln703_36_fu_1586_p2;
reg   [16:0] add_ln703_36_reg_7208;
wire   [16:0] add_ln703_37_fu_1591_p2;
reg   [16:0] add_ln703_37_reg_7213;
wire   [16:0] add_ln703_38_fu_1596_p2;
reg   [16:0] add_ln703_38_reg_7218;
wire   [16:0] add_ln703_39_fu_1601_p2;
reg   [16:0] add_ln703_39_reg_7223;
wire   [16:0] add_ln703_42_fu_1606_p2;
reg   [16:0] add_ln703_42_reg_7228;
wire   [16:0] add_ln703_43_fu_1611_p2;
reg   [16:0] add_ln703_43_reg_7233;
wire   [16:0] add_ln703_44_fu_1617_p2;
reg   [16:0] add_ln703_44_reg_7238;
wire   [16:0] add_ln703_45_fu_1622_p2;
reg   [16:0] add_ln703_45_reg_7243;
wire   [16:0] add_ln703_48_fu_1650_p2;
reg   [16:0] add_ln703_48_reg_7248;
wire   [16:0] add_ln703_49_fu_1656_p2;
reg   [16:0] add_ln703_49_reg_7253;
wire   [16:0] add_ln703_50_fu_1662_p2;
reg   [16:0] add_ln703_50_reg_7258;
wire   [16:0] add_ln703_51_fu_1668_p2;
reg   [16:0] add_ln703_51_reg_7263;
wire   [16:0] add_ln703_54_fu_1674_p2;
reg   [16:0] add_ln703_54_reg_7268;
wire   [16:0] add_ln703_55_fu_1680_p2;
reg   [16:0] add_ln703_55_reg_7273;
wire   [16:0] add_ln703_56_fu_1685_p2;
reg   [16:0] add_ln703_56_reg_7278;
wire   [16:0] add_ln703_57_fu_1689_p2;
reg   [16:0] add_ln703_57_reg_7283;
wire   [16:0] add_ln703_60_fu_1694_p2;
reg   [16:0] add_ln703_60_reg_7288;
wire   [16:0] add_ln703_61_fu_1699_p2;
reg   [16:0] add_ln703_61_reg_7293;
wire   [16:0] add_ln703_62_fu_1704_p2;
reg   [16:0] add_ln703_62_reg_7298;
wire   [16:0] add_ln703_63_fu_1709_p2;
reg   [16:0] add_ln703_63_reg_7303;
wire   [16:0] add_ln703_66_fu_1714_p2;
reg   [16:0] add_ln703_66_reg_7308;
wire   [16:0] add_ln703_67_fu_1719_p2;
reg   [16:0] add_ln703_67_reg_7313;
wire   [16:0] add_ln703_68_fu_1725_p2;
reg   [16:0] add_ln703_68_reg_7318;
wire   [16:0] add_ln703_69_fu_1730_p2;
reg   [16:0] add_ln703_69_reg_7323;
wire   [16:0] add_ln703_72_fu_1758_p2;
reg   [16:0] add_ln703_72_reg_7328;
wire   [16:0] add_ln703_73_fu_1764_p2;
reg   [16:0] add_ln703_73_reg_7333;
wire   [16:0] add_ln703_74_fu_1770_p2;
reg   [16:0] add_ln703_74_reg_7338;
wire   [16:0] add_ln703_75_fu_1776_p2;
reg   [16:0] add_ln703_75_reg_7343;
wire   [16:0] add_ln703_78_fu_1782_p2;
reg   [16:0] add_ln703_78_reg_7348;
wire   [16:0] add_ln703_79_fu_1788_p2;
reg   [16:0] add_ln703_79_reg_7353;
wire   [16:0] add_ln703_80_fu_1793_p2;
reg   [16:0] add_ln703_80_reg_7358;
wire   [16:0] add_ln703_81_fu_1797_p2;
reg   [16:0] add_ln703_81_reg_7363;
wire   [16:0] add_ln703_84_fu_1802_p2;
reg   [16:0] add_ln703_84_reg_7368;
wire   [16:0] add_ln703_85_fu_1807_p2;
reg   [16:0] add_ln703_85_reg_7373;
wire   [16:0] add_ln703_86_fu_1812_p2;
reg   [16:0] add_ln703_86_reg_7378;
wire   [16:0] add_ln703_87_fu_1817_p2;
reg   [16:0] add_ln703_87_reg_7383;
wire   [16:0] add_ln703_90_fu_1822_p2;
reg   [16:0] add_ln703_90_reg_7388;
wire   [16:0] add_ln703_91_fu_1827_p2;
reg   [16:0] add_ln703_91_reg_7393;
wire   [16:0] add_ln703_92_fu_1833_p2;
reg   [16:0] add_ln703_92_reg_7398;
wire   [16:0] add_ln703_93_fu_1838_p2;
reg   [16:0] add_ln703_93_reg_7403;
wire  signed [17:0] add_ln703_28_fu_1854_p2;
reg  signed [17:0] add_ln703_28_reg_7408;
reg  signed [17:0] add_ln703_28_reg_7408_pp0_iter4_reg;
reg  signed [17:0] add_ln703_28_reg_7408_pp0_iter5_reg;
reg  signed [17:0] add_ln703_28_reg_7408_pp0_iter6_reg;
reg  signed [17:0] add_ln703_28_reg_7408_pp0_iter7_reg;
reg  signed [17:0] add_ln703_28_reg_7408_pp0_iter8_reg;
wire  signed [17:0] add_ln703_29_fu_1860_p2;
reg  signed [17:0] add_ln703_29_reg_7414;
reg  signed [17:0] add_ln703_29_reg_7414_pp0_iter4_reg;
reg  signed [17:0] add_ln703_29_reg_7414_pp0_iter5_reg;
reg  signed [17:0] add_ln703_29_reg_7414_pp0_iter6_reg;
reg  signed [17:0] add_ln703_29_reg_7414_pp0_iter7_reg;
reg  signed [17:0] add_ln703_29_reg_7414_pp0_iter8_reg;
wire  signed [17:0] add_ln703_34_fu_1878_p2;
reg  signed [17:0] add_ln703_34_reg_7420;
reg  signed [17:0] add_ln703_34_reg_7420_pp0_iter4_reg;
wire  signed [17:0] add_ln703_35_fu_1884_p2;
reg  signed [17:0] add_ln703_35_reg_7426;
reg  signed [17:0] add_ln703_35_reg_7426_pp0_iter4_reg;
wire  signed [17:0] add_ln703_40_fu_1902_p2;
reg  signed [17:0] add_ln703_40_reg_7432;
reg  signed [17:0] add_ln703_40_reg_7432_pp0_iter4_reg;
wire  signed [17:0] add_ln703_41_fu_1908_p2;
reg  signed [17:0] add_ln703_41_reg_7438;
reg  signed [17:0] add_ln703_41_reg_7438_pp0_iter4_reg;
wire  signed [17:0] add_ln703_46_fu_1926_p2;
reg  signed [17:0] add_ln703_46_reg_7444;
reg  signed [17:0] add_ln703_46_reg_7444_pp0_iter4_reg;
wire  signed [17:0] add_ln703_47_fu_1932_p2;
reg  signed [17:0] add_ln703_47_reg_7450;
reg  signed [17:0] add_ln703_47_reg_7450_pp0_iter4_reg;
wire  signed [17:0] add_ln703_52_fu_1950_p2;
reg  signed [17:0] add_ln703_52_reg_7456;
reg  signed [17:0] add_ln703_52_reg_7456_pp0_iter4_reg;
reg  signed [17:0] add_ln703_52_reg_7456_pp0_iter5_reg;
reg  signed [17:0] add_ln703_52_reg_7456_pp0_iter6_reg;
reg  signed [17:0] add_ln703_52_reg_7456_pp0_iter7_reg;
reg  signed [17:0] add_ln703_52_reg_7456_pp0_iter8_reg;
wire  signed [17:0] add_ln703_53_fu_1956_p2;
reg  signed [17:0] add_ln703_53_reg_7462;
reg  signed [17:0] add_ln703_53_reg_7462_pp0_iter4_reg;
reg  signed [17:0] add_ln703_53_reg_7462_pp0_iter5_reg;
reg  signed [17:0] add_ln703_53_reg_7462_pp0_iter6_reg;
reg  signed [17:0] add_ln703_53_reg_7462_pp0_iter7_reg;
reg  signed [17:0] add_ln703_53_reg_7462_pp0_iter8_reg;
wire  signed [17:0] add_ln703_58_fu_1974_p2;
reg  signed [17:0] add_ln703_58_reg_7468;
reg  signed [17:0] add_ln703_58_reg_7468_pp0_iter4_reg;
wire  signed [17:0] add_ln703_59_fu_1980_p2;
reg  signed [17:0] add_ln703_59_reg_7474;
reg  signed [17:0] add_ln703_59_reg_7474_pp0_iter4_reg;
wire   [17:0] add_ln703_64_fu_1998_p2;
reg   [17:0] add_ln703_64_reg_7480;
reg   [17:0] add_ln703_64_reg_7480_pp0_iter4_reg;
reg   [17:0] add_ln703_64_reg_7480_pp0_iter5_reg;
reg   [17:0] add_ln703_64_reg_7480_pp0_iter6_reg;
wire  signed [17:0] add_ln703_65_fu_2004_p2;
reg  signed [17:0] add_ln703_65_reg_7485;
reg  signed [17:0] add_ln703_65_reg_7485_pp0_iter4_reg;
reg  signed [17:0] add_ln703_65_reg_7485_pp0_iter5_reg;
reg  signed [17:0] add_ln703_65_reg_7485_pp0_iter6_reg;
reg  signed [17:0] add_ln703_65_reg_7485_pp0_iter7_reg;
reg  signed [17:0] add_ln703_65_reg_7485_pp0_iter8_reg;
wire   [17:0] add_ln703_70_fu_2022_p2;
reg   [17:0] add_ln703_70_reg_7491;
reg   [17:0] add_ln703_70_reg_7491_pp0_iter4_reg;
wire   [17:0] add_ln703_71_fu_2028_p2;
reg   [17:0] add_ln703_71_reg_7496;
reg   [17:0] add_ln703_71_reg_7496_pp0_iter4_reg;
wire  signed [17:0] add_ln703_76_fu_2046_p2;
reg  signed [17:0] add_ln703_76_reg_7501;
reg  signed [17:0] add_ln703_76_reg_7501_pp0_iter4_reg;
reg  signed [17:0] add_ln703_76_reg_7501_pp0_iter5_reg;
reg  signed [17:0] add_ln703_76_reg_7501_pp0_iter6_reg;
reg  signed [17:0] add_ln703_76_reg_7501_pp0_iter7_reg;
reg  signed [17:0] add_ln703_76_reg_7501_pp0_iter8_reg;
wire  signed [17:0] add_ln703_77_fu_2052_p2;
reg  signed [17:0] add_ln703_77_reg_7507;
reg  signed [17:0] add_ln703_77_reg_7507_pp0_iter4_reg;
reg  signed [17:0] add_ln703_77_reg_7507_pp0_iter5_reg;
reg  signed [17:0] add_ln703_77_reg_7507_pp0_iter6_reg;
reg  signed [17:0] add_ln703_77_reg_7507_pp0_iter7_reg;
reg  signed [17:0] add_ln703_77_reg_7507_pp0_iter8_reg;
wire  signed [17:0] add_ln703_82_fu_2070_p2;
reg  signed [17:0] add_ln703_82_reg_7513;
reg  signed [17:0] add_ln703_82_reg_7513_pp0_iter4_reg;
wire  signed [17:0] add_ln703_83_fu_2076_p2;
reg  signed [17:0] add_ln703_83_reg_7519;
reg  signed [17:0] add_ln703_83_reg_7519_pp0_iter4_reg;
wire   [17:0] add_ln703_88_fu_2094_p2;
reg   [17:0] add_ln703_88_reg_7525;
reg   [17:0] add_ln703_88_reg_7525_pp0_iter4_reg;
wire   [17:0] add_ln703_89_fu_2100_p2;
reg   [17:0] add_ln703_89_reg_7530;
reg   [17:0] add_ln703_89_reg_7530_pp0_iter4_reg;
wire  signed [17:0] add_ln703_94_fu_2118_p2;
reg  signed [17:0] add_ln703_94_reg_7535;
reg  signed [17:0] add_ln703_94_reg_7535_pp0_iter4_reg;
wire  signed [17:0] add_ln703_95_fu_2124_p2;
reg  signed [17:0] add_ln703_95_reg_7541;
reg  signed [17:0] add_ln703_95_reg_7541_pp0_iter4_reg;
wire   [8:0] shl_ln3_fu_2222_p3;
reg   [8:0] shl_ln3_reg_7647;
reg   [8:0] shl_ln3_reg_7647_pp0_iter6_reg;
reg   [8:0] shl_ln3_reg_7647_pp0_iter7_reg;
reg   [8:0] shl_ln3_reg_7647_pp0_iter8_reg;
wire   [9:0] shl_ln4_fu_2230_p3;
reg   [9:0] shl_ln4_reg_7654;
reg   [9:0] shl_ln4_reg_7654_pp0_iter6_reg;
reg   [9:0] shl_ln4_reg_7654_pp0_iter7_reg;
reg   [9:0] shl_ln4_reg_7654_pp0_iter8_reg;
wire   [10:0] shl_ln90_1_fu_2242_p3;
reg   [10:0] shl_ln90_1_reg_7663;
reg   [10:0] shl_ln90_1_reg_7663_pp0_iter6_reg;
wire   [11:0] sub_ln90_1_fu_2262_p2;
reg   [11:0] sub_ln90_1_reg_7672;
reg   [0:0] tmp_79_reg_7677;
reg   [0:0] tmp_80_reg_7682;
reg   [0:0] tmp_80_reg_7682_pp0_iter6_reg;
reg   [0:0] tmp_80_reg_7682_pp0_iter7_reg;
reg   [0:0] tmp_80_reg_7682_pp0_iter8_reg;
reg   [0:0] tmp_80_reg_7682_pp0_iter9_reg;
wire   [9:0] trunc_ln647_25_fu_2284_p1;
reg   [9:0] trunc_ln647_25_reg_7687;
wire   [11:0] sub_ln90_2_fu_2288_p2;
reg   [11:0] sub_ln90_2_reg_7693;
reg   [0:0] tmp_83_reg_7698;
reg   [0:0] tmp_84_reg_7703;
reg   [0:0] tmp_84_reg_7703_pp0_iter6_reg;
reg   [0:0] tmp_84_reg_7703_pp0_iter7_reg;
reg   [0:0] tmp_84_reg_7703_pp0_iter8_reg;
reg   [0:0] tmp_84_reg_7703_pp0_iter9_reg;
wire   [9:0] trunc_ln647_27_fu_2310_p1;
reg   [9:0] trunc_ln647_27_reg_7708;
wire   [11:0] add_ln90_1_fu_2314_p2;
reg   [11:0] add_ln90_1_reg_7714;
reg   [0:0] tmp_89_reg_7720;
reg   [0:0] tmp_90_reg_7725;
reg   [0:0] tmp_90_reg_7725_pp0_iter6_reg;
reg   [0:0] tmp_90_reg_7725_pp0_iter7_reg;
reg   [0:0] tmp_90_reg_7725_pp0_iter8_reg;
reg   [0:0] tmp_90_reg_7725_pp0_iter9_reg;
wire   [9:0] trunc_ln647_31_fu_2336_p1;
reg   [9:0] trunc_ln647_31_reg_7730;
wire   [11:0] add_ln90_2_fu_2340_p2;
reg   [11:0] add_ln90_2_reg_7736;
reg   [0:0] tmp_93_reg_7742;
reg   [0:0] tmp_94_reg_7747;
reg   [0:0] tmp_94_reg_7747_pp0_iter6_reg;
reg   [0:0] tmp_94_reg_7747_pp0_iter7_reg;
reg   [0:0] tmp_94_reg_7747_pp0_iter8_reg;
reg   [0:0] tmp_94_reg_7747_pp0_iter9_reg;
wire   [9:0] trunc_ln647_33_fu_2362_p1;
reg   [9:0] trunc_ln647_33_reg_7752;
wire   [11:0] trunc_ln301_fu_2384_p1;
reg   [11:0] trunc_ln301_reg_7758;
reg   [0:0] tmp_101_reg_7765;
reg   [0:0] tmp_102_reg_7770;
reg   [0:0] tmp_102_reg_7770_pp0_iter6_reg;
reg   [0:0] tmp_102_reg_7770_pp0_iter7_reg;
reg   [0:0] tmp_102_reg_7770_pp0_iter8_reg;
reg   [0:0] tmp_102_reg_7770_pp0_iter9_reg;
wire   [9:0] trunc_ln647_37_fu_2404_p1;
reg   [9:0] trunc_ln647_37_reg_7775;
wire   [11:0] trunc_ln301_6_fu_2414_p1;
reg   [11:0] trunc_ln301_6_reg_7781;
reg   [0:0] tmp_109_reg_7787;
reg   [0:0] tmp_110_reg_7792;
reg   [0:0] tmp_110_reg_7792_pp0_iter6_reg;
reg   [0:0] tmp_110_reg_7792_pp0_iter7_reg;
reg   [0:0] tmp_110_reg_7792_pp0_iter8_reg;
reg   [0:0] tmp_110_reg_7792_pp0_iter9_reg;
wire   [9:0] trunc_ln647_41_fu_2434_p1;
reg   [9:0] trunc_ln647_41_reg_7797;
wire   [11:0] trunc_ln301_7_fu_2444_p1;
reg   [11:0] trunc_ln301_7_reg_7803;
reg   [0:0] tmp_113_reg_7809;
reg   [0:0] tmp_114_reg_7814;
reg   [0:0] tmp_114_reg_7814_pp0_iter6_reg;
reg   [0:0] tmp_114_reg_7814_pp0_iter7_reg;
reg   [0:0] tmp_114_reg_7814_pp0_iter8_reg;
reg   [0:0] tmp_114_reg_7814_pp0_iter9_reg;
wire   [9:0] trunc_ln647_43_fu_2464_p1;
reg   [9:0] trunc_ln647_43_reg_7819;
reg   [16:0] trunc_ln_reg_7825;
reg   [16:0] trunc_ln708_1_reg_7831;
reg   [16:0] trunc_ln708_2_reg_7837;
reg   [16:0] trunc_ln708_3_reg_7843;
reg   [16:0] trunc_ln708_4_reg_7849;
reg   [16:0] trunc_ln708_5_reg_7855;
wire  signed [32:0] grp_fu_6323_p2;
reg  signed [32:0] mul_ln1118_reg_7861;
wire  signed [32:0] grp_fu_6329_p2;
reg  signed [32:0] mul_ln1118_3_reg_7866;
wire  signed [32:0] grp_fu_6335_p2;
reg  signed [32:0] mul_ln1118_4_reg_7871;
wire  signed [32:0] grp_fu_6341_p2;
reg  signed [32:0] mul_ln1193_1_reg_7876;
wire  signed [32:0] grp_fu_6347_p2;
reg  signed [32:0] mul_ln1118_7_reg_7881;
wire  signed [32:0] grp_fu_6353_p2;
reg  signed [32:0] mul_ln1118_9_reg_7886;
wire  signed [32:0] grp_fu_6359_p2;
reg  signed [32:0] mul_ln1193_4_reg_7891;
wire  signed [32:0] grp_fu_6365_p2;
reg  signed [32:0] mul_ln1118_12_reg_7896;
wire  signed [32:0] grp_fu_6371_p2;
reg  signed [32:0] mul_ln1118_14_reg_7901;
wire  signed [32:0] grp_fu_6377_p2;
reg  signed [32:0] mul_ln1118_17_reg_7906;
reg   [0:0] tmp_75_reg_7911;
reg   [0:0] tmp_75_reg_7911_pp0_iter7_reg;
reg   [0:0] tmp_75_reg_7911_pp0_iter8_reg;
reg   [0:0] tmp_75_reg_7911_pp0_iter9_reg;
wire   [9:0] trunc_ln647_fu_2661_p1;
reg   [9:0] trunc_ln647_reg_7917;
reg   [0:0] tmp_76_reg_7923;
wire   [9:0] trunc_ln647_22_fu_2673_p1;
reg   [9:0] trunc_ln647_22_reg_7928;
wire   [10:0] add_ln90_fu_2677_p2;
reg   [10:0] add_ln90_reg_7934;
reg   [0:0] tmp_77_reg_7940;
wire   [9:0] trunc_ln647_23_fu_2691_p1;
reg   [9:0] trunc_ln647_23_reg_7945;
wire   [9:0] select_ln114_3_fu_2705_p3;
reg   [9:0] select_ln114_3_reg_7951;
reg   [9:0] select_ln114_3_reg_7951_pp0_iter7_reg;
reg   [0:0] tmp_81_reg_7956;
reg   [0:0] tmp_82_reg_7961;
reg   [0:0] tmp_82_reg_7961_pp0_iter7_reg;
reg   [0:0] tmp_82_reg_7961_pp0_iter8_reg;
reg   [0:0] tmp_82_reg_7961_pp0_iter9_reg;
wire   [9:0] trunc_ln647_26_fu_2727_p1;
reg   [9:0] trunc_ln647_26_reg_7966;
wire   [9:0] select_ln114_4_fu_2741_p3;
reg   [9:0] select_ln114_4_reg_7972;
reg   [9:0] select_ln114_4_reg_7972_pp0_iter7_reg;
reg   [0:0] tmp_85_reg_7977;
reg   [0:0] tmp_86_reg_7982;
reg   [0:0] tmp_86_reg_7982_pp0_iter7_reg;
reg   [0:0] tmp_86_reg_7982_pp0_iter8_reg;
reg   [0:0] tmp_86_reg_7982_pp0_iter9_reg;
wire   [0:0] icmp_ln879_6_fu_2763_p2;
reg   [0:0] icmp_ln879_6_reg_7987;
reg   [0:0] icmp_ln879_6_reg_7987_pp0_iter7_reg;
reg   [0:0] icmp_ln879_6_reg_7987_pp0_iter8_reg;
wire   [9:0] trunc_ln647_28_fu_2768_p1;
reg   [9:0] trunc_ln647_28_reg_7992;
wire   [9:0] select_ln114_6_fu_2782_p3;
reg   [9:0] select_ln114_6_reg_7998;
reg   [9:0] select_ln114_6_reg_7998_pp0_iter7_reg;
reg   [0:0] tmp_91_reg_8003;
reg   [0:0] tmp_92_reg_8008;
reg   [0:0] tmp_92_reg_8008_pp0_iter7_reg;
reg   [0:0] tmp_92_reg_8008_pp0_iter8_reg;
reg   [0:0] tmp_92_reg_8008_pp0_iter9_reg;
wire   [0:0] icmp_ln879_9_fu_2804_p2;
reg   [0:0] icmp_ln879_9_reg_8013;
reg   [0:0] icmp_ln879_9_reg_8013_pp0_iter7_reg;
reg   [0:0] icmp_ln879_9_reg_8013_pp0_iter8_reg;
wire   [9:0] trunc_ln647_32_fu_2809_p1;
reg   [9:0] trunc_ln647_32_reg_8018;
wire   [9:0] select_ln114_7_fu_2823_p3;
reg   [9:0] select_ln114_7_reg_8024;
reg   [9:0] select_ln114_7_reg_8024_pp0_iter7_reg;
reg   [0:0] tmp_95_reg_8029;
reg   [0:0] tmp_96_reg_8034;
reg   [0:0] tmp_96_reg_8034_pp0_iter7_reg;
reg   [0:0] tmp_96_reg_8034_pp0_iter8_reg;
reg   [0:0] tmp_96_reg_8034_pp0_iter9_reg;
wire   [0:0] icmp_ln879_10_fu_2845_p2;
reg   [0:0] icmp_ln879_10_reg_8039;
reg   [0:0] icmp_ln879_10_reg_8039_pp0_iter7_reg;
reg   [0:0] icmp_ln879_10_reg_8039_pp0_iter8_reg;
wire   [9:0] trunc_ln647_34_fu_2850_p1;
reg   [9:0] trunc_ln647_34_reg_8044;
wire   [11:0] add_ln90_3_fu_2854_p2;
reg   [11:0] add_ln90_3_reg_8050;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] tmp_98_reg_8055;
reg   [0:0] tmp_98_reg_8055_pp0_iter7_reg;
reg   [0:0] tmp_98_reg_8055_pp0_iter8_reg;
reg   [0:0] tmp_98_reg_8055_pp0_iter9_reg;
wire   [9:0] select_ln114_8_fu_2892_p3;
reg   [9:0] select_ln114_8_reg_8060;
reg   [9:0] select_ln114_8_reg_8060_pp0_iter7_reg;
reg   [0:0] tmp_99_reg_8065;
reg   [0:0] tmp_100_reg_8070;
reg   [0:0] tmp_100_reg_8070_pp0_iter7_reg;
reg   [0:0] tmp_100_reg_8070_pp0_iter8_reg;
reg   [0:0] tmp_100_reg_8070_pp0_iter9_reg;
wire   [0:0] icmp_ln879_11_fu_2916_p2;
reg   [0:0] icmp_ln879_11_reg_8075;
reg   [0:0] icmp_ln879_11_reg_8075_pp0_iter7_reg;
reg   [0:0] icmp_ln879_11_reg_8075_pp0_iter8_reg;
wire   [9:0] trunc_ln647_36_fu_2922_p1;
reg   [9:0] trunc_ln647_36_reg_8080;
wire   [0:0] icmp_ln879_12_fu_2931_p2;
reg   [0:0] icmp_ln879_12_reg_8086;
reg   [0:0] icmp_ln879_12_reg_8086_pp0_iter7_reg;
reg   [0:0] icmp_ln879_12_reg_8086_pp0_iter8_reg;
wire   [9:0] select_ln114_9_fu_2941_p3;
reg   [9:0] select_ln114_9_reg_8091;
reg   [9:0] select_ln114_9_reg_8091_pp0_iter7_reg;
reg   [0:0] tmp_103_reg_8096;
reg   [0:0] tmp_104_reg_8101;
reg   [0:0] tmp_104_reg_8101_pp0_iter7_reg;
reg   [0:0] tmp_104_reg_8101_pp0_iter8_reg;
reg   [0:0] tmp_104_reg_8101_pp0_iter9_reg;
wire   [0:0] icmp_ln879_13_fu_2963_p2;
reg   [0:0] icmp_ln879_13_reg_8106;
reg   [0:0] icmp_ln879_13_reg_8106_pp0_iter7_reg;
reg   [0:0] icmp_ln879_13_reg_8106_pp0_iter8_reg;
wire   [9:0] trunc_ln647_38_fu_2968_p1;
reg   [9:0] trunc_ln647_38_reg_8111;
wire   [11:0] add_ln90_4_fu_2972_p2;
reg   [11:0] add_ln90_4_reg_8117;
reg   [0:0] tmp_106_reg_8122;
reg   [0:0] tmp_106_reg_8122_pp0_iter7_reg;
reg   [0:0] tmp_106_reg_8122_pp0_iter8_reg;
reg   [0:0] tmp_106_reg_8122_pp0_iter9_reg;
wire   [9:0] select_ln114_10_fu_3010_p3;
reg   [9:0] select_ln114_10_reg_8127;
reg   [9:0] select_ln114_10_reg_8127_pp0_iter7_reg;
reg   [0:0] tmp_107_reg_8132;
reg   [0:0] tmp_108_reg_8137;
reg   [0:0] tmp_108_reg_8137_pp0_iter7_reg;
reg   [0:0] tmp_108_reg_8137_pp0_iter8_reg;
reg   [0:0] tmp_108_reg_8137_pp0_iter9_reg;
wire   [0:0] icmp_ln879_14_fu_3034_p2;
reg   [0:0] icmp_ln879_14_reg_8142;
reg   [0:0] icmp_ln879_14_reg_8142_pp0_iter7_reg;
reg   [0:0] icmp_ln879_14_reg_8142_pp0_iter8_reg;
wire   [9:0] trunc_ln647_40_fu_3040_p1;
reg   [9:0] trunc_ln647_40_reg_8147;
wire   [9:0] select_ln114_11_fu_3054_p3;
reg   [9:0] select_ln114_11_reg_8153;
reg   [9:0] select_ln114_11_reg_8153_pp0_iter7_reg;
reg   [0:0] tmp_111_reg_8158;
reg   [0:0] tmp_112_reg_8163;
reg   [0:0] tmp_112_reg_8163_pp0_iter7_reg;
reg   [0:0] tmp_112_reg_8163_pp0_iter8_reg;
reg   [0:0] tmp_112_reg_8163_pp0_iter9_reg;
wire   [0:0] icmp_ln879_15_fu_3076_p2;
reg   [0:0] icmp_ln879_15_reg_8168;
reg   [0:0] icmp_ln879_15_reg_8168_pp0_iter7_reg;
reg   [0:0] icmp_ln879_15_reg_8168_pp0_iter8_reg;
wire   [9:0] trunc_ln647_42_fu_3081_p1;
reg   [9:0] trunc_ln647_42_reg_8173;
wire   [9:0] select_ln114_12_fu_3095_p3;
reg   [9:0] select_ln114_12_reg_8179;
reg   [9:0] select_ln114_12_reg_8179_pp0_iter7_reg;
reg   [0:0] tmp_115_reg_8184;
reg   [0:0] tmp_116_reg_8189;
reg   [0:0] tmp_116_reg_8189_pp0_iter7_reg;
reg   [0:0] tmp_116_reg_8189_pp0_iter8_reg;
reg   [0:0] tmp_116_reg_8189_pp0_iter9_reg;
wire   [0:0] icmp_ln879_16_fu_3117_p2;
reg   [0:0] icmp_ln879_16_reg_8194;
reg   [0:0] icmp_ln879_16_reg_8194_pp0_iter7_reg;
reg   [0:0] icmp_ln879_16_reg_8194_pp0_iter8_reg;
wire   [9:0] trunc_ln647_44_fu_3122_p1;
reg   [9:0] trunc_ln647_44_reg_8199;
wire   [16:0] add_ln703_fu_3154_p2;
reg   [16:0] add_ln703_reg_8205;
wire   [16:0] add_ln703_1_fu_3160_p2;
reg   [16:0] add_ln703_1_reg_8210;
wire   [16:0] add_ln703_2_fu_3166_p2;
reg   [16:0] add_ln703_2_reg_8215;
wire   [16:0] add_ln703_3_fu_3172_p2;
reg   [16:0] add_ln703_3_reg_8220;
wire   [16:0] add_ln703_6_fu_3178_p2;
reg   [16:0] add_ln703_6_reg_8225;
wire   [16:0] add_ln703_7_fu_3184_p2;
reg   [16:0] add_ln703_7_reg_8230;
wire   [16:0] add_ln703_8_fu_3189_p2;
reg   [16:0] add_ln703_8_reg_8235;
wire   [16:0] add_ln703_9_fu_3193_p2;
reg   [16:0] add_ln703_9_reg_8240;
wire   [16:0] add_ln703_12_fu_3198_p2;
reg   [16:0] add_ln703_12_reg_8245;
wire   [16:0] add_ln703_13_fu_3203_p2;
reg   [16:0] add_ln703_13_reg_8250;
wire   [16:0] add_ln703_14_fu_3208_p2;
reg   [16:0] add_ln703_14_reg_8255;
wire   [16:0] add_ln703_15_fu_3213_p2;
reg   [16:0] add_ln703_15_reg_8260;
wire   [16:0] add_ln703_18_fu_3218_p2;
reg   [16:0] add_ln703_18_reg_8265;
wire   [16:0] add_ln703_19_fu_3223_p2;
reg   [16:0] add_ln703_19_reg_8270;
wire   [16:0] add_ln703_20_fu_3229_p2;
reg   [16:0] add_ln703_20_reg_8275;
wire   [16:0] add_ln703_21_fu_3234_p2;
reg   [16:0] add_ln703_21_reg_8280;
wire  signed [32:0] grp_fu_6383_p3;
reg  signed [32:0] sub_ln1193_4_reg_8285;
reg    ap_enable_reg_pp0_iter7;
wire  signed [32:0] grp_fu_6390_p3;
reg  signed [32:0] add_ln1192_reg_8290;
reg   [18:0] trunc_ln708_26_reg_8295;
reg   [18:0] trunc_ln708_26_reg_8295_pp0_iter8_reg;
wire  signed [32:0] grp_fu_6406_p3;
reg  signed [32:0] add_ln1192_1_reg_8302;
wire  signed [32:0] grp_fu_6413_p3;
reg  signed [32:0] add_ln1193_1_reg_8307;
wire  signed [32:0] grp_fu_6420_p3;
reg  signed [32:0] add_ln1192_2_reg_8312;
reg   [18:0] trunc_ln708_30_reg_8317;
reg   [18:0] trunc_ln708_30_reg_8317_pp0_iter8_reg;
wire  signed [32:0] grp_fu_6436_p3;
reg  signed [32:0] add_ln1192_3_reg_8324;
reg   [18:0] trunc_ln708_32_reg_8329;
reg   [18:0] trunc_ln708_32_reg_8329_pp0_iter8_reg;
reg   [18:0] trunc_ln708_33_reg_8336;
reg   [18:0] trunc_ln708_33_reg_8336_pp0_iter8_reg;
reg   [18:0] trunc_ln708_34_reg_8343;
reg   [18:0] trunc_ln708_34_reg_8343_pp0_iter8_reg;
wire  signed [32:0] grp_fu_6461_p3;
reg  signed [32:0] add_ln1193_3_reg_8350;
wire  signed [32:0] grp_fu_6468_p3;
reg  signed [32:0] add_ln1192_5_reg_8355;
reg   [18:0] trunc_ln708_37_reg_8360;
reg   [18:0] trunc_ln708_37_reg_8360_pp0_iter8_reg;
reg   [18:0] trunc_ln708_38_reg_8367;
reg   [18:0] trunc_ln708_38_reg_8367_pp0_iter8_reg;
wire  signed [32:0] grp_fu_6493_p3;
reg  signed [32:0] sub_ln1193_7_reg_8374;
wire  signed [32:0] grp_fu_6500_p3;
reg  signed [32:0] add_ln1192_7_reg_8379;
wire   [9:0] sub_ln214_fu_3327_p2;
reg   [9:0] sub_ln214_reg_8384;
wire   [9:0] sub_ln214_1_fu_3346_p2;
reg   [9:0] sub_ln214_1_reg_8389;
wire   [9:0] select_ln114_fu_3357_p3;
reg   [9:0] select_ln114_reg_8394;
wire   [9:0] select_ln132_2_fu_3368_p3;
reg   [9:0] select_ln132_2_reg_8399;
wire   [9:0] sub_ln214_4_fu_3374_p2;
reg   [9:0] sub_ln214_4_reg_8404;
wire   [9:0] select_ln114_2_fu_3389_p3;
reg   [9:0] select_ln114_2_reg_8409;
reg   [9:0] select_ln114_2_reg_8409_pp0_iter8_reg;
wire   [0:0] tmp_78_fu_3395_p3;
reg   [0:0] tmp_78_reg_8414;
reg   [0:0] tmp_78_reg_8414_pp0_iter8_reg;
reg   [0:0] tmp_78_reg_8414_pp0_iter9_reg;
wire   [0:0] icmp_ln879_4_fu_3403_p2;
reg   [0:0] icmp_ln879_4_reg_8419;
reg   [0:0] icmp_ln879_4_reg_8419_pp0_iter8_reg;
wire   [9:0] select_ln132_4_fu_3418_p3;
reg   [9:0] select_ln132_4_reg_8424;
wire   [0:0] icmp_ln879_5_fu_3426_p2;
reg   [0:0] icmp_ln879_5_reg_8429;
reg   [0:0] icmp_ln879_5_reg_8429_pp0_iter8_reg;
wire   [9:0] select_ln132_5_fu_3436_p3;
reg   [9:0] select_ln132_5_reg_8434;
wire   [9:0] select_ln132_6_fu_3447_p3;
reg   [9:0] select_ln132_6_reg_8439;
wire   [0:0] icmp_ln879_7_fu_3458_p2;
reg   [0:0] icmp_ln879_7_reg_8444;
reg   [0:0] icmp_ln879_7_reg_8444_pp0_iter8_reg;
reg   [0:0] icmp_ln879_7_reg_8444_pp0_iter9_reg;
wire   [0:0] tmp_88_fu_3463_p3;
reg   [0:0] tmp_88_reg_8449;
reg   [0:0] tmp_88_reg_8449_pp0_iter8_reg;
reg   [0:0] tmp_88_reg_8449_pp0_iter9_reg;
wire   [0:0] icmp_ln879_8_fu_3471_p2;
reg   [0:0] icmp_ln879_8_reg_8454;
reg   [0:0] icmp_ln879_8_reg_8454_pp0_iter8_reg;
wire   [9:0] select_ln132_7_fu_3486_p3;
reg   [9:0] select_ln132_7_reg_8459;
wire   [9:0] select_ln132_8_fu_3499_p3;
reg   [9:0] select_ln132_8_reg_8464;
wire   [9:0] select_ln132_9_fu_3510_p3;
reg   [9:0] select_ln132_9_reg_8469;
wire   [9:0] select_ln132_10_fu_3521_p3;
reg   [9:0] select_ln132_10_reg_8474;
wire   [9:0] select_ln132_11_fu_3532_p3;
reg   [9:0] select_ln132_11_reg_8479;
wire   [9:0] select_ln132_fu_3543_p3;
reg   [9:0] select_ln132_reg_8484;
wire   [9:0] select_ln132_12_fu_3554_p3;
reg   [9:0] select_ln132_12_reg_8489;
wire   [9:0] select_ln132_13_fu_3565_p3;
reg   [9:0] select_ln132_13_reg_8494;
wire   [17:0] add_ln703_4_fu_3583_p2;
reg   [17:0] add_ln703_4_reg_8499;
wire   [17:0] add_ln703_5_fu_3589_p2;
reg   [17:0] add_ln703_5_reg_8504;
wire   [17:0] add_ln703_10_fu_3607_p2;
reg   [17:0] add_ln703_10_reg_8509;
wire   [17:0] add_ln703_11_fu_3613_p2;
reg   [17:0] add_ln703_11_reg_8514;
wire   [17:0] add_ln703_16_fu_3631_p2;
reg   [17:0] add_ln703_16_reg_8519;
wire   [17:0] add_ln703_17_fu_3637_p2;
reg   [17:0] add_ln703_17_reg_8524;
wire   [17:0] add_ln703_22_fu_3655_p2;
reg   [17:0] add_ln703_22_reg_8529;
wire   [17:0] add_ln703_23_fu_3661_p2;
reg   [17:0] add_ln703_23_reg_8534;
wire   [18:0] trunc_ln708_24_fu_3667_p4;
reg   [18:0] trunc_ln708_24_reg_8539;
wire   [18:0] trunc_ln708_25_fu_3676_p4;
reg   [18:0] trunc_ln708_25_reg_8545;
wire   [18:0] trunc_ln708_27_fu_3685_p4;
reg   [18:0] trunc_ln708_27_reg_8551;
wire   [18:0] trunc_ln708_28_fu_3694_p4;
reg   [18:0] trunc_ln708_28_reg_8557;
wire   [18:0] trunc_ln708_29_fu_3703_p4;
reg   [18:0] trunc_ln708_29_reg_8563;
wire   [18:0] trunc_ln708_31_fu_3712_p4;
reg   [18:0] trunc_ln708_31_reg_8569;
wire   [18:0] trunc_ln708_35_fu_3721_p4;
reg   [18:0] trunc_ln708_35_reg_8575;
wire   [18:0] trunc_ln708_36_fu_3730_p4;
reg   [18:0] trunc_ln708_36_reg_8581;
wire   [18:0] trunc_ln708_39_fu_3739_p4;
reg   [18:0] trunc_ln708_39_reg_8587;
wire   [18:0] trunc_ln708_40_fu_3748_p4;
reg   [18:0] trunc_ln708_40_reg_8593;
reg   [18:0] trunc_ln708_41_reg_8599;
reg   [18:0] trunc_ln708_42_reg_8605;
reg   [18:0] trunc_ln708_43_reg_8611;
reg   [18:0] trunc_ln708_44_reg_8617;
reg   [18:0] trunc_ln708_45_reg_8623;
reg   [18:0] trunc_ln708_46_reg_8629;
reg   [18:0] trunc_ln708_47_reg_8635;
reg   [18:0] trunc_ln708_48_reg_8641;
reg   [18:0] trunc_ln708_49_reg_8647;
reg   [18:0] trunc_ln708_50_reg_8653;
reg   [18:0] trunc_ln708_51_reg_8659;
reg   [18:0] trunc_ln708_52_reg_8665;
reg   [18:0] trunc_ln708_53_reg_8671;
reg   [18:0] trunc_ln708_54_reg_8677;
reg   [18:0] trunc_ln708_55_reg_8683;
reg   [18:0] trunc_ln708_56_reg_8689;
reg   [18:0] trunc_ln708_57_reg_8695;
reg   [18:0] trunc_ln708_58_reg_8701;
reg   [18:0] trunc_ln708_59_reg_8707;
reg   [18:0] trunc_ln708_60_reg_8713;
reg   [18:0] trunc_ln708_61_reg_8719;
reg   [18:0] trunc_ln708_62_reg_8725;
reg   [18:0] trunc_ln708_63_reg_8731;
reg   [18:0] trunc_ln708_64_reg_8737;
wire   [9:0] select_ln114_5_fu_4413_p3;
reg   [9:0] select_ln114_5_reg_8793;
wire   [18:0] add_ln703_96_fu_4530_p2;
reg   [18:0] add_ln703_96_reg_8873;
wire   [18:0] add_ln703_97_fu_4536_p2;
reg   [18:0] add_ln703_97_reg_8878;
wire   [18:0] add_ln703_98_fu_4542_p2;
reg   [18:0] add_ln703_98_reg_8883;
wire   [18:0] add_ln703_99_fu_4548_p2;
reg   [18:0] add_ln703_99_reg_8888;
wire   [18:0] add_ln703_102_fu_4554_p2;
reg   [18:0] add_ln703_102_reg_8893;
wire   [18:0] add_ln703_103_fu_4560_p2;
reg   [18:0] add_ln703_103_reg_8898;
wire   [18:0] add_ln703_104_fu_4565_p2;
reg   [18:0] add_ln703_104_reg_8903;
wire   [18:0] add_ln703_105_fu_4569_p2;
reg   [18:0] add_ln703_105_reg_8908;
wire   [18:0] add_ln703_108_fu_4574_p2;
reg   [18:0] add_ln703_108_reg_8913;
wire   [18:0] add_ln703_109_fu_4579_p2;
reg   [18:0] add_ln703_109_reg_8918;
wire   [18:0] add_ln703_110_fu_4584_p2;
reg   [18:0] add_ln703_110_reg_8923;
wire   [18:0] add_ln703_111_fu_4589_p2;
reg   [18:0] add_ln703_111_reg_8928;
wire   [18:0] add_ln703_114_fu_4594_p2;
reg   [18:0] add_ln703_114_reg_8933;
wire   [18:0] add_ln703_115_fu_4599_p2;
reg   [18:0] add_ln703_115_reg_8938;
wire   [18:0] add_ln703_116_fu_4605_p2;
reg   [18:0] add_ln703_116_reg_8943;
wire   [18:0] add_ln703_117_fu_4610_p2;
reg   [18:0] add_ln703_117_reg_8948;
wire   [18:0] add_ln703_120_fu_4614_p2;
reg   [18:0] add_ln703_120_reg_8953;
wire   [18:0] add_ln703_121_fu_4619_p2;
reg   [18:0] add_ln703_121_reg_8958;
wire   [18:0] add_ln703_122_fu_4624_p2;
reg   [18:0] add_ln703_122_reg_8963;
wire   [18:0] add_ln703_123_fu_4628_p2;
reg   [18:0] add_ln703_123_reg_8968;
wire   [18:0] add_ln703_126_fu_4632_p2;
reg   [18:0] add_ln703_126_reg_8973;
wire   [18:0] add_ln703_127_fu_4637_p2;
reg   [18:0] add_ln703_127_reg_8978;
wire   [18:0] add_ln703_128_fu_4642_p2;
reg   [18:0] add_ln703_128_reg_8983;
wire   [18:0] add_ln703_129_fu_4646_p2;
reg   [18:0] add_ln703_129_reg_8988;
wire   [18:0] add_ln703_132_fu_4650_p2;
reg   [18:0] add_ln703_132_reg_8993;
wire   [18:0] add_ln703_133_fu_4655_p2;
reg   [18:0] add_ln703_133_reg_8998;
wire   [18:0] add_ln703_134_fu_4660_p2;
reg   [18:0] add_ln703_134_reg_9003;
wire   [18:0] add_ln703_135_fu_4664_p2;
reg   [18:0] add_ln703_135_reg_9008;
wire   [18:0] add_ln703_138_fu_4668_p2;
reg   [18:0] add_ln703_138_reg_9013;
wire   [18:0] add_ln703_139_fu_4673_p2;
reg   [18:0] add_ln703_139_reg_9018;
wire   [18:0] add_ln703_140_fu_4678_p2;
reg   [18:0] add_ln703_140_reg_9023;
wire   [18:0] add_ln703_141_fu_4682_p2;
reg   [18:0] add_ln703_141_reg_9028;
wire   [18:0] add_ln703_144_fu_4686_p2;
reg   [18:0] add_ln703_144_reg_9033;
wire   [18:0] add_ln703_145_fu_4691_p2;
reg   [18:0] add_ln703_145_reg_9038;
wire   [18:0] add_ln703_146_fu_4696_p2;
reg   [18:0] add_ln703_146_reg_9043;
wire   [18:0] add_ln703_147_fu_4701_p2;
reg   [18:0] add_ln703_147_reg_9048;
wire   [18:0] add_ln703_150_fu_4705_p2;
reg   [18:0] add_ln703_150_reg_9053;
wire   [18:0] add_ln703_151_fu_4710_p2;
reg   [18:0] add_ln703_151_reg_9058;
wire   [18:0] add_ln703_152_fu_4715_p2;
reg   [18:0] add_ln703_152_reg_9063;
wire   [18:0] add_ln703_153_fu_4719_p2;
reg   [18:0] add_ln703_153_reg_9068;
wire   [18:0] add_ln703_156_fu_4723_p2;
reg   [18:0] add_ln703_156_reg_9073;
wire   [18:0] add_ln703_157_fu_4728_p2;
reg   [18:0] add_ln703_157_reg_9078;
wire   [18:0] add_ln703_158_fu_4733_p2;
reg   [18:0] add_ln703_158_reg_9083;
wire   [18:0] add_ln703_159_fu_4738_p2;
reg   [18:0] add_ln703_159_reg_9088;
wire   [18:0] add_ln703_162_fu_4742_p2;
reg   [18:0] add_ln703_162_reg_9093;
wire   [18:0] add_ln703_163_fu_4747_p2;
reg   [18:0] add_ln703_163_reg_9098;
wire   [18:0] add_ln703_164_fu_4752_p2;
reg   [18:0] add_ln703_164_reg_9103;
wire   [18:0] add_ln703_165_fu_4756_p2;
reg   [18:0] add_ln703_165_reg_9108;
wire   [18:0] add_ln703_168_fu_4760_p2;
reg   [18:0] add_ln703_168_reg_9113;
wire   [18:0] add_ln703_169_fu_4765_p2;
reg   [18:0] add_ln703_169_reg_9118;
wire   [18:0] add_ln703_170_fu_4770_p2;
reg   [18:0] add_ln703_170_reg_9123;
wire   [18:0] add_ln703_171_fu_4774_p2;
reg   [18:0] add_ln703_171_reg_9128;
wire   [18:0] add_ln703_174_fu_4778_p2;
reg   [18:0] add_ln703_174_reg_9133;
wire   [18:0] add_ln703_175_fu_4783_p2;
reg   [18:0] add_ln703_175_reg_9138;
wire   [18:0] add_ln703_176_fu_4788_p2;
reg   [18:0] add_ln703_176_reg_9143;
wire   [18:0] add_ln703_177_fu_4792_p2;
reg   [18:0] add_ln703_177_reg_9148;
wire   [18:0] add_ln703_180_fu_4796_p2;
reg   [18:0] add_ln703_180_reg_9153;
wire   [18:0] add_ln703_181_fu_4801_p2;
reg   [18:0] add_ln703_181_reg_9158;
wire   [18:0] add_ln703_182_fu_4806_p2;
reg   [18:0] add_ln703_182_reg_9163;
wire   [18:0] add_ln703_183_fu_4810_p2;
reg   [18:0] add_ln703_183_reg_9168;
wire   [18:0] add_ln703_186_fu_4814_p2;
reg   [18:0] add_ln703_186_reg_9173;
wire   [18:0] add_ln703_187_fu_4819_p2;
reg   [18:0] add_ln703_187_reg_9178;
wire   [18:0] add_ln703_188_fu_4824_p2;
reg   [18:0] add_ln703_188_reg_9183;
wire   [18:0] add_ln703_189_fu_4828_p2;
reg   [18:0] add_ln703_189_reg_9188;
wire   [0:0] icmp_ln879_fu_4837_p2;
reg   [0:0] icmp_ln879_reg_9198;
reg   [14:0] twiddleObj_twiddleTa_65_reg_9203;
reg    ap_enable_reg_pp0_iter9;
wire   [0:0] icmp_ln879_1_fu_4847_p2;
reg   [0:0] icmp_ln879_1_reg_9213;
reg   [14:0] twiddleObj_twiddleTa_69_reg_9218;
reg  signed [14:0] twiddleObj_twiddleTa_71_reg_9223;
wire   [0:0] icmp_ln879_2_fu_4852_p2;
reg   [0:0] icmp_ln879_2_reg_9229;
reg   [14:0] twiddleObj_twiddleTa_73_reg_9234;
wire   [0:0] icmp_ln879_3_fu_4861_p2;
reg   [0:0] icmp_ln879_3_reg_9244;
reg   [14:0] twiddleObj_twiddleTa_77_reg_9249;
wire  signed [14:0] select_ln135_4_fu_4870_p3;
reg  signed [14:0] select_ln135_4_reg_9259;
reg  signed [14:0] twiddleObj_twiddleTa_83_reg_9265;
wire  signed [14:0] select_ln135_5_fu_4877_p3;
reg  signed [14:0] select_ln135_5_reg_9271;
reg  signed [14:0] twiddleObj_twiddleTa_87_reg_9277;
wire  signed [14:0] select_ln135_6_fu_4884_p3;
reg  signed [14:0] select_ln135_6_reg_9283;
wire  signed [14:0] select_ln135_7_fu_4895_p3;
reg  signed [14:0] select_ln135_7_reg_9294;
reg  signed [14:0] twiddleObj_twiddleTa_95_reg_9300;
wire  signed [14:0] select_ln135_8_fu_4902_p3;
reg  signed [14:0] select_ln135_8_reg_9306;
reg  signed [14:0] twiddleObj_twiddleTa_99_reg_9312;
wire  signed [14:0] select_ln135_9_fu_4909_p3;
reg  signed [14:0] select_ln135_9_reg_9318;
reg  signed [14:0] twiddleObj_twiddleTa_103_reg_9324;
wire  signed [14:0] select_ln135_10_fu_4916_p3;
reg  signed [14:0] select_ln135_10_reg_9330;
wire  signed [14:0] select_ln118_1_fu_4923_p3;
reg  signed [14:0] select_ln118_1_reg_9336;
wire  signed [14:0] select_ln135_11_fu_4930_p3;
reg  signed [14:0] select_ln135_11_reg_9342;
reg  signed [14:0] twiddleObj_twiddleTa_111_reg_9348;
wire  signed [14:0] select_ln135_12_fu_4937_p3;
reg  signed [14:0] select_ln135_12_reg_9354;
reg  signed [14:0] twiddleObj_twiddleTa_115_reg_9360;
wire  signed [14:0] select_ln135_fu_4944_p3;
reg  signed [14:0] select_ln135_reg_9366;
reg  signed [14:0] twiddleObj_twiddleTa_119_reg_9372;
wire  signed [14:0] select_ln135_13_fu_4951_p3;
reg  signed [14:0] select_ln135_13_reg_9378;
wire   [19:0] add_ln703_100_fu_4970_p2;
reg   [19:0] add_ln703_100_reg_9384;
reg   [19:0] add_ln703_100_reg_9384_pp0_iter11_reg;
reg   [19:0] add_ln703_100_reg_9384_pp0_iter12_reg;
reg   [19:0] add_ln703_100_reg_9384_pp0_iter13_reg;
reg   [19:0] add_ln703_100_reg_9384_pp0_iter14_reg;
wire   [19:0] add_ln703_101_fu_4976_p2;
reg   [19:0] add_ln703_101_reg_9389;
reg   [19:0] add_ln703_101_reg_9389_pp0_iter11_reg;
reg   [19:0] add_ln703_101_reg_9389_pp0_iter12_reg;
reg   [19:0] add_ln703_101_reg_9389_pp0_iter13_reg;
reg   [19:0] add_ln703_101_reg_9389_pp0_iter14_reg;
wire   [19:0] add_ln703_106_fu_4994_p2;
reg   [19:0] add_ln703_106_reg_9394;
wire   [19:0] add_ln703_107_fu_5000_p2;
reg   [19:0] add_ln703_107_reg_9399;
reg   [19:0] add_ln703_107_reg_9399_pp0_iter11_reg;
wire   [19:0] add_ln703_112_fu_5018_p2;
reg   [19:0] add_ln703_112_reg_9404;
wire   [19:0] add_ln703_113_fu_5024_p2;
reg   [19:0] add_ln703_113_reg_9409;
reg   [19:0] add_ln703_113_reg_9409_pp0_iter11_reg;
wire   [19:0] add_ln703_118_fu_5042_p2;
reg   [19:0] add_ln703_118_reg_9414;
wire   [19:0] add_ln703_119_fu_5048_p2;
reg   [19:0] add_ln703_119_reg_9419;
reg   [19:0] add_ln703_119_reg_9419_pp0_iter11_reg;
wire   [19:0] add_ln703_124_fu_5066_p2;
reg   [19:0] add_ln703_124_reg_9424;
wire   [19:0] add_ln703_125_fu_5072_p2;
reg   [19:0] add_ln703_125_reg_9429;
reg   [19:0] add_ln703_125_reg_9429_pp0_iter11_reg;
wire   [19:0] add_ln703_130_fu_5090_p2;
reg   [19:0] add_ln703_130_reg_9434;
wire   [19:0] add_ln703_131_fu_5096_p2;
reg   [19:0] add_ln703_131_reg_9439;
reg   [19:0] add_ln703_131_reg_9439_pp0_iter11_reg;
wire   [19:0] add_ln703_136_fu_5114_p2;
reg   [19:0] add_ln703_136_reg_9444;
wire   [19:0] add_ln703_137_fu_5120_p2;
reg   [19:0] add_ln703_137_reg_9449;
reg   [19:0] add_ln703_137_reg_9449_pp0_iter11_reg;
wire   [19:0] add_ln703_142_fu_5138_p2;
reg   [19:0] add_ln703_142_reg_9454;
wire   [19:0] add_ln703_143_fu_5144_p2;
reg   [19:0] add_ln703_143_reg_9459;
reg   [19:0] add_ln703_143_reg_9459_pp0_iter11_reg;
wire   [19:0] add_ln703_148_fu_5162_p2;
reg   [19:0] add_ln703_148_reg_9464;
wire   [19:0] add_ln703_149_fu_5168_p2;
reg   [19:0] add_ln703_149_reg_9469;
reg   [19:0] add_ln703_149_reg_9469_pp0_iter11_reg;
wire   [19:0] add_ln703_154_fu_5186_p2;
reg   [19:0] add_ln703_154_reg_9474;
wire   [19:0] add_ln703_155_fu_5192_p2;
reg   [19:0] add_ln703_155_reg_9479;
reg   [19:0] add_ln703_155_reg_9479_pp0_iter11_reg;
wire   [19:0] add_ln703_160_fu_5210_p2;
reg   [19:0] add_ln703_160_reg_9484;
wire   [19:0] add_ln703_161_fu_5216_p2;
reg   [19:0] add_ln703_161_reg_9489;
reg   [19:0] add_ln703_161_reg_9489_pp0_iter11_reg;
wire   [19:0] add_ln703_166_fu_5234_p2;
reg   [19:0] add_ln703_166_reg_9494;
wire   [19:0] add_ln703_167_fu_5240_p2;
reg   [19:0] add_ln703_167_reg_9499;
reg   [19:0] add_ln703_167_reg_9499_pp0_iter11_reg;
wire   [19:0] add_ln703_172_fu_5258_p2;
reg   [19:0] add_ln703_172_reg_9504;
wire   [19:0] add_ln703_173_fu_5264_p2;
reg   [19:0] add_ln703_173_reg_9509;
reg   [19:0] add_ln703_173_reg_9509_pp0_iter11_reg;
wire   [19:0] add_ln703_178_fu_5282_p2;
reg   [19:0] add_ln703_178_reg_9514;
wire   [19:0] add_ln703_179_fu_5288_p2;
reg   [19:0] add_ln703_179_reg_9519;
reg   [19:0] add_ln703_179_reg_9519_pp0_iter11_reg;
wire   [19:0] add_ln703_184_fu_5306_p2;
reg   [19:0] add_ln703_184_reg_9524;
wire   [19:0] add_ln703_185_fu_5312_p2;
reg   [19:0] add_ln703_185_reg_9529;
reg   [19:0] add_ln703_185_reg_9529_pp0_iter11_reg;
wire   [19:0] add_ln703_190_fu_5330_p2;
reg   [19:0] add_ln703_190_reg_9534;
wire   [19:0] add_ln703_191_fu_5336_p2;
reg   [19:0] add_ln703_191_reg_9539;
reg   [19:0] add_ln703_191_reg_9539_pp0_iter11_reg;
reg  signed [14:0] twiddleObj_twiddleTa_63_reg_9544;
reg    ap_enable_reg_pp0_iter10;
wire   [14:0] select_ln703_fu_5347_p3;
reg   [14:0] select_ln703_reg_9549;
reg  signed [14:0] twiddleObj_twiddleTa_67_reg_9554;
wire   [14:0] select_ln703_3_fu_5359_p3;
reg   [14:0] select_ln703_3_reg_9559;
wire   [15:0] select_ln123_fu_5378_p3;
reg  signed [15:0] select_ln123_reg_9564;
wire   [14:0] sub_ln703_3_fu_5391_p2;
reg   [14:0] sub_ln703_3_reg_9569;
reg  signed [14:0] twiddleObj_twiddleTa_75_reg_9574;
wire   [14:0] select_ln703_4_fu_5402_p3;
reg   [14:0] select_ln703_4_reg_9579;
reg  signed [14:0] twiddleObj_twiddleTa_79_reg_9584;
wire   [15:0] select_ln139_4_fu_5421_p3;
reg  signed [15:0] select_ln139_4_reg_9589;
wire   [15:0] select_ln123_1_fu_5440_p3;
reg  signed [15:0] select_ln123_1_reg_9594;
wire   [15:0] select_ln139_5_fu_5459_p3;
reg  signed [15:0] select_ln139_5_reg_9599;
wire   [15:0] select_ln123_2_fu_5478_p3;
reg  signed [15:0] select_ln123_2_reg_9604;
wire   [15:0] select_ln139_6_fu_5497_p3;
reg  signed [15:0] select_ln139_6_reg_9609;
wire   [14:0] select_ln118_fu_5504_p3;
reg  signed [14:0] select_ln118_reg_9614;
wire   [15:0] select_ln139_7_fu_5523_p3;
reg  signed [15:0] select_ln139_7_reg_9619;
wire   [15:0] select_ln123_4_fu_5542_p3;
reg  signed [15:0] select_ln123_4_reg_9624;
wire   [15:0] select_ln139_8_fu_5561_p3;
reg  signed [15:0] select_ln139_8_reg_9629;
wire   [15:0] select_ln123_5_fu_5580_p3;
reg  signed [15:0] select_ln123_5_reg_9634;
wire   [15:0] select_ln139_9_fu_5599_p3;
reg  signed [15:0] select_ln139_9_reg_9639;
wire   [15:0] select_ln123_6_fu_5618_p3;
reg  signed [15:0] select_ln123_6_reg_9644;
wire   [15:0] select_ln139_10_fu_5637_p3;
reg  signed [15:0] select_ln139_10_reg_9649;
wire   [15:0] select_ln123_7_fu_5656_p3;
reg  signed [15:0] select_ln123_7_reg_9654;
wire   [15:0] select_ln139_11_fu_5675_p3;
reg  signed [15:0] select_ln139_11_reg_9659;
wire   [15:0] select_ln123_8_fu_5694_p3;
reg  signed [15:0] select_ln123_8_reg_9664;
wire   [15:0] select_ln139_fu_5713_p3;
reg  signed [15:0] select_ln139_reg_9669;
wire   [15:0] select_ln123_9_fu_5732_p3;
reg  signed [15:0] select_ln123_9_reg_9674;
wire   [15:0] select_ln139_12_fu_5751_p3;
reg  signed [15:0] select_ln139_12_reg_9679;
wire   [15:0] select_ln123_10_fu_5770_p3;
reg  signed [15:0] select_ln123_10_reg_9684;
wire   [15:0] select_ln139_13_fu_5789_p3;
reg  signed [15:0] select_ln139_13_reg_9689;
wire   [34:0] zext_ln1118_fu_5796_p1;
reg   [34:0] zext_ln1118_reg_9694;
wire  signed [34:0] sext_ln1118_56_fu_5799_p1;
wire  signed [34:0] sext_ln1118_57_fu_5802_p1;
reg  signed [34:0] sext_ln1118_57_reg_9706;
wire   [34:0] zext_ln1118_3_fu_5805_p1;
reg   [34:0] zext_ln1118_3_reg_9712;
wire  signed [34:0] sext_ln1118_60_fu_5808_p1;
wire  signed [34:0] sext_ln1118_61_fu_5811_p1;
reg  signed [34:0] sext_ln1118_61_reg_9724;
wire   [34:0] zext_ln1118_5_fu_5814_p1;
reg   [34:0] zext_ln1118_5_reg_9730;
wire  signed [34:0] sext_ln1118_64_fu_5817_p1;
wire  signed [34:0] sext_ln1118_65_fu_5820_p1;
reg  signed [34:0] sext_ln1118_65_reg_9742;
wire   [34:0] zext_ln1118_4_fu_5823_p1;
reg   [34:0] zext_ln1118_4_reg_9748;
wire  signed [34:0] sext_ln1118_68_fu_5826_p1;
wire  signed [34:0] sext_ln1118_69_fu_5829_p1;
reg  signed [34:0] sext_ln1118_69_reg_9760;
wire  signed [34:0] sext_ln1118_71_fu_5832_p1;
reg  signed [34:0] sext_ln1118_71_reg_9766;
wire  signed [34:0] sext_ln1118_72_fu_5835_p1;
wire  signed [34:0] sext_ln1118_73_fu_5838_p1;
reg  signed [34:0] sext_ln1118_73_reg_9778;
wire  signed [34:0] sext_ln1118_75_fu_5841_p1;
reg  signed [34:0] sext_ln1118_75_reg_9784;
wire  signed [34:0] sext_ln1118_76_fu_5844_p1;
wire  signed [34:0] sext_ln1118_77_fu_5847_p1;
reg  signed [34:0] sext_ln1118_77_reg_9796;
wire  signed [34:0] sext_ln1118_79_fu_5850_p1;
reg  signed [34:0] sext_ln1118_79_reg_9802;
wire  signed [34:0] sext_ln1118_80_fu_5853_p1;
wire  signed [34:0] sext_ln1118_81_fu_5856_p1;
reg  signed [34:0] sext_ln1118_81_reg_9814;
wire  signed [34:0] sext_ln1118_83_fu_5859_p1;
reg  signed [34:0] sext_ln1118_83_reg_9820;
wire  signed [34:0] sext_ln1118_84_fu_5862_p1;
wire  signed [34:0] sext_ln1118_85_fu_5865_p1;
reg  signed [34:0] sext_ln1118_85_reg_9832;
wire  signed [34:0] sext_ln1118_87_fu_5868_p1;
reg  signed [34:0] sext_ln1118_87_reg_9838;
wire  signed [34:0] sext_ln1118_88_fu_5871_p1;
wire  signed [34:0] sext_ln1118_89_fu_5874_p1;
reg  signed [34:0] sext_ln1118_89_reg_9850;
wire  signed [34:0] sext_ln1118_91_fu_5877_p1;
reg  signed [34:0] sext_ln1118_91_reg_9856;
wire  signed [34:0] sext_ln1118_92_fu_5880_p1;
wire  signed [34:0] sext_ln1118_93_fu_5883_p1;
reg  signed [34:0] sext_ln1118_93_reg_9868;
wire  signed [34:0] sext_ln1118_95_fu_5886_p1;
reg  signed [34:0] sext_ln1118_95_reg_9874;
wire  signed [34:0] sext_ln1118_96_fu_5889_p1;
wire  signed [34:0] sext_ln1118_97_fu_5892_p1;
reg  signed [34:0] sext_ln1118_97_reg_9886;
wire  signed [34:0] sext_ln1118_99_fu_5895_p1;
reg  signed [34:0] sext_ln1118_99_reg_9892;
wire  signed [34:0] sext_ln1118_100_fu_5898_p1;
wire  signed [34:0] sext_ln1118_101_fu_5901_p1;
reg  signed [34:0] sext_ln1118_101_reg_9904;
wire  signed [34:0] sext_ln1118_103_fu_5904_p1;
reg  signed [34:0] sext_ln1118_103_reg_9910;
wire  signed [34:0] sext_ln1118_104_fu_5907_p1;
wire  signed [34:0] sext_ln1118_105_fu_5910_p1;
reg  signed [34:0] sext_ln1118_105_reg_9922;
wire  signed [34:0] sext_ln1118_107_fu_5913_p1;
reg  signed [34:0] sext_ln1118_107_reg_9928;
wire  signed [34:0] sext_ln1118_108_fu_5916_p1;
wire  signed [34:0] sext_ln1118_109_fu_5919_p1;
reg  signed [34:0] sext_ln1118_109_reg_9940;
wire  signed [34:0] sext_ln1118_111_fu_5922_p1;
reg  signed [34:0] sext_ln1118_111_reg_9946;
wire  signed [34:0] sext_ln1118_112_fu_5925_p1;
wire  signed [34:0] sext_ln1118_113_fu_5928_p1;
reg  signed [34:0] sext_ln1118_113_reg_9958;
wire  signed [34:0] sext_ln1118_58_fu_5931_p1;
wire  signed [34:0] sext_ln1118_62_fu_5934_p1;
wire  signed [34:0] sext_ln1118_66_fu_5937_p1;
wire  signed [34:0] sext_ln1118_70_fu_5940_p1;
wire  signed [34:0] sext_ln1118_74_fu_5943_p1;
wire  signed [34:0] sext_ln1118_78_fu_5946_p1;
wire  signed [34:0] sext_ln1118_82_fu_5949_p1;
wire  signed [34:0] sext_ln1118_86_fu_5952_p1;
wire  signed [34:0] sext_ln1118_90_fu_5955_p1;
wire  signed [34:0] sext_ln1118_94_fu_5958_p1;
wire  signed [34:0] sext_ln1118_98_fu_5961_p1;
wire  signed [34:0] sext_ln1118_102_fu_5964_p1;
wire  signed [34:0] sext_ln1118_106_fu_5967_p1;
wire  signed [34:0] sext_ln1118_110_fu_5970_p1;
wire  signed [34:0] sext_ln1118_114_fu_5973_p1;
wire  signed [34:0] grp_fu_6507_p2;
reg  signed [34:0] mul_ln703_reg_10054;
wire  signed [34:0] grp_fu_6513_p2;
reg  signed [34:0] mul_ln703_1_reg_10059;
wire  signed [34:0] grp_fu_6519_p2;
reg  signed [34:0] mul_ln703_2_reg_10064;
wire  signed [34:0] grp_fu_6525_p2;
reg  signed [34:0] mul_ln703_3_reg_10069;
wire  signed [34:0] grp_fu_6531_p2;
reg  signed [34:0] mul_ln703_4_reg_10074;
wire  signed [34:0] grp_fu_6537_p2;
reg  signed [34:0] mul_ln703_5_reg_10079;
wire  signed [34:0] grp_fu_6543_p2;
reg  signed [34:0] mul_ln703_6_reg_10084;
wire  signed [34:0] grp_fu_6549_p2;
reg  signed [34:0] mul_ln703_7_reg_10089;
wire  signed [34:0] grp_fu_6555_p2;
reg  signed [34:0] mul_ln703_8_reg_10094;
wire  signed [34:0] grp_fu_6561_p2;
reg  signed [34:0] mul_ln703_9_reg_10099;
wire  signed [34:0] grp_fu_6567_p2;
reg  signed [34:0] mul_ln703_10_reg_10104;
wire  signed [34:0] grp_fu_6573_p2;
reg  signed [34:0] mul_ln703_11_reg_10109;
wire  signed [34:0] grp_fu_6579_p2;
reg  signed [34:0] mul_ln703_12_reg_10114;
wire  signed [34:0] grp_fu_6585_p2;
reg  signed [34:0] mul_ln703_13_reg_10119;
wire  signed [34:0] grp_fu_6591_p2;
reg  signed [34:0] mul_ln703_14_reg_10124;
wire  signed [34:0] grp_fu_6597_p2;
reg  signed [34:0] mul_ln703_15_reg_10129;
wire  signed [34:0] grp_fu_6603_p2;
reg  signed [34:0] mul_ln703_16_reg_10134;
wire  signed [34:0] grp_fu_6609_p2;
reg  signed [34:0] mul_ln703_17_reg_10139;
wire  signed [34:0] grp_fu_6615_p2;
reg  signed [34:0] mul_ln703_18_reg_10144;
wire  signed [34:0] grp_fu_6621_p2;
reg  signed [34:0] mul_ln703_19_reg_10149;
wire  signed [34:0] grp_fu_6627_p2;
reg  signed [34:0] mul_ln703_20_reg_10154;
wire  signed [34:0] grp_fu_6633_p2;
reg  signed [34:0] mul_ln703_21_reg_10159;
wire  signed [34:0] grp_fu_6639_p2;
reg  signed [34:0] mul_ln703_22_reg_10164;
wire  signed [34:0] grp_fu_6645_p2;
reg  signed [34:0] mul_ln703_23_reg_10169;
wire  signed [34:0] grp_fu_6651_p2;
reg  signed [34:0] mul_ln703_24_reg_10174;
wire  signed [34:0] grp_fu_6657_p2;
reg  signed [34:0] mul_ln703_25_reg_10179;
wire  signed [34:0] grp_fu_6663_p2;
reg  signed [34:0] mul_ln703_26_reg_10184;
wire  signed [34:0] grp_fu_6669_p2;
reg  signed [34:0] mul_ln703_27_reg_10189;
wire  signed [34:0] grp_fu_6675_p2;
reg  signed [34:0] mul_ln703_28_reg_10194;
wire  signed [34:0] grp_fu_6681_p2;
reg  signed [34:0] mul_ln703_29_reg_10199;
wire  signed [34:0] grp_fu_6687_p3;
reg  signed [34:0] sub_ln1193_12_reg_10204;
reg    ap_enable_reg_pp0_iter14;
wire  signed [34:0] grp_fu_6693_p3;
reg  signed [34:0] add_ln1192_8_reg_10209;
wire  signed [34:0] grp_fu_6699_p3;
reg  signed [34:0] sub_ln1193_13_reg_10214;
wire  signed [34:0] grp_fu_6705_p3;
reg  signed [34:0] add_ln1192_9_reg_10219;
wire  signed [34:0] grp_fu_6711_p3;
reg  signed [34:0] sub_ln1193_14_reg_10224;
wire  signed [34:0] grp_fu_6717_p3;
reg  signed [34:0] add_ln1192_10_reg_10229;
wire  signed [34:0] grp_fu_6723_p3;
reg  signed [34:0] sub_ln1193_15_reg_10234;
wire  signed [34:0] grp_fu_6729_p3;
reg  signed [34:0] add_ln1192_11_reg_10239;
wire  signed [34:0] grp_fu_6735_p3;
reg  signed [34:0] sub_ln1193_16_reg_10244;
wire  signed [34:0] grp_fu_6741_p3;
reg  signed [34:0] add_ln1192_12_reg_10249;
wire  signed [34:0] grp_fu_6747_p3;
reg  signed [34:0] sub_ln1193_17_reg_10254;
wire  signed [34:0] grp_fu_6753_p3;
reg  signed [34:0] add_ln1192_13_reg_10259;
wire  signed [34:0] grp_fu_6759_p3;
reg  signed [34:0] sub_ln1193_18_reg_10264;
wire  signed [34:0] grp_fu_6765_p3;
reg  signed [34:0] add_ln1192_14_reg_10269;
wire  signed [34:0] grp_fu_6771_p3;
reg  signed [34:0] sub_ln1193_19_reg_10274;
wire  signed [34:0] grp_fu_6777_p3;
reg  signed [34:0] add_ln1192_15_reg_10279;
wire  signed [34:0] grp_fu_6783_p3;
reg  signed [34:0] sub_ln1193_20_reg_10284;
wire  signed [34:0] grp_fu_6789_p3;
reg  signed [34:0] add_ln1192_16_reg_10289;
wire  signed [34:0] grp_fu_6795_p3;
reg  signed [34:0] sub_ln1193_21_reg_10294;
wire  signed [34:0] grp_fu_6801_p3;
reg  signed [34:0] add_ln1192_17_reg_10299;
wire  signed [34:0] grp_fu_6807_p3;
reg  signed [34:0] sub_ln1193_22_reg_10304;
wire  signed [34:0] grp_fu_6813_p3;
reg  signed [34:0] add_ln1192_18_reg_10309;
wire  signed [34:0] grp_fu_6819_p3;
reg  signed [34:0] sub_ln1193_23_reg_10314;
wire  signed [34:0] grp_fu_6825_p3;
reg  signed [34:0] add_ln1192_19_reg_10319;
wire  signed [34:0] grp_fu_6831_p3;
reg  signed [34:0] sub_ln1193_24_reg_10324;
wire  signed [34:0] grp_fu_6837_p3;
reg  signed [34:0] add_ln1192_20_reg_10329;
wire  signed [34:0] grp_fu_6843_p3;
reg  signed [34:0] sub_ln1193_25_reg_10334;
wire  signed [34:0] grp_fu_6849_p3;
reg  signed [34:0] add_ln1192_21_reg_10339;
wire  signed [34:0] grp_fu_6855_p3;
reg  signed [34:0] sub_ln1193_26_reg_10344;
wire  signed [34:0] grp_fu_6861_p3;
reg  signed [34:0] add_ln1192_22_reg_10349;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg   [7:0] ap_phi_mux_p_k_assign_0353_phi_fu_667_p6;
reg   [11:0] ap_phi_mux_phi_mul_phi_fu_682_p6;
reg   [11:0] ap_phi_mux_phi_mul354_phi_fu_696_p6;
wire   [63:0] zext_ln544_1_fu_4347_p1;
wire   [63:0] zext_ln544_3_fu_4351_p1;
wire   [63:0] zext_ln544_4_fu_4355_p1;
wire   [63:0] zext_ln544_5_fu_4359_p1;
wire   [63:0] zext_ln544_7_fu_4363_p1;
wire   [63:0] zext_ln544_9_fu_4367_p1;
wire   [63:0] zext_ln544_10_fu_4371_p1;
wire   [63:0] zext_ln544_11_fu_4375_p1;
wire   [63:0] zext_ln544_12_fu_4379_p1;
wire   [63:0] zext_ln544_13_fu_4383_p1;
wire   [63:0] zext_ln544_15_fu_4421_p1;
wire   [63:0] zext_ln544_16_fu_4425_p1;
wire   [63:0] zext_ln544_17_fu_4429_p1;
wire   [63:0] zext_ln544_18_fu_4433_p1;
wire   [63:0] zext_ln544_19_fu_4437_p1;
wire   [63:0] zext_ln544_20_fu_4441_p1;
wire   [63:0] zext_ln544_21_fu_4445_p1;
wire   [63:0] zext_ln544_22_fu_4449_p1;
wire   [63:0] zext_ln544_23_fu_4453_p1;
wire   [63:0] zext_ln544_24_fu_4457_p1;
wire   [63:0] zext_ln544_25_fu_4461_p1;
wire   [63:0] zext_ln544_26_fu_4465_p1;
wire   [63:0] zext_ln544_27_fu_4469_p1;
wire   [63:0] zext_ln544_28_fu_4473_p1;
wire   [63:0] zext_ln544_29_fu_4477_p1;
wire   [63:0] zext_ln544_fu_4832_p1;
wire   [63:0] zext_ln544_2_fu_4843_p1;
wire   [63:0] zext_ln544_6_fu_4857_p1;
wire   [63:0] zext_ln544_8_fu_4866_p1;
wire   [63:0] zext_ln544_14_fu_4891_p1;
reg    ap_block_pp0_stage0_01001;
wire   [29:0] shl_ln1118_6_fu_1032_p3;
wire  signed [30:0] sext_ln1118_6_fu_1039_p1;
wire   [29:0] shl_ln1118_7_fu_1049_p3;
wire  signed [30:0] sext_ln1118_7_fu_1056_p1;
wire   [30:0] sub_ln1118_6_fu_1060_p2;
wire   [29:0] shl_ln1118_8_fu_1076_p3;
wire  signed [30:0] sext_ln1118_8_fu_1083_p1;
wire   [30:0] sub_ln1118_7_fu_1087_p2;
wire   [29:0] shl_ln1118_9_fu_1103_p3;
wire  signed [30:0] sext_ln1118_9_fu_1110_p1;
wire   [30:0] sub_ln1118_8_fu_1114_p2;
wire   [29:0] shl_ln1118_10_fu_1130_p3;
wire  signed [30:0] sext_ln1118_10_fu_1137_p1;
wire   [30:0] sub_ln1193_1_fu_1141_p2;
wire   [30:0] sub_ln1118_5_fu_1043_p2;
wire   [29:0] shl_ln1118_11_fu_1167_p3;
wire  signed [30:0] sext_ln1118_11_fu_1174_p1;
wire   [30:0] sub_ln1118_9_fu_1178_p2;
wire   [29:0] shl_ln1118_12_fu_1194_p3;
wire  signed [30:0] sext_ln1118_12_fu_1201_p1;
wire   [29:0] shl_ln1118_13_fu_1211_p3;
wire  signed [30:0] sext_ln1118_13_fu_1218_p1;
wire   [30:0] sub_ln1118_11_fu_1222_p2;
wire   [29:0] shl_ln1118_14_fu_1238_p3;
wire  signed [30:0] sext_ln1118_14_fu_1245_p1;
wire   [30:0] sub_ln1118_12_fu_1249_p2;
wire   [29:0] shl_ln1118_15_fu_1265_p3;
wire  signed [30:0] sext_ln1118_15_fu_1272_p1;
wire   [30:0] sub_ln1118_13_fu_1276_p2;
wire   [29:0] shl_ln1118_16_fu_1292_p3;
wire  signed [30:0] sext_ln1118_16_fu_1299_p1;
wire   [30:0] sub_ln1193_2_fu_1303_p2;
wire   [30:0] sub_ln1118_10_fu_1205_p2;
wire   [29:0] shl_ln1118_17_fu_1329_p3;
wire  signed [30:0] sext_ln1118_17_fu_1336_p1;
wire   [30:0] sub_ln1118_14_fu_1340_p2;
wire   [29:0] shl_ln1118_18_fu_1356_p3;
wire  signed [30:0] sext_ln1118_18_fu_1363_p1;
wire   [29:0] shl_ln1118_19_fu_1373_p3;
wire  signed [30:0] sext_ln1118_19_fu_1380_p1;
wire   [30:0] sub_ln1118_16_fu_1384_p2;
wire   [29:0] shl_ln1118_20_fu_1400_p3;
wire  signed [30:0] sext_ln1118_20_fu_1407_p1;
wire   [30:0] sub_ln1118_17_fu_1411_p2;
wire   [29:0] shl_ln1118_21_fu_1427_p3;
wire  signed [30:0] sext_ln1118_21_fu_1434_p1;
wire   [30:0] sub_ln1118_18_fu_1438_p2;
wire   [29:0] shl_ln1118_22_fu_1454_p3;
wire  signed [30:0] sext_ln1118_22_fu_1461_p1;
wire   [30:0] sub_ln1193_3_fu_1465_p2;
wire   [30:0] sub_ln1118_15_fu_1367_p2;
wire   [29:0] shl_ln1118_23_fu_1491_p3;
wire  signed [30:0] sext_ln1118_23_fu_1498_p1;
wire   [30:0] sub_ln1118_19_fu_1502_p2;
wire  signed [16:0] sext_ln708_8_fu_1518_p1;
wire  signed [16:0] sext_ln708_10_fu_1524_p1;
wire  signed [16:0] sext_ln708_9_fu_1521_p1;
wire  signed [16:0] sext_ln708_11_fu_1527_p1;
wire  signed [16:0] sext_ln708_12_fu_1530_p1;
wire  signed [16:0] sext_ln708_14_fu_1536_p1;
wire  signed [16:0] sext_ln708_13_fu_1533_p1;
wire  signed [16:0] sext_ln708_15_fu_1539_p1;
wire  signed [16:0] sext_ln708_16_fu_1626_p1;
wire  signed [16:0] sext_ln708_18_fu_1632_p1;
wire  signed [16:0] sext_ln708_17_fu_1629_p1;
wire  signed [16:0] sext_ln708_19_fu_1635_p1;
wire  signed [16:0] sext_ln708_20_fu_1638_p1;
wire  signed [16:0] sext_ln708_22_fu_1644_p1;
wire  signed [16:0] sext_ln708_21_fu_1641_p1;
wire  signed [16:0] sext_ln708_23_fu_1647_p1;
wire  signed [16:0] sext_ln708_24_fu_1734_p1;
wire  signed [16:0] sext_ln708_26_fu_1740_p1;
wire  signed [16:0] sext_ln708_25_fu_1737_p1;
wire  signed [16:0] sext_ln708_27_fu_1743_p1;
wire  signed [16:0] sext_ln708_28_fu_1746_p1;
wire  signed [16:0] sext_ln708_30_fu_1752_p1;
wire  signed [16:0] sext_ln708_29_fu_1749_p1;
wire  signed [16:0] sext_ln708_31_fu_1755_p1;
wire  signed [17:0] sext_ln703_24_fu_1842_p1;
wire  signed [17:0] sext_ln703_26_fu_1848_p1;
wire  signed [17:0] sext_ln703_25_fu_1845_p1;
wire  signed [17:0] sext_ln703_27_fu_1851_p1;
wire  signed [17:0] sext_ln703_30_fu_1866_p1;
wire  signed [17:0] sext_ln703_32_fu_1872_p1;
wire  signed [17:0] sext_ln703_31_fu_1869_p1;
wire  signed [17:0] sext_ln703_33_fu_1875_p1;
wire  signed [17:0] sext_ln703_34_fu_1890_p1;
wire  signed [17:0] sext_ln703_36_fu_1896_p1;
wire  signed [17:0] sext_ln703_35_fu_1893_p1;
wire  signed [17:0] sext_ln703_37_fu_1899_p1;
wire  signed [17:0] sext_ln703_38_fu_1914_p1;
wire  signed [17:0] sext_ln703_40_fu_1920_p1;
wire  signed [17:0] sext_ln703_39_fu_1917_p1;
wire  signed [17:0] sext_ln703_41_fu_1923_p1;
wire  signed [17:0] sext_ln703_42_fu_1938_p1;
wire  signed [17:0] sext_ln703_44_fu_1944_p1;
wire  signed [17:0] sext_ln703_43_fu_1941_p1;
wire  signed [17:0] sext_ln703_45_fu_1947_p1;
wire  signed [17:0] sext_ln703_48_fu_1962_p1;
wire  signed [17:0] sext_ln703_50_fu_1968_p1;
wire  signed [17:0] sext_ln703_49_fu_1965_p1;
wire  signed [17:0] sext_ln703_51_fu_1971_p1;
wire  signed [17:0] sext_ln703_52_fu_1986_p1;
wire  signed [17:0] sext_ln703_54_fu_1992_p1;
wire  signed [17:0] sext_ln703_53_fu_1989_p1;
wire  signed [17:0] sext_ln703_55_fu_1995_p1;
wire  signed [17:0] sext_ln703_56_fu_2010_p1;
wire  signed [17:0] sext_ln703_58_fu_2016_p1;
wire  signed [17:0] sext_ln703_57_fu_2013_p1;
wire  signed [17:0] sext_ln703_59_fu_2019_p1;
wire  signed [17:0] sext_ln703_60_fu_2034_p1;
wire  signed [17:0] sext_ln703_62_fu_2040_p1;
wire  signed [17:0] sext_ln703_61_fu_2037_p1;
wire  signed [17:0] sext_ln703_63_fu_2043_p1;
wire  signed [17:0] sext_ln703_66_fu_2058_p1;
wire  signed [17:0] sext_ln703_68_fu_2064_p1;
wire  signed [17:0] sext_ln703_67_fu_2061_p1;
wire  signed [17:0] sext_ln703_69_fu_2067_p1;
wire  signed [17:0] sext_ln703_70_fu_2082_p1;
wire  signed [17:0] sext_ln703_72_fu_2088_p1;
wire  signed [17:0] sext_ln703_71_fu_2085_p1;
wire  signed [17:0] sext_ln703_73_fu_2091_p1;
wire  signed [17:0] sext_ln703_74_fu_2106_p1;
wire  signed [17:0] sext_ln703_76_fu_2112_p1;
wire  signed [17:0] sext_ln703_75_fu_2109_p1;
wire  signed [17:0] sext_ln703_77_fu_2115_p1;
wire   [11:0] zext_ln90_2_fu_2250_p1;
wire   [11:0] zext_ln90_4_fu_2258_p1;
wire   [11:0] zext_ln135_2_fu_2164_p1;
wire   [11:0] shl_ln90_2_fu_2366_p3;
wire   [12:0] zext_ln90_6_fu_2374_p1;
wire   [12:0] zext_ln90_fu_2238_p1;
wire   [12:0] sub_ln90_3_fu_2378_p2;
wire   [12:0] zext_ln90_3_fu_2254_p1;
wire   [12:0] sub_ln90_4_fu_2408_p2;
wire   [12:0] zext_ln135_1_fu_2160_p1;
wire   [12:0] sub_ln90_5_fu_2438_p2;
wire   [29:0] shl_ln_fu_2472_p3;
wire  signed [30:0] sext_ln1118_fu_2479_p1;
wire   [29:0] shl_ln1118_1_fu_2489_p3;
wire  signed [30:0] sext_ln1118_1_fu_2496_p1;
wire   [30:0] sub_ln1118_1_fu_2500_p2;
wire   [29:0] shl_ln1118_2_fu_2516_p3;
wire  signed [30:0] sext_ln1118_2_fu_2523_p1;
wire   [30:0] sub_ln1118_2_fu_2527_p2;
wire   [29:0] shl_ln1118_3_fu_2543_p3;
wire  signed [30:0] sext_ln1118_3_fu_2550_p1;
wire   [30:0] sub_ln1118_3_fu_2554_p2;
wire   [29:0] shl_ln1118_4_fu_2570_p3;
wire  signed [30:0] sext_ln1118_4_fu_2577_p1;
wire   [30:0] sub_ln1193_fu_2581_p2;
wire   [30:0] sub_ln1118_fu_2483_p2;
wire   [29:0] shl_ln1118_5_fu_2607_p3;
wire  signed [30:0] sext_ln1118_5_fu_2614_p1;
wire   [30:0] sub_ln1118_4_fu_2618_p2;
wire   [10:0] zext_ln90_1_fu_2634_p1;
wire   [10:0] zext_ln135_fu_2468_p1;
wire  signed [10:0] sub_ln90_fu_2637_p2;
wire  signed [11:0] sext_ln301_fu_2643_p1;
wire   [11:0] add_ln214_fu_2647_p2;
wire   [9:0] sub_ln214_8_fu_2700_p2;
wire   [11:0] add_ln214_1_fu_2695_p2;
wire   [9:0] sub_ln214_10_fu_2736_p2;
wire   [11:0] add_ln214_2_fu_2731_p2;
wire   [9:0] sub_ln214_14_fu_2777_p2;
wire   [11:0] add_ln214_3_fu_2772_p2;
wire   [9:0] sub_ln214_16_fu_2818_p2;
wire   [11:0] add_ln214_4_fu_2813_p2;
wire   [9:0] trunc_ln647_35_fu_2882_p1;
wire   [0:0] tmp_97_fu_2866_p3;
wire   [9:0] sub_ln214_18_fu_2886_p2;
wire   [11:0] add_ln214_5_fu_2860_p2;
wire   [9:0] sub_ln214_20_fu_2936_p2;
wire   [11:0] add_ln214_6_fu_2926_p2;
wire   [9:0] trunc_ln647_39_fu_3000_p1;
wire   [0:0] tmp_105_fu_2984_p3;
wire   [9:0] sub_ln214_22_fu_3004_p2;
wire   [11:0] add_ln214_7_fu_2978_p2;
wire   [9:0] sub_ln214_24_fu_3049_p2;
wire   [11:0] add_ln214_8_fu_3044_p2;
wire   [9:0] sub_ln214_26_fu_3090_p2;
wire   [11:0] add_ln214_9_fu_3085_p2;
wire  signed [16:0] sext_ln708_fu_3130_p1;
wire  signed [16:0] sext_ln708_2_fu_3136_p1;
wire  signed [16:0] sext_ln708_1_fu_3133_p1;
wire  signed [16:0] sext_ln708_3_fu_3139_p1;
wire  signed [16:0] sext_ln708_4_fu_3142_p1;
wire  signed [16:0] sext_ln708_6_fu_3148_p1;
wire  signed [16:0] sext_ln708_5_fu_3145_p1;
wire  signed [16:0] sext_ln708_7_fu_3151_p1;
wire  signed [32:0] grp_fu_6397_p3;
wire  signed [32:0] grp_fu_6427_p3;
wire   [31:0] shl_ln1118_24_fu_3256_p3;
wire  signed [32:0] sext_ln1118_37_fu_3263_p1;
wire   [32:0] sub_ln1118_20_fu_3267_p2;
wire  signed [32:0] grp_fu_6443_p3;
wire  signed [32:0] grp_fu_6452_p3;
wire  signed [32:0] grp_fu_6475_p3;
wire  signed [32:0] grp_fu_6484_p3;
wire   [8:0] p_k_assign_0353_cast_fu_3126_p1;
wire   [9:0] p_Result_8_0_1_fu_3319_p3;
wire   [9:0] p_Result_8_0_2_fu_3336_p4;
wire   [9:0] sub_ln214_2_fu_3352_p2;
wire   [9:0] sub_ln214_3_fu_3363_p2;
wire   [9:0] sub_ln214_6_fu_3384_p2;
wire   [10:0] xor_ln214_fu_3379_p2;
wire   [9:0] trunc_ln647_24_fu_3408_p1;
wire   [9:0] sub_ln214_7_fu_3412_p2;
wire   [10:0] zext_ln301_fu_3333_p1;
wire   [9:0] sub_ln214_9_fu_3431_p2;
wire   [9:0] sub_ln214_11_fu_3442_p2;
wire   [10:0] xor_ln214_1_fu_3453_p2;
wire   [9:0] trunc_ln647_30_fu_3476_p1;
wire   [9:0] sub_ln214_13_fu_3480_p2;
wire   [9:0] sub_ln214_15_fu_3494_p2;
wire   [9:0] sub_ln214_17_fu_3505_p2;
wire   [9:0] sub_ln214_19_fu_3516_p2;
wire   [9:0] sub_ln214_21_fu_3527_p2;
wire   [9:0] sub_ln214_23_fu_3538_p2;
wire   [9:0] sub_ln214_25_fu_3549_p2;
wire   [9:0] sub_ln214_27_fu_3560_p2;
wire  signed [17:0] sext_ln703_fu_3571_p1;
wire  signed [17:0] sext_ln703_2_fu_3577_p1;
wire  signed [17:0] sext_ln703_1_fu_3574_p1;
wire  signed [17:0] sext_ln703_3_fu_3580_p1;
wire  signed [17:0] sext_ln703_6_fu_3595_p1;
wire  signed [17:0] sext_ln703_8_fu_3601_p1;
wire  signed [17:0] sext_ln703_7_fu_3598_p1;
wire  signed [17:0] sext_ln703_9_fu_3604_p1;
wire  signed [17:0] sext_ln703_12_fu_3619_p1;
wire  signed [17:0] sext_ln703_14_fu_3625_p1;
wire  signed [17:0] sext_ln703_13_fu_3622_p1;
wire  signed [17:0] sext_ln703_15_fu_3628_p1;
wire  signed [17:0] sext_ln703_18_fu_3643_p1;
wire  signed [17:0] sext_ln703_20_fu_3649_p1;
wire  signed [17:0] sext_ln703_19_fu_3646_p1;
wire  signed [17:0] sext_ln703_21_fu_3652_p1;
wire   [31:0] shl_ln1118_25_fu_3757_p3;
wire  signed [32:0] sext_ln1118_49_fu_3764_p1;
wire   [31:0] shl_ln1118_26_fu_3774_p3;
wire  signed [32:0] sext_ln1118_50_fu_3781_p1;
wire   [32:0] sub_ln1118_22_fu_3785_p2;
wire   [31:0] shl_ln1118_27_fu_3801_p3;
wire  signed [32:0] sext_ln1118_51_fu_3808_p1;
wire   [32:0] sub_ln1118_23_fu_3812_p2;
wire   [31:0] shl_ln1118_28_fu_3828_p3;
wire  signed [32:0] sext_ln1118_52_fu_3835_p1;
wire   [32:0] sub_ln1118_24_fu_3839_p2;
wire   [31:0] shl_ln1118_29_fu_3855_p3;
wire  signed [32:0] sext_ln1118_53_fu_3862_p1;
wire   [32:0] sub_ln1193_8_fu_3866_p2;
wire   [32:0] sub_ln1118_21_fu_3768_p2;
wire   [31:0] shl_ln1118_30_fu_3892_p3;
wire  signed [32:0] sext_ln1118_54_fu_3899_p1;
wire   [32:0] sub_ln1118_25_fu_3903_p2;
wire   [32:0] shl_ln1118_31_fu_3919_p3;
wire   [32:0] shl_ln1118_32_fu_3933_p3;
wire   [32:0] sub_ln1118_27_fu_3941_p2;
wire   [32:0] shl_ln1118_33_fu_3957_p3;
wire   [32:0] sub_ln1118_28_fu_3964_p2;
wire   [32:0] shl_ln1118_34_fu_3980_p3;
wire   [32:0] sub_ln1118_29_fu_3988_p2;
wire   [32:0] shl_ln1118_35_fu_4004_p3;
wire   [32:0] sub_ln1193_9_fu_4012_p2;
wire   [32:0] sub_ln1118_26_fu_3927_p2;
wire   [32:0] shl_ln1118_36_fu_4038_p3;
wire   [32:0] sub_ln1118_30_fu_4046_p2;
wire   [32:0] shl_ln1118_37_fu_4062_p3;
wire   [32:0] shl_ln1118_38_fu_4076_p3;
wire   [32:0] sub_ln1118_32_fu_4083_p2;
wire   [31:0] tmp_135_fu_4099_p3;
wire  signed [32:0] sext_ln1118_67_fu_4106_p1;
wire   [32:0] sub_ln1118_33_fu_4110_p2;
wire   [32:0] shl_ln1118_40_fu_4126_p3;
wire   [32:0] sub_ln1118_34_fu_4133_p2;
wire   [32:0] shl_ln1118_41_fu_4149_p3;
wire   [32:0] sub_ln1193_10_fu_4156_p2;
wire   [32:0] sub_ln1118_31_fu_4070_p2;
wire   [32:0] shl_ln1118_42_fu_4182_p3;
wire   [32:0] sub_ln1118_35_fu_4189_p2;
wire   [32:0] shl_ln1118_43_fu_4205_p3;
wire   [32:0] shl_ln1118_44_fu_4219_p3;
wire   [32:0] sub_ln1118_37_fu_4227_p2;
wire   [32:0] shl_ln1118_45_fu_4243_p3;
wire   [32:0] sub_ln1118_38_fu_4250_p2;
wire   [32:0] shl_ln1118_46_fu_4266_p3;
wire   [32:0] sub_ln1118_39_fu_4273_p2;
wire   [32:0] shl_ln1118_s_fu_4289_p3;
wire   [32:0] sub_ln1193_11_fu_4297_p2;
wire   [32:0] sub_ln1118_36_fu_4213_p2;
wire   [32:0] shl_ln1118_47_fu_4323_p3;
wire   [32:0] sub_ln1118_40_fu_4331_p2;
wire   [6:0] trunc_ln647_29_fu_4395_p1;
wire   [9:0] p_Result_3_0_8_fu_4399_p3;
wire   [0:0] tmp_87_fu_4387_p3;
wire   [9:0] sub_ln214_12_fu_4407_p2;
wire  signed [18:0] sext_ln703_4_fu_4485_p1;
wire  signed [18:0] sext_ln703_28_fu_4509_p1;
wire  signed [18:0] sext_ln703_5_fu_4488_p1;
wire  signed [18:0] sext_ln703_29_fu_4512_p1;
wire  signed [18:0] sext_ln703_46_fu_4515_p1;
wire  signed [18:0] sext_ln703_64_fu_4521_p1;
wire  signed [18:0] sext_ln703_47_fu_4518_p1;
wire  signed [18:0] sext_ln703_65_fu_4524_p1;
wire  signed [18:0] sext_ln703_10_fu_4491_p1;
wire  signed [18:0] sext_ln703_11_fu_4494_p1;
wire  signed [18:0] sext_ln703_16_fu_4497_p1;
wire  signed [18:0] sext_ln703_17_fu_4500_p1;
wire  signed [18:0] sext_ln708_34_fu_4527_p1;
wire  signed [18:0] sext_ln703_22_fu_4503_p1;
wire  signed [18:0] sext_ln703_23_fu_4506_p1;
wire   [9:0] zext_ln135_5_fu_4481_p1;
wire  signed [19:0] sext_ln703_78_fu_4958_p1;
wire  signed [19:0] sext_ln703_80_fu_4964_p1;
wire  signed [19:0] sext_ln703_79_fu_4961_p1;
wire  signed [19:0] sext_ln703_81_fu_4967_p1;
wire  signed [19:0] sext_ln703_82_fu_4982_p1;
wire  signed [19:0] sext_ln703_84_fu_4988_p1;
wire  signed [19:0] sext_ln703_83_fu_4985_p1;
wire  signed [19:0] sext_ln703_85_fu_4991_p1;
wire  signed [19:0] sext_ln703_86_fu_5006_p1;
wire  signed [19:0] sext_ln703_88_fu_5012_p1;
wire  signed [19:0] sext_ln703_87_fu_5009_p1;
wire  signed [19:0] sext_ln703_89_fu_5015_p1;
wire  signed [19:0] sext_ln703_90_fu_5030_p1;
wire  signed [19:0] sext_ln703_92_fu_5036_p1;
wire  signed [19:0] sext_ln703_91_fu_5033_p1;
wire  signed [19:0] sext_ln703_93_fu_5039_p1;
wire  signed [19:0] sext_ln703_94_fu_5054_p1;
wire  signed [19:0] sext_ln703_96_fu_5060_p1;
wire  signed [19:0] sext_ln703_95_fu_5057_p1;
wire  signed [19:0] sext_ln703_97_fu_5063_p1;
wire  signed [19:0] sext_ln703_98_fu_5078_p1;
wire  signed [19:0] sext_ln703_100_fu_5084_p1;
wire  signed [19:0] sext_ln703_99_fu_5081_p1;
wire  signed [19:0] sext_ln703_101_fu_5087_p1;
wire  signed [19:0] sext_ln703_102_fu_5102_p1;
wire  signed [19:0] sext_ln703_104_fu_5108_p1;
wire  signed [19:0] sext_ln703_103_fu_5105_p1;
wire  signed [19:0] sext_ln703_105_fu_5111_p1;
wire  signed [19:0] sext_ln703_106_fu_5126_p1;
wire  signed [19:0] sext_ln703_108_fu_5132_p1;
wire  signed [19:0] sext_ln703_107_fu_5129_p1;
wire  signed [19:0] sext_ln703_109_fu_5135_p1;
wire  signed [19:0] sext_ln703_110_fu_5150_p1;
wire  signed [19:0] sext_ln703_112_fu_5156_p1;
wire  signed [19:0] sext_ln703_111_fu_5153_p1;
wire  signed [19:0] sext_ln703_113_fu_5159_p1;
wire  signed [19:0] sext_ln703_114_fu_5174_p1;
wire  signed [19:0] sext_ln703_116_fu_5180_p1;
wire  signed [19:0] sext_ln703_115_fu_5177_p1;
wire  signed [19:0] sext_ln703_117_fu_5183_p1;
wire  signed [19:0] sext_ln703_118_fu_5198_p1;
wire  signed [19:0] sext_ln703_120_fu_5204_p1;
wire  signed [19:0] sext_ln703_119_fu_5201_p1;
wire  signed [19:0] sext_ln703_121_fu_5207_p1;
wire  signed [19:0] sext_ln703_122_fu_5222_p1;
wire  signed [19:0] sext_ln703_124_fu_5228_p1;
wire  signed [19:0] sext_ln703_123_fu_5225_p1;
wire  signed [19:0] sext_ln703_125_fu_5231_p1;
wire  signed [19:0] sext_ln703_126_fu_5246_p1;
wire  signed [19:0] sext_ln703_128_fu_5252_p1;
wire  signed [19:0] sext_ln703_127_fu_5249_p1;
wire  signed [19:0] sext_ln703_129_fu_5255_p1;
wire  signed [19:0] sext_ln703_130_fu_5270_p1;
wire  signed [19:0] sext_ln703_132_fu_5276_p1;
wire  signed [19:0] sext_ln703_131_fu_5273_p1;
wire  signed [19:0] sext_ln703_133_fu_5279_p1;
wire  signed [19:0] sext_ln703_134_fu_5294_p1;
wire  signed [19:0] sext_ln703_136_fu_5300_p1;
wire  signed [19:0] sext_ln703_135_fu_5297_p1;
wire  signed [19:0] sext_ln703_137_fu_5303_p1;
wire  signed [19:0] sext_ln703_138_fu_5318_p1;
wire  signed [19:0] sext_ln703_140_fu_5324_p1;
wire  signed [19:0] sext_ln703_139_fu_5321_p1;
wire  signed [19:0] sext_ln703_141_fu_5327_p1;
wire   [14:0] sub_ln703_26_fu_5342_p2;
wire   [14:0] sub_ln703_fu_5354_p2;
wire   [14:0] sub_ln703_2_fu_5369_p2;
wire   [15:0] zext_ln703_2_fu_5374_p1;
wire  signed [15:0] sext_ln1265_fu_5366_p1;
wire   [14:0] select_ln135_2_fu_5385_p3;
wire   [14:0] sub_ln703_27_fu_5397_p2;
wire   [14:0] sub_ln703_5_fu_5412_p2;
wire   [15:0] zext_ln703_5_fu_5417_p1;
wire  signed [15:0] sext_ln135_4_fu_5409_p1;
wire   [14:0] sub_ln703_6_fu_5431_p2;
wire   [15:0] zext_ln703_6_fu_5436_p1;
wire  signed [15:0] sext_ln1265_1_fu_5428_p1;
wire   [14:0] sub_ln703_7_fu_5450_p2;
wire   [15:0] zext_ln703_7_fu_5455_p1;
wire  signed [15:0] sext_ln135_5_fu_5447_p1;
wire   [14:0] sub_ln703_8_fu_5469_p2;
wire   [15:0] zext_ln703_8_fu_5474_p1;
wire  signed [15:0] sext_ln1265_2_fu_5466_p1;
wire   [14:0] sub_ln703_9_fu_5488_p2;
wire   [15:0] zext_ln703_9_fu_5493_p1;
wire  signed [15:0] sext_ln135_6_fu_5485_p1;
wire   [14:0] sub_ln703_11_fu_5514_p2;
wire   [15:0] zext_ln703_11_fu_5519_p1;
wire  signed [15:0] sext_ln135_7_fu_5511_p1;
wire   [14:0] sub_ln703_12_fu_5533_p2;
wire   [15:0] zext_ln703_12_fu_5538_p1;
wire  signed [15:0] sext_ln1265_3_fu_5530_p1;
wire   [14:0] sub_ln703_13_fu_5552_p2;
wire   [15:0] zext_ln703_13_fu_5557_p1;
wire  signed [15:0] sext_ln135_8_fu_5549_p1;
wire   [14:0] sub_ln703_14_fu_5571_p2;
wire   [15:0] zext_ln703_14_fu_5576_p1;
wire  signed [15:0] sext_ln1265_4_fu_5568_p1;
wire   [14:0] sub_ln703_15_fu_5590_p2;
wire   [15:0] zext_ln703_15_fu_5595_p1;
wire  signed [15:0] sext_ln135_9_fu_5587_p1;
wire   [14:0] sub_ln703_16_fu_5609_p2;
wire   [15:0] zext_ln703_16_fu_5614_p1;
wire  signed [15:0] sext_ln1265_5_fu_5606_p1;
wire   [14:0] sub_ln703_17_fu_5628_p2;
wire   [15:0] zext_ln703_17_fu_5633_p1;
wire  signed [15:0] sext_ln135_10_fu_5625_p1;
wire   [14:0] sub_ln703_18_fu_5647_p2;
wire   [15:0] zext_ln703_18_fu_5652_p1;
wire  signed [15:0] sext_ln118_1_fu_5644_p1;
wire   [14:0] sub_ln703_19_fu_5666_p2;
wire   [15:0] zext_ln703_19_fu_5671_p1;
wire  signed [15:0] sext_ln135_11_fu_5663_p1;
wire   [14:0] sub_ln703_20_fu_5685_p2;
wire   [15:0] zext_ln703_20_fu_5690_p1;
wire  signed [15:0] sext_ln1265_6_fu_5682_p1;
wire   [14:0] sub_ln703_21_fu_5704_p2;
wire   [15:0] zext_ln703_21_fu_5709_p1;
wire  signed [15:0] sext_ln135_fu_5701_p1;
wire   [14:0] sub_ln703_22_fu_5723_p2;
wire   [15:0] zext_ln703_22_fu_5728_p1;
wire  signed [15:0] sext_ln1265_7_fu_5720_p1;
wire   [14:0] sub_ln703_23_fu_5742_p2;
wire   [15:0] zext_ln703_fu_5747_p1;
wire  signed [15:0] sext_ln135_12_fu_5739_p1;
wire   [14:0] sub_ln703_24_fu_5761_p2;
wire   [15:0] zext_ln703_23_fu_5766_p1;
wire  signed [15:0] sext_ln1265_8_fu_5758_p1;
wire   [14:0] sub_ln703_25_fu_5780_p2;
wire   [15:0] zext_ln703_24_fu_5785_p1;
wire  signed [15:0] sext_ln135_13_fu_5777_p1;
wire   [20:0] trunc_ln708_s_fu_6243_p4;
wire   [20:0] trunc_ln708_92_fu_6225_p4;
wire   [20:0] trunc_ln708_90_fu_6207_p4;
wire   [20:0] trunc_ln708_88_fu_6189_p4;
wire   [20:0] trunc_ln708_86_fu_6171_p4;
wire   [20:0] trunc_ln708_84_fu_6153_p4;
wire   [20:0] trunc_ln708_82_fu_6135_p4;
wire   [20:0] trunc_ln708_80_fu_6117_p4;
wire   [20:0] trunc_ln708_78_fu_6099_p4;
wire   [20:0] trunc_ln708_76_fu_6081_p4;
wire   [20:0] trunc_ln708_74_fu_6063_p4;
wire   [20:0] trunc_ln708_72_fu_6045_p4;
wire   [20:0] trunc_ln708_70_fu_6027_p4;
wire   [20:0] trunc_ln708_68_fu_6009_p4;
wire   [20:0] trunc_ln708_66_fu_5991_p4;
wire  signed [20:0] sext_ln708_33_fu_5979_p1;
wire   [20:0] trunc_ln708_93_fu_6234_p4;
wire   [20:0] trunc_ln708_91_fu_6216_p4;
wire   [20:0] trunc_ln708_89_fu_6198_p4;
wire   [20:0] trunc_ln708_87_fu_6180_p4;
wire   [20:0] trunc_ln708_85_fu_6162_p4;
wire   [20:0] trunc_ln708_83_fu_6144_p4;
wire   [20:0] trunc_ln708_81_fu_6126_p4;
wire   [20:0] trunc_ln708_79_fu_6108_p4;
wire   [20:0] trunc_ln708_77_fu_6090_p4;
wire   [20:0] trunc_ln708_75_fu_6072_p4;
wire   [20:0] trunc_ln708_73_fu_6054_p4;
wire   [20:0] trunc_ln708_71_fu_6036_p4;
wire   [20:0] trunc_ln708_69_fu_6018_p4;
wire   [20:0] trunc_ln708_67_fu_6000_p4;
wire   [20:0] trunc_ln708_65_fu_5982_p4;
wire  signed [20:0] sext_ln708_32_fu_5976_p1;
wire   [14:0] grp_fu_6323_p1;
wire   [14:0] grp_fu_6329_p1;
wire  signed [14:0] grp_fu_6335_p1;
wire   [14:0] grp_fu_6341_p1;
wire  signed [14:0] grp_fu_6347_p1;
wire  signed [14:0] grp_fu_6353_p1;
wire   [14:0] grp_fu_6359_p1;
wire  signed [14:0] grp_fu_6365_p1;
wire  signed [14:0] grp_fu_6371_p1;
wire  signed [14:0] grp_fu_6377_p1;
wire  signed [13:0] grp_fu_6383_p1;
wire  signed [13:0] grp_fu_6390_p1;
wire   [14:0] grp_fu_6397_p2;
wire   [14:0] grp_fu_6406_p1;
wire   [14:0] grp_fu_6427_p2;
wire   [14:0] grp_fu_6436_p1;
wire  signed [17:0] grp_fu_6443_p0;
wire  signed [18:0] sext_ln1118_39_fu_2198_p1;
wire  signed [17:0] grp_fu_6443_p1;
wire  signed [18:0] sext_ln1193_6_fu_2201_p1;
wire  signed [14:0] grp_fu_6443_p2;
wire  signed [17:0] grp_fu_6452_p0;
wire  signed [17:0] grp_fu_6452_p1;
wire  signed [14:0] grp_fu_6452_p2;
wire  signed [17:0] grp_fu_6475_p0;
wire  signed [18:0] sext_ln1118_44_fu_2210_p1;
wire  signed [17:0] grp_fu_6475_p1;
wire  signed [18:0] sext_ln1193_8_fu_2213_p1;
wire  signed [14:0] grp_fu_6475_p2;
wire  signed [17:0] grp_fu_6484_p0;
wire  signed [17:0] grp_fu_6484_p1;
wire  signed [14:0] grp_fu_6484_p2;
wire  signed [19:0] grp_fu_6507_p0;
wire   [14:0] grp_fu_6507_p1;
wire  signed [19:0] grp_fu_6513_p0;
wire  signed [19:0] grp_fu_6519_p0;
wire   [14:0] grp_fu_6519_p1;
wire  signed [19:0] grp_fu_6525_p0;
wire  signed [19:0] grp_fu_6531_p0;
wire   [14:0] grp_fu_6531_p1;
wire  signed [19:0] grp_fu_6537_p0;
wire  signed [19:0] grp_fu_6543_p0;
wire   [14:0] grp_fu_6543_p1;
wire  signed [19:0] grp_fu_6549_p0;
wire  signed [19:0] grp_fu_6555_p0;
wire  signed [19:0] grp_fu_6561_p0;
wire  signed [19:0] grp_fu_6567_p0;
wire  signed [19:0] grp_fu_6573_p0;
wire  signed [19:0] grp_fu_6579_p0;
wire  signed [19:0] grp_fu_6585_p0;
wire  signed [19:0] grp_fu_6591_p0;
wire  signed [19:0] grp_fu_6597_p0;
wire  signed [19:0] grp_fu_6603_p0;
wire  signed [19:0] grp_fu_6609_p0;
wire  signed [19:0] grp_fu_6615_p0;
wire  signed [19:0] grp_fu_6621_p0;
wire  signed [19:0] grp_fu_6627_p0;
wire  signed [19:0] grp_fu_6633_p0;
wire  signed [19:0] grp_fu_6639_p0;
wire  signed [19:0] grp_fu_6645_p0;
wire  signed [19:0] grp_fu_6651_p0;
wire  signed [19:0] grp_fu_6657_p0;
wire  signed [19:0] grp_fu_6663_p0;
wire  signed [19:0] grp_fu_6669_p0;
wire  signed [19:0] grp_fu_6675_p0;
wire  signed [19:0] grp_fu_6681_p0;
wire  signed [19:0] grp_fu_6687_p0;
wire  signed [14:0] grp_fu_6687_p1;
wire  signed [19:0] grp_fu_6693_p0;
wire   [14:0] grp_fu_6693_p1;
wire  signed [19:0] grp_fu_6699_p0;
wire  signed [14:0] grp_fu_6699_p1;
wire  signed [19:0] grp_fu_6705_p0;
wire   [14:0] grp_fu_6705_p1;
wire  signed [19:0] grp_fu_6711_p0;
wire  signed [15:0] grp_fu_6711_p1;
wire  signed [19:0] grp_fu_6717_p0;
wire   [14:0] grp_fu_6717_p1;
wire  signed [19:0] grp_fu_6723_p0;
wire  signed [14:0] grp_fu_6723_p1;
wire  signed [19:0] grp_fu_6729_p0;
wire   [14:0] grp_fu_6729_p1;
wire  signed [19:0] grp_fu_6735_p0;
wire  signed [14:0] grp_fu_6735_p1;
wire  signed [19:0] grp_fu_6741_p0;
wire  signed [15:0] grp_fu_6741_p1;
wire  signed [19:0] grp_fu_6747_p0;
wire  signed [15:0] grp_fu_6747_p1;
wire  signed [19:0] grp_fu_6753_p0;
wire  signed [15:0] grp_fu_6753_p1;
wire  signed [19:0] grp_fu_6759_p0;
wire  signed [15:0] grp_fu_6759_p1;
wire  signed [19:0] grp_fu_6765_p0;
wire  signed [15:0] grp_fu_6765_p1;
wire  signed [19:0] grp_fu_6771_p0;
wire  signed [14:0] grp_fu_6771_p1;
wire  signed [19:0] grp_fu_6777_p0;
wire  signed [15:0] grp_fu_6777_p1;
wire  signed [19:0] grp_fu_6783_p0;
wire  signed [15:0] grp_fu_6783_p1;
wire  signed [19:0] grp_fu_6789_p0;
wire  signed [15:0] grp_fu_6789_p1;
wire  signed [19:0] grp_fu_6795_p0;
wire  signed [15:0] grp_fu_6795_p1;
wire  signed [19:0] grp_fu_6801_p0;
wire  signed [15:0] grp_fu_6801_p1;
wire  signed [19:0] grp_fu_6807_p0;
wire  signed [15:0] grp_fu_6807_p1;
wire  signed [19:0] grp_fu_6813_p0;
wire  signed [15:0] grp_fu_6813_p1;
wire  signed [19:0] grp_fu_6819_p0;
wire  signed [15:0] grp_fu_6819_p1;
wire  signed [19:0] grp_fu_6825_p0;
wire  signed [15:0] grp_fu_6825_p1;
wire  signed [19:0] grp_fu_6831_p0;
wire  signed [15:0] grp_fu_6831_p1;
wire  signed [19:0] grp_fu_6837_p0;
wire  signed [15:0] grp_fu_6837_p1;
wire  signed [19:0] grp_fu_6843_p0;
wire  signed [15:0] grp_fu_6843_p1;
wire  signed [19:0] grp_fu_6849_p0;
wire  signed [15:0] grp_fu_6849_p1;
wire  signed [19:0] grp_fu_6855_p0;
wire  signed [15:0] grp_fu_6855_p1;
wire  signed [19:0] grp_fu_6861_p0;
wire  signed [15:0] grp_fu_6861_p1;
reg    grp_fu_6323_ce;
reg    grp_fu_6329_ce;
reg    grp_fu_6335_ce;
reg    grp_fu_6341_ce;
reg    grp_fu_6347_ce;
reg    grp_fu_6353_ce;
reg    grp_fu_6359_ce;
reg    grp_fu_6365_ce;
reg    grp_fu_6371_ce;
reg    grp_fu_6377_ce;
reg    grp_fu_6383_ce;
reg    grp_fu_6390_ce;
reg    grp_fu_6397_ce;
reg    grp_fu_6406_ce;
reg    grp_fu_6413_ce;
reg    grp_fu_6420_ce;
reg    grp_fu_6427_ce;
reg    grp_fu_6436_ce;
reg    grp_fu_6443_ce;
reg    grp_fu_6452_ce;
reg    grp_fu_6461_ce;
reg    grp_fu_6468_ce;
reg    grp_fu_6475_ce;
reg    grp_fu_6484_ce;
reg    grp_fu_6493_ce;
reg    grp_fu_6500_ce;
reg    grp_fu_6507_ce;
reg    grp_fu_6513_ce;
reg    grp_fu_6519_ce;
reg    grp_fu_6525_ce;
reg    grp_fu_6531_ce;
reg    grp_fu_6537_ce;
reg    grp_fu_6543_ce;
reg    grp_fu_6549_ce;
reg    grp_fu_6555_ce;
reg    grp_fu_6561_ce;
reg    grp_fu_6567_ce;
reg    grp_fu_6573_ce;
reg    grp_fu_6579_ce;
reg    grp_fu_6585_ce;
reg    grp_fu_6591_ce;
reg    grp_fu_6597_ce;
reg    grp_fu_6603_ce;
reg    grp_fu_6609_ce;
reg    grp_fu_6615_ce;
reg    grp_fu_6621_ce;
reg    grp_fu_6627_ce;
reg    grp_fu_6633_ce;
reg    grp_fu_6639_ce;
reg    grp_fu_6645_ce;
reg    grp_fu_6651_ce;
reg    grp_fu_6657_ce;
reg    grp_fu_6663_ce;
reg    grp_fu_6669_ce;
reg    grp_fu_6675_ce;
reg    grp_fu_6681_ce;
reg    grp_fu_6687_ce;
reg    grp_fu_6693_ce;
reg    grp_fu_6699_ce;
reg    grp_fu_6705_ce;
reg    grp_fu_6711_ce;
reg    grp_fu_6717_ce;
reg    grp_fu_6723_ce;
reg    grp_fu_6729_ce;
reg    grp_fu_6735_ce;
reg    grp_fu_6741_ce;
reg    grp_fu_6747_ce;
reg    grp_fu_6753_ce;
reg    grp_fu_6759_ce;
reg    grp_fu_6765_ce;
reg    grp_fu_6771_ce;
reg    grp_fu_6777_ce;
reg    grp_fu_6783_ce;
reg    grp_fu_6789_ce;
reg    grp_fu_6795_ce;
reg    grp_fu_6801_ce;
reg    grp_fu_6807_ce;
reg    grp_fu_6813_ce;
reg    grp_fu_6819_ce;
reg    grp_fu_6825_ce;
reg    grp_fu_6831_ce;
reg    grp_fu_6837_ce;
reg    grp_fu_6843_ce;
reg    grp_fu_6849_ce;
reg    grp_fu_6855_ce;
reg    grp_fu_6861_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to14;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [34:0] grp_fu_6507_p10;
wire   [34:0] grp_fu_6519_p10;
wire   [34:0] grp_fu_6531_p10;
wire   [34:0] grp_fu_6543_p10;
reg    ap_condition_1994;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

fftStageKernelS2SdBI #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
twiddleObj_twiddleTa_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddleObj_twiddleTa_1_address0),
    .ce0(twiddleObj_twiddleTa_1_ce0),
    .q0(twiddleObj_twiddleTa_1_q0),
    .address1(twiddleObj_twiddleTa_1_address1),
    .ce1(twiddleObj_twiddleTa_1_ce1),
    .q1(twiddleObj_twiddleTa_1_q1),
    .address2(twiddleObj_twiddleTa_1_address2),
    .ce2(twiddleObj_twiddleTa_1_ce2),
    .q2(twiddleObj_twiddleTa_1_q2),
    .address3(twiddleObj_twiddleTa_1_address3),
    .ce3(twiddleObj_twiddleTa_1_ce3),
    .q3(twiddleObj_twiddleTa_1_q3),
    .address4(twiddleObj_twiddleTa_1_address4),
    .ce4(twiddleObj_twiddleTa_1_ce4),
    .q4(twiddleObj_twiddleTa_1_q4),
    .address5(twiddleObj_twiddleTa_1_address5),
    .ce5(twiddleObj_twiddleTa_1_ce5),
    .q5(twiddleObj_twiddleTa_1_q5),
    .address6(twiddleObj_twiddleTa_1_address6),
    .ce6(twiddleObj_twiddleTa_1_ce6),
    .q6(twiddleObj_twiddleTa_1_q6),
    .address7(twiddleObj_twiddleTa_1_address7),
    .ce7(twiddleObj_twiddleTa_1_ce7),
    .q7(twiddleObj_twiddleTa_1_q7),
    .address8(twiddleObj_twiddleTa_1_address8),
    .ce8(twiddleObj_twiddleTa_1_ce8),
    .q8(twiddleObj_twiddleTa_1_q8),
    .address9(twiddleObj_twiddleTa_1_address9),
    .ce9(twiddleObj_twiddleTa_1_ce9),
    .q9(twiddleObj_twiddleTa_1_q9),
    .address10(twiddleObj_twiddleTa_1_address10),
    .ce10(twiddleObj_twiddleTa_1_ce10),
    .q10(twiddleObj_twiddleTa_1_q10),
    .address11(twiddleObj_twiddleTa_1_address11),
    .ce11(twiddleObj_twiddleTa_1_ce11),
    .q11(twiddleObj_twiddleTa_1_q11),
    .address12(twiddleObj_twiddleTa_1_address12),
    .ce12(twiddleObj_twiddleTa_1_ce12),
    .q12(twiddleObj_twiddleTa_1_q12),
    .address13(twiddleObj_twiddleTa_1_address13),
    .ce13(twiddleObj_twiddleTa_1_ce13),
    .q13(twiddleObj_twiddleTa_1_q13),
    .address14(twiddleObj_twiddleTa_1_address14),
    .ce14(twiddleObj_twiddleTa_1_ce14),
    .q14(twiddleObj_twiddleTa_1_q14),
    .address15(twiddleObj_twiddleTa_1_address15),
    .ce15(twiddleObj_twiddleTa_1_ce15),
    .q15(twiddleObj_twiddleTa_1_q15),
    .address16(twiddleObj_twiddleTa_1_address16),
    .ce16(twiddleObj_twiddleTa_1_ce16),
    .q16(twiddleObj_twiddleTa_1_q16),
    .address17(twiddleObj_twiddleTa_1_address17),
    .ce17(twiddleObj_twiddleTa_1_ce17),
    .q17(twiddleObj_twiddleTa_1_q17),
    .address18(twiddleObj_twiddleTa_1_address18),
    .ce18(twiddleObj_twiddleTa_1_ce18),
    .q18(twiddleObj_twiddleTa_1_q18),
    .address19(twiddleObj_twiddleTa_1_address19),
    .ce19(twiddleObj_twiddleTa_1_ce19),
    .q19(twiddleObj_twiddleTa_1_q19),
    .address20(twiddleObj_twiddleTa_1_address20),
    .ce20(twiddleObj_twiddleTa_1_ce20),
    .q20(twiddleObj_twiddleTa_1_q20),
    .address21(twiddleObj_twiddleTa_1_address21),
    .ce21(twiddleObj_twiddleTa_1_ce21),
    .q21(twiddleObj_twiddleTa_1_q21),
    .address22(twiddleObj_twiddleTa_1_address22),
    .ce22(twiddleObj_twiddleTa_1_ce22),
    .q22(twiddleObj_twiddleTa_1_q22),
    .address23(twiddleObj_twiddleTa_1_address23),
    .ce23(twiddleObj_twiddleTa_1_ce23),
    .q23(twiddleObj_twiddleTa_1_q23),
    .address24(twiddleObj_twiddleTa_1_address24),
    .ce24(twiddleObj_twiddleTa_1_ce24),
    .q24(twiddleObj_twiddleTa_1_q24),
    .address25(twiddleObj_twiddleTa_1_address25),
    .ce25(twiddleObj_twiddleTa_1_ce25),
    .q25(twiddleObj_twiddleTa_1_q25),
    .address26(twiddleObj_twiddleTa_1_address26),
    .ce26(twiddleObj_twiddleTa_1_ce26),
    .q26(twiddleObj_twiddleTa_1_q26),
    .address27(twiddleObj_twiddleTa_1_address27),
    .ce27(twiddleObj_twiddleTa_1_ce27),
    .q27(twiddleObj_twiddleTa_1_q27),
    .address28(twiddleObj_twiddleTa_1_address28),
    .ce28(twiddleObj_twiddleTa_1_ce28),
    .q28(twiddleObj_twiddleTa_1_q28),
    .address29(twiddleObj_twiddleTa_1_address29),
    .ce29(twiddleObj_twiddleTa_1_ce29),
    .q29(twiddleObj_twiddleTa_1_q29)
);

fft_top_mul_mul_1dCI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dCI_U567(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_34_reg_7420),
    .din1(grp_fu_6323_p1),
    .ce(grp_fu_6323_ce),
    .dout(grp_fu_6323_p2)
);

fft_top_mul_mul_1dCI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dCI_U568(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_35_reg_7426),
    .din1(grp_fu_6329_p1),
    .ce(grp_fu_6329_ce),
    .dout(grp_fu_6329_p2)
);

fft_top_mul_mul_1dDI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dDI_U569(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_58_reg_7468),
    .din1(grp_fu_6335_p1),
    .ce(grp_fu_6335_ce),
    .dout(grp_fu_6335_p2)
);

fft_top_mul_mul_1dCI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dCI_U570(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_83_reg_7519),
    .din1(grp_fu_6341_p1),
    .ce(grp_fu_6341_ce),
    .dout(grp_fu_6341_p2)
);

fft_top_mul_mul_1dDI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dDI_U571(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_82_reg_7513),
    .din1(grp_fu_6347_p1),
    .ce(grp_fu_6347_ce),
    .dout(grp_fu_6347_p2)
);

fft_top_mul_mul_1dDI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dDI_U572(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_40_reg_7432),
    .din1(grp_fu_6353_p1),
    .ce(grp_fu_6353_ce),
    .dout(grp_fu_6353_p2)
);

fft_top_mul_mul_1dCI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dCI_U573(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_47_reg_7450),
    .din1(grp_fu_6359_p1),
    .ce(grp_fu_6359_ce),
    .dout(grp_fu_6359_p2)
);

fft_top_mul_mul_1dDI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dDI_U574(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_46_reg_7444),
    .din1(grp_fu_6365_p1),
    .ce(grp_fu_6365_ce),
    .dout(grp_fu_6365_p2)
);

fft_top_mul_mul_1dDI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dDI_U575(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_94_reg_7535),
    .din1(grp_fu_6371_p1),
    .ce(grp_fu_6371_ce),
    .dout(grp_fu_6371_p2)
);

fft_top_mul_mul_1dDI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_mul_mul_1dDI_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_95_reg_7541),
    .din1(grp_fu_6377_p1),
    .ce(grp_fu_6377_ce),
    .dout(grp_fu_6377_p2)
);

fft_top_mac_mulsudEI #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_mulsudEI_U577(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_35_reg_7426_pp0_iter4_reg),
    .din1(grp_fu_6383_p1),
    .din2(mul_ln1118_reg_7861),
    .ce(grp_fu_6383_ce),
    .dout(grp_fu_6383_p3)
);

fft_top_mac_muladdFJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdFJ_U578(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_34_reg_7420_pp0_iter4_reg),
    .din1(grp_fu_6390_p1),
    .din2(mul_ln1118_3_reg_7866),
    .ce(grp_fu_6390_ce),
    .dout(grp_fu_6390_p3)
);

fft_top_am_addmuldGJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_am_addmuldGJ_U579(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_58_reg_7468_pp0_iter4_reg),
    .din1(add_ln703_59_reg_7474_pp0_iter4_reg),
    .din2(grp_fu_6397_p2),
    .ce(grp_fu_6397_ce),
    .dout(grp_fu_6397_p3)
);

fft_top_mac_muladdHJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdHJ_U580(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_59_reg_7474_pp0_iter4_reg),
    .din1(grp_fu_6406_p1),
    .din2(mul_ln1118_4_reg_7871),
    .ce(grp_fu_6406_ce),
    .dout(grp_fu_6406_p3)
);

fft_top_mac_muladdIJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdIJ_U581(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_82_reg_7513_pp0_iter4_reg),
    .din1(32'd6270),
    .din2(mul_ln1193_1_reg_7876),
    .ce(grp_fu_6413_ce),
    .dout(grp_fu_6413_p3)
);

fft_top_mac_muladdIJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdIJ_U582(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_83_reg_7519_pp0_iter4_reg),
    .din1(32'd6270),
    .din2(mul_ln1118_7_reg_7881),
    .ce(grp_fu_6420_ce),
    .dout(grp_fu_6420_p3)
);

fft_top_am_addmuldGJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_am_addmuldGJ_U583(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_40_reg_7432_pp0_iter4_reg),
    .din1(add_ln703_41_reg_7438_pp0_iter4_reg),
    .din2(grp_fu_6427_p2),
    .ce(grp_fu_6427_ce),
    .dout(grp_fu_6427_p3)
);

fft_top_mac_muladdHJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdHJ_U584(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_41_reg_7438_pp0_iter4_reg),
    .din1(grp_fu_6436_p1),
    .din2(mul_ln1118_9_reg_7886),
    .ce(grp_fu_6436_ce),
    .dout(grp_fu_6436_p3)
);

fft_top_am_submuldJJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_am_submuldJJ_U585(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6443_p0),
    .din1(grp_fu_6443_p1),
    .din2(grp_fu_6443_p2),
    .ce(grp_fu_6443_ce),
    .dout(grp_fu_6443_p3)
);

fft_top_am_addmuldKJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_am_addmuldKJ_U586(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6452_p0),
    .din1(grp_fu_6452_p1),
    .din2(grp_fu_6452_p2),
    .ce(grp_fu_6452_ce),
    .dout(grp_fu_6452_p3)
);

fft_top_mac_muladdIJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdIJ_U587(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_46_reg_7444_pp0_iter4_reg),
    .din1(32'd6270),
    .din2(mul_ln1193_4_reg_7891),
    .ce(grp_fu_6461_ce),
    .dout(grp_fu_6461_p3)
);

fft_top_mac_muladdIJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdIJ_U588(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_47_reg_7450_pp0_iter4_reg),
    .din1(32'd6270),
    .din2(mul_ln1118_12_reg_7896),
    .ce(grp_fu_6468_ce),
    .dout(grp_fu_6468_p3)
);

fft_top_am_submuldJJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_am_submuldJJ_U589(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6475_p0),
    .din1(grp_fu_6475_p1),
    .din2(grp_fu_6475_p2),
    .ce(grp_fu_6475_ce),
    .dout(grp_fu_6475_p3)
);

fft_top_am_addmuldKJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 33 ))
fft_top_am_addmuldKJ_U590(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6484_p0),
    .din1(grp_fu_6484_p1),
    .din2(grp_fu_6484_p2),
    .ce(grp_fu_6484_ce),
    .dout(grp_fu_6484_p3)
);

fft_top_mac_mulsudLJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_mulsudLJ_U591(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_95_reg_7541_pp0_iter4_reg),
    .din1(32'd6270),
    .din2(mul_ln1118_14_reg_7901),
    .ce(grp_fu_6493_ce),
    .dout(grp_fu_6493_p3)
);

fft_top_mac_muladdIJ #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_top_mac_muladdIJ_U592(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln703_94_reg_7535_pp0_iter4_reg),
    .din1(32'd6270),
    .din2(mul_ln1118_17_reg_7906),
    .ce(grp_fu_6500_ce),
    .dout(grp_fu_6500_p3)
);

fft_top_mul_mul_2dMK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dMK_U593(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6507_p0),
    .din1(grp_fu_6507_p1),
    .ce(grp_fu_6507_ce),
    .dout(grp_fu_6507_p2)
);

fft_top_mul_mul_2dNK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dNK_U594(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6513_p0),
    .din1(twiddleObj_twiddleTa_63_reg_9544),
    .ce(grp_fu_6513_ce),
    .dout(grp_fu_6513_p2)
);

fft_top_mul_mul_2dMK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dMK_U595(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6519_p0),
    .din1(grp_fu_6519_p1),
    .ce(grp_fu_6519_ce),
    .dout(grp_fu_6519_p2)
);

fft_top_mul_mul_2dNK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dNK_U596(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6525_p0),
    .din1(twiddleObj_twiddleTa_67_reg_9554),
    .ce(grp_fu_6525_ce),
    .dout(grp_fu_6525_p2)
);

fft_top_mul_mul_2dMK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dMK_U597(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6531_p0),
    .din1(grp_fu_6531_p1),
    .ce(grp_fu_6531_ce),
    .dout(grp_fu_6531_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U598(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6537_p0),
    .din1(select_ln123_reg_9564),
    .ce(grp_fu_6537_ce),
    .dout(grp_fu_6537_p2)
);

fft_top_mul_mul_2dMK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dMK_U599(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6543_p0),
    .din1(grp_fu_6543_p1),
    .ce(grp_fu_6543_ce),
    .dout(grp_fu_6543_p2)
);

fft_top_mul_mul_2dNK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dNK_U600(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6549_p0),
    .din1(twiddleObj_twiddleTa_75_reg_9574),
    .ce(grp_fu_6549_ce),
    .dout(grp_fu_6549_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U601(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6555_p0),
    .din1(select_ln139_4_reg_9589),
    .ce(grp_fu_6555_ce),
    .dout(grp_fu_6555_p2)
);

fft_top_mul_mul_2dNK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dNK_U602(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6561_p0),
    .din1(twiddleObj_twiddleTa_79_reg_9584),
    .ce(grp_fu_6561_ce),
    .dout(grp_fu_6561_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U603(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6567_p0),
    .din1(select_ln139_5_reg_9599),
    .ce(grp_fu_6567_ce),
    .dout(grp_fu_6567_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U604(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6573_p0),
    .din1(select_ln123_1_reg_9594),
    .ce(grp_fu_6573_ce),
    .dout(grp_fu_6573_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U605(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6579_p0),
    .din1(select_ln139_6_reg_9609),
    .ce(grp_fu_6579_ce),
    .dout(grp_fu_6579_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U606(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6585_p0),
    .din1(select_ln123_2_reg_9604),
    .ce(grp_fu_6585_ce),
    .dout(grp_fu_6585_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U607(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6591_p0),
    .din1(select_ln139_7_reg_9619),
    .ce(grp_fu_6591_ce),
    .dout(grp_fu_6591_p2)
);

fft_top_mul_mul_2dNK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dNK_U608(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6597_p0),
    .din1(select_ln118_reg_9614),
    .ce(grp_fu_6597_ce),
    .dout(grp_fu_6597_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U609(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6603_p0),
    .din1(select_ln139_8_reg_9629),
    .ce(grp_fu_6603_ce),
    .dout(grp_fu_6603_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U610(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6609_p0),
    .din1(select_ln123_4_reg_9624),
    .ce(grp_fu_6609_ce),
    .dout(grp_fu_6609_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U611(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6615_p0),
    .din1(select_ln139_9_reg_9639),
    .ce(grp_fu_6615_ce),
    .dout(grp_fu_6615_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U612(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6621_p0),
    .din1(select_ln123_5_reg_9634),
    .ce(grp_fu_6621_ce),
    .dout(grp_fu_6621_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U613(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6627_p0),
    .din1(select_ln139_10_reg_9649),
    .ce(grp_fu_6627_ce),
    .dout(grp_fu_6627_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U614(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6633_p0),
    .din1(select_ln123_6_reg_9644),
    .ce(grp_fu_6633_ce),
    .dout(grp_fu_6633_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U615(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6639_p0),
    .din1(select_ln139_11_reg_9659),
    .ce(grp_fu_6639_ce),
    .dout(grp_fu_6639_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U616(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6645_p0),
    .din1(select_ln123_7_reg_9654),
    .ce(grp_fu_6645_ce),
    .dout(grp_fu_6645_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U617(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6651_p0),
    .din1(select_ln139_reg_9669),
    .ce(grp_fu_6651_ce),
    .dout(grp_fu_6651_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U618(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6657_p0),
    .din1(select_ln123_8_reg_9664),
    .ce(grp_fu_6657_ce),
    .dout(grp_fu_6657_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U619(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6663_p0),
    .din1(select_ln139_12_reg_9679),
    .ce(grp_fu_6663_ce),
    .dout(grp_fu_6663_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U620(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6669_p0),
    .din1(select_ln123_9_reg_9674),
    .ce(grp_fu_6669_ce),
    .dout(grp_fu_6669_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U621(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6675_p0),
    .din1(select_ln139_13_reg_9689),
    .ce(grp_fu_6675_ce),
    .dout(grp_fu_6675_p2)
);

fft_top_mul_mul_2dOK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 35 ))
fft_top_mul_mul_2dOK_U622(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6681_p0),
    .din1(select_ln123_10_reg_9684),
    .ce(grp_fu_6681_ce),
    .dout(grp_fu_6681_p2)
);

fft_top_mac_mulsudPK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudPK_U623(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6687_p0),
    .din1(grp_fu_6687_p1),
    .din2(mul_ln703_reg_10054),
    .ce(grp_fu_6687_ce),
    .dout(grp_fu_6687_p3)
);

fft_top_mac_muladdQK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdQK_U624(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6693_p0),
    .din1(grp_fu_6693_p1),
    .din2(mul_ln703_1_reg_10059),
    .ce(grp_fu_6693_ce),
    .dout(grp_fu_6693_p3)
);

fft_top_mac_mulsudPK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudPK_U625(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6699_p0),
    .din1(grp_fu_6699_p1),
    .din2(mul_ln703_2_reg_10064),
    .ce(grp_fu_6699_ce),
    .dout(grp_fu_6699_p3)
);

fft_top_mac_muladdQK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdQK_U626(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6705_p0),
    .din1(grp_fu_6705_p1),
    .din2(mul_ln703_3_reg_10069),
    .ce(grp_fu_6705_ce),
    .dout(grp_fu_6705_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U627(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6711_p0),
    .din1(grp_fu_6711_p1),
    .din2(mul_ln703_4_reg_10074),
    .ce(grp_fu_6711_ce),
    .dout(grp_fu_6711_p3)
);

fft_top_mac_muladdQK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdQK_U628(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6717_p0),
    .din1(grp_fu_6717_p1),
    .din2(mul_ln703_5_reg_10079),
    .ce(grp_fu_6717_ce),
    .dout(grp_fu_6717_p3)
);

fft_top_mac_mulsudPK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudPK_U629(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6723_p0),
    .din1(grp_fu_6723_p1),
    .din2(mul_ln703_6_reg_10084),
    .ce(grp_fu_6723_ce),
    .dout(grp_fu_6723_p3)
);

fft_top_mac_muladdQK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdQK_U630(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6729_p0),
    .din1(grp_fu_6729_p1),
    .din2(mul_ln703_7_reg_10089),
    .ce(grp_fu_6729_ce),
    .dout(grp_fu_6729_p3)
);

fft_top_mac_mulsudPK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudPK_U631(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6735_p0),
    .din1(grp_fu_6735_p1),
    .din2(mul_ln703_8_reg_10094),
    .ce(grp_fu_6735_ce),
    .dout(grp_fu_6735_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U632(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6741_p0),
    .din1(grp_fu_6741_p1),
    .din2(mul_ln703_9_reg_10099),
    .ce(grp_fu_6741_ce),
    .dout(grp_fu_6741_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U633(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6747_p0),
    .din1(grp_fu_6747_p1),
    .din2(mul_ln703_10_reg_10104),
    .ce(grp_fu_6747_ce),
    .dout(grp_fu_6747_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U634(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6753_p0),
    .din1(grp_fu_6753_p1),
    .din2(mul_ln703_11_reg_10109),
    .ce(grp_fu_6753_ce),
    .dout(grp_fu_6753_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U635(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6759_p0),
    .din1(grp_fu_6759_p1),
    .din2(mul_ln703_12_reg_10114),
    .ce(grp_fu_6759_ce),
    .dout(grp_fu_6759_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U636(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6765_p0),
    .din1(grp_fu_6765_p1),
    .din2(mul_ln703_13_reg_10119),
    .ce(grp_fu_6765_ce),
    .dout(grp_fu_6765_p3)
);

fft_top_mac_mulsudPK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudPK_U637(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6771_p0),
    .din1(grp_fu_6771_p1),
    .din2(mul_ln703_14_reg_10124),
    .ce(grp_fu_6771_ce),
    .dout(grp_fu_6771_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U638(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6777_p0),
    .din1(grp_fu_6777_p1),
    .din2(mul_ln703_15_reg_10129),
    .ce(grp_fu_6777_ce),
    .dout(grp_fu_6777_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U639(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6783_p0),
    .din1(grp_fu_6783_p1),
    .din2(mul_ln703_16_reg_10134),
    .ce(grp_fu_6783_ce),
    .dout(grp_fu_6783_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U640(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6789_p0),
    .din1(grp_fu_6789_p1),
    .din2(mul_ln703_17_reg_10139),
    .ce(grp_fu_6789_ce),
    .dout(grp_fu_6789_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U641(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6795_p0),
    .din1(grp_fu_6795_p1),
    .din2(mul_ln703_18_reg_10144),
    .ce(grp_fu_6795_ce),
    .dout(grp_fu_6795_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U642(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6801_p0),
    .din1(grp_fu_6801_p1),
    .din2(mul_ln703_19_reg_10149),
    .ce(grp_fu_6801_ce),
    .dout(grp_fu_6801_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U643(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6807_p0),
    .din1(grp_fu_6807_p1),
    .din2(mul_ln703_20_reg_10154),
    .ce(grp_fu_6807_ce),
    .dout(grp_fu_6807_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U644(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6813_p0),
    .din1(grp_fu_6813_p1),
    .din2(mul_ln703_21_reg_10159),
    .ce(grp_fu_6813_ce),
    .dout(grp_fu_6813_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U645(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6819_p0),
    .din1(grp_fu_6819_p1),
    .din2(mul_ln703_22_reg_10164),
    .ce(grp_fu_6819_ce),
    .dout(grp_fu_6819_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U646(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6825_p0),
    .din1(grp_fu_6825_p1),
    .din2(mul_ln703_23_reg_10169),
    .ce(grp_fu_6825_ce),
    .dout(grp_fu_6825_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U647(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6831_p0),
    .din1(grp_fu_6831_p1),
    .din2(mul_ln703_24_reg_10174),
    .ce(grp_fu_6831_ce),
    .dout(grp_fu_6831_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U648(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6837_p0),
    .din1(grp_fu_6837_p1),
    .din2(mul_ln703_25_reg_10179),
    .ce(grp_fu_6837_ce),
    .dout(grp_fu_6837_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U649(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6843_p0),
    .din1(grp_fu_6843_p1),
    .din2(mul_ln703_26_reg_10184),
    .ce(grp_fu_6843_ce),
    .dout(grp_fu_6843_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U650(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6849_p0),
    .din1(grp_fu_6849_p1),
    .din2(mul_ln703_27_reg_10189),
    .ce(grp_fu_6849_ce),
    .dout(grp_fu_6849_p3)
);

fft_top_mac_mulsudRK #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_mulsudRK_U651(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6855_p0),
    .din1(grp_fu_6855_p1),
    .din2(mul_ln703_28_reg_10194),
    .ce(grp_fu_6855_ce),
    .dout(grp_fu_6855_p3)
);

fft_top_mac_muladdSL #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 35 ),
    .dout_WIDTH( 35 ))
fft_top_mac_muladdSL_U652(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6861_p0),
    .din1(grp_fu_6861_p1),
    .din2(mul_ln703_29_reg_10199),
    .ce(grp_fu_6861_ce),
    .dout(grp_fu_6861_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_k_assign_0353_reg_663 <= add_ln135_reg_7051;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_k_assign_0353_reg_663 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        phi_mul354_reg_692 <= add_ln90_4_reg_8117;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        phi_mul354_reg_692 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        phi_mul_reg_678 <= add_ln90_3_reg_8050;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        phi_mul_reg_678 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        add_ln1192_10_reg_10229 <= grp_fu_6717_p3;
        add_ln1192_11_reg_10239 <= grp_fu_6729_p3;
        add_ln1192_12_reg_10249 <= grp_fu_6741_p3;
        add_ln1192_13_reg_10259 <= grp_fu_6753_p3;
        add_ln1192_14_reg_10269 <= grp_fu_6765_p3;
        add_ln1192_15_reg_10279 <= grp_fu_6777_p3;
        add_ln1192_16_reg_10289 <= grp_fu_6789_p3;
        add_ln1192_17_reg_10299 <= grp_fu_6801_p3;
        add_ln1192_18_reg_10309 <= grp_fu_6813_p3;
        add_ln1192_19_reg_10319 <= grp_fu_6825_p3;
        add_ln1192_20_reg_10329 <= grp_fu_6837_p3;
        add_ln1192_21_reg_10339 <= grp_fu_6849_p3;
        add_ln1192_22_reg_10349 <= grp_fu_6861_p3;
        add_ln1192_8_reg_10209 <= grp_fu_6693_p3;
        add_ln1192_9_reg_10219 <= grp_fu_6705_p3;
        sub_ln1193_12_reg_10204 <= grp_fu_6687_p3;
        sub_ln1193_13_reg_10214 <= grp_fu_6699_p3;
        sub_ln1193_14_reg_10224 <= grp_fu_6711_p3;
        sub_ln1193_15_reg_10234 <= grp_fu_6723_p3;
        sub_ln1193_16_reg_10244 <= grp_fu_6735_p3;
        sub_ln1193_17_reg_10254 <= grp_fu_6747_p3;
        sub_ln1193_18_reg_10264 <= grp_fu_6759_p3;
        sub_ln1193_19_reg_10274 <= grp_fu_6771_p3;
        sub_ln1193_20_reg_10284 <= grp_fu_6783_p3;
        sub_ln1193_21_reg_10294 <= grp_fu_6795_p3;
        sub_ln1193_22_reg_10304 <= grp_fu_6807_p3;
        sub_ln1193_23_reg_10314 <= grp_fu_6819_p3;
        sub_ln1193_24_reg_10324 <= grp_fu_6831_p3;
        sub_ln1193_25_reg_10334 <= grp_fu_6843_p3;
        sub_ln1193_26_reg_10344 <= grp_fu_6855_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        add_ln1192_1_reg_8302 <= grp_fu_6406_p3;
        add_ln1192_2_reg_8312 <= grp_fu_6420_p3;
        add_ln1192_3_reg_8324 <= grp_fu_6436_p3;
        add_ln1192_5_reg_8355 <= grp_fu_6468_p3;
        add_ln1192_7_reg_8379 <= grp_fu_6500_p3;
        add_ln1192_reg_8290 <= grp_fu_6390_p3;
        add_ln1193_1_reg_8307 <= grp_fu_6413_p3;
        add_ln1193_3_reg_8350 <= grp_fu_6461_p3;
        sub_ln1193_4_reg_8285 <= grp_fu_6383_p3;
        sub_ln1193_7_reg_8374 <= grp_fu_6493_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln135_reg_7051 <= add_ln135_fu_1020_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_100_reg_9384 <= add_ln703_100_fu_4970_p2;
        add_ln703_100_reg_9384_pp0_iter11_reg <= add_ln703_100_reg_9384;
        add_ln703_100_reg_9384_pp0_iter12_reg <= add_ln703_100_reg_9384_pp0_iter11_reg;
        add_ln703_100_reg_9384_pp0_iter13_reg <= add_ln703_100_reg_9384_pp0_iter12_reg;
        add_ln703_100_reg_9384_pp0_iter14_reg <= add_ln703_100_reg_9384_pp0_iter13_reg;
        add_ln703_101_reg_9389 <= add_ln703_101_fu_4976_p2;
        add_ln703_101_reg_9389_pp0_iter11_reg <= add_ln703_101_reg_9389;
        add_ln703_101_reg_9389_pp0_iter12_reg <= add_ln703_101_reg_9389_pp0_iter11_reg;
        add_ln703_101_reg_9389_pp0_iter13_reg <= add_ln703_101_reg_9389_pp0_iter12_reg;
        add_ln703_101_reg_9389_pp0_iter14_reg <= add_ln703_101_reg_9389_pp0_iter13_reg;
        add_ln703_102_reg_8893 <= add_ln703_102_fu_4554_p2;
        add_ln703_103_reg_8898 <= add_ln703_103_fu_4560_p2;
        add_ln703_104_reg_8903 <= add_ln703_104_fu_4565_p2;
        add_ln703_105_reg_8908 <= add_ln703_105_fu_4569_p2;
        add_ln703_106_reg_9394 <= add_ln703_106_fu_4994_p2;
        add_ln703_107_reg_9399 <= add_ln703_107_fu_5000_p2;
        add_ln703_107_reg_9399_pp0_iter11_reg <= add_ln703_107_reg_9399;
        add_ln703_108_reg_8913 <= add_ln703_108_fu_4574_p2;
        add_ln703_109_reg_8918 <= add_ln703_109_fu_4579_p2;
        add_ln703_10_reg_8509 <= add_ln703_10_fu_3607_p2;
        add_ln703_110_reg_8923 <= add_ln703_110_fu_4584_p2;
        add_ln703_111_reg_8928 <= add_ln703_111_fu_4589_p2;
        add_ln703_112_reg_9404 <= add_ln703_112_fu_5018_p2;
        add_ln703_113_reg_9409 <= add_ln703_113_fu_5024_p2;
        add_ln703_113_reg_9409_pp0_iter11_reg <= add_ln703_113_reg_9409;
        add_ln703_114_reg_8933 <= add_ln703_114_fu_4594_p2;
        add_ln703_115_reg_8938 <= add_ln703_115_fu_4599_p2;
        add_ln703_116_reg_8943 <= add_ln703_116_fu_4605_p2;
        add_ln703_117_reg_8948 <= add_ln703_117_fu_4610_p2;
        add_ln703_118_reg_9414 <= add_ln703_118_fu_5042_p2;
        add_ln703_119_reg_9419 <= add_ln703_119_fu_5048_p2;
        add_ln703_119_reg_9419_pp0_iter11_reg <= add_ln703_119_reg_9419;
        add_ln703_11_reg_8514 <= add_ln703_11_fu_3613_p2;
        add_ln703_120_reg_8953 <= add_ln703_120_fu_4614_p2;
        add_ln703_121_reg_8958 <= add_ln703_121_fu_4619_p2;
        add_ln703_122_reg_8963 <= add_ln703_122_fu_4624_p2;
        add_ln703_123_reg_8968 <= add_ln703_123_fu_4628_p2;
        add_ln703_124_reg_9424 <= add_ln703_124_fu_5066_p2;
        add_ln703_125_reg_9429 <= add_ln703_125_fu_5072_p2;
        add_ln703_125_reg_9429_pp0_iter11_reg <= add_ln703_125_reg_9429;
        add_ln703_126_reg_8973 <= add_ln703_126_fu_4632_p2;
        add_ln703_127_reg_8978 <= add_ln703_127_fu_4637_p2;
        add_ln703_128_reg_8983 <= add_ln703_128_fu_4642_p2;
        add_ln703_129_reg_8988 <= add_ln703_129_fu_4646_p2;
        add_ln703_12_reg_8245 <= add_ln703_12_fu_3198_p2;
        add_ln703_130_reg_9434 <= add_ln703_130_fu_5090_p2;
        add_ln703_131_reg_9439 <= add_ln703_131_fu_5096_p2;
        add_ln703_131_reg_9439_pp0_iter11_reg <= add_ln703_131_reg_9439;
        add_ln703_132_reg_8993 <= add_ln703_132_fu_4650_p2;
        add_ln703_133_reg_8998 <= add_ln703_133_fu_4655_p2;
        add_ln703_134_reg_9003 <= add_ln703_134_fu_4660_p2;
        add_ln703_135_reg_9008 <= add_ln703_135_fu_4664_p2;
        add_ln703_136_reg_9444 <= add_ln703_136_fu_5114_p2;
        add_ln703_137_reg_9449 <= add_ln703_137_fu_5120_p2;
        add_ln703_137_reg_9449_pp0_iter11_reg <= add_ln703_137_reg_9449;
        add_ln703_138_reg_9013 <= add_ln703_138_fu_4668_p2;
        add_ln703_139_reg_9018 <= add_ln703_139_fu_4673_p2;
        add_ln703_13_reg_8250 <= add_ln703_13_fu_3203_p2;
        add_ln703_140_reg_9023 <= add_ln703_140_fu_4678_p2;
        add_ln703_141_reg_9028 <= add_ln703_141_fu_4682_p2;
        add_ln703_142_reg_9454 <= add_ln703_142_fu_5138_p2;
        add_ln703_143_reg_9459 <= add_ln703_143_fu_5144_p2;
        add_ln703_143_reg_9459_pp0_iter11_reg <= add_ln703_143_reg_9459;
        add_ln703_144_reg_9033 <= add_ln703_144_fu_4686_p2;
        add_ln703_145_reg_9038 <= add_ln703_145_fu_4691_p2;
        add_ln703_146_reg_9043 <= add_ln703_146_fu_4696_p2;
        add_ln703_147_reg_9048 <= add_ln703_147_fu_4701_p2;
        add_ln703_148_reg_9464 <= add_ln703_148_fu_5162_p2;
        add_ln703_149_reg_9469 <= add_ln703_149_fu_5168_p2;
        add_ln703_149_reg_9469_pp0_iter11_reg <= add_ln703_149_reg_9469;
        add_ln703_14_reg_8255 <= add_ln703_14_fu_3208_p2;
        add_ln703_150_reg_9053 <= add_ln703_150_fu_4705_p2;
        add_ln703_151_reg_9058 <= add_ln703_151_fu_4710_p2;
        add_ln703_152_reg_9063 <= add_ln703_152_fu_4715_p2;
        add_ln703_153_reg_9068 <= add_ln703_153_fu_4719_p2;
        add_ln703_154_reg_9474 <= add_ln703_154_fu_5186_p2;
        add_ln703_155_reg_9479 <= add_ln703_155_fu_5192_p2;
        add_ln703_155_reg_9479_pp0_iter11_reg <= add_ln703_155_reg_9479;
        add_ln703_156_reg_9073 <= add_ln703_156_fu_4723_p2;
        add_ln703_157_reg_9078 <= add_ln703_157_fu_4728_p2;
        add_ln703_158_reg_9083 <= add_ln703_158_fu_4733_p2;
        add_ln703_159_reg_9088 <= add_ln703_159_fu_4738_p2;
        add_ln703_15_reg_8260 <= add_ln703_15_fu_3213_p2;
        add_ln703_160_reg_9484 <= add_ln703_160_fu_5210_p2;
        add_ln703_161_reg_9489 <= add_ln703_161_fu_5216_p2;
        add_ln703_161_reg_9489_pp0_iter11_reg <= add_ln703_161_reg_9489;
        add_ln703_162_reg_9093 <= add_ln703_162_fu_4742_p2;
        add_ln703_163_reg_9098 <= add_ln703_163_fu_4747_p2;
        add_ln703_164_reg_9103 <= add_ln703_164_fu_4752_p2;
        add_ln703_165_reg_9108 <= add_ln703_165_fu_4756_p2;
        add_ln703_166_reg_9494 <= add_ln703_166_fu_5234_p2;
        add_ln703_167_reg_9499 <= add_ln703_167_fu_5240_p2;
        add_ln703_167_reg_9499_pp0_iter11_reg <= add_ln703_167_reg_9499;
        add_ln703_168_reg_9113 <= add_ln703_168_fu_4760_p2;
        add_ln703_169_reg_9118 <= add_ln703_169_fu_4765_p2;
        add_ln703_16_reg_8519 <= add_ln703_16_fu_3631_p2;
        add_ln703_170_reg_9123 <= add_ln703_170_fu_4770_p2;
        add_ln703_171_reg_9128 <= add_ln703_171_fu_4774_p2;
        add_ln703_172_reg_9504 <= add_ln703_172_fu_5258_p2;
        add_ln703_173_reg_9509 <= add_ln703_173_fu_5264_p2;
        add_ln703_173_reg_9509_pp0_iter11_reg <= add_ln703_173_reg_9509;
        add_ln703_174_reg_9133 <= add_ln703_174_fu_4778_p2;
        add_ln703_175_reg_9138 <= add_ln703_175_fu_4783_p2;
        add_ln703_176_reg_9143 <= add_ln703_176_fu_4788_p2;
        add_ln703_177_reg_9148 <= add_ln703_177_fu_4792_p2;
        add_ln703_178_reg_9514 <= add_ln703_178_fu_5282_p2;
        add_ln703_179_reg_9519 <= add_ln703_179_fu_5288_p2;
        add_ln703_179_reg_9519_pp0_iter11_reg <= add_ln703_179_reg_9519;
        add_ln703_17_reg_8524 <= add_ln703_17_fu_3637_p2;
        add_ln703_180_reg_9153 <= add_ln703_180_fu_4796_p2;
        add_ln703_181_reg_9158 <= add_ln703_181_fu_4801_p2;
        add_ln703_182_reg_9163 <= add_ln703_182_fu_4806_p2;
        add_ln703_183_reg_9168 <= add_ln703_183_fu_4810_p2;
        add_ln703_184_reg_9524 <= add_ln703_184_fu_5306_p2;
        add_ln703_185_reg_9529 <= add_ln703_185_fu_5312_p2;
        add_ln703_185_reg_9529_pp0_iter11_reg <= add_ln703_185_reg_9529;
        add_ln703_186_reg_9173 <= add_ln703_186_fu_4814_p2;
        add_ln703_187_reg_9178 <= add_ln703_187_fu_4819_p2;
        add_ln703_188_reg_9183 <= add_ln703_188_fu_4824_p2;
        add_ln703_189_reg_9188 <= add_ln703_189_fu_4828_p2;
        add_ln703_18_reg_8265 <= add_ln703_18_fu_3218_p2;
        add_ln703_190_reg_9534 <= add_ln703_190_fu_5330_p2;
        add_ln703_191_reg_9539 <= add_ln703_191_fu_5336_p2;
        add_ln703_191_reg_9539_pp0_iter11_reg <= add_ln703_191_reg_9539;
        add_ln703_19_reg_8270 <= add_ln703_19_fu_3223_p2;
        add_ln703_1_reg_8210 <= add_ln703_1_fu_3160_p2;
        add_ln703_20_reg_8275 <= add_ln703_20_fu_3229_p2;
        add_ln703_21_reg_8280 <= add_ln703_21_fu_3234_p2;
        add_ln703_22_reg_8529 <= add_ln703_22_fu_3655_p2;
        add_ln703_23_reg_8534 <= add_ln703_23_fu_3661_p2;
        add_ln703_24_reg_7168 <= add_ln703_24_fu_1542_p2;
        add_ln703_25_reg_7173 <= add_ln703_25_fu_1548_p2;
        add_ln703_26_reg_7178 <= add_ln703_26_fu_1554_p2;
        add_ln703_27_reg_7183 <= add_ln703_27_fu_1560_p2;
        add_ln703_28_reg_7408 <= add_ln703_28_fu_1854_p2;
        add_ln703_28_reg_7408_pp0_iter4_reg <= add_ln703_28_reg_7408;
        add_ln703_28_reg_7408_pp0_iter5_reg <= add_ln703_28_reg_7408_pp0_iter4_reg;
        add_ln703_28_reg_7408_pp0_iter6_reg <= add_ln703_28_reg_7408_pp0_iter5_reg;
        add_ln703_28_reg_7408_pp0_iter7_reg <= add_ln703_28_reg_7408_pp0_iter6_reg;
        add_ln703_28_reg_7408_pp0_iter8_reg <= add_ln703_28_reg_7408_pp0_iter7_reg;
        add_ln703_29_reg_7414 <= add_ln703_29_fu_1860_p2;
        add_ln703_29_reg_7414_pp0_iter4_reg <= add_ln703_29_reg_7414;
        add_ln703_29_reg_7414_pp0_iter5_reg <= add_ln703_29_reg_7414_pp0_iter4_reg;
        add_ln703_29_reg_7414_pp0_iter6_reg <= add_ln703_29_reg_7414_pp0_iter5_reg;
        add_ln703_29_reg_7414_pp0_iter7_reg <= add_ln703_29_reg_7414_pp0_iter6_reg;
        add_ln703_29_reg_7414_pp0_iter8_reg <= add_ln703_29_reg_7414_pp0_iter7_reg;
        add_ln703_2_reg_8215 <= add_ln703_2_fu_3166_p2;
        add_ln703_30_reg_7188 <= add_ln703_30_fu_1566_p2;
        add_ln703_31_reg_7193 <= add_ln703_31_fu_1572_p2;
        add_ln703_32_reg_7198 <= add_ln703_32_fu_1577_p2;
        add_ln703_33_reg_7203 <= add_ln703_33_fu_1581_p2;
        add_ln703_34_reg_7420 <= add_ln703_34_fu_1878_p2;
        add_ln703_34_reg_7420_pp0_iter4_reg <= add_ln703_34_reg_7420;
        add_ln703_35_reg_7426 <= add_ln703_35_fu_1884_p2;
        add_ln703_35_reg_7426_pp0_iter4_reg <= add_ln703_35_reg_7426;
        add_ln703_36_reg_7208 <= add_ln703_36_fu_1586_p2;
        add_ln703_37_reg_7213 <= add_ln703_37_fu_1591_p2;
        add_ln703_38_reg_7218 <= add_ln703_38_fu_1596_p2;
        add_ln703_39_reg_7223 <= add_ln703_39_fu_1601_p2;
        add_ln703_3_reg_8220 <= add_ln703_3_fu_3172_p2;
        add_ln703_40_reg_7432 <= add_ln703_40_fu_1902_p2;
        add_ln703_40_reg_7432_pp0_iter4_reg <= add_ln703_40_reg_7432;
        add_ln703_41_reg_7438 <= add_ln703_41_fu_1908_p2;
        add_ln703_41_reg_7438_pp0_iter4_reg <= add_ln703_41_reg_7438;
        add_ln703_42_reg_7228 <= add_ln703_42_fu_1606_p2;
        add_ln703_43_reg_7233 <= add_ln703_43_fu_1611_p2;
        add_ln703_44_reg_7238 <= add_ln703_44_fu_1617_p2;
        add_ln703_45_reg_7243 <= add_ln703_45_fu_1622_p2;
        add_ln703_46_reg_7444 <= add_ln703_46_fu_1926_p2;
        add_ln703_46_reg_7444_pp0_iter4_reg <= add_ln703_46_reg_7444;
        add_ln703_47_reg_7450 <= add_ln703_47_fu_1932_p2;
        add_ln703_47_reg_7450_pp0_iter4_reg <= add_ln703_47_reg_7450;
        add_ln703_48_reg_7248 <= add_ln703_48_fu_1650_p2;
        add_ln703_49_reg_7253 <= add_ln703_49_fu_1656_p2;
        add_ln703_4_reg_8499 <= add_ln703_4_fu_3583_p2;
        add_ln703_50_reg_7258 <= add_ln703_50_fu_1662_p2;
        add_ln703_51_reg_7263 <= add_ln703_51_fu_1668_p2;
        add_ln703_52_reg_7456 <= add_ln703_52_fu_1950_p2;
        add_ln703_52_reg_7456_pp0_iter4_reg <= add_ln703_52_reg_7456;
        add_ln703_52_reg_7456_pp0_iter5_reg <= add_ln703_52_reg_7456_pp0_iter4_reg;
        add_ln703_52_reg_7456_pp0_iter6_reg <= add_ln703_52_reg_7456_pp0_iter5_reg;
        add_ln703_52_reg_7456_pp0_iter7_reg <= add_ln703_52_reg_7456_pp0_iter6_reg;
        add_ln703_52_reg_7456_pp0_iter8_reg <= add_ln703_52_reg_7456_pp0_iter7_reg;
        add_ln703_53_reg_7462 <= add_ln703_53_fu_1956_p2;
        add_ln703_53_reg_7462_pp0_iter4_reg <= add_ln703_53_reg_7462;
        add_ln703_53_reg_7462_pp0_iter5_reg <= add_ln703_53_reg_7462_pp0_iter4_reg;
        add_ln703_53_reg_7462_pp0_iter6_reg <= add_ln703_53_reg_7462_pp0_iter5_reg;
        add_ln703_53_reg_7462_pp0_iter7_reg <= add_ln703_53_reg_7462_pp0_iter6_reg;
        add_ln703_53_reg_7462_pp0_iter8_reg <= add_ln703_53_reg_7462_pp0_iter7_reg;
        add_ln703_54_reg_7268 <= add_ln703_54_fu_1674_p2;
        add_ln703_55_reg_7273 <= add_ln703_55_fu_1680_p2;
        add_ln703_56_reg_7278 <= add_ln703_56_fu_1685_p2;
        add_ln703_57_reg_7283 <= add_ln703_57_fu_1689_p2;
        add_ln703_58_reg_7468 <= add_ln703_58_fu_1974_p2;
        add_ln703_58_reg_7468_pp0_iter4_reg <= add_ln703_58_reg_7468;
        add_ln703_59_reg_7474 <= add_ln703_59_fu_1980_p2;
        add_ln703_59_reg_7474_pp0_iter4_reg <= add_ln703_59_reg_7474;
        add_ln703_5_reg_8504 <= add_ln703_5_fu_3589_p2;
        add_ln703_60_reg_7288 <= add_ln703_60_fu_1694_p2;
        add_ln703_61_reg_7293 <= add_ln703_61_fu_1699_p2;
        add_ln703_62_reg_7298 <= add_ln703_62_fu_1704_p2;
        add_ln703_63_reg_7303 <= add_ln703_63_fu_1709_p2;
        add_ln703_64_reg_7480 <= add_ln703_64_fu_1998_p2;
        add_ln703_64_reg_7480_pp0_iter4_reg <= add_ln703_64_reg_7480;
        add_ln703_64_reg_7480_pp0_iter5_reg <= add_ln703_64_reg_7480_pp0_iter4_reg;
        add_ln703_64_reg_7480_pp0_iter6_reg <= add_ln703_64_reg_7480_pp0_iter5_reg;
        add_ln703_65_reg_7485 <= add_ln703_65_fu_2004_p2;
        add_ln703_65_reg_7485_pp0_iter4_reg <= add_ln703_65_reg_7485;
        add_ln703_65_reg_7485_pp0_iter5_reg <= add_ln703_65_reg_7485_pp0_iter4_reg;
        add_ln703_65_reg_7485_pp0_iter6_reg <= add_ln703_65_reg_7485_pp0_iter5_reg;
        add_ln703_65_reg_7485_pp0_iter7_reg <= add_ln703_65_reg_7485_pp0_iter6_reg;
        add_ln703_65_reg_7485_pp0_iter8_reg <= add_ln703_65_reg_7485_pp0_iter7_reg;
        add_ln703_66_reg_7308 <= add_ln703_66_fu_1714_p2;
        add_ln703_67_reg_7313 <= add_ln703_67_fu_1719_p2;
        add_ln703_68_reg_7318 <= add_ln703_68_fu_1725_p2;
        add_ln703_69_reg_7323 <= add_ln703_69_fu_1730_p2;
        add_ln703_6_reg_8225 <= add_ln703_6_fu_3178_p2;
        add_ln703_70_reg_7491 <= add_ln703_70_fu_2022_p2;
        add_ln703_70_reg_7491_pp0_iter4_reg <= add_ln703_70_reg_7491;
        add_ln703_71_reg_7496 <= add_ln703_71_fu_2028_p2;
        add_ln703_71_reg_7496_pp0_iter4_reg <= add_ln703_71_reg_7496;
        add_ln703_72_reg_7328 <= add_ln703_72_fu_1758_p2;
        add_ln703_73_reg_7333 <= add_ln703_73_fu_1764_p2;
        add_ln703_74_reg_7338 <= add_ln703_74_fu_1770_p2;
        add_ln703_75_reg_7343 <= add_ln703_75_fu_1776_p2;
        add_ln703_76_reg_7501 <= add_ln703_76_fu_2046_p2;
        add_ln703_76_reg_7501_pp0_iter4_reg <= add_ln703_76_reg_7501;
        add_ln703_76_reg_7501_pp0_iter5_reg <= add_ln703_76_reg_7501_pp0_iter4_reg;
        add_ln703_76_reg_7501_pp0_iter6_reg <= add_ln703_76_reg_7501_pp0_iter5_reg;
        add_ln703_76_reg_7501_pp0_iter7_reg <= add_ln703_76_reg_7501_pp0_iter6_reg;
        add_ln703_76_reg_7501_pp0_iter8_reg <= add_ln703_76_reg_7501_pp0_iter7_reg;
        add_ln703_77_reg_7507 <= add_ln703_77_fu_2052_p2;
        add_ln703_77_reg_7507_pp0_iter4_reg <= add_ln703_77_reg_7507;
        add_ln703_77_reg_7507_pp0_iter5_reg <= add_ln703_77_reg_7507_pp0_iter4_reg;
        add_ln703_77_reg_7507_pp0_iter6_reg <= add_ln703_77_reg_7507_pp0_iter5_reg;
        add_ln703_77_reg_7507_pp0_iter7_reg <= add_ln703_77_reg_7507_pp0_iter6_reg;
        add_ln703_77_reg_7507_pp0_iter8_reg <= add_ln703_77_reg_7507_pp0_iter7_reg;
        add_ln703_78_reg_7348 <= add_ln703_78_fu_1782_p2;
        add_ln703_79_reg_7353 <= add_ln703_79_fu_1788_p2;
        add_ln703_7_reg_8230 <= add_ln703_7_fu_3184_p2;
        add_ln703_80_reg_7358 <= add_ln703_80_fu_1793_p2;
        add_ln703_81_reg_7363 <= add_ln703_81_fu_1797_p2;
        add_ln703_82_reg_7513 <= add_ln703_82_fu_2070_p2;
        add_ln703_82_reg_7513_pp0_iter4_reg <= add_ln703_82_reg_7513;
        add_ln703_83_reg_7519 <= add_ln703_83_fu_2076_p2;
        add_ln703_83_reg_7519_pp0_iter4_reg <= add_ln703_83_reg_7519;
        add_ln703_84_reg_7368 <= add_ln703_84_fu_1802_p2;
        add_ln703_85_reg_7373 <= add_ln703_85_fu_1807_p2;
        add_ln703_86_reg_7378 <= add_ln703_86_fu_1812_p2;
        add_ln703_87_reg_7383 <= add_ln703_87_fu_1817_p2;
        add_ln703_88_reg_7525 <= add_ln703_88_fu_2094_p2;
        add_ln703_88_reg_7525_pp0_iter4_reg <= add_ln703_88_reg_7525;
        add_ln703_89_reg_7530 <= add_ln703_89_fu_2100_p2;
        add_ln703_89_reg_7530_pp0_iter4_reg <= add_ln703_89_reg_7530;
        add_ln703_8_reg_8235 <= add_ln703_8_fu_3189_p2;
        add_ln703_90_reg_7388 <= add_ln703_90_fu_1822_p2;
        add_ln703_91_reg_7393 <= add_ln703_91_fu_1827_p2;
        add_ln703_92_reg_7398 <= add_ln703_92_fu_1833_p2;
        add_ln703_93_reg_7403 <= add_ln703_93_fu_1838_p2;
        add_ln703_94_reg_7535 <= add_ln703_94_fu_2118_p2;
        add_ln703_94_reg_7535_pp0_iter4_reg <= add_ln703_94_reg_7535;
        add_ln703_95_reg_7541 <= add_ln703_95_fu_2124_p2;
        add_ln703_95_reg_7541_pp0_iter4_reg <= add_ln703_95_reg_7541;
        add_ln703_96_reg_8873 <= add_ln703_96_fu_4530_p2;
        add_ln703_97_reg_8878 <= add_ln703_97_fu_4536_p2;
        add_ln703_98_reg_8883 <= add_ln703_98_fu_4542_p2;
        add_ln703_99_reg_8888 <= add_ln703_99_fu_4548_p2;
        add_ln703_9_reg_8240 <= add_ln703_9_fu_3193_p2;
        add_ln703_reg_8205 <= add_ln703_fu_3154_p2;
        add_ln90_1_reg_7714 <= add_ln90_1_fu_2314_p2;
        add_ln90_2_reg_7736[11 : 1] <= add_ln90_2_fu_2340_p2[11 : 1];
        add_ln90_reg_7934 <= add_ln90_fu_2677_p2;
        icmp_ln135_reg_7056_pp0_iter10_reg <= icmp_ln135_reg_7056_pp0_iter9_reg;
        icmp_ln135_reg_7056_pp0_iter11_reg <= icmp_ln135_reg_7056_pp0_iter10_reg;
        icmp_ln135_reg_7056_pp0_iter12_reg <= icmp_ln135_reg_7056_pp0_iter11_reg;
        icmp_ln135_reg_7056_pp0_iter13_reg <= icmp_ln135_reg_7056_pp0_iter12_reg;
        icmp_ln135_reg_7056_pp0_iter14_reg <= icmp_ln135_reg_7056_pp0_iter13_reg;
        icmp_ln135_reg_7056_pp0_iter2_reg <= icmp_ln135_reg_7056_pp0_iter1_reg;
        icmp_ln135_reg_7056_pp0_iter3_reg <= icmp_ln135_reg_7056_pp0_iter2_reg;
        icmp_ln135_reg_7056_pp0_iter4_reg <= icmp_ln135_reg_7056_pp0_iter3_reg;
        icmp_ln135_reg_7056_pp0_iter5_reg <= icmp_ln135_reg_7056_pp0_iter4_reg;
        icmp_ln135_reg_7056_pp0_iter6_reg <= icmp_ln135_reg_7056_pp0_iter5_reg;
        icmp_ln135_reg_7056_pp0_iter7_reg <= icmp_ln135_reg_7056_pp0_iter6_reg;
        icmp_ln135_reg_7056_pp0_iter8_reg <= icmp_ln135_reg_7056_pp0_iter7_reg;
        icmp_ln135_reg_7056_pp0_iter9_reg <= icmp_ln135_reg_7056_pp0_iter8_reg;
        icmp_ln879_10_reg_8039 <= icmp_ln879_10_fu_2845_p2;
        icmp_ln879_10_reg_8039_pp0_iter7_reg <= icmp_ln879_10_reg_8039;
        icmp_ln879_10_reg_8039_pp0_iter8_reg <= icmp_ln879_10_reg_8039_pp0_iter7_reg;
        icmp_ln879_11_reg_8075 <= icmp_ln879_11_fu_2916_p2;
        icmp_ln879_11_reg_8075_pp0_iter7_reg <= icmp_ln879_11_reg_8075;
        icmp_ln879_11_reg_8075_pp0_iter8_reg <= icmp_ln879_11_reg_8075_pp0_iter7_reg;
        icmp_ln879_12_reg_8086 <= icmp_ln879_12_fu_2931_p2;
        icmp_ln879_12_reg_8086_pp0_iter7_reg <= icmp_ln879_12_reg_8086;
        icmp_ln879_12_reg_8086_pp0_iter8_reg <= icmp_ln879_12_reg_8086_pp0_iter7_reg;
        icmp_ln879_13_reg_8106 <= icmp_ln879_13_fu_2963_p2;
        icmp_ln879_13_reg_8106_pp0_iter7_reg <= icmp_ln879_13_reg_8106;
        icmp_ln879_13_reg_8106_pp0_iter8_reg <= icmp_ln879_13_reg_8106_pp0_iter7_reg;
        icmp_ln879_14_reg_8142 <= icmp_ln879_14_fu_3034_p2;
        icmp_ln879_14_reg_8142_pp0_iter7_reg <= icmp_ln879_14_reg_8142;
        icmp_ln879_14_reg_8142_pp0_iter8_reg <= icmp_ln879_14_reg_8142_pp0_iter7_reg;
        icmp_ln879_15_reg_8168 <= icmp_ln879_15_fu_3076_p2;
        icmp_ln879_15_reg_8168_pp0_iter7_reg <= icmp_ln879_15_reg_8168;
        icmp_ln879_15_reg_8168_pp0_iter8_reg <= icmp_ln879_15_reg_8168_pp0_iter7_reg;
        icmp_ln879_16_reg_8194 <= icmp_ln879_16_fu_3117_p2;
        icmp_ln879_16_reg_8194_pp0_iter7_reg <= icmp_ln879_16_reg_8194;
        icmp_ln879_16_reg_8194_pp0_iter8_reg <= icmp_ln879_16_reg_8194_pp0_iter7_reg;
        icmp_ln879_1_reg_9213 <= icmp_ln879_1_fu_4847_p2;
        icmp_ln879_2_reg_9229 <= icmp_ln879_2_fu_4852_p2;
        icmp_ln879_3_reg_9244 <= icmp_ln879_3_fu_4861_p2;
        icmp_ln879_4_reg_8419 <= icmp_ln879_4_fu_3403_p2;
        icmp_ln879_4_reg_8419_pp0_iter8_reg <= icmp_ln879_4_reg_8419;
        icmp_ln879_5_reg_8429 <= icmp_ln879_5_fu_3426_p2;
        icmp_ln879_5_reg_8429_pp0_iter8_reg <= icmp_ln879_5_reg_8429;
        icmp_ln879_6_reg_7987 <= icmp_ln879_6_fu_2763_p2;
        icmp_ln879_6_reg_7987_pp0_iter7_reg <= icmp_ln879_6_reg_7987;
        icmp_ln879_6_reg_7987_pp0_iter8_reg <= icmp_ln879_6_reg_7987_pp0_iter7_reg;
        icmp_ln879_7_reg_8444 <= icmp_ln879_7_fu_3458_p2;
        icmp_ln879_7_reg_8444_pp0_iter8_reg <= icmp_ln879_7_reg_8444;
        icmp_ln879_7_reg_8444_pp0_iter9_reg <= icmp_ln879_7_reg_8444_pp0_iter8_reg;
        icmp_ln879_8_reg_8454 <= icmp_ln879_8_fu_3471_p2;
        icmp_ln879_8_reg_8454_pp0_iter8_reg <= icmp_ln879_8_reg_8454;
        icmp_ln879_9_reg_8013 <= icmp_ln879_9_fu_2804_p2;
        icmp_ln879_9_reg_8013_pp0_iter7_reg <= icmp_ln879_9_reg_8013;
        icmp_ln879_9_reg_8013_pp0_iter8_reg <= icmp_ln879_9_reg_8013_pp0_iter7_reg;
        icmp_ln879_reg_9198 <= icmp_ln879_fu_4837_p2;
        mul_ln1118_12_reg_7896 <= grp_fu_6365_p2;
        mul_ln1118_14_reg_7901 <= grp_fu_6371_p2;
        mul_ln1118_17_reg_7906 <= grp_fu_6377_p2;
        mul_ln1118_3_reg_7866 <= grp_fu_6329_p2;
        mul_ln1118_4_reg_7871 <= grp_fu_6335_p2;
        mul_ln1118_7_reg_7881 <= grp_fu_6347_p2;
        mul_ln1118_9_reg_7886 <= grp_fu_6353_p2;
        mul_ln1118_reg_7861 <= grp_fu_6323_p2;
        mul_ln1193_1_reg_7876 <= grp_fu_6341_p2;
        mul_ln1193_4_reg_7891 <= grp_fu_6359_p2;
        mul_ln703_10_reg_10104 <= grp_fu_6567_p2;
        mul_ln703_11_reg_10109 <= grp_fu_6573_p2;
        mul_ln703_12_reg_10114 <= grp_fu_6579_p2;
        mul_ln703_13_reg_10119 <= grp_fu_6585_p2;
        mul_ln703_14_reg_10124 <= grp_fu_6591_p2;
        mul_ln703_15_reg_10129 <= grp_fu_6597_p2;
        mul_ln703_16_reg_10134 <= grp_fu_6603_p2;
        mul_ln703_17_reg_10139 <= grp_fu_6609_p2;
        mul_ln703_18_reg_10144 <= grp_fu_6615_p2;
        mul_ln703_19_reg_10149 <= grp_fu_6621_p2;
        mul_ln703_1_reg_10059 <= grp_fu_6513_p2;
        mul_ln703_20_reg_10154 <= grp_fu_6627_p2;
        mul_ln703_21_reg_10159 <= grp_fu_6633_p2;
        mul_ln703_22_reg_10164 <= grp_fu_6639_p2;
        mul_ln703_23_reg_10169 <= grp_fu_6645_p2;
        mul_ln703_24_reg_10174 <= grp_fu_6651_p2;
        mul_ln703_25_reg_10179 <= grp_fu_6657_p2;
        mul_ln703_26_reg_10184 <= grp_fu_6663_p2;
        mul_ln703_27_reg_10189 <= grp_fu_6669_p2;
        mul_ln703_28_reg_10194 <= grp_fu_6675_p2;
        mul_ln703_29_reg_10199 <= grp_fu_6681_p2;
        mul_ln703_2_reg_10064 <= grp_fu_6519_p2;
        mul_ln703_3_reg_10069 <= grp_fu_6525_p2;
        mul_ln703_4_reg_10074 <= grp_fu_6531_p2;
        mul_ln703_5_reg_10079 <= grp_fu_6537_p2;
        mul_ln703_6_reg_10084 <= grp_fu_6543_p2;
        mul_ln703_7_reg_10089 <= grp_fu_6549_p2;
        mul_ln703_8_reg_10094 <= grp_fu_6555_p2;
        mul_ln703_9_reg_10099 <= grp_fu_6561_p2;
        mul_ln703_reg_10054 <= grp_fu_6507_p2;
        p_k_assign_0353_reg_663_pp0_iter2_reg <= p_k_assign_0353_reg_663_pp0_iter1_reg;
        p_k_assign_0353_reg_663_pp0_iter3_reg <= p_k_assign_0353_reg_663_pp0_iter2_reg;
        p_k_assign_0353_reg_663_pp0_iter4_reg <= p_k_assign_0353_reg_663_pp0_iter3_reg;
        p_k_assign_0353_reg_663_pp0_iter5_reg <= p_k_assign_0353_reg_663_pp0_iter4_reg;
        p_k_assign_0353_reg_663_pp0_iter6_reg <= p_k_assign_0353_reg_663_pp0_iter5_reg;
        p_k_assign_0353_reg_663_pp0_iter7_reg <= p_k_assign_0353_reg_663_pp0_iter6_reg;
        p_k_assign_0353_reg_663_pp0_iter8_reg <= p_k_assign_0353_reg_663_pp0_iter7_reg;
        select_ln114_10_reg_8127 <= select_ln114_10_fu_3010_p3;
        select_ln114_10_reg_8127_pp0_iter7_reg <= select_ln114_10_reg_8127;
        select_ln114_11_reg_8153[9 : 1] <= select_ln114_11_fu_3054_p3[9 : 1];
        select_ln114_11_reg_8153_pp0_iter7_reg[9 : 1] <= select_ln114_11_reg_8153[9 : 1];
        select_ln114_12_reg_8179 <= select_ln114_12_fu_3095_p3;
        select_ln114_12_reg_8179_pp0_iter7_reg <= select_ln114_12_reg_8179;
        select_ln114_2_reg_8409 <= select_ln114_2_fu_3389_p3;
        select_ln114_2_reg_8409_pp0_iter8_reg <= select_ln114_2_reg_8409;
        select_ln114_3_reg_7951[9 : 1] <= select_ln114_3_fu_2705_p3[9 : 1];
        select_ln114_3_reg_7951_pp0_iter7_reg[9 : 1] <= select_ln114_3_reg_7951[9 : 1];
        select_ln114_4_reg_7972 <= select_ln114_4_fu_2741_p3;
        select_ln114_4_reg_7972_pp0_iter7_reg <= select_ln114_4_reg_7972;
        select_ln114_6_reg_7998 <= select_ln114_6_fu_2782_p3;
        select_ln114_6_reg_7998_pp0_iter7_reg <= select_ln114_6_reg_7998;
        select_ln114_7_reg_8024[9 : 1] <= select_ln114_7_fu_2823_p3[9 : 1];
        select_ln114_7_reg_8024_pp0_iter7_reg[9 : 1] <= select_ln114_7_reg_8024[9 : 1];
        select_ln114_8_reg_8060 <= select_ln114_8_fu_2892_p3;
        select_ln114_8_reg_8060_pp0_iter7_reg <= select_ln114_8_reg_8060;
        select_ln114_9_reg_8091[9 : 2] <= select_ln114_9_fu_2941_p3[9 : 2];
        select_ln114_9_reg_8091_pp0_iter7_reg[9 : 2] <= select_ln114_9_reg_8091[9 : 2];
        select_ln114_reg_8394 <= select_ln114_fu_3357_p3;
        select_ln118_1_reg_9336 <= select_ln118_1_fu_4923_p3;
        select_ln118_reg_9614 <= select_ln118_fu_5504_p3;
        select_ln123_10_reg_9684 <= select_ln123_10_fu_5770_p3;
        select_ln123_1_reg_9594 <= select_ln123_1_fu_5440_p3;
        select_ln123_2_reg_9604 <= select_ln123_2_fu_5478_p3;
        select_ln123_4_reg_9624 <= select_ln123_4_fu_5542_p3;
        select_ln123_5_reg_9634 <= select_ln123_5_fu_5580_p3;
        select_ln123_6_reg_9644 <= select_ln123_6_fu_5618_p3;
        select_ln123_7_reg_9654 <= select_ln123_7_fu_5656_p3;
        select_ln123_8_reg_9664 <= select_ln123_8_fu_5694_p3;
        select_ln123_9_reg_9674 <= select_ln123_9_fu_5732_p3;
        select_ln123_reg_9564 <= select_ln123_fu_5378_p3;
        select_ln132_2_reg_8399 <= select_ln132_2_fu_3368_p3;
        select_ln132_4_reg_8424 <= select_ln132_4_fu_3418_p3;
        select_ln132_5_reg_8434[9 : 1] <= select_ln132_5_fu_3436_p3[9 : 1];
        select_ln132_7_reg_8459 <= select_ln132_7_fu_3486_p3;
        select_ln135_10_reg_9330 <= select_ln135_10_fu_4916_p3;
        select_ln135_11_reg_9342 <= select_ln135_11_fu_4930_p3;
        select_ln135_12_reg_9354 <= select_ln135_12_fu_4937_p3;
        select_ln135_13_reg_9378 <= select_ln135_13_fu_4951_p3;
        select_ln135_4_reg_9259 <= select_ln135_4_fu_4870_p3;
        select_ln135_5_reg_9271 <= select_ln135_5_fu_4877_p3;
        select_ln135_6_reg_9283 <= select_ln135_6_fu_4884_p3;
        select_ln135_7_reg_9294 <= select_ln135_7_fu_4895_p3;
        select_ln135_8_reg_9306 <= select_ln135_8_fu_4902_p3;
        select_ln135_9_reg_9318 <= select_ln135_9_fu_4909_p3;
        select_ln135_reg_9366 <= select_ln135_fu_4944_p3;
        select_ln139_10_reg_9649 <= select_ln139_10_fu_5637_p3;
        select_ln139_11_reg_9659 <= select_ln139_11_fu_5675_p3;
        select_ln139_12_reg_9679 <= select_ln139_12_fu_5751_p3;
        select_ln139_13_reg_9689 <= select_ln139_13_fu_5789_p3;
        select_ln139_4_reg_9589 <= select_ln139_4_fu_5421_p3;
        select_ln139_5_reg_9599 <= select_ln139_5_fu_5459_p3;
        select_ln139_6_reg_9609 <= select_ln139_6_fu_5497_p3;
        select_ln139_7_reg_9619 <= select_ln139_7_fu_5523_p3;
        select_ln139_8_reg_9629 <= select_ln139_8_fu_5561_p3;
        select_ln139_9_reg_9639 <= select_ln139_9_fu_5599_p3;
        select_ln139_reg_9669 <= select_ln139_fu_5713_p3;
        select_ln703_3_reg_9559 <= select_ln703_3_fu_5359_p3;
        select_ln703_4_reg_9579 <= select_ln703_4_fu_5402_p3;
        select_ln703_reg_9549 <= select_ln703_fu_5347_p3;
        sext_ln1118_101_reg_9904 <= sext_ln1118_101_fu_5901_p1;
        sext_ln1118_103_reg_9910 <= sext_ln1118_103_fu_5904_p1;
        sext_ln1118_105_reg_9922 <= sext_ln1118_105_fu_5910_p1;
        sext_ln1118_107_reg_9928 <= sext_ln1118_107_fu_5913_p1;
        sext_ln1118_109_reg_9940 <= sext_ln1118_109_fu_5919_p1;
        sext_ln1118_111_reg_9946 <= sext_ln1118_111_fu_5922_p1;
        sext_ln1118_113_reg_9958 <= sext_ln1118_113_fu_5928_p1;
        sext_ln1118_57_reg_9706 <= sext_ln1118_57_fu_5802_p1;
        sext_ln1118_61_reg_9724 <= sext_ln1118_61_fu_5811_p1;
        sext_ln1118_65_reg_9742 <= sext_ln1118_65_fu_5820_p1;
        sext_ln1118_69_reg_9760 <= sext_ln1118_69_fu_5829_p1;
        sext_ln1118_71_reg_9766 <= sext_ln1118_71_fu_5832_p1;
        sext_ln1118_73_reg_9778 <= sext_ln1118_73_fu_5838_p1;
        sext_ln1118_75_reg_9784 <= sext_ln1118_75_fu_5841_p1;
        sext_ln1118_77_reg_9796 <= sext_ln1118_77_fu_5847_p1;
        sext_ln1118_79_reg_9802 <= sext_ln1118_79_fu_5850_p1;
        sext_ln1118_81_reg_9814 <= sext_ln1118_81_fu_5856_p1;
        sext_ln1118_83_reg_9820 <= sext_ln1118_83_fu_5859_p1;
        sext_ln1118_85_reg_9832 <= sext_ln1118_85_fu_5865_p1;
        sext_ln1118_87_reg_9838 <= sext_ln1118_87_fu_5868_p1;
        sext_ln1118_89_reg_9850 <= sext_ln1118_89_fu_5874_p1;
        sext_ln1118_91_reg_9856 <= sext_ln1118_91_fu_5877_p1;
        sext_ln1118_93_reg_9868 <= sext_ln1118_93_fu_5883_p1;
        sext_ln1118_95_reg_9874 <= sext_ln1118_95_fu_5886_p1;
        sext_ln1118_97_reg_9886 <= sext_ln1118_97_fu_5892_p1;
        sext_ln1118_99_reg_9892 <= sext_ln1118_99_fu_5895_p1;
        shl_ln3_reg_7647[8 : 1] <= shl_ln3_fu_2222_p3[8 : 1];
        shl_ln3_reg_7647_pp0_iter6_reg[8 : 1] <= shl_ln3_reg_7647[8 : 1];
        shl_ln3_reg_7647_pp0_iter7_reg[8 : 1] <= shl_ln3_reg_7647_pp0_iter6_reg[8 : 1];
        shl_ln3_reg_7647_pp0_iter8_reg[8 : 1] <= shl_ln3_reg_7647_pp0_iter7_reg[8 : 1];
        shl_ln4_reg_7654[9 : 2] <= shl_ln4_fu_2230_p3[9 : 2];
        shl_ln4_reg_7654_pp0_iter6_reg[9 : 2] <= shl_ln4_reg_7654[9 : 2];
        shl_ln4_reg_7654_pp0_iter7_reg[9 : 2] <= shl_ln4_reg_7654_pp0_iter6_reg[9 : 2];
        shl_ln4_reg_7654_pp0_iter8_reg[9 : 2] <= shl_ln4_reg_7654_pp0_iter7_reg[9 : 2];
        shl_ln90_1_reg_7663[10 : 3] <= shl_ln90_1_fu_2242_p3[10 : 3];
        shl_ln90_1_reg_7663_pp0_iter6_reg[10 : 3] <= shl_ln90_1_reg_7663[10 : 3];
        sub_ln214_1_reg_8389[9 : 1] <= sub_ln214_1_fu_3346_p2[9 : 1];
        sub_ln214_4_reg_8404[9 : 2] <= sub_ln214_4_fu_3374_p2[9 : 2];
        sub_ln214_reg_8384 <= sub_ln214_fu_3327_p2;
        sub_ln703_3_reg_9569 <= sub_ln703_3_fu_5391_p2;
        sub_ln90_1_reg_7672[11 : 1] <= sub_ln90_1_fu_2262_p2[11 : 1];
        sub_ln90_2_reg_7693 <= sub_ln90_2_fu_2288_p2;
        tmp_100_reg_8070 <= add_ln214_5_fu_2860_p2[32'd11];
        tmp_100_reg_8070_pp0_iter7_reg <= tmp_100_reg_8070;
        tmp_100_reg_8070_pp0_iter8_reg <= tmp_100_reg_8070_pp0_iter7_reg;
        tmp_100_reg_8070_pp0_iter9_reg <= tmp_100_reg_8070_pp0_iter8_reg;
        tmp_101_reg_7765 <= sub_ln90_3_fu_2378_p2[32'd10];
        tmp_102_reg_7770 <= sub_ln90_3_fu_2378_p2[32'd11];
        tmp_102_reg_7770_pp0_iter6_reg <= tmp_102_reg_7770;
        tmp_102_reg_7770_pp0_iter7_reg <= tmp_102_reg_7770_pp0_iter6_reg;
        tmp_102_reg_7770_pp0_iter8_reg <= tmp_102_reg_7770_pp0_iter7_reg;
        tmp_102_reg_7770_pp0_iter9_reg <= tmp_102_reg_7770_pp0_iter8_reg;
        tmp_103_reg_8096 <= add_ln214_6_fu_2926_p2[32'd10];
        tmp_104_reg_8101 <= add_ln214_6_fu_2926_p2[32'd11];
        tmp_104_reg_8101_pp0_iter7_reg <= tmp_104_reg_8101;
        tmp_104_reg_8101_pp0_iter8_reg <= tmp_104_reg_8101_pp0_iter7_reg;
        tmp_104_reg_8101_pp0_iter9_reg <= tmp_104_reg_8101_pp0_iter8_reg;
        tmp_106_reg_8122 <= ap_phi_mux_phi_mul354_phi_fu_696_p6[32'd11];
        tmp_106_reg_8122_pp0_iter7_reg <= tmp_106_reg_8122;
        tmp_106_reg_8122_pp0_iter8_reg <= tmp_106_reg_8122_pp0_iter7_reg;
        tmp_106_reg_8122_pp0_iter9_reg <= tmp_106_reg_8122_pp0_iter8_reg;
        tmp_107_reg_8132 <= add_ln214_7_fu_2978_p2[32'd10];
        tmp_108_reg_8137 <= add_ln214_7_fu_2978_p2[32'd11];
        tmp_108_reg_8137_pp0_iter7_reg <= tmp_108_reg_8137;
        tmp_108_reg_8137_pp0_iter8_reg <= tmp_108_reg_8137_pp0_iter7_reg;
        tmp_108_reg_8137_pp0_iter9_reg <= tmp_108_reg_8137_pp0_iter8_reg;
        tmp_109_reg_7787 <= sub_ln90_4_fu_2408_p2[32'd10];
        tmp_10_reg_6913_pp0_iter2_reg <= tmp_10_reg_6913_pp0_iter1_reg;
        tmp_10_reg_6913_pp0_iter3_reg <= tmp_10_reg_6913_pp0_iter2_reg;
        tmp_10_reg_6913_pp0_iter4_reg <= tmp_10_reg_6913_pp0_iter3_reg;
        tmp_10_reg_6913_pp0_iter5_reg <= tmp_10_reg_6913_pp0_iter4_reg;
        tmp_10_reg_6913_pp0_iter6_reg <= tmp_10_reg_6913_pp0_iter5_reg;
        tmp_110_reg_7792 <= sub_ln90_4_fu_2408_p2[32'd11];
        tmp_110_reg_7792_pp0_iter6_reg <= tmp_110_reg_7792;
        tmp_110_reg_7792_pp0_iter7_reg <= tmp_110_reg_7792_pp0_iter6_reg;
        tmp_110_reg_7792_pp0_iter8_reg <= tmp_110_reg_7792_pp0_iter7_reg;
        tmp_110_reg_7792_pp0_iter9_reg <= tmp_110_reg_7792_pp0_iter8_reg;
        tmp_111_reg_8158 <= add_ln214_8_fu_3044_p2[32'd10];
        tmp_112_reg_8163 <= add_ln214_8_fu_3044_p2[32'd11];
        tmp_112_reg_8163_pp0_iter7_reg <= tmp_112_reg_8163;
        tmp_112_reg_8163_pp0_iter8_reg <= tmp_112_reg_8163_pp0_iter7_reg;
        tmp_112_reg_8163_pp0_iter9_reg <= tmp_112_reg_8163_pp0_iter8_reg;
        tmp_113_reg_7809 <= sub_ln90_5_fu_2438_p2[32'd10];
        tmp_114_reg_7814 <= sub_ln90_5_fu_2438_p2[32'd11];
        tmp_114_reg_7814_pp0_iter6_reg <= tmp_114_reg_7814;
        tmp_114_reg_7814_pp0_iter7_reg <= tmp_114_reg_7814_pp0_iter6_reg;
        tmp_114_reg_7814_pp0_iter8_reg <= tmp_114_reg_7814_pp0_iter7_reg;
        tmp_114_reg_7814_pp0_iter9_reg <= tmp_114_reg_7814_pp0_iter8_reg;
        tmp_115_reg_8184 <= add_ln214_9_fu_3085_p2[32'd10];
        tmp_116_reg_8189 <= add_ln214_9_fu_3085_p2[32'd11];
        tmp_116_reg_8189_pp0_iter7_reg <= tmp_116_reg_8189;
        tmp_116_reg_8189_pp0_iter8_reg <= tmp_116_reg_8189_pp0_iter7_reg;
        tmp_116_reg_8189_pp0_iter9_reg <= tmp_116_reg_8189_pp0_iter8_reg;
        tmp_17_reg_6955_pp0_iter2_reg <= tmp_17_reg_6955_pp0_iter1_reg;
        tmp_17_reg_6955_pp0_iter3_reg <= tmp_17_reg_6955_pp0_iter2_reg;
        tmp_17_reg_6955_pp0_iter4_reg <= tmp_17_reg_6955_pp0_iter3_reg;
        tmp_17_reg_6955_pp0_iter5_reg <= tmp_17_reg_6955_pp0_iter4_reg;
        tmp_17_reg_6955_pp0_iter6_reg <= tmp_17_reg_6955_pp0_iter5_reg;
        tmp_18_reg_6961_pp0_iter2_reg <= tmp_18_reg_6961_pp0_iter1_reg;
        tmp_18_reg_6961_pp0_iter3_reg <= tmp_18_reg_6961_pp0_iter2_reg;
        tmp_18_reg_6961_pp0_iter4_reg <= tmp_18_reg_6961_pp0_iter3_reg;
        tmp_18_reg_6961_pp0_iter5_reg <= tmp_18_reg_6961_pp0_iter4_reg;
        tmp_18_reg_6961_pp0_iter6_reg <= tmp_18_reg_6961_pp0_iter5_reg;
        tmp_25_reg_7003_pp0_iter2_reg <= tmp_25_reg_7003_pp0_iter1_reg;
        tmp_25_reg_7003_pp0_iter3_reg <= tmp_25_reg_7003_pp0_iter2_reg;
        tmp_25_reg_7003_pp0_iter4_reg <= tmp_25_reg_7003_pp0_iter3_reg;
        tmp_25_reg_7003_pp0_iter5_reg <= tmp_25_reg_7003_pp0_iter4_reg;
        tmp_25_reg_7003_pp0_iter6_reg <= tmp_25_reg_7003_pp0_iter5_reg;
        tmp_26_reg_7009_pp0_iter2_reg <= tmp_26_reg_7009_pp0_iter1_reg;
        tmp_26_reg_7009_pp0_iter3_reg <= tmp_26_reg_7009_pp0_iter2_reg;
        tmp_26_reg_7009_pp0_iter4_reg <= tmp_26_reg_7009_pp0_iter3_reg;
        tmp_26_reg_7009_pp0_iter5_reg <= tmp_26_reg_7009_pp0_iter4_reg;
        tmp_26_reg_7009_pp0_iter6_reg <= tmp_26_reg_7009_pp0_iter5_reg;
        tmp_2_reg_6872_pp0_iter2_reg <= tmp_2_reg_6872_pp0_iter1_reg;
        tmp_2_reg_6872_pp0_iter3_reg <= tmp_2_reg_6872_pp0_iter2_reg;
        tmp_2_reg_6872_pp0_iter4_reg <= tmp_2_reg_6872_pp0_iter3_reg;
        tmp_2_reg_6872_pp0_iter5_reg <= tmp_2_reg_6872_pp0_iter4_reg;
        tmp_2_reg_6872_pp0_iter6_reg <= tmp_2_reg_6872_pp0_iter5_reg;
        tmp_75_reg_7911 <= sub_ln90_fu_2637_p2[32'd10];
        tmp_75_reg_7911_pp0_iter7_reg <= tmp_75_reg_7911;
        tmp_75_reg_7911_pp0_iter8_reg <= tmp_75_reg_7911_pp0_iter7_reg;
        tmp_75_reg_7911_pp0_iter9_reg <= tmp_75_reg_7911_pp0_iter8_reg;
        tmp_76_reg_7923 <= add_ln214_fu_2647_p2[32'd10];
        tmp_77_reg_7940 <= add_ln90_fu_2677_p2[32'd10];
        tmp_78_reg_8414 <= xor_ln214_fu_3379_p2[32'd10];
        tmp_78_reg_8414_pp0_iter8_reg <= tmp_78_reg_8414;
        tmp_78_reg_8414_pp0_iter9_reg <= tmp_78_reg_8414_pp0_iter8_reg;
        tmp_79_reg_7677 <= sub_ln90_1_fu_2262_p2[32'd10];
        tmp_80_reg_7682 <= sub_ln90_1_fu_2262_p2[32'd11];
        tmp_80_reg_7682_pp0_iter6_reg <= tmp_80_reg_7682;
        tmp_80_reg_7682_pp0_iter7_reg <= tmp_80_reg_7682_pp0_iter6_reg;
        tmp_80_reg_7682_pp0_iter8_reg <= tmp_80_reg_7682_pp0_iter7_reg;
        tmp_80_reg_7682_pp0_iter9_reg <= tmp_80_reg_7682_pp0_iter8_reg;
        tmp_81_reg_7956 <= add_ln214_1_fu_2695_p2[32'd10];
        tmp_82_reg_7961 <= add_ln214_1_fu_2695_p2[32'd11];
        tmp_82_reg_7961_pp0_iter7_reg <= tmp_82_reg_7961;
        tmp_82_reg_7961_pp0_iter8_reg <= tmp_82_reg_7961_pp0_iter7_reg;
        tmp_82_reg_7961_pp0_iter9_reg <= tmp_82_reg_7961_pp0_iter8_reg;
        tmp_83_reg_7698 <= sub_ln90_2_fu_2288_p2[32'd10];
        tmp_84_reg_7703 <= sub_ln90_2_fu_2288_p2[32'd11];
        tmp_84_reg_7703_pp0_iter6_reg <= tmp_84_reg_7703;
        tmp_84_reg_7703_pp0_iter7_reg <= tmp_84_reg_7703_pp0_iter6_reg;
        tmp_84_reg_7703_pp0_iter8_reg <= tmp_84_reg_7703_pp0_iter7_reg;
        tmp_84_reg_7703_pp0_iter9_reg <= tmp_84_reg_7703_pp0_iter8_reg;
        tmp_85_reg_7977 <= add_ln214_2_fu_2731_p2[32'd10];
        tmp_86_reg_7982 <= add_ln214_2_fu_2731_p2[32'd11];
        tmp_86_reg_7982_pp0_iter7_reg <= tmp_86_reg_7982;
        tmp_86_reg_7982_pp0_iter8_reg <= tmp_86_reg_7982_pp0_iter7_reg;
        tmp_86_reg_7982_pp0_iter9_reg <= tmp_86_reg_7982_pp0_iter8_reg;
        tmp_88_reg_8449 <= xor_ln214_1_fu_3453_p2[32'd10];
        tmp_88_reg_8449_pp0_iter8_reg <= tmp_88_reg_8449;
        tmp_88_reg_8449_pp0_iter9_reg <= tmp_88_reg_8449_pp0_iter8_reg;
        tmp_89_reg_7720 <= add_ln90_1_fu_2314_p2[32'd10];
        tmp_90_reg_7725 <= add_ln90_1_fu_2314_p2[32'd11];
        tmp_90_reg_7725_pp0_iter6_reg <= tmp_90_reg_7725;
        tmp_90_reg_7725_pp0_iter7_reg <= tmp_90_reg_7725_pp0_iter6_reg;
        tmp_90_reg_7725_pp0_iter8_reg <= tmp_90_reg_7725_pp0_iter7_reg;
        tmp_90_reg_7725_pp0_iter9_reg <= tmp_90_reg_7725_pp0_iter8_reg;
        tmp_91_reg_8003 <= add_ln214_3_fu_2772_p2[32'd10];
        tmp_92_reg_8008 <= add_ln214_3_fu_2772_p2[32'd11];
        tmp_92_reg_8008_pp0_iter7_reg <= tmp_92_reg_8008;
        tmp_92_reg_8008_pp0_iter8_reg <= tmp_92_reg_8008_pp0_iter7_reg;
        tmp_92_reg_8008_pp0_iter9_reg <= tmp_92_reg_8008_pp0_iter8_reg;
        tmp_93_reg_7742 <= add_ln90_2_fu_2340_p2[32'd10];
        tmp_94_reg_7747 <= add_ln90_2_fu_2340_p2[32'd11];
        tmp_94_reg_7747_pp0_iter6_reg <= tmp_94_reg_7747;
        tmp_94_reg_7747_pp0_iter7_reg <= tmp_94_reg_7747_pp0_iter6_reg;
        tmp_94_reg_7747_pp0_iter8_reg <= tmp_94_reg_7747_pp0_iter7_reg;
        tmp_94_reg_7747_pp0_iter9_reg <= tmp_94_reg_7747_pp0_iter8_reg;
        tmp_95_reg_8029 <= add_ln214_4_fu_2813_p2[32'd10];
        tmp_96_reg_8034 <= add_ln214_4_fu_2813_p2[32'd11];
        tmp_96_reg_8034_pp0_iter7_reg <= tmp_96_reg_8034;
        tmp_96_reg_8034_pp0_iter8_reg <= tmp_96_reg_8034_pp0_iter7_reg;
        tmp_96_reg_8034_pp0_iter9_reg <= tmp_96_reg_8034_pp0_iter8_reg;
        tmp_98_reg_8055 <= ap_phi_mux_phi_mul_phi_fu_682_p6[32'd11];
        tmp_98_reg_8055_pp0_iter7_reg <= tmp_98_reg_8055;
        tmp_98_reg_8055_pp0_iter8_reg <= tmp_98_reg_8055_pp0_iter7_reg;
        tmp_98_reg_8055_pp0_iter9_reg <= tmp_98_reg_8055_pp0_iter8_reg;
        tmp_99_reg_8065 <= add_ln214_5_fu_2860_p2[32'd10];
        tmp_9_reg_6907_pp0_iter2_reg <= tmp_9_reg_6907_pp0_iter1_reg;
        tmp_9_reg_6907_pp0_iter3_reg <= tmp_9_reg_6907_pp0_iter2_reg;
        tmp_9_reg_6907_pp0_iter4_reg <= tmp_9_reg_6907_pp0_iter3_reg;
        tmp_9_reg_6907_pp0_iter5_reg <= tmp_9_reg_6907_pp0_iter4_reg;
        tmp_9_reg_6907_pp0_iter6_reg <= tmp_9_reg_6907_pp0_iter5_reg;
        trunc_ln203_reg_6867_pp0_iter2_reg <= trunc_ln203_reg_6867_pp0_iter1_reg;
        trunc_ln203_reg_6867_pp0_iter3_reg <= trunc_ln203_reg_6867_pp0_iter2_reg;
        trunc_ln203_reg_6867_pp0_iter4_reg <= trunc_ln203_reg_6867_pp0_iter3_reg;
        trunc_ln203_reg_6867_pp0_iter5_reg <= trunc_ln203_reg_6867_pp0_iter4_reg;
        trunc_ln203_reg_6867_pp0_iter6_reg <= trunc_ln203_reg_6867_pp0_iter5_reg;
        trunc_ln301_6_reg_7781[11 : 1] <= trunc_ln301_6_fu_2414_p1[11 : 1];
        trunc_ln301_7_reg_7803 <= trunc_ln301_7_fu_2444_p1;
        trunc_ln301_reg_7758[11 : 2] <= trunc_ln301_fu_2384_p1[11 : 2];
        trunc_ln647_22_reg_7928 <= trunc_ln647_22_fu_2673_p1;
        trunc_ln647_23_reg_7945 <= trunc_ln647_23_fu_2691_p1;
        trunc_ln647_25_reg_7687[9 : 1] <= trunc_ln647_25_fu_2284_p1[9 : 1];
        trunc_ln647_26_reg_7966[9 : 1] <= trunc_ln647_26_fu_2727_p1[9 : 1];
        trunc_ln647_27_reg_7708 <= trunc_ln647_27_fu_2310_p1;
        trunc_ln647_28_reg_7992 <= trunc_ln647_28_fu_2768_p1;
        trunc_ln647_31_reg_7730 <= trunc_ln647_31_fu_2336_p1;
        trunc_ln647_32_reg_8018 <= trunc_ln647_32_fu_2809_p1;
        trunc_ln647_33_reg_7752[9 : 1] <= trunc_ln647_33_fu_2362_p1[9 : 1];
        trunc_ln647_34_reg_8044[9 : 1] <= trunc_ln647_34_fu_2850_p1[9 : 1];
        trunc_ln647_36_reg_8080 <= trunc_ln647_36_fu_2922_p1;
        trunc_ln647_37_reg_7775[9 : 2] <= trunc_ln647_37_fu_2404_p1[9 : 2];
        trunc_ln647_38_reg_8111[9 : 2] <= trunc_ln647_38_fu_2968_p1[9 : 2];
        trunc_ln647_40_reg_8147 <= trunc_ln647_40_fu_3040_p1;
        trunc_ln647_41_reg_7797[9 : 1] <= trunc_ln647_41_fu_2434_p1[9 : 1];
        trunc_ln647_42_reg_8173[9 : 1] <= trunc_ln647_42_fu_3081_p1[9 : 1];
        trunc_ln647_43_reg_7819 <= trunc_ln647_43_fu_2464_p1;
        trunc_ln647_44_reg_8199 <= trunc_ln647_44_fu_3122_p1;
        trunc_ln647_reg_7917 <= trunc_ln647_fu_2661_p1;
        trunc_ln708_1_reg_7831 <= {{sub_ln1118_2_fu_2527_p2[30:14]}};
        trunc_ln708_24_reg_8539 <= {{sub_ln1193_4_reg_8285[32:14]}};
        trunc_ln708_25_reg_8545 <= {{add_ln1192_reg_8290[32:14]}};
        trunc_ln708_26_reg_8295 <= {{grp_fu_6397_p3[32:14]}};
        trunc_ln708_26_reg_8295_pp0_iter8_reg <= trunc_ln708_26_reg_8295;
        trunc_ln708_27_reg_8551 <= {{add_ln1192_1_reg_8302[32:14]}};
        trunc_ln708_28_reg_8557 <= {{add_ln1193_1_reg_8307[32:14]}};
        trunc_ln708_29_reg_8563 <= {{add_ln1192_2_reg_8312[32:14]}};
        trunc_ln708_2_reg_7837 <= {{sub_ln1118_3_fu_2554_p2[30:14]}};
        trunc_ln708_30_reg_8317 <= {{grp_fu_6427_p3[32:14]}};
        trunc_ln708_30_reg_8317_pp0_iter8_reg <= trunc_ln708_30_reg_8317;
        trunc_ln708_31_reg_8569 <= {{add_ln1192_3_reg_8324[32:14]}};
        trunc_ln708_32_reg_8329 <= {{sub_ln1118_20_fu_3267_p2[32:14]}};
        trunc_ln708_32_reg_8329_pp0_iter8_reg <= trunc_ln708_32_reg_8329;
        trunc_ln708_33_reg_8336 <= {{grp_fu_6443_p3[32:14]}};
        trunc_ln708_33_reg_8336_pp0_iter8_reg <= trunc_ln708_33_reg_8336;
        trunc_ln708_34_reg_8343 <= {{grp_fu_6452_p3[32:14]}};
        trunc_ln708_34_reg_8343_pp0_iter8_reg <= trunc_ln708_34_reg_8343;
        trunc_ln708_35_reg_8575 <= {{add_ln1193_3_reg_8350[32:14]}};
        trunc_ln708_36_reg_8581 <= {{add_ln1192_5_reg_8355[32:14]}};
        trunc_ln708_37_reg_8360 <= {{grp_fu_6475_p3[32:14]}};
        trunc_ln708_37_reg_8360_pp0_iter8_reg <= trunc_ln708_37_reg_8360;
        trunc_ln708_38_reg_8367 <= {{grp_fu_6484_p3[32:14]}};
        trunc_ln708_38_reg_8367_pp0_iter8_reg <= trunc_ln708_38_reg_8367;
        trunc_ln708_39_reg_8587 <= {{sub_ln1193_7_reg_8374[32:14]}};
        trunc_ln708_3_reg_7843 <= {{sub_ln1193_fu_2581_p2[30:14]}};
        trunc_ln708_40_reg_8593 <= {{add_ln1192_7_reg_8379[32:14]}};
        trunc_ln708_41_reg_8599 <= {{sub_ln1118_22_fu_3785_p2[32:14]}};
        trunc_ln708_42_reg_8605 <= {{sub_ln1118_23_fu_3812_p2[32:14]}};
        trunc_ln708_43_reg_8611 <= {{sub_ln1118_24_fu_3839_p2[32:14]}};
        trunc_ln708_44_reg_8617 <= {{sub_ln1193_8_fu_3866_p2[32:14]}};
        trunc_ln708_45_reg_8623 <= {{sub_ln1118_21_fu_3768_p2[32:14]}};
        trunc_ln708_46_reg_8629 <= {{sub_ln1118_25_fu_3903_p2[32:14]}};
        trunc_ln708_47_reg_8635 <= {{sub_ln1118_27_fu_3941_p2[32:14]}};
        trunc_ln708_48_reg_8641 <= {{sub_ln1118_28_fu_3964_p2[32:14]}};
        trunc_ln708_49_reg_8647 <= {{sub_ln1118_29_fu_3988_p2[32:14]}};
        trunc_ln708_4_reg_7849 <= {{sub_ln1118_fu_2483_p2[30:14]}};
        trunc_ln708_50_reg_8653 <= {{sub_ln1193_9_fu_4012_p2[32:14]}};
        trunc_ln708_51_reg_8659 <= {{sub_ln1118_26_fu_3927_p2[32:14]}};
        trunc_ln708_52_reg_8665 <= {{sub_ln1118_30_fu_4046_p2[32:14]}};
        trunc_ln708_53_reg_8671 <= {{sub_ln1118_32_fu_4083_p2[32:14]}};
        trunc_ln708_54_reg_8677 <= {{sub_ln1118_33_fu_4110_p2[32:14]}};
        trunc_ln708_55_reg_8683 <= {{sub_ln1118_34_fu_4133_p2[32:14]}};
        trunc_ln708_56_reg_8689 <= {{sub_ln1193_10_fu_4156_p2[32:14]}};
        trunc_ln708_57_reg_8695 <= {{sub_ln1118_31_fu_4070_p2[32:14]}};
        trunc_ln708_58_reg_8701 <= {{sub_ln1118_35_fu_4189_p2[32:14]}};
        trunc_ln708_59_reg_8707 <= {{sub_ln1118_37_fu_4227_p2[32:14]}};
        trunc_ln708_5_reg_7855 <= {{sub_ln1118_4_fu_2618_p2[30:14]}};
        trunc_ln708_60_reg_8713 <= {{sub_ln1118_38_fu_4250_p2[32:14]}};
        trunc_ln708_61_reg_8719 <= {{sub_ln1118_39_fu_4273_p2[32:14]}};
        trunc_ln708_62_reg_8725 <= {{sub_ln1193_11_fu_4297_p2[32:14]}};
        trunc_ln708_63_reg_8731 <= {{sub_ln1118_36_fu_4213_p2[32:14]}};
        trunc_ln708_64_reg_8737 <= {{sub_ln1118_40_fu_4331_p2[32:14]}};
        trunc_ln_reg_7825 <= {{sub_ln1118_1_fu_2500_p2[30:14]}};
        zext_ln1118_3_reg_9712[14 : 0] <= zext_ln1118_3_fu_5805_p1[14 : 0];
        zext_ln1118_4_reg_9748[14 : 0] <= zext_ln1118_4_fu_5823_p1[14 : 0];
        zext_ln1118_5_reg_9730[14 : 0] <= zext_ln1118_5_fu_5814_p1[14 : 0];
        zext_ln1118_reg_9694[14 : 0] <= zext_ln1118_fu_5796_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln90_3_reg_8050 <= add_ln90_3_fu_2854_p2;
        add_ln90_4_reg_8117 <= add_ln90_4_fu_2972_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_7056 <= icmp_ln135_fu_1026_p2;
        icmp_ln135_reg_7056_pp0_iter1_reg <= icmp_ln135_reg_7056;
        p_k_assign_0353_reg_663_pp0_iter1_reg <= p_k_assign_0353_reg_663;
        tmp_10_reg_6913 <= {{p_fftReOrderedInput_V_superSample_dout[335:320]}};
        tmp_10_reg_6913_pp0_iter1_reg <= tmp_10_reg_6913;
        tmp_11_reg_6919 <= {{p_fftReOrderedInput_V_superSample_dout[95:80]}};
        tmp_11_reg_6919_pp0_iter1_reg <= tmp_11_reg_6919;
        tmp_12_reg_6925 <= {{p_fftReOrderedInput_V_superSample_dout[351:336]}};
        tmp_12_reg_6925_pp0_iter1_reg <= tmp_12_reg_6925;
        tmp_13_reg_6931 <= {{p_fftReOrderedInput_V_superSample_dout[111:96]}};
        tmp_13_reg_6931_pp0_iter1_reg <= tmp_13_reg_6931;
        tmp_14_reg_6937 <= {{p_fftReOrderedInput_V_superSample_dout[367:352]}};
        tmp_14_reg_6937_pp0_iter1_reg <= tmp_14_reg_6937;
        tmp_15_reg_6943 <= {{p_fftReOrderedInput_V_superSample_dout[127:112]}};
        tmp_15_reg_6943_pp0_iter1_reg <= tmp_15_reg_6943;
        tmp_16_reg_6949 <= {{p_fftReOrderedInput_V_superSample_dout[383:368]}};
        tmp_16_reg_6949_pp0_iter1_reg <= tmp_16_reg_6949;
        tmp_17_reg_6955 <= {{p_fftReOrderedInput_V_superSample_dout[143:128]}};
        tmp_17_reg_6955_pp0_iter1_reg <= tmp_17_reg_6955;
        tmp_18_reg_6961 <= {{p_fftReOrderedInput_V_superSample_dout[399:384]}};
        tmp_18_reg_6961_pp0_iter1_reg <= tmp_18_reg_6961;
        tmp_19_reg_6967 <= {{p_fftReOrderedInput_V_superSample_dout[159:144]}};
        tmp_19_reg_6967_pp0_iter1_reg <= tmp_19_reg_6967;
        tmp_20_reg_6973 <= {{p_fftReOrderedInput_V_superSample_dout[415:400]}};
        tmp_20_reg_6973_pp0_iter1_reg <= tmp_20_reg_6973;
        tmp_21_reg_6979 <= {{p_fftReOrderedInput_V_superSample_dout[175:160]}};
        tmp_21_reg_6979_pp0_iter1_reg <= tmp_21_reg_6979;
        tmp_22_reg_6985 <= {{p_fftReOrderedInput_V_superSample_dout[431:416]}};
        tmp_22_reg_6985_pp0_iter1_reg <= tmp_22_reg_6985;
        tmp_23_reg_6991 <= {{p_fftReOrderedInput_V_superSample_dout[191:176]}};
        tmp_23_reg_6991_pp0_iter1_reg <= tmp_23_reg_6991;
        tmp_24_reg_6997 <= {{p_fftReOrderedInput_V_superSample_dout[447:432]}};
        tmp_24_reg_6997_pp0_iter1_reg <= tmp_24_reg_6997;
        tmp_25_reg_7003 <= {{p_fftReOrderedInput_V_superSample_dout[207:192]}};
        tmp_25_reg_7003_pp0_iter1_reg <= tmp_25_reg_7003;
        tmp_26_reg_7009 <= {{p_fftReOrderedInput_V_superSample_dout[463:448]}};
        tmp_26_reg_7009_pp0_iter1_reg <= tmp_26_reg_7009;
        tmp_27_reg_7015 <= {{p_fftReOrderedInput_V_superSample_dout[223:208]}};
        tmp_27_reg_7015_pp0_iter1_reg <= tmp_27_reg_7015;
        tmp_28_reg_7021 <= {{p_fftReOrderedInput_V_superSample_dout[479:464]}};
        tmp_28_reg_7021_pp0_iter1_reg <= tmp_28_reg_7021;
        tmp_29_reg_7027 <= {{p_fftReOrderedInput_V_superSample_dout[239:224]}};
        tmp_29_reg_7027_pp0_iter1_reg <= tmp_29_reg_7027;
        tmp_2_reg_6872 <= {{p_fftReOrderedInput_V_superSample_dout[271:256]}};
        tmp_2_reg_6872_pp0_iter1_reg <= tmp_2_reg_6872;
        tmp_30_reg_7033 <= {{p_fftReOrderedInput_V_superSample_dout[495:480]}};
        tmp_30_reg_7033_pp0_iter1_reg <= tmp_30_reg_7033;
        tmp_31_reg_7039 <= {{p_fftReOrderedInput_V_superSample_dout[255:240]}};
        tmp_31_reg_7039_pp0_iter1_reg <= tmp_31_reg_7039;
        tmp_32_reg_7045 <= {{p_fftReOrderedInput_V_superSample_dout[511:496]}};
        tmp_32_reg_7045_pp0_iter1_reg <= tmp_32_reg_7045;
        tmp_3_reg_6877 <= {{p_fftReOrderedInput_V_superSample_dout[31:16]}};
        tmp_3_reg_6877_pp0_iter1_reg <= tmp_3_reg_6877;
        tmp_4_reg_6882 <= {{p_fftReOrderedInput_V_superSample_dout[287:272]}};
        tmp_4_reg_6882_pp0_iter1_reg <= tmp_4_reg_6882;
        tmp_5_reg_6887 <= {{p_fftReOrderedInput_V_superSample_dout[47:32]}};
        tmp_5_reg_6887_pp0_iter1_reg <= tmp_5_reg_6887;
        tmp_6_reg_6892 <= {{p_fftReOrderedInput_V_superSample_dout[303:288]}};
        tmp_6_reg_6892_pp0_iter1_reg <= tmp_6_reg_6892;
        tmp_7_reg_6897 <= {{p_fftReOrderedInput_V_superSample_dout[63:48]}};
        tmp_7_reg_6897_pp0_iter1_reg <= tmp_7_reg_6897;
        tmp_8_reg_6902 <= {{p_fftReOrderedInput_V_superSample_dout[319:304]}};
        tmp_8_reg_6902_pp0_iter1_reg <= tmp_8_reg_6902;
        tmp_9_reg_6907 <= {{p_fftReOrderedInput_V_superSample_dout[79:64]}};
        tmp_9_reg_6907_pp0_iter1_reg <= tmp_9_reg_6907;
        trunc_ln203_reg_6867 <= trunc_ln203_fu_706_p1;
        trunc_ln203_reg_6867_pp0_iter1_reg <= trunc_ln203_reg_6867;
        trunc_ln708_10_reg_7084 <= {{sub_ln1118_5_fu_1043_p2[30:14]}};
        trunc_ln708_11_reg_7090 <= {{sub_ln1118_9_fu_1178_p2[30:14]}};
        trunc_ln708_12_reg_7096 <= {{sub_ln1118_11_fu_1222_p2[30:14]}};
        trunc_ln708_13_reg_7102 <= {{sub_ln1118_12_fu_1249_p2[30:14]}};
        trunc_ln708_14_reg_7108 <= {{sub_ln1118_13_fu_1276_p2[30:14]}};
        trunc_ln708_15_reg_7114 <= {{sub_ln1193_2_fu_1303_p2[30:14]}};
        trunc_ln708_16_reg_7120 <= {{sub_ln1118_10_fu_1205_p2[30:14]}};
        trunc_ln708_17_reg_7126 <= {{sub_ln1118_14_fu_1340_p2[30:14]}};
        trunc_ln708_18_reg_7132 <= {{sub_ln1118_16_fu_1384_p2[30:14]}};
        trunc_ln708_19_reg_7138 <= {{sub_ln1118_17_fu_1411_p2[30:14]}};
        trunc_ln708_20_reg_7144 <= {{sub_ln1118_18_fu_1438_p2[30:14]}};
        trunc_ln708_21_reg_7150 <= {{sub_ln1193_3_fu_1465_p2[30:14]}};
        trunc_ln708_22_reg_7156 <= {{sub_ln1118_15_fu_1367_p2[30:14]}};
        trunc_ln708_23_reg_7162 <= {{sub_ln1118_19_fu_1502_p2[30:14]}};
        trunc_ln708_6_reg_7060 <= {{sub_ln1118_6_fu_1060_p2[30:14]}};
        trunc_ln708_7_reg_7066 <= {{sub_ln1118_7_fu_1087_p2[30:14]}};
        trunc_ln708_8_reg_7072 <= {{sub_ln1118_8_fu_1114_p2[30:14]}};
        trunc_ln708_9_reg_7078 <= {{sub_ln1193_1_fu_1141_p2[30:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_7_reg_8444 == 1'd0))) begin
        select_ln114_5_reg_8793[9 : 3] <= select_ln114_5_fu_4413_p3[9 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_11_reg_8075 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_10_reg_8474 <= select_ln132_10_fu_3521_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_13_reg_8106 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_11_reg_8479[9 : 2] <= select_ln132_11_fu_3532_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_15_reg_8168 == 1'd0))) begin
        select_ln132_12_reg_8489[9 : 1] <= select_ln132_12_fu_3554_p3[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_16_reg_8194 == 1'd0))) begin
        select_ln132_13_reg_8494 <= select_ln132_13_fu_3565_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_6_reg_7987 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_6_reg_8439 <= select_ln132_6_fu_3447_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_9_reg_8013 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_8_reg_8464 <= select_ln132_8_fu_3499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_10_reg_8039 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln132_9_reg_8469[9 : 1] <= select_ln132_9_fu_3510_p3[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_14_reg_8142 == 1'd0))) begin
        select_ln132_reg_8484 <= select_ln132_fu_3543_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_103_reg_9324 <= twiddleObj_twiddleTa_1_q15;
        twiddleObj_twiddleTa_111_reg_9348 <= twiddleObj_twiddleTa_1_q19;
        twiddleObj_twiddleTa_115_reg_9360 <= twiddleObj_twiddleTa_1_q21;
        twiddleObj_twiddleTa_119_reg_9372 <= twiddleObj_twiddleTa_1_q23;
        twiddleObj_twiddleTa_65_reg_9203 <= twiddleObj_twiddleTa_1_q0;
        twiddleObj_twiddleTa_69_reg_9218 <= twiddleObj_twiddleTa_1_q1;
        twiddleObj_twiddleTa_71_reg_9223 <= twiddleObj_twiddleTa_1_q2;
        twiddleObj_twiddleTa_73_reg_9234 <= twiddleObj_twiddleTa_1_q3;
        twiddleObj_twiddleTa_77_reg_9249 <= twiddleObj_twiddleTa_1_q4;
        twiddleObj_twiddleTa_83_reg_9265 <= twiddleObj_twiddleTa_1_q6;
        twiddleObj_twiddleTa_87_reg_9277 <= twiddleObj_twiddleTa_1_q8;
        twiddleObj_twiddleTa_95_reg_9300 <= twiddleObj_twiddleTa_1_q11;
        twiddleObj_twiddleTa_99_reg_9312 <= twiddleObj_twiddleTa_1_q13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        twiddleObj_twiddleTa_63_reg_9544 <= twiddleObj_twiddleTa_1_q25;
        twiddleObj_twiddleTa_67_reg_9554 <= twiddleObj_twiddleTa_1_q26;
        twiddleObj_twiddleTa_75_reg_9574 <= twiddleObj_twiddleTa_1_q27;
        twiddleObj_twiddleTa_79_reg_9584 <= twiddleObj_twiddleTa_1_q28;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_7056_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_idle_pp0_0to14 = 1'b1;
    end else begin
        ap_idle_pp0_0to14 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1994)) begin
        if ((icmp_ln135_reg_7056 == 1'd1)) begin
            ap_phi_mux_p_k_assign_0353_phi_fu_667_p6 = 8'd0;
        end else if ((icmp_ln135_reg_7056 == 1'd0)) begin
            ap_phi_mux_p_k_assign_0353_phi_fu_667_p6 = add_ln135_reg_7051;
        end else begin
            ap_phi_mux_p_k_assign_0353_phi_fu_667_p6 = p_k_assign_0353_reg_663;
        end
    end else begin
        ap_phi_mux_p_k_assign_0353_phi_fu_667_p6 = p_k_assign_0353_reg_663;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln135_reg_7056_pp0_iter6_reg == 1'd1)) begin
            ap_phi_mux_phi_mul354_phi_fu_696_p6 = 12'd0;
        end else if ((icmp_ln135_reg_7056_pp0_iter6_reg == 1'd0)) begin
            ap_phi_mux_phi_mul354_phi_fu_696_p6 = add_ln90_4_reg_8117;
        end else begin
            ap_phi_mux_phi_mul354_phi_fu_696_p6 = phi_mul354_reg_692;
        end
    end else begin
        ap_phi_mux_phi_mul354_phi_fu_696_p6 = phi_mul354_reg_692;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((icmp_ln135_reg_7056_pp0_iter6_reg == 1'd1)) begin
            ap_phi_mux_phi_mul_phi_fu_682_p6 = 12'd0;
        end else if ((icmp_ln135_reg_7056_pp0_iter6_reg == 1'd0)) begin
            ap_phi_mux_phi_mul_phi_fu_682_p6 = add_ln90_3_reg_8050;
        end else begin
            ap_phi_mux_phi_mul_phi_fu_682_p6 = phi_mul_reg_678;
        end
    end else begin
        ap_phi_mux_phi_mul_phi_fu_682_p6 = phi_mul_reg_678;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_1026_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6323_ce = 1'b1;
    end else begin
        grp_fu_6323_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6329_ce = 1'b1;
    end else begin
        grp_fu_6329_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6335_ce = 1'b1;
    end else begin
        grp_fu_6335_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6341_ce = 1'b1;
    end else begin
        grp_fu_6341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6347_ce = 1'b1;
    end else begin
        grp_fu_6347_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6353_ce = 1'b1;
    end else begin
        grp_fu_6353_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6359_ce = 1'b1;
    end else begin
        grp_fu_6359_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6365_ce = 1'b1;
    end else begin
        grp_fu_6365_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6371_ce = 1'b1;
    end else begin
        grp_fu_6371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6377_ce = 1'b1;
    end else begin
        grp_fu_6377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6383_ce = 1'b1;
    end else begin
        grp_fu_6383_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6390_ce = 1'b1;
    end else begin
        grp_fu_6390_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6397_ce = 1'b1;
    end else begin
        grp_fu_6397_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6406_ce = 1'b1;
    end else begin
        grp_fu_6406_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6413_ce = 1'b1;
    end else begin
        grp_fu_6413_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6420_ce = 1'b1;
    end else begin
        grp_fu_6420_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6427_ce = 1'b1;
    end else begin
        grp_fu_6427_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6436_ce = 1'b1;
    end else begin
        grp_fu_6436_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6443_ce = 1'b1;
    end else begin
        grp_fu_6443_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6452_ce = 1'b1;
    end else begin
        grp_fu_6452_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6461_ce = 1'b1;
    end else begin
        grp_fu_6461_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6468_ce = 1'b1;
    end else begin
        grp_fu_6468_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6475_ce = 1'b1;
    end else begin
        grp_fu_6475_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6484_ce = 1'b1;
    end else begin
        grp_fu_6484_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6493_ce = 1'b1;
    end else begin
        grp_fu_6493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6500_ce = 1'b1;
    end else begin
        grp_fu_6500_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6507_ce = 1'b1;
    end else begin
        grp_fu_6507_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6513_ce = 1'b1;
    end else begin
        grp_fu_6513_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6519_ce = 1'b1;
    end else begin
        grp_fu_6519_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6525_ce = 1'b1;
    end else begin
        grp_fu_6525_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6531_ce = 1'b1;
    end else begin
        grp_fu_6531_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6537_ce = 1'b1;
    end else begin
        grp_fu_6537_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6543_ce = 1'b1;
    end else begin
        grp_fu_6543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6549_ce = 1'b1;
    end else begin
        grp_fu_6549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6555_ce = 1'b1;
    end else begin
        grp_fu_6555_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6561_ce = 1'b1;
    end else begin
        grp_fu_6561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6567_ce = 1'b1;
    end else begin
        grp_fu_6567_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6573_ce = 1'b1;
    end else begin
        grp_fu_6573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6579_ce = 1'b1;
    end else begin
        grp_fu_6579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6585_ce = 1'b1;
    end else begin
        grp_fu_6585_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6591_ce = 1'b1;
    end else begin
        grp_fu_6591_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6597_ce = 1'b1;
    end else begin
        grp_fu_6597_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6603_ce = 1'b1;
    end else begin
        grp_fu_6603_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6609_ce = 1'b1;
    end else begin
        grp_fu_6609_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6615_ce = 1'b1;
    end else begin
        grp_fu_6615_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6621_ce = 1'b1;
    end else begin
        grp_fu_6621_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6627_ce = 1'b1;
    end else begin
        grp_fu_6627_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6633_ce = 1'b1;
    end else begin
        grp_fu_6633_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6639_ce = 1'b1;
    end else begin
        grp_fu_6639_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6645_ce = 1'b1;
    end else begin
        grp_fu_6645_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6651_ce = 1'b1;
    end else begin
        grp_fu_6651_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6657_ce = 1'b1;
    end else begin
        grp_fu_6657_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6663_ce = 1'b1;
    end else begin
        grp_fu_6663_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6669_ce = 1'b1;
    end else begin
        grp_fu_6669_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6675_ce = 1'b1;
    end else begin
        grp_fu_6675_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6681_ce = 1'b1;
    end else begin
        grp_fu_6681_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6687_ce = 1'b1;
    end else begin
        grp_fu_6687_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6693_ce = 1'b1;
    end else begin
        grp_fu_6693_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6699_ce = 1'b1;
    end else begin
        grp_fu_6699_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6705_ce = 1'b1;
    end else begin
        grp_fu_6705_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6711_ce = 1'b1;
    end else begin
        grp_fu_6711_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6717_ce = 1'b1;
    end else begin
        grp_fu_6717_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6723_ce = 1'b1;
    end else begin
        grp_fu_6723_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6729_ce = 1'b1;
    end else begin
        grp_fu_6729_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6735_ce = 1'b1;
    end else begin
        grp_fu_6735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6741_ce = 1'b1;
    end else begin
        grp_fu_6741_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6747_ce = 1'b1;
    end else begin
        grp_fu_6747_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6753_ce = 1'b1;
    end else begin
        grp_fu_6753_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6759_ce = 1'b1;
    end else begin
        grp_fu_6759_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6765_ce = 1'b1;
    end else begin
        grp_fu_6765_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6771_ce = 1'b1;
    end else begin
        grp_fu_6771_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6777_ce = 1'b1;
    end else begin
        grp_fu_6777_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6783_ce = 1'b1;
    end else begin
        grp_fu_6783_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6789_ce = 1'b1;
    end else begin
        grp_fu_6789_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6795_ce = 1'b1;
    end else begin
        grp_fu_6795_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6801_ce = 1'b1;
    end else begin
        grp_fu_6801_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6807_ce = 1'b1;
    end else begin
        grp_fu_6807_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6813_ce = 1'b1;
    end else begin
        grp_fu_6813_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6819_ce = 1'b1;
    end else begin
        grp_fu_6819_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6825_ce = 1'b1;
    end else begin
        grp_fu_6825_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6831_ce = 1'b1;
    end else begin
        grp_fu_6831_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6837_ce = 1'b1;
    end else begin
        grp_fu_6837_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6843_ce = 1'b1;
    end else begin
        grp_fu_6843_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6849_ce = 1'b1;
    end else begin
        grp_fu_6849_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6855_ce = 1'b1;
    end else begin
        grp_fu_6855_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6861_ce = 1'b1;
    end else begin
        grp_fu_6861_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_fftOutData_local_V_superSample_blk_n = p_fftOutData_local_V_superSample_full_n;
    end else begin
        p_fftOutData_local_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        p_fftOutData_local_V_superSample_write = 1'b1;
    end else begin
        p_fftOutData_local_V_superSample_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_fftReOrderedInput_V_superSample_blk_n = p_fftReOrderedInput_V_superSample_empty_n;
    end else begin
        p_fftReOrderedInput_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_fftReOrderedInput_V_superSample_read = 1'b1;
    end else begin
        p_fftReOrderedInput_V_superSample_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce0 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce1 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce10 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce11 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce12 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce13 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce14 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce15 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce16 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce17 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce18 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce19 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce2 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce20 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce21 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce22 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce23 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce23 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce24 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce25 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce26 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce26 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce27 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce27 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce28 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce28 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce29 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce29 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce3 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce4 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce5 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce6 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce7 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce8 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        twiddleObj_twiddleTa_1_ce9 = 1'b1;
    end else begin
        twiddleObj_twiddleTa_1_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln135_fu_1020_p2 = (ap_phi_mux_p_k_assign_0353_phi_fu_667_p6 + 8'd1);

assign add_ln214_1_fu_2695_p2 = ($signed(sub_ln90_1_reg_7672) + $signed(12'd3072));

assign add_ln214_2_fu_2731_p2 = ($signed(sub_ln90_2_reg_7693) + $signed(12'd3072));

assign add_ln214_3_fu_2772_p2 = ($signed(add_ln90_1_reg_7714) + $signed(12'd3072));

assign add_ln214_4_fu_2813_p2 = ($signed(add_ln90_2_reg_7736) + $signed(12'd3072));

assign add_ln214_5_fu_2860_p2 = ($signed(ap_phi_mux_phi_mul_phi_fu_682_p6) + $signed(12'd3072));

assign add_ln214_6_fu_2926_p2 = ($signed(trunc_ln301_reg_7758) + $signed(12'd3072));

assign add_ln214_7_fu_2978_p2 = ($signed(ap_phi_mux_phi_mul354_phi_fu_696_p6) + $signed(12'd3072));

assign add_ln214_8_fu_3044_p2 = ($signed(trunc_ln301_6_reg_7781) + $signed(12'd3072));

assign add_ln214_9_fu_3085_p2 = ($signed(trunc_ln301_7_reg_7803) + $signed(12'd3072));

assign add_ln214_fu_2647_p2 = ($signed(sext_ln301_fu_2643_p1) + $signed(12'd3072));

assign add_ln703_100_fu_4970_p2 = ($signed(sext_ln703_78_fu_4958_p1) + $signed(sext_ln703_80_fu_4964_p1));

assign add_ln703_101_fu_4976_p2 = ($signed(sext_ln703_79_fu_4961_p1) + $signed(sext_ln703_81_fu_4967_p1));

assign add_ln703_102_fu_4554_p2 = ($signed(sext_ln703_4_fu_4485_p1) + $signed(sext_ln703_29_fu_4512_p1));

assign add_ln703_103_fu_4560_p2 = ($signed(trunc_ln708_41_reg_8599) + $signed(sext_ln703_5_fu_4488_p1));

assign add_ln703_104_fu_4565_p2 = (trunc_ln708_42_reg_8605 + trunc_ln708_44_reg_8617);

assign add_ln703_105_fu_4569_p2 = ($signed(trunc_ln708_43_reg_8611) + $signed(sext_ln703_64_fu_4521_p1));

assign add_ln703_106_fu_4994_p2 = ($signed(sext_ln703_82_fu_4982_p1) + $signed(sext_ln703_84_fu_4988_p1));

assign add_ln703_107_fu_5000_p2 = ($signed(sext_ln703_83_fu_4985_p1) + $signed(sext_ln703_85_fu_4991_p1));

assign add_ln703_108_fu_4574_p2 = ($signed(trunc_ln708_41_reg_8599) + $signed(sext_ln703_4_fu_4485_p1));

assign add_ln703_109_fu_4579_p2 = ($signed(trunc_ln708_45_reg_8623) + $signed(sext_ln703_5_fu_4488_p1));

assign add_ln703_10_fu_3607_p2 = ($signed(sext_ln703_6_fu_3595_p1) + $signed(sext_ln703_8_fu_3601_p1));

assign add_ln703_110_fu_4584_p2 = ($signed(trunc_ln708_46_reg_8629) + $signed(sext_ln703_46_fu_4515_p1));

assign add_ln703_111_fu_4589_p2 = ($signed(trunc_ln708_44_reg_8617) + $signed(sext_ln703_47_fu_4518_p1));

assign add_ln703_112_fu_5018_p2 = ($signed(sext_ln703_86_fu_5006_p1) + $signed(sext_ln703_88_fu_5012_p1));

assign add_ln703_113_fu_5024_p2 = ($signed(sext_ln703_87_fu_5009_p1) + $signed(sext_ln703_89_fu_5015_p1));

assign add_ln703_114_fu_4594_p2 = ($signed(trunc_ln708_45_reg_8623) + $signed(sext_ln703_4_fu_4485_p1));

assign add_ln703_115_fu_4599_p2 = ($signed(sext_ln703_5_fu_4488_p1) + $signed(sext_ln703_28_fu_4509_p1));

assign add_ln703_116_fu_4605_p2 = ($signed(trunc_ln708_42_reg_8605) + $signed(sext_ln703_65_fu_4524_p1));

assign add_ln703_117_fu_4610_p2 = (trunc_ln708_43_reg_8611 + trunc_ln708_46_reg_8629);

assign add_ln703_118_fu_5042_p2 = ($signed(sext_ln703_90_fu_5030_p1) + $signed(sext_ln703_92_fu_5036_p1));

assign add_ln703_119_fu_5048_p2 = ($signed(sext_ln703_91_fu_5033_p1) + $signed(sext_ln703_93_fu_5039_p1));

assign add_ln703_11_fu_3613_p2 = ($signed(sext_ln703_7_fu_3598_p1) + $signed(sext_ln703_9_fu_3604_p1));

assign add_ln703_120_fu_4614_p2 = ($signed(trunc_ln708_24_reg_8539) + $signed(sext_ln703_10_fu_4491_p1));

assign add_ln703_121_fu_4619_p2 = ($signed(trunc_ln708_25_reg_8545) + $signed(sext_ln703_11_fu_4494_p1));

assign add_ln703_122_fu_4624_p2 = (trunc_ln708_26_reg_8295_pp0_iter8_reg + trunc_ln708_28_reg_8557);

assign add_ln703_123_fu_4628_p2 = (trunc_ln708_27_reg_8551 + trunc_ln708_29_reg_8563);

assign add_ln703_124_fu_5066_p2 = ($signed(sext_ln703_94_fu_5054_p1) + $signed(sext_ln703_96_fu_5060_p1));

assign add_ln703_125_fu_5072_p2 = ($signed(sext_ln703_95_fu_5057_p1) + $signed(sext_ln703_97_fu_5063_p1));

assign add_ln703_126_fu_4632_p2 = ($signed(trunc_ln708_25_reg_8545) + $signed(sext_ln703_10_fu_4491_p1));

assign add_ln703_127_fu_4637_p2 = ($signed(trunc_ln708_47_reg_8635) + $signed(sext_ln703_11_fu_4494_p1));

assign add_ln703_128_fu_4642_p2 = (trunc_ln708_48_reg_8641 + trunc_ln708_50_reg_8653);

assign add_ln703_129_fu_4646_p2 = (trunc_ln708_49_reg_8647 + trunc_ln708_28_reg_8557);

assign add_ln703_12_fu_3198_p2 = ($signed(trunc_ln_reg_7825) + $signed(sext_ln708_fu_3130_p1));

assign add_ln703_130_fu_5090_p2 = ($signed(sext_ln703_98_fu_5078_p1) + $signed(sext_ln703_100_fu_5084_p1));

assign add_ln703_131_fu_5096_p2 = ($signed(sext_ln703_99_fu_5081_p1) + $signed(sext_ln703_101_fu_5087_p1));

assign add_ln703_132_fu_4650_p2 = ($signed(trunc_ln708_47_reg_8635) + $signed(sext_ln703_10_fu_4491_p1));

assign add_ln703_133_fu_4655_p2 = ($signed(trunc_ln708_51_reg_8659) + $signed(sext_ln703_11_fu_4494_p1));

assign add_ln703_134_fu_4660_p2 = (trunc_ln708_26_reg_8295_pp0_iter8_reg + trunc_ln708_52_reg_8665);

assign add_ln703_135_fu_4664_p2 = (trunc_ln708_27_reg_8551 + trunc_ln708_50_reg_8653);

assign add_ln703_136_fu_5114_p2 = ($signed(sext_ln703_102_fu_5102_p1) + $signed(sext_ln703_104_fu_5108_p1));

assign add_ln703_137_fu_5120_p2 = ($signed(sext_ln703_103_fu_5105_p1) + $signed(sext_ln703_105_fu_5111_p1));

assign add_ln703_138_fu_4668_p2 = ($signed(trunc_ln708_51_reg_8659) + $signed(sext_ln703_10_fu_4491_p1));

assign add_ln703_139_fu_4673_p2 = ($signed(trunc_ln708_24_reg_8539) + $signed(sext_ln703_11_fu_4494_p1));

assign add_ln703_13_fu_3203_p2 = ($signed(trunc_ln708_4_reg_7849) + $signed(sext_ln708_1_fu_3133_p1));

assign add_ln703_140_fu_4678_p2 = (trunc_ln708_48_reg_8641 + trunc_ln708_29_reg_8563);

assign add_ln703_141_fu_4682_p2 = (trunc_ln708_49_reg_8647 + trunc_ln708_52_reg_8665);

assign add_ln703_142_fu_5138_p2 = ($signed(sext_ln703_106_fu_5126_p1) + $signed(sext_ln703_108_fu_5132_p1));

assign add_ln703_143_fu_5144_p2 = ($signed(sext_ln703_107_fu_5129_p1) + $signed(sext_ln703_109_fu_5135_p1));

assign add_ln703_144_fu_4686_p2 = ($signed(trunc_ln708_30_reg_8317_pp0_iter8_reg) + $signed(sext_ln703_16_fu_4497_p1));

assign add_ln703_145_fu_4691_p2 = ($signed(trunc_ln708_31_reg_8569) + $signed(sext_ln703_17_fu_4500_p1));

assign add_ln703_146_fu_4696_p2 = ($signed(trunc_ln708_33_reg_8336_pp0_iter8_reg) + $signed(sext_ln708_34_fu_4527_p1));

assign add_ln703_147_fu_4701_p2 = (trunc_ln708_32_reg_8329_pp0_iter8_reg + trunc_ln708_34_reg_8343_pp0_iter8_reg);

assign add_ln703_148_fu_5162_p2 = ($signed(sext_ln703_110_fu_5150_p1) + $signed(sext_ln703_112_fu_5156_p1));

assign add_ln703_149_fu_5168_p2 = ($signed(sext_ln703_111_fu_5153_p1) + $signed(sext_ln703_113_fu_5159_p1));

assign add_ln703_14_fu_3208_p2 = ($signed(trunc_ln708_5_reg_7855) + $signed(sext_ln708_4_fu_3142_p1));

assign add_ln703_150_fu_4705_p2 = ($signed(trunc_ln708_31_reg_8569) + $signed(sext_ln703_16_fu_4497_p1));

assign add_ln703_151_fu_4710_p2 = ($signed(trunc_ln708_53_reg_8671) + $signed(sext_ln703_17_fu_4500_p1));

assign add_ln703_152_fu_4715_p2 = (trunc_ln708_54_reg_8677 + trunc_ln708_56_reg_8689);

assign add_ln703_153_fu_4719_p2 = (trunc_ln708_55_reg_8683 + trunc_ln708_33_reg_8336_pp0_iter8_reg);

assign add_ln703_154_fu_5186_p2 = ($signed(sext_ln703_114_fu_5174_p1) + $signed(sext_ln703_116_fu_5180_p1));

assign add_ln703_155_fu_5192_p2 = ($signed(sext_ln703_115_fu_5177_p1) + $signed(sext_ln703_117_fu_5183_p1));

assign add_ln703_156_fu_4723_p2 = ($signed(trunc_ln708_53_reg_8671) + $signed(sext_ln703_16_fu_4497_p1));

assign add_ln703_157_fu_4728_p2 = ($signed(trunc_ln708_57_reg_8695) + $signed(sext_ln703_17_fu_4500_p1));

assign add_ln703_158_fu_4733_p2 = ($signed(trunc_ln708_58_reg_8701) + $signed(sext_ln708_34_fu_4527_p1));

assign add_ln703_159_fu_4738_p2 = (trunc_ln708_32_reg_8329_pp0_iter8_reg + trunc_ln708_56_reg_8689);

assign add_ln703_15_fu_3213_p2 = ($signed(trunc_ln708_3_reg_7843) + $signed(sext_ln708_5_fu_3145_p1));

assign add_ln703_160_fu_5210_p2 = ($signed(sext_ln703_118_fu_5198_p1) + $signed(sext_ln703_120_fu_5204_p1));

assign add_ln703_161_fu_5216_p2 = ($signed(sext_ln703_119_fu_5201_p1) + $signed(sext_ln703_121_fu_5207_p1));

assign add_ln703_162_fu_4742_p2 = ($signed(trunc_ln708_57_reg_8695) + $signed(sext_ln703_16_fu_4497_p1));

assign add_ln703_163_fu_4747_p2 = ($signed(trunc_ln708_30_reg_8317_pp0_iter8_reg) + $signed(sext_ln703_17_fu_4500_p1));

assign add_ln703_164_fu_4752_p2 = (trunc_ln708_54_reg_8677 + trunc_ln708_34_reg_8343_pp0_iter8_reg);

assign add_ln703_165_fu_4756_p2 = (trunc_ln708_55_reg_8683 + trunc_ln708_58_reg_8701);

assign add_ln703_166_fu_5234_p2 = ($signed(sext_ln703_122_fu_5222_p1) + $signed(sext_ln703_124_fu_5228_p1));

assign add_ln703_167_fu_5240_p2 = ($signed(sext_ln703_123_fu_5225_p1) + $signed(sext_ln703_125_fu_5231_p1));

assign add_ln703_168_fu_4760_p2 = ($signed(trunc_ln708_35_reg_8575) + $signed(sext_ln703_22_fu_4503_p1));

assign add_ln703_169_fu_4765_p2 = ($signed(trunc_ln708_36_reg_8581) + $signed(sext_ln703_23_fu_4506_p1));

assign add_ln703_16_fu_3631_p2 = ($signed(sext_ln703_12_fu_3619_p1) + $signed(sext_ln703_14_fu_3625_p1));

assign add_ln703_170_fu_4770_p2 = (trunc_ln708_37_reg_8360_pp0_iter8_reg + trunc_ln708_39_reg_8587);

assign add_ln703_171_fu_4774_p2 = (trunc_ln708_38_reg_8367_pp0_iter8_reg + trunc_ln708_40_reg_8593);

assign add_ln703_172_fu_5258_p2 = ($signed(sext_ln703_126_fu_5246_p1) + $signed(sext_ln703_128_fu_5252_p1));

assign add_ln703_173_fu_5264_p2 = ($signed(sext_ln703_127_fu_5249_p1) + $signed(sext_ln703_129_fu_5255_p1));

assign add_ln703_174_fu_4778_p2 = ($signed(trunc_ln708_36_reg_8581) + $signed(sext_ln703_22_fu_4503_p1));

assign add_ln703_175_fu_4783_p2 = ($signed(trunc_ln708_59_reg_8707) + $signed(sext_ln703_23_fu_4506_p1));

assign add_ln703_176_fu_4788_p2 = (trunc_ln708_60_reg_8713 + trunc_ln708_62_reg_8725);

assign add_ln703_177_fu_4792_p2 = (trunc_ln708_61_reg_8719 + trunc_ln708_39_reg_8587);

assign add_ln703_178_fu_5282_p2 = ($signed(sext_ln703_130_fu_5270_p1) + $signed(sext_ln703_132_fu_5276_p1));

assign add_ln703_179_fu_5288_p2 = ($signed(sext_ln703_131_fu_5273_p1) + $signed(sext_ln703_133_fu_5279_p1));

assign add_ln703_17_fu_3637_p2 = ($signed(sext_ln703_13_fu_3622_p1) + $signed(sext_ln703_15_fu_3628_p1));

assign add_ln703_180_fu_4796_p2 = ($signed(trunc_ln708_59_reg_8707) + $signed(sext_ln703_22_fu_4503_p1));

assign add_ln703_181_fu_4801_p2 = ($signed(trunc_ln708_63_reg_8731) + $signed(sext_ln703_23_fu_4506_p1));

assign add_ln703_182_fu_4806_p2 = (trunc_ln708_37_reg_8360_pp0_iter8_reg + trunc_ln708_64_reg_8737);

assign add_ln703_183_fu_4810_p2 = (trunc_ln708_38_reg_8367_pp0_iter8_reg + trunc_ln708_62_reg_8725);

assign add_ln703_184_fu_5306_p2 = ($signed(sext_ln703_134_fu_5294_p1) + $signed(sext_ln703_136_fu_5300_p1));

assign add_ln703_185_fu_5312_p2 = ($signed(sext_ln703_135_fu_5297_p1) + $signed(sext_ln703_137_fu_5303_p1));

assign add_ln703_186_fu_4814_p2 = ($signed(trunc_ln708_63_reg_8731) + $signed(sext_ln703_22_fu_4503_p1));

assign add_ln703_187_fu_4819_p2 = ($signed(trunc_ln708_35_reg_8575) + $signed(sext_ln703_23_fu_4506_p1));

assign add_ln703_188_fu_4824_p2 = (trunc_ln708_60_reg_8713 + trunc_ln708_40_reg_8593);

assign add_ln703_189_fu_4828_p2 = (trunc_ln708_61_reg_8719 + trunc_ln708_64_reg_8737);

assign add_ln703_18_fu_3218_p2 = ($signed(trunc_ln708_4_reg_7849) + $signed(sext_ln708_fu_3130_p1));

assign add_ln703_190_fu_5330_p2 = ($signed(sext_ln703_138_fu_5318_p1) + $signed(sext_ln703_140_fu_5324_p1));

assign add_ln703_191_fu_5336_p2 = ($signed(sext_ln703_139_fu_5321_p1) + $signed(sext_ln703_141_fu_5327_p1));

assign add_ln703_19_fu_3223_p2 = ($signed(sext_ln708_1_fu_3133_p1) + $signed(sext_ln708_2_fu_3136_p1));

assign add_ln703_1_fu_3160_p2 = ($signed(sext_ln708_1_fu_3133_p1) + $signed(sext_ln708_3_fu_3139_p1));

assign add_ln703_20_fu_3229_p2 = ($signed(trunc_ln708_1_reg_7831) + $signed(sext_ln708_7_fu_3151_p1));

assign add_ln703_21_fu_3234_p2 = (trunc_ln708_2_reg_7837 + trunc_ln708_5_reg_7855);

assign add_ln703_22_fu_3655_p2 = ($signed(sext_ln703_18_fu_3643_p1) + $signed(sext_ln703_20_fu_3649_p1));

assign add_ln703_23_fu_3661_p2 = ($signed(sext_ln703_19_fu_3646_p1) + $signed(sext_ln703_21_fu_3652_p1));

assign add_ln703_24_fu_1542_p2 = ($signed(sext_ln708_8_fu_1518_p1) + $signed(sext_ln708_10_fu_1524_p1));

assign add_ln703_25_fu_1548_p2 = ($signed(sext_ln708_9_fu_1521_p1) + $signed(sext_ln708_11_fu_1527_p1));

assign add_ln703_26_fu_1554_p2 = ($signed(sext_ln708_12_fu_1530_p1) + $signed(sext_ln708_14_fu_1536_p1));

assign add_ln703_27_fu_1560_p2 = ($signed(sext_ln708_13_fu_1533_p1) + $signed(sext_ln708_15_fu_1539_p1));

assign add_ln703_28_fu_1854_p2 = ($signed(sext_ln703_24_fu_1842_p1) + $signed(sext_ln703_26_fu_1848_p1));

assign add_ln703_29_fu_1860_p2 = ($signed(sext_ln703_25_fu_1845_p1) + $signed(sext_ln703_27_fu_1851_p1));

assign add_ln703_2_fu_3166_p2 = ($signed(sext_ln708_4_fu_3142_p1) + $signed(sext_ln708_6_fu_3148_p1));

assign add_ln703_30_fu_1566_p2 = ($signed(sext_ln708_8_fu_1518_p1) + $signed(sext_ln708_11_fu_1527_p1));

assign add_ln703_31_fu_1572_p2 = ($signed(trunc_ln708_6_reg_7060) + $signed(sext_ln708_9_fu_1521_p1));

assign add_ln703_32_fu_1577_p2 = (trunc_ln708_7_reg_7066 + trunc_ln708_9_reg_7078);

assign add_ln703_33_fu_1581_p2 = ($signed(trunc_ln708_8_reg_7072) + $signed(sext_ln708_14_fu_1536_p1));

assign add_ln703_34_fu_1878_p2 = ($signed(sext_ln703_30_fu_1866_p1) + $signed(sext_ln703_32_fu_1872_p1));

assign add_ln703_35_fu_1884_p2 = ($signed(sext_ln703_31_fu_1869_p1) + $signed(sext_ln703_33_fu_1875_p1));

assign add_ln703_36_fu_1586_p2 = ($signed(trunc_ln708_6_reg_7060) + $signed(sext_ln708_8_fu_1518_p1));

assign add_ln703_37_fu_1591_p2 = ($signed(trunc_ln708_10_reg_7084) + $signed(sext_ln708_9_fu_1521_p1));

assign add_ln703_38_fu_1596_p2 = ($signed(trunc_ln708_11_reg_7090) + $signed(sext_ln708_12_fu_1530_p1));

assign add_ln703_39_fu_1601_p2 = ($signed(trunc_ln708_9_reg_7078) + $signed(sext_ln708_13_fu_1533_p1));

assign add_ln703_3_fu_3172_p2 = ($signed(sext_ln708_5_fu_3145_p1) + $signed(sext_ln708_7_fu_3151_p1));

assign add_ln703_40_fu_1902_p2 = ($signed(sext_ln703_34_fu_1890_p1) + $signed(sext_ln703_36_fu_1896_p1));

assign add_ln703_41_fu_1908_p2 = ($signed(sext_ln703_35_fu_1893_p1) + $signed(sext_ln703_37_fu_1899_p1));

assign add_ln703_42_fu_1606_p2 = ($signed(trunc_ln708_10_reg_7084) + $signed(sext_ln708_8_fu_1518_p1));

assign add_ln703_43_fu_1611_p2 = ($signed(sext_ln708_9_fu_1521_p1) + $signed(sext_ln708_10_fu_1524_p1));

assign add_ln703_44_fu_1617_p2 = ($signed(trunc_ln708_7_reg_7066) + $signed(sext_ln708_15_fu_1539_p1));

assign add_ln703_45_fu_1622_p2 = (trunc_ln708_8_reg_7072 + trunc_ln708_11_reg_7090);

assign add_ln703_46_fu_1926_p2 = ($signed(sext_ln703_38_fu_1914_p1) + $signed(sext_ln703_40_fu_1920_p1));

assign add_ln703_47_fu_1932_p2 = ($signed(sext_ln703_39_fu_1917_p1) + $signed(sext_ln703_41_fu_1923_p1));

assign add_ln703_48_fu_1650_p2 = ($signed(sext_ln708_16_fu_1626_p1) + $signed(sext_ln708_18_fu_1632_p1));

assign add_ln703_49_fu_1656_p2 = ($signed(sext_ln708_17_fu_1629_p1) + $signed(sext_ln708_19_fu_1635_p1));

assign add_ln703_4_fu_3583_p2 = ($signed(sext_ln703_fu_3571_p1) + $signed(sext_ln703_2_fu_3577_p1));

assign add_ln703_50_fu_1662_p2 = ($signed(sext_ln708_20_fu_1638_p1) + $signed(sext_ln708_22_fu_1644_p1));

assign add_ln703_51_fu_1668_p2 = ($signed(sext_ln708_21_fu_1641_p1) + $signed(sext_ln708_23_fu_1647_p1));

assign add_ln703_52_fu_1950_p2 = ($signed(sext_ln703_42_fu_1938_p1) + $signed(sext_ln703_44_fu_1944_p1));

assign add_ln703_53_fu_1956_p2 = ($signed(sext_ln703_43_fu_1941_p1) + $signed(sext_ln703_45_fu_1947_p1));

assign add_ln703_54_fu_1674_p2 = ($signed(sext_ln708_16_fu_1626_p1) + $signed(sext_ln708_19_fu_1635_p1));

assign add_ln703_55_fu_1680_p2 = ($signed(trunc_ln708_12_reg_7096) + $signed(sext_ln708_17_fu_1629_p1));

assign add_ln703_56_fu_1685_p2 = (trunc_ln708_13_reg_7102 + trunc_ln708_15_reg_7114);

assign add_ln703_57_fu_1689_p2 = ($signed(trunc_ln708_14_reg_7108) + $signed(sext_ln708_22_fu_1644_p1));

assign add_ln703_58_fu_1974_p2 = ($signed(sext_ln703_48_fu_1962_p1) + $signed(sext_ln703_50_fu_1968_p1));

assign add_ln703_59_fu_1980_p2 = ($signed(sext_ln703_49_fu_1965_p1) + $signed(sext_ln703_51_fu_1971_p1));

assign add_ln703_5_fu_3589_p2 = ($signed(sext_ln703_1_fu_3574_p1) + $signed(sext_ln703_3_fu_3580_p1));

assign add_ln703_60_fu_1694_p2 = ($signed(trunc_ln708_12_reg_7096) + $signed(sext_ln708_16_fu_1626_p1));

assign add_ln703_61_fu_1699_p2 = ($signed(trunc_ln708_16_reg_7120) + $signed(sext_ln708_17_fu_1629_p1));

assign add_ln703_62_fu_1704_p2 = ($signed(trunc_ln708_17_reg_7126) + $signed(sext_ln708_20_fu_1638_p1));

assign add_ln703_63_fu_1709_p2 = ($signed(trunc_ln708_15_reg_7114) + $signed(sext_ln708_21_fu_1641_p1));

assign add_ln703_64_fu_1998_p2 = ($signed(sext_ln703_52_fu_1986_p1) + $signed(sext_ln703_54_fu_1992_p1));

assign add_ln703_65_fu_2004_p2 = ($signed(sext_ln703_53_fu_1989_p1) + $signed(sext_ln703_55_fu_1995_p1));

assign add_ln703_66_fu_1714_p2 = ($signed(trunc_ln708_16_reg_7120) + $signed(sext_ln708_16_fu_1626_p1));

assign add_ln703_67_fu_1719_p2 = ($signed(sext_ln708_17_fu_1629_p1) + $signed(sext_ln708_18_fu_1632_p1));

assign add_ln703_68_fu_1725_p2 = ($signed(trunc_ln708_13_reg_7102) + $signed(sext_ln708_23_fu_1647_p1));

assign add_ln703_69_fu_1730_p2 = (trunc_ln708_14_reg_7108 + trunc_ln708_17_reg_7126);

assign add_ln703_6_fu_3178_p2 = ($signed(sext_ln708_fu_3130_p1) + $signed(sext_ln708_3_fu_3139_p1));

assign add_ln703_70_fu_2022_p2 = ($signed(sext_ln703_56_fu_2010_p1) + $signed(sext_ln703_58_fu_2016_p1));

assign add_ln703_71_fu_2028_p2 = ($signed(sext_ln703_57_fu_2013_p1) + $signed(sext_ln703_59_fu_2019_p1));

assign add_ln703_72_fu_1758_p2 = ($signed(sext_ln708_24_fu_1734_p1) + $signed(sext_ln708_26_fu_1740_p1));

assign add_ln703_73_fu_1764_p2 = ($signed(sext_ln708_25_fu_1737_p1) + $signed(sext_ln708_27_fu_1743_p1));

assign add_ln703_74_fu_1770_p2 = ($signed(sext_ln708_28_fu_1746_p1) + $signed(sext_ln708_30_fu_1752_p1));

assign add_ln703_75_fu_1776_p2 = ($signed(sext_ln708_29_fu_1749_p1) + $signed(sext_ln708_31_fu_1755_p1));

assign add_ln703_76_fu_2046_p2 = ($signed(sext_ln703_60_fu_2034_p1) + $signed(sext_ln703_62_fu_2040_p1));

assign add_ln703_77_fu_2052_p2 = ($signed(sext_ln703_61_fu_2037_p1) + $signed(sext_ln703_63_fu_2043_p1));

assign add_ln703_78_fu_1782_p2 = ($signed(sext_ln708_24_fu_1734_p1) + $signed(sext_ln708_27_fu_1743_p1));

assign add_ln703_79_fu_1788_p2 = ($signed(trunc_ln708_18_reg_7132) + $signed(sext_ln708_25_fu_1737_p1));

assign add_ln703_7_fu_3184_p2 = ($signed(trunc_ln_reg_7825) + $signed(sext_ln708_1_fu_3133_p1));

assign add_ln703_80_fu_1793_p2 = (trunc_ln708_19_reg_7138 + trunc_ln708_21_reg_7150);

assign add_ln703_81_fu_1797_p2 = ($signed(trunc_ln708_20_reg_7144) + $signed(sext_ln708_30_fu_1752_p1));

assign add_ln703_82_fu_2070_p2 = ($signed(sext_ln703_66_fu_2058_p1) + $signed(sext_ln703_68_fu_2064_p1));

assign add_ln703_83_fu_2076_p2 = ($signed(sext_ln703_67_fu_2061_p1) + $signed(sext_ln703_69_fu_2067_p1));

assign add_ln703_84_fu_1802_p2 = ($signed(trunc_ln708_18_reg_7132) + $signed(sext_ln708_24_fu_1734_p1));

assign add_ln703_85_fu_1807_p2 = ($signed(trunc_ln708_22_reg_7156) + $signed(sext_ln708_25_fu_1737_p1));

assign add_ln703_86_fu_1812_p2 = ($signed(trunc_ln708_23_reg_7162) + $signed(sext_ln708_28_fu_1746_p1));

assign add_ln703_87_fu_1817_p2 = ($signed(trunc_ln708_21_reg_7150) + $signed(sext_ln708_29_fu_1749_p1));

assign add_ln703_88_fu_2094_p2 = ($signed(sext_ln703_70_fu_2082_p1) + $signed(sext_ln703_72_fu_2088_p1));

assign add_ln703_89_fu_2100_p2 = ($signed(sext_ln703_71_fu_2085_p1) + $signed(sext_ln703_73_fu_2091_p1));

assign add_ln703_8_fu_3189_p2 = (trunc_ln708_1_reg_7831 + trunc_ln708_3_reg_7843);

assign add_ln703_90_fu_1822_p2 = ($signed(trunc_ln708_22_reg_7156) + $signed(sext_ln708_24_fu_1734_p1));

assign add_ln703_91_fu_1827_p2 = ($signed(sext_ln708_25_fu_1737_p1) + $signed(sext_ln708_26_fu_1740_p1));

assign add_ln703_92_fu_1833_p2 = ($signed(trunc_ln708_19_reg_7138) + $signed(sext_ln708_31_fu_1755_p1));

assign add_ln703_93_fu_1838_p2 = (trunc_ln708_20_reg_7144 + trunc_ln708_23_reg_7162);

assign add_ln703_94_fu_2118_p2 = ($signed(sext_ln703_74_fu_2106_p1) + $signed(sext_ln703_76_fu_2112_p1));

assign add_ln703_95_fu_2124_p2 = ($signed(sext_ln703_75_fu_2109_p1) + $signed(sext_ln703_77_fu_2115_p1));

assign add_ln703_96_fu_4530_p2 = ($signed(sext_ln703_4_fu_4485_p1) + $signed(sext_ln703_28_fu_4509_p1));

assign add_ln703_97_fu_4536_p2 = ($signed(sext_ln703_5_fu_4488_p1) + $signed(sext_ln703_29_fu_4512_p1));

assign add_ln703_98_fu_4542_p2 = ($signed(sext_ln703_46_fu_4515_p1) + $signed(sext_ln703_64_fu_4521_p1));

assign add_ln703_99_fu_4548_p2 = ($signed(sext_ln703_47_fu_4518_p1) + $signed(sext_ln703_65_fu_4524_p1));

assign add_ln703_9_fu_3193_p2 = ($signed(trunc_ln708_2_reg_7837) + $signed(sext_ln708_6_fu_3148_p1));

assign add_ln703_fu_3154_p2 = ($signed(sext_ln708_fu_3130_p1) + $signed(sext_ln708_2_fu_3136_p1));

assign add_ln90_1_fu_2314_p2 = (zext_ln90_2_fu_2250_p1 + zext_ln135_2_fu_2164_p1);

assign add_ln90_2_fu_2340_p2 = (zext_ln90_2_fu_2250_p1 + zext_ln90_4_fu_2258_p1);

assign add_ln90_3_fu_2854_p2 = (ap_phi_mux_phi_mul_phi_fu_682_p6 + 12'd11);

assign add_ln90_4_fu_2972_p2 = (ap_phi_mux_phi_mul354_phi_fu_696_p6 + 12'd13);

assign add_ln90_fu_2677_p2 = (zext_ln90_1_fu_2634_p1 + zext_ln135_fu_2468_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_fftOutData_local_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b1)) | ((p_fftReOrderedInput_V_superSample_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_fftOutData_local_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b1)) | ((p_fftReOrderedInput_V_superSample_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_fftOutData_local_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b1)) | ((p_fftReOrderedInput_V_superSample_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage0_iter15 = (p_fftOutData_local_V_superSample_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (p_fftReOrderedInput_V_superSample_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1994 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_6323_p1 = 33'd15137;

assign grp_fu_6329_p1 = 33'd15137;

assign grp_fu_6335_p1 = 33'd8589923007;

assign grp_fu_6341_p1 = 33'd15137;

assign grp_fu_6347_p1 = 33'd8589919455;

assign grp_fu_6353_p1 = 33'd8589923007;

assign grp_fu_6359_p1 = 33'd15137;

assign grp_fu_6365_p1 = 33'd8589919455;

assign grp_fu_6371_p1 = 33'd8589919455;

assign grp_fu_6377_p1 = 33'd8589919455;

assign grp_fu_6383_p1 = 32'd4294961026;

assign grp_fu_6390_p1 = 32'd4294961026;

assign grp_fu_6397_p2 = 33'd11585;

assign grp_fu_6406_p1 = 33'd11585;

assign grp_fu_6427_p2 = 33'd11585;

assign grp_fu_6436_p1 = 33'd11585;

assign grp_fu_6443_p0 = sext_ln1118_39_fu_2198_p1;

assign grp_fu_6443_p1 = sext_ln1193_6_fu_2201_p1;

assign grp_fu_6443_p2 = 33'd8589923007;

assign grp_fu_6452_p0 = sext_ln1118_39_fu_2198_p1;

assign grp_fu_6452_p1 = sext_ln1193_6_fu_2201_p1;

assign grp_fu_6452_p2 = 33'd8589923007;

assign grp_fu_6475_p0 = sext_ln1118_44_fu_2210_p1;

assign grp_fu_6475_p1 = sext_ln1193_8_fu_2213_p1;

assign grp_fu_6475_p2 = 33'd8589923007;

assign grp_fu_6484_p0 = sext_ln1118_44_fu_2210_p1;

assign grp_fu_6484_p1 = sext_ln1193_8_fu_2213_p1;

assign grp_fu_6484_p2 = 33'd8589923007;

assign grp_fu_6507_p0 = sext_ln1118_56_fu_5799_p1;

assign grp_fu_6507_p1 = grp_fu_6507_p10;

assign grp_fu_6507_p10 = select_ln703_reg_9549;

assign grp_fu_6513_p0 = sext_ln1118_56_fu_5799_p1;

assign grp_fu_6519_p0 = sext_ln1118_60_fu_5808_p1;

assign grp_fu_6519_p1 = grp_fu_6519_p10;

assign grp_fu_6519_p10 = select_ln703_3_reg_9559;

assign grp_fu_6525_p0 = sext_ln1118_60_fu_5808_p1;

assign grp_fu_6531_p0 = sext_ln1118_64_fu_5817_p1;

assign grp_fu_6531_p1 = grp_fu_6531_p10;

assign grp_fu_6531_p10 = sub_ln703_3_reg_9569;

assign grp_fu_6537_p0 = sext_ln1118_64_fu_5817_p1;

assign grp_fu_6543_p0 = sext_ln1118_68_fu_5826_p1;

assign grp_fu_6543_p1 = grp_fu_6543_p10;

assign grp_fu_6543_p10 = select_ln703_4_reg_9579;

assign grp_fu_6549_p0 = sext_ln1118_68_fu_5826_p1;

assign grp_fu_6555_p0 = sext_ln1118_72_fu_5835_p1;

assign grp_fu_6561_p0 = sext_ln1118_72_fu_5835_p1;

assign grp_fu_6567_p0 = sext_ln1118_76_fu_5844_p1;

assign grp_fu_6573_p0 = sext_ln1118_76_fu_5844_p1;

assign grp_fu_6579_p0 = sext_ln1118_80_fu_5853_p1;

assign grp_fu_6585_p0 = sext_ln1118_80_fu_5853_p1;

assign grp_fu_6591_p0 = sext_ln1118_84_fu_5862_p1;

assign grp_fu_6597_p0 = sext_ln1118_84_fu_5862_p1;

assign grp_fu_6603_p0 = sext_ln1118_88_fu_5871_p1;

assign grp_fu_6609_p0 = sext_ln1118_88_fu_5871_p1;

assign grp_fu_6615_p0 = sext_ln1118_92_fu_5880_p1;

assign grp_fu_6621_p0 = sext_ln1118_92_fu_5880_p1;

assign grp_fu_6627_p0 = sext_ln1118_96_fu_5889_p1;

assign grp_fu_6633_p0 = sext_ln1118_96_fu_5889_p1;

assign grp_fu_6639_p0 = sext_ln1118_100_fu_5898_p1;

assign grp_fu_6645_p0 = sext_ln1118_100_fu_5898_p1;

assign grp_fu_6651_p0 = sext_ln1118_104_fu_5907_p1;

assign grp_fu_6657_p0 = sext_ln1118_104_fu_5907_p1;

assign grp_fu_6663_p0 = sext_ln1118_108_fu_5916_p1;

assign grp_fu_6669_p0 = sext_ln1118_108_fu_5916_p1;

assign grp_fu_6675_p0 = sext_ln1118_112_fu_5925_p1;

assign grp_fu_6681_p0 = sext_ln1118_112_fu_5925_p1;

assign grp_fu_6687_p0 = sext_ln1118_58_fu_5931_p1;

assign grp_fu_6687_p1 = sext_ln1118_57_reg_9706;

assign grp_fu_6693_p0 = sext_ln1118_58_fu_5931_p1;

assign grp_fu_6693_p1 = zext_ln1118_reg_9694;

assign grp_fu_6699_p0 = sext_ln1118_62_fu_5934_p1;

assign grp_fu_6699_p1 = sext_ln1118_61_reg_9724;

assign grp_fu_6705_p0 = sext_ln1118_62_fu_5934_p1;

assign grp_fu_6705_p1 = zext_ln1118_3_reg_9712;

assign grp_fu_6711_p0 = sext_ln1118_66_fu_5937_p1;

assign grp_fu_6711_p1 = sext_ln1118_65_reg_9742;

assign grp_fu_6717_p0 = sext_ln1118_66_fu_5937_p1;

assign grp_fu_6717_p1 = zext_ln1118_5_reg_9730;

assign grp_fu_6723_p0 = sext_ln1118_70_fu_5940_p1;

assign grp_fu_6723_p1 = sext_ln1118_69_reg_9760;

assign grp_fu_6729_p0 = sext_ln1118_70_fu_5940_p1;

assign grp_fu_6729_p1 = zext_ln1118_4_reg_9748;

assign grp_fu_6735_p0 = sext_ln1118_74_fu_5943_p1;

assign grp_fu_6735_p1 = sext_ln1118_73_reg_9778;

assign grp_fu_6741_p0 = sext_ln1118_74_fu_5943_p1;

assign grp_fu_6741_p1 = sext_ln1118_71_reg_9766;

assign grp_fu_6747_p0 = sext_ln1118_78_fu_5946_p1;

assign grp_fu_6747_p1 = sext_ln1118_77_reg_9796;

assign grp_fu_6753_p0 = sext_ln1118_78_fu_5946_p1;

assign grp_fu_6753_p1 = sext_ln1118_75_reg_9784;

assign grp_fu_6759_p0 = sext_ln1118_82_fu_5949_p1;

assign grp_fu_6759_p1 = sext_ln1118_81_reg_9814;

assign grp_fu_6765_p0 = sext_ln1118_82_fu_5949_p1;

assign grp_fu_6765_p1 = sext_ln1118_79_reg_9802;

assign grp_fu_6771_p0 = sext_ln1118_86_fu_5952_p1;

assign grp_fu_6771_p1 = sext_ln1118_85_reg_9832;

assign grp_fu_6777_p0 = sext_ln1118_86_fu_5952_p1;

assign grp_fu_6777_p1 = sext_ln1118_83_reg_9820;

assign grp_fu_6783_p0 = sext_ln1118_90_fu_5955_p1;

assign grp_fu_6783_p1 = sext_ln1118_89_reg_9850;

assign grp_fu_6789_p0 = sext_ln1118_90_fu_5955_p1;

assign grp_fu_6789_p1 = sext_ln1118_87_reg_9838;

assign grp_fu_6795_p0 = sext_ln1118_94_fu_5958_p1;

assign grp_fu_6795_p1 = sext_ln1118_93_reg_9868;

assign grp_fu_6801_p0 = sext_ln1118_94_fu_5958_p1;

assign grp_fu_6801_p1 = sext_ln1118_91_reg_9856;

assign grp_fu_6807_p0 = sext_ln1118_98_fu_5961_p1;

assign grp_fu_6807_p1 = sext_ln1118_97_reg_9886;

assign grp_fu_6813_p0 = sext_ln1118_98_fu_5961_p1;

assign grp_fu_6813_p1 = sext_ln1118_95_reg_9874;

assign grp_fu_6819_p0 = sext_ln1118_102_fu_5964_p1;

assign grp_fu_6819_p1 = sext_ln1118_101_reg_9904;

assign grp_fu_6825_p0 = sext_ln1118_102_fu_5964_p1;

assign grp_fu_6825_p1 = sext_ln1118_99_reg_9892;

assign grp_fu_6831_p0 = sext_ln1118_106_fu_5967_p1;

assign grp_fu_6831_p1 = sext_ln1118_105_reg_9922;

assign grp_fu_6837_p0 = sext_ln1118_106_fu_5967_p1;

assign grp_fu_6837_p1 = sext_ln1118_103_reg_9910;

assign grp_fu_6843_p0 = sext_ln1118_110_fu_5970_p1;

assign grp_fu_6843_p1 = sext_ln1118_109_reg_9940;

assign grp_fu_6849_p0 = sext_ln1118_110_fu_5970_p1;

assign grp_fu_6849_p1 = sext_ln1118_107_reg_9928;

assign grp_fu_6855_p0 = sext_ln1118_114_fu_5973_p1;

assign grp_fu_6855_p1 = sext_ln1118_113_reg_9958;

assign grp_fu_6861_p0 = sext_ln1118_114_fu_5973_p1;

assign grp_fu_6861_p1 = sext_ln1118_111_reg_9946;

assign icmp_ln135_fu_1026_p2 = ((ap_phi_mux_p_k_assign_0353_phi_fu_667_p6 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_2845_p2 = ((add_ln90_2_reg_7736 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_2916_p2 = ((ap_phi_mux_phi_mul_phi_fu_682_p6 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_2931_p2 = ((trunc_ln301_reg_7758 == 12'd3072) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_2963_p2 = ((trunc_ln301_reg_7758 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_3034_p2 = ((ap_phi_mux_phi_mul354_phi_fu_696_p6 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_3076_p2 = ((trunc_ln301_6_reg_7781 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_3117_p2 = ((trunc_ln301_7_reg_7803 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_4847_p2 = ((shl_ln3_reg_7647_pp0_iter8_reg == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_4852_p2 = ((shl_ln4_reg_7654_pp0_iter8_reg == zext_ln135_5_fu_4481_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_4861_p2 = ((shl_ln4_reg_7654_pp0_iter8_reg == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_3403_p2 = ((add_ln90_reg_7934 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_3426_p2 = ((shl_ln90_1_reg_7663_pp0_iter6_reg == zext_ln301_fu_3333_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_2763_p2 = ((shl_ln90_1_reg_7663 == zext_ln135_fu_2468_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_3458_p2 = ((shl_ln90_1_reg_7663_pp0_iter6_reg == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_3471_p2 = ((shl_ln90_1_reg_7663_pp0_iter6_reg == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_2804_p2 = ((add_ln90_1_reg_7714 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_4837_p2 = ((p_k_assign_0353_reg_663_pp0_iter8_reg == 8'd0) ? 1'b1 : 1'b0);

assign p_Result_3_0_8_fu_4399_p3 = {{trunc_ln647_29_fu_4395_p1}, {3'd0}};

assign p_Result_8_0_1_fu_3319_p3 = {{1'd0}, {p_k_assign_0353_cast_fu_3126_p1}};

assign p_Result_8_0_2_fu_3336_p4 = {{{{1'd0}, {p_k_assign_0353_reg_663_pp0_iter6_reg}}}, {1'd0}};

assign p_fftOutData_local_V_superSample_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln708_s_fu_6243_p4}, {trunc_ln708_92_fu_6225_p4}}, {trunc_ln708_90_fu_6207_p4}}, {trunc_ln708_88_fu_6189_p4}}, {trunc_ln708_86_fu_6171_p4}}, {trunc_ln708_84_fu_6153_p4}}, {trunc_ln708_82_fu_6135_p4}}, {trunc_ln708_80_fu_6117_p4}}, {trunc_ln708_78_fu_6099_p4}}, {trunc_ln708_76_fu_6081_p4}}, {trunc_ln708_74_fu_6063_p4}}, {trunc_ln708_72_fu_6045_p4}}, {trunc_ln708_70_fu_6027_p4}}, {trunc_ln708_68_fu_6009_p4}}, {trunc_ln708_66_fu_5991_p4}}, {sext_ln708_33_fu_5979_p1}}, {trunc_ln708_93_fu_6234_p4}}, {trunc_ln708_91_fu_6216_p4}}, {trunc_ln708_89_fu_6198_p4}}, {trunc_ln708_87_fu_6180_p4}}, {trunc_ln708_85_fu_6162_p4}}, {trunc_ln708_83_fu_6144_p4}}, {trunc_ln708_81_fu_6126_p4}}, {trunc_ln708_79_fu_6108_p4}}, {trunc_ln708_77_fu_6090_p4}}, {trunc_ln708_75_fu_6072_p4}}, {trunc_ln708_73_fu_6054_p4}}, {trunc_ln708_71_fu_6036_p4}}, {trunc_ln708_69_fu_6018_p4}}, {trunc_ln708_67_fu_6000_p4}}, {trunc_ln708_65_fu_5982_p4}}, {sext_ln708_32_fu_5976_p1}};

assign p_k_assign_0353_cast_fu_3126_p1 = p_k_assign_0353_reg_663_pp0_iter6_reg;

assign select_ln114_10_fu_3010_p3 = ((tmp_105_fu_2984_p3[0:0] === 1'b1) ? sub_ln214_22_fu_3004_p2 : trunc_ln647_39_fu_3000_p1);

assign select_ln114_11_fu_3054_p3 = ((tmp_109_reg_7787[0:0] === 1'b1) ? sub_ln214_24_fu_3049_p2 : trunc_ln647_41_reg_7797);

assign select_ln114_12_fu_3095_p3 = ((tmp_113_reg_7809[0:0] === 1'b1) ? sub_ln214_26_fu_3090_p2 : trunc_ln647_43_reg_7819);

assign select_ln114_2_fu_3389_p3 = ((tmp_77_reg_7940[0:0] === 1'b1) ? sub_ln214_6_fu_3384_p2 : trunc_ln647_23_reg_7945);

assign select_ln114_3_fu_2705_p3 = ((tmp_79_reg_7677[0:0] === 1'b1) ? sub_ln214_8_fu_2700_p2 : trunc_ln647_25_reg_7687);

assign select_ln114_4_fu_2741_p3 = ((tmp_83_reg_7698[0:0] === 1'b1) ? sub_ln214_10_fu_2736_p2 : trunc_ln647_27_reg_7708);

assign select_ln114_5_fu_4413_p3 = ((tmp_87_fu_4387_p3[0:0] === 1'b1) ? sub_ln214_12_fu_4407_p2 : p_Result_3_0_8_fu_4399_p3);

assign select_ln114_6_fu_2782_p3 = ((tmp_89_reg_7720[0:0] === 1'b1) ? sub_ln214_14_fu_2777_p2 : trunc_ln647_31_reg_7730);

assign select_ln114_7_fu_2823_p3 = ((tmp_93_reg_7742[0:0] === 1'b1) ? sub_ln214_16_fu_2818_p2 : trunc_ln647_33_reg_7752);

assign select_ln114_8_fu_2892_p3 = ((tmp_97_fu_2866_p3[0:0] === 1'b1) ? sub_ln214_18_fu_2886_p2 : trunc_ln647_35_fu_2882_p1);

assign select_ln114_9_fu_2941_p3 = ((tmp_101_reg_7765[0:0] === 1'b1) ? sub_ln214_20_fu_2936_p2 : trunc_ln647_37_reg_7775);

assign select_ln114_fu_3357_p3 = ((tmp_75_reg_7911[0:0] === 1'b1) ? sub_ln214_2_fu_3352_p2 : trunc_ln647_reg_7917);

assign select_ln118_1_fu_4923_p3 = ((icmp_ln879_12_reg_8086_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q17);

assign select_ln118_fu_5504_p3 = ((icmp_ln879_7_reg_8444_pp0_iter9_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q29);

assign select_ln123_10_fu_5770_p3 = ((tmp_114_reg_7814_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_23_fu_5766_p1 : sext_ln1265_8_fu_5758_p1);

assign select_ln123_1_fu_5440_p3 = ((tmp_80_reg_7682_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_6_fu_5436_p1 : sext_ln1265_1_fu_5428_p1);

assign select_ln123_2_fu_5478_p3 = ((tmp_84_reg_7703_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_8_fu_5474_p1 : sext_ln1265_2_fu_5466_p1);

assign select_ln123_4_fu_5542_p3 = ((tmp_90_reg_7725_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_12_fu_5538_p1 : sext_ln1265_3_fu_5530_p1);

assign select_ln123_5_fu_5580_p3 = ((tmp_94_reg_7747_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_14_fu_5576_p1 : sext_ln1265_4_fu_5568_p1);

assign select_ln123_6_fu_5618_p3 = ((tmp_98_reg_8055_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_16_fu_5614_p1 : sext_ln1265_5_fu_5606_p1);

assign select_ln123_7_fu_5656_p3 = ((tmp_102_reg_7770_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_18_fu_5652_p1 : sext_ln118_1_fu_5644_p1);

assign select_ln123_8_fu_5694_p3 = ((tmp_106_reg_8122_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_20_fu_5690_p1 : sext_ln1265_6_fu_5682_p1);

assign select_ln123_9_fu_5732_p3 = ((tmp_110_reg_7792_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_22_fu_5728_p1 : sext_ln1265_7_fu_5720_p1);

assign select_ln123_fu_5378_p3 = ((tmp_75_reg_7911_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_2_fu_5374_p1 : sext_ln1265_fu_5366_p1);

assign select_ln132_10_fu_3521_p3 = ((tmp_99_reg_8065[0:0] === 1'b1) ? sub_ln214_19_fu_3516_p2 : trunc_ln647_36_reg_8080);

assign select_ln132_11_fu_3532_p3 = ((tmp_103_reg_8096[0:0] === 1'b1) ? sub_ln214_21_fu_3527_p2 : trunc_ln647_38_reg_8111);

assign select_ln132_12_fu_3554_p3 = ((tmp_111_reg_8158[0:0] === 1'b1) ? sub_ln214_25_fu_3549_p2 : trunc_ln647_42_reg_8173);

assign select_ln132_13_fu_3565_p3 = ((tmp_115_reg_8184[0:0] === 1'b1) ? sub_ln214_27_fu_3560_p2 : trunc_ln647_44_reg_8199);

assign select_ln132_2_fu_3368_p3 = ((tmp_76_reg_7923[0:0] === 1'b1) ? sub_ln214_3_fu_3363_p2 : trunc_ln647_22_reg_7928);

assign select_ln132_4_fu_3418_p3 = ((tmp_78_fu_3395_p3[0:0] === 1'b1) ? sub_ln214_7_fu_3412_p2 : trunc_ln647_24_fu_3408_p1);

assign select_ln132_5_fu_3436_p3 = ((tmp_81_reg_7956[0:0] === 1'b1) ? sub_ln214_9_fu_3431_p2 : trunc_ln647_26_reg_7966);

assign select_ln132_6_fu_3447_p3 = ((tmp_85_reg_7977[0:0] === 1'b1) ? sub_ln214_11_fu_3442_p2 : trunc_ln647_28_reg_7992);

assign select_ln132_7_fu_3486_p3 = ((tmp_88_fu_3463_p3[0:0] === 1'b1) ? sub_ln214_13_fu_3480_p2 : trunc_ln647_30_fu_3476_p1);

assign select_ln132_8_fu_3499_p3 = ((tmp_91_reg_8003[0:0] === 1'b1) ? sub_ln214_15_fu_3494_p2 : trunc_ln647_32_reg_8018);

assign select_ln132_9_fu_3510_p3 = ((tmp_95_reg_8029[0:0] === 1'b1) ? sub_ln214_17_fu_3505_p2 : trunc_ln647_34_reg_8044);

assign select_ln132_fu_3543_p3 = ((tmp_107_reg_8132[0:0] === 1'b1) ? sub_ln214_23_fu_3538_p2 : trunc_ln647_40_reg_8147);

assign select_ln135_10_fu_4916_p3 = ((icmp_ln879_11_reg_8075_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q16);

assign select_ln135_11_fu_4930_p3 = ((icmp_ln879_13_reg_8106_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q18);

assign select_ln135_12_fu_4937_p3 = ((icmp_ln879_14_reg_8142_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q20);

assign select_ln135_13_fu_4951_p3 = ((icmp_ln879_16_reg_8194_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q24);

assign select_ln135_2_fu_5385_p3 = ((icmp_ln879_2_reg_9229[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_73_reg_9234);

assign select_ln135_4_fu_4870_p3 = ((icmp_ln879_4_reg_8419_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q5);

assign select_ln135_5_fu_4877_p3 = ((icmp_ln879_5_reg_8429_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q7);

assign select_ln135_6_fu_4884_p3 = ((icmp_ln879_6_reg_7987_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q9);

assign select_ln135_7_fu_4895_p3 = ((icmp_ln879_8_reg_8454_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q10);

assign select_ln135_8_fu_4902_p3 = ((icmp_ln879_9_reg_8013_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q12);

assign select_ln135_9_fu_4909_p3 = ((icmp_ln879_10_reg_8039_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q14);

assign select_ln135_fu_4944_p3 = ((icmp_ln879_15_reg_8168_pp0_iter8_reg[0:0] === 1'b1) ? 15'd16384 : twiddleObj_twiddleTa_1_q22);

assign select_ln139_10_fu_5637_p3 = ((tmp_100_reg_8070_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_17_fu_5633_p1 : sext_ln135_10_fu_5625_p1);

assign select_ln139_11_fu_5675_p3 = ((tmp_104_reg_8101_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_19_fu_5671_p1 : sext_ln135_11_fu_5663_p1);

assign select_ln139_12_fu_5751_p3 = ((tmp_112_reg_8163_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_fu_5747_p1 : sext_ln135_12_fu_5739_p1);

assign select_ln139_13_fu_5789_p3 = ((tmp_116_reg_8189_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_24_fu_5785_p1 : sext_ln135_13_fu_5777_p1);

assign select_ln139_4_fu_5421_p3 = ((tmp_78_reg_8414_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_5_fu_5417_p1 : sext_ln135_4_fu_5409_p1);

assign select_ln139_5_fu_5459_p3 = ((tmp_82_reg_7961_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_7_fu_5455_p1 : sext_ln135_5_fu_5447_p1);

assign select_ln139_6_fu_5497_p3 = ((tmp_86_reg_7982_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_9_fu_5493_p1 : sext_ln135_6_fu_5485_p1);

assign select_ln139_7_fu_5523_p3 = ((tmp_88_reg_8449_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_11_fu_5519_p1 : sext_ln135_7_fu_5511_p1);

assign select_ln139_8_fu_5561_p3 = ((tmp_92_reg_8008_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_13_fu_5557_p1 : sext_ln135_8_fu_5549_p1);

assign select_ln139_9_fu_5599_p3 = ((tmp_96_reg_8034_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_15_fu_5595_p1 : sext_ln135_9_fu_5587_p1);

assign select_ln139_fu_5713_p3 = ((tmp_108_reg_8137_pp0_iter9_reg[0:0] === 1'b1) ? zext_ln703_21_fu_5709_p1 : sext_ln135_fu_5701_p1);

assign select_ln703_3_fu_5359_p3 = ((icmp_ln879_1_reg_9213[0:0] === 1'b1) ? 15'd16384 : sub_ln703_fu_5354_p2);

assign select_ln703_4_fu_5402_p3 = ((icmp_ln879_3_reg_9244[0:0] === 1'b1) ? 15'd16384 : sub_ln703_27_fu_5397_p2);

assign select_ln703_fu_5347_p3 = ((icmp_ln879_reg_9198[0:0] === 1'b1) ? 15'd16384 : sub_ln703_26_fu_5342_p2);

assign sext_ln1118_100_fu_5898_p1 = $signed(add_ln703_118_reg_9414);

assign sext_ln1118_101_fu_5901_p1 = select_ln123_7_reg_9654;

assign sext_ln1118_102_fu_5964_p1 = $signed(add_ln703_119_reg_9419_pp0_iter11_reg);

assign sext_ln1118_103_fu_5904_p1 = select_ln139_reg_9669;

assign sext_ln1118_104_fu_5907_p1 = $signed(add_ln703_142_reg_9454);

assign sext_ln1118_105_fu_5910_p1 = select_ln123_8_reg_9664;

assign sext_ln1118_106_fu_5967_p1 = $signed(add_ln703_143_reg_9459_pp0_iter11_reg);

assign sext_ln1118_107_fu_5913_p1 = select_ln139_12_reg_9679;

assign sext_ln1118_108_fu_5916_p1 = $signed(add_ln703_166_reg_9494);

assign sext_ln1118_109_fu_5919_p1 = select_ln123_9_reg_9674;

assign sext_ln1118_10_fu_1137_p1 = $signed(shl_ln1118_10_fu_1130_p3);

assign sext_ln1118_110_fu_5970_p1 = $signed(add_ln703_167_reg_9499_pp0_iter11_reg);

assign sext_ln1118_111_fu_5922_p1 = select_ln139_13_reg_9689;

assign sext_ln1118_112_fu_5925_p1 = $signed(add_ln703_190_reg_9534);

assign sext_ln1118_113_fu_5928_p1 = select_ln123_10_reg_9684;

assign sext_ln1118_114_fu_5973_p1 = $signed(add_ln703_191_reg_9539_pp0_iter11_reg);

assign sext_ln1118_11_fu_1174_p1 = $signed(shl_ln1118_11_fu_1167_p3);

assign sext_ln1118_12_fu_1201_p1 = $signed(shl_ln1118_12_fu_1194_p3);

assign sext_ln1118_13_fu_1218_p1 = $signed(shl_ln1118_13_fu_1211_p3);

assign sext_ln1118_14_fu_1245_p1 = $signed(shl_ln1118_14_fu_1238_p3);

assign sext_ln1118_15_fu_1272_p1 = $signed(shl_ln1118_15_fu_1265_p3);

assign sext_ln1118_16_fu_1299_p1 = $signed(shl_ln1118_16_fu_1292_p3);

assign sext_ln1118_17_fu_1336_p1 = $signed(shl_ln1118_17_fu_1329_p3);

assign sext_ln1118_18_fu_1363_p1 = $signed(shl_ln1118_18_fu_1356_p3);

assign sext_ln1118_19_fu_1380_p1 = $signed(shl_ln1118_19_fu_1373_p3);

assign sext_ln1118_1_fu_2496_p1 = $signed(shl_ln1118_1_fu_2489_p3);

assign sext_ln1118_20_fu_1407_p1 = $signed(shl_ln1118_20_fu_1400_p3);

assign sext_ln1118_21_fu_1434_p1 = $signed(shl_ln1118_21_fu_1427_p3);

assign sext_ln1118_22_fu_1461_p1 = $signed(shl_ln1118_22_fu_1454_p3);

assign sext_ln1118_23_fu_1498_p1 = $signed(shl_ln1118_23_fu_1491_p3);

assign sext_ln1118_2_fu_2523_p1 = $signed(shl_ln1118_2_fu_2516_p3);

assign sext_ln1118_37_fu_3263_p1 = $signed(shl_ln1118_24_fu_3256_p3);

assign sext_ln1118_39_fu_2198_p1 = $signed(add_ln703_88_reg_7525_pp0_iter4_reg);

assign sext_ln1118_3_fu_2550_p1 = $signed(shl_ln1118_3_fu_2543_p3);

assign sext_ln1118_44_fu_2210_p1 = $signed(add_ln703_70_reg_7491_pp0_iter4_reg);

assign sext_ln1118_49_fu_3764_p1 = $signed(shl_ln1118_25_fu_3757_p3);

assign sext_ln1118_4_fu_2577_p1 = $signed(shl_ln1118_4_fu_2570_p3);

assign sext_ln1118_50_fu_3781_p1 = $signed(shl_ln1118_26_fu_3774_p3);

assign sext_ln1118_51_fu_3808_p1 = $signed(shl_ln1118_27_fu_3801_p3);

assign sext_ln1118_52_fu_3835_p1 = $signed(shl_ln1118_28_fu_3828_p3);

assign sext_ln1118_53_fu_3862_p1 = $signed(shl_ln1118_29_fu_3855_p3);

assign sext_ln1118_54_fu_3899_p1 = $signed(shl_ln1118_30_fu_3892_p3);

assign sext_ln1118_56_fu_5799_p1 = $signed(add_ln703_124_reg_9424);

assign sext_ln1118_57_fu_5802_p1 = twiddleObj_twiddleTa_63_reg_9544;

assign sext_ln1118_58_fu_5931_p1 = $signed(add_ln703_125_reg_9429_pp0_iter11_reg);

assign sext_ln1118_5_fu_2614_p1 = $signed(shl_ln1118_5_fu_2607_p3);

assign sext_ln1118_60_fu_5808_p1 = $signed(add_ln703_148_reg_9464);

assign sext_ln1118_61_fu_5811_p1 = twiddleObj_twiddleTa_67_reg_9554;

assign sext_ln1118_62_fu_5934_p1 = $signed(add_ln703_149_reg_9469_pp0_iter11_reg);

assign sext_ln1118_64_fu_5817_p1 = $signed(add_ln703_172_reg_9504);

assign sext_ln1118_65_fu_5820_p1 = select_ln123_reg_9564;

assign sext_ln1118_66_fu_5937_p1 = $signed(add_ln703_173_reg_9509_pp0_iter11_reg);

assign sext_ln1118_67_fu_4106_p1 = $signed(tmp_135_fu_4099_p3);

assign sext_ln1118_68_fu_5826_p1 = $signed(add_ln703_106_reg_9394);

assign sext_ln1118_69_fu_5829_p1 = twiddleObj_twiddleTa_75_reg_9574;

assign sext_ln1118_6_fu_1039_p1 = $signed(shl_ln1118_6_fu_1032_p3);

assign sext_ln1118_70_fu_5940_p1 = $signed(add_ln703_107_reg_9399_pp0_iter11_reg);

assign sext_ln1118_71_fu_5832_p1 = select_ln139_4_reg_9589;

assign sext_ln1118_72_fu_5835_p1 = $signed(add_ln703_130_reg_9434);

assign sext_ln1118_73_fu_5838_p1 = twiddleObj_twiddleTa_79_reg_9584;

assign sext_ln1118_74_fu_5943_p1 = $signed(add_ln703_131_reg_9439_pp0_iter11_reg);

assign sext_ln1118_75_fu_5841_p1 = select_ln139_5_reg_9599;

assign sext_ln1118_76_fu_5844_p1 = $signed(add_ln703_154_reg_9474);

assign sext_ln1118_77_fu_5847_p1 = select_ln123_1_reg_9594;

assign sext_ln1118_78_fu_5946_p1 = $signed(add_ln703_155_reg_9479_pp0_iter11_reg);

assign sext_ln1118_79_fu_5850_p1 = select_ln139_6_reg_9609;

assign sext_ln1118_7_fu_1056_p1 = $signed(shl_ln1118_7_fu_1049_p3);

assign sext_ln1118_80_fu_5853_p1 = $signed(add_ln703_178_reg_9514);

assign sext_ln1118_81_fu_5856_p1 = select_ln123_2_reg_9604;

assign sext_ln1118_82_fu_5949_p1 = $signed(add_ln703_179_reg_9519_pp0_iter11_reg);

assign sext_ln1118_83_fu_5859_p1 = select_ln139_7_reg_9619;

assign sext_ln1118_84_fu_5862_p1 = $signed(add_ln703_112_reg_9404);

assign sext_ln1118_85_fu_5865_p1 = select_ln118_reg_9614;

assign sext_ln1118_86_fu_5952_p1 = $signed(add_ln703_113_reg_9409_pp0_iter11_reg);

assign sext_ln1118_87_fu_5868_p1 = select_ln139_8_reg_9629;

assign sext_ln1118_88_fu_5871_p1 = $signed(add_ln703_136_reg_9444);

assign sext_ln1118_89_fu_5874_p1 = select_ln123_4_reg_9624;

assign sext_ln1118_8_fu_1083_p1 = $signed(shl_ln1118_8_fu_1076_p3);

assign sext_ln1118_90_fu_5955_p1 = $signed(add_ln703_137_reg_9449_pp0_iter11_reg);

assign sext_ln1118_91_fu_5877_p1 = select_ln139_9_reg_9639;

assign sext_ln1118_92_fu_5880_p1 = $signed(add_ln703_160_reg_9484);

assign sext_ln1118_93_fu_5883_p1 = select_ln123_5_reg_9634;

assign sext_ln1118_94_fu_5958_p1 = $signed(add_ln703_161_reg_9489_pp0_iter11_reg);

assign sext_ln1118_95_fu_5886_p1 = select_ln139_10_reg_9649;

assign sext_ln1118_96_fu_5889_p1 = $signed(add_ln703_184_reg_9524);

assign sext_ln1118_97_fu_5892_p1 = select_ln123_6_reg_9644;

assign sext_ln1118_98_fu_5961_p1 = $signed(add_ln703_185_reg_9529_pp0_iter11_reg);

assign sext_ln1118_99_fu_5895_p1 = select_ln139_11_reg_9659;

assign sext_ln1118_9_fu_1110_p1 = $signed(shl_ln1118_9_fu_1103_p3);

assign sext_ln1118_fu_2479_p1 = $signed(shl_ln_fu_2472_p3);

assign sext_ln118_1_fu_5644_p1 = select_ln118_1_reg_9336;

assign sext_ln1193_6_fu_2201_p1 = $signed(add_ln703_89_reg_7530_pp0_iter4_reg);

assign sext_ln1193_8_fu_2213_p1 = $signed(add_ln703_71_reg_7496_pp0_iter4_reg);

assign sext_ln1265_1_fu_5428_p1 = twiddleObj_twiddleTa_83_reg_9265;

assign sext_ln1265_2_fu_5466_p1 = twiddleObj_twiddleTa_87_reg_9277;

assign sext_ln1265_3_fu_5530_p1 = twiddleObj_twiddleTa_95_reg_9300;

assign sext_ln1265_4_fu_5568_p1 = twiddleObj_twiddleTa_99_reg_9312;

assign sext_ln1265_5_fu_5606_p1 = twiddleObj_twiddleTa_103_reg_9324;

assign sext_ln1265_6_fu_5682_p1 = twiddleObj_twiddleTa_111_reg_9348;

assign sext_ln1265_7_fu_5720_p1 = twiddleObj_twiddleTa_115_reg_9360;

assign sext_ln1265_8_fu_5758_p1 = twiddleObj_twiddleTa_119_reg_9372;

assign sext_ln1265_fu_5366_p1 = twiddleObj_twiddleTa_71_reg_9223;

assign sext_ln135_10_fu_5625_p1 = select_ln135_10_reg_9330;

assign sext_ln135_11_fu_5663_p1 = select_ln135_11_reg_9342;

assign sext_ln135_12_fu_5739_p1 = select_ln135_reg_9366;

assign sext_ln135_13_fu_5777_p1 = select_ln135_13_reg_9378;

assign sext_ln135_4_fu_5409_p1 = select_ln135_4_reg_9259;

assign sext_ln135_5_fu_5447_p1 = select_ln135_5_reg_9271;

assign sext_ln135_6_fu_5485_p1 = select_ln135_6_reg_9283;

assign sext_ln135_7_fu_5511_p1 = select_ln135_7_reg_9294;

assign sext_ln135_8_fu_5549_p1 = select_ln135_8_reg_9306;

assign sext_ln135_9_fu_5587_p1 = select_ln135_9_reg_9318;

assign sext_ln135_fu_5701_p1 = select_ln135_12_reg_9354;

assign sext_ln301_fu_2643_p1 = sub_ln90_fu_2637_p2;

assign sext_ln703_100_fu_5084_p1 = $signed(add_ln703_128_reg_8983);

assign sext_ln703_101_fu_5087_p1 = $signed(add_ln703_129_reg_8988);

assign sext_ln703_102_fu_5102_p1 = $signed(add_ln703_132_reg_8993);

assign sext_ln703_103_fu_5105_p1 = $signed(add_ln703_133_reg_8998);

assign sext_ln703_104_fu_5108_p1 = $signed(add_ln703_134_reg_9003);

assign sext_ln703_105_fu_5111_p1 = $signed(add_ln703_135_reg_9008);

assign sext_ln703_106_fu_5126_p1 = $signed(add_ln703_138_reg_9013);

assign sext_ln703_107_fu_5129_p1 = $signed(add_ln703_139_reg_9018);

assign sext_ln703_108_fu_5132_p1 = $signed(add_ln703_140_reg_9023);

assign sext_ln703_109_fu_5135_p1 = $signed(add_ln703_141_reg_9028);

assign sext_ln703_10_fu_4491_p1 = $signed(add_ln703_10_reg_8509);

assign sext_ln703_110_fu_5150_p1 = $signed(add_ln703_144_reg_9033);

assign sext_ln703_111_fu_5153_p1 = $signed(add_ln703_145_reg_9038);

assign sext_ln703_112_fu_5156_p1 = $signed(add_ln703_146_reg_9043);

assign sext_ln703_113_fu_5159_p1 = $signed(add_ln703_147_reg_9048);

assign sext_ln703_114_fu_5174_p1 = $signed(add_ln703_150_reg_9053);

assign sext_ln703_115_fu_5177_p1 = $signed(add_ln703_151_reg_9058);

assign sext_ln703_116_fu_5180_p1 = $signed(add_ln703_152_reg_9063);

assign sext_ln703_117_fu_5183_p1 = $signed(add_ln703_153_reg_9068);

assign sext_ln703_118_fu_5198_p1 = $signed(add_ln703_156_reg_9073);

assign sext_ln703_119_fu_5201_p1 = $signed(add_ln703_157_reg_9078);

assign sext_ln703_11_fu_4494_p1 = $signed(add_ln703_11_reg_8514);

assign sext_ln703_120_fu_5204_p1 = $signed(add_ln703_158_reg_9083);

assign sext_ln703_121_fu_5207_p1 = $signed(add_ln703_159_reg_9088);

assign sext_ln703_122_fu_5222_p1 = $signed(add_ln703_162_reg_9093);

assign sext_ln703_123_fu_5225_p1 = $signed(add_ln703_163_reg_9098);

assign sext_ln703_124_fu_5228_p1 = $signed(add_ln703_164_reg_9103);

assign sext_ln703_125_fu_5231_p1 = $signed(add_ln703_165_reg_9108);

assign sext_ln703_126_fu_5246_p1 = $signed(add_ln703_168_reg_9113);

assign sext_ln703_127_fu_5249_p1 = $signed(add_ln703_169_reg_9118);

assign sext_ln703_128_fu_5252_p1 = $signed(add_ln703_170_reg_9123);

assign sext_ln703_129_fu_5255_p1 = $signed(add_ln703_171_reg_9128);

assign sext_ln703_12_fu_3619_p1 = $signed(add_ln703_12_reg_8245);

assign sext_ln703_130_fu_5270_p1 = $signed(add_ln703_174_reg_9133);

assign sext_ln703_131_fu_5273_p1 = $signed(add_ln703_175_reg_9138);

assign sext_ln703_132_fu_5276_p1 = $signed(add_ln703_176_reg_9143);

assign sext_ln703_133_fu_5279_p1 = $signed(add_ln703_177_reg_9148);

assign sext_ln703_134_fu_5294_p1 = $signed(add_ln703_180_reg_9153);

assign sext_ln703_135_fu_5297_p1 = $signed(add_ln703_181_reg_9158);

assign sext_ln703_136_fu_5300_p1 = $signed(add_ln703_182_reg_9163);

assign sext_ln703_137_fu_5303_p1 = $signed(add_ln703_183_reg_9168);

assign sext_ln703_138_fu_5318_p1 = $signed(add_ln703_186_reg_9173);

assign sext_ln703_139_fu_5321_p1 = $signed(add_ln703_187_reg_9178);

assign sext_ln703_13_fu_3622_p1 = $signed(add_ln703_13_reg_8250);

assign sext_ln703_140_fu_5324_p1 = $signed(add_ln703_188_reg_9183);

assign sext_ln703_141_fu_5327_p1 = $signed(add_ln703_189_reg_9188);

assign sext_ln703_14_fu_3625_p1 = $signed(add_ln703_14_reg_8255);

assign sext_ln703_15_fu_3628_p1 = $signed(add_ln703_15_reg_8260);

assign sext_ln703_16_fu_4497_p1 = $signed(add_ln703_16_reg_8519);

assign sext_ln703_17_fu_4500_p1 = $signed(add_ln703_17_reg_8524);

assign sext_ln703_18_fu_3643_p1 = $signed(add_ln703_18_reg_8265);

assign sext_ln703_19_fu_3646_p1 = $signed(add_ln703_19_reg_8270);

assign sext_ln703_1_fu_3574_p1 = $signed(add_ln703_1_reg_8210);

assign sext_ln703_20_fu_3649_p1 = $signed(add_ln703_20_reg_8275);

assign sext_ln703_21_fu_3652_p1 = $signed(add_ln703_21_reg_8280);

assign sext_ln703_22_fu_4503_p1 = $signed(add_ln703_22_reg_8529);

assign sext_ln703_23_fu_4506_p1 = $signed(add_ln703_23_reg_8534);

assign sext_ln703_24_fu_1842_p1 = $signed(add_ln703_24_reg_7168);

assign sext_ln703_25_fu_1845_p1 = $signed(add_ln703_25_reg_7173);

assign sext_ln703_26_fu_1848_p1 = $signed(add_ln703_26_reg_7178);

assign sext_ln703_27_fu_1851_p1 = $signed(add_ln703_27_reg_7183);

assign sext_ln703_28_fu_4509_p1 = add_ln703_28_reg_7408_pp0_iter8_reg;

assign sext_ln703_29_fu_4512_p1 = add_ln703_29_reg_7414_pp0_iter8_reg;

assign sext_ln703_2_fu_3577_p1 = $signed(add_ln703_2_reg_8215);

assign sext_ln703_30_fu_1866_p1 = $signed(add_ln703_30_reg_7188);

assign sext_ln703_31_fu_1869_p1 = $signed(add_ln703_31_reg_7193);

assign sext_ln703_32_fu_1872_p1 = $signed(add_ln703_32_reg_7198);

assign sext_ln703_33_fu_1875_p1 = $signed(add_ln703_33_reg_7203);

assign sext_ln703_34_fu_1890_p1 = $signed(add_ln703_36_reg_7208);

assign sext_ln703_35_fu_1893_p1 = $signed(add_ln703_37_reg_7213);

assign sext_ln703_36_fu_1896_p1 = $signed(add_ln703_38_reg_7218);

assign sext_ln703_37_fu_1899_p1 = $signed(add_ln703_39_reg_7223);

assign sext_ln703_38_fu_1914_p1 = $signed(add_ln703_42_reg_7228);

assign sext_ln703_39_fu_1917_p1 = $signed(add_ln703_43_reg_7233);

assign sext_ln703_3_fu_3580_p1 = $signed(add_ln703_3_reg_8220);

assign sext_ln703_40_fu_1920_p1 = $signed(add_ln703_44_reg_7238);

assign sext_ln703_41_fu_1923_p1 = $signed(add_ln703_45_reg_7243);

assign sext_ln703_42_fu_1938_p1 = $signed(add_ln703_48_reg_7248);

assign sext_ln703_43_fu_1941_p1 = $signed(add_ln703_49_reg_7253);

assign sext_ln703_44_fu_1944_p1 = $signed(add_ln703_50_reg_7258);

assign sext_ln703_45_fu_1947_p1 = $signed(add_ln703_51_reg_7263);

assign sext_ln703_46_fu_4515_p1 = add_ln703_52_reg_7456_pp0_iter8_reg;

assign sext_ln703_47_fu_4518_p1 = add_ln703_53_reg_7462_pp0_iter8_reg;

assign sext_ln703_48_fu_1962_p1 = $signed(add_ln703_54_reg_7268);

assign sext_ln703_49_fu_1965_p1 = $signed(add_ln703_55_reg_7273);

assign sext_ln703_4_fu_4485_p1 = $signed(add_ln703_4_reg_8499);

assign sext_ln703_50_fu_1968_p1 = $signed(add_ln703_56_reg_7278);

assign sext_ln703_51_fu_1971_p1 = $signed(add_ln703_57_reg_7283);

assign sext_ln703_52_fu_1986_p1 = $signed(add_ln703_60_reg_7288);

assign sext_ln703_53_fu_1989_p1 = $signed(add_ln703_61_reg_7293);

assign sext_ln703_54_fu_1992_p1 = $signed(add_ln703_62_reg_7298);

assign sext_ln703_55_fu_1995_p1 = $signed(add_ln703_63_reg_7303);

assign sext_ln703_56_fu_2010_p1 = $signed(add_ln703_66_reg_7308);

assign sext_ln703_57_fu_2013_p1 = $signed(add_ln703_67_reg_7313);

assign sext_ln703_58_fu_2016_p1 = $signed(add_ln703_68_reg_7318);

assign sext_ln703_59_fu_2019_p1 = $signed(add_ln703_69_reg_7323);

assign sext_ln703_5_fu_4488_p1 = $signed(add_ln703_5_reg_8504);

assign sext_ln703_60_fu_2034_p1 = $signed(add_ln703_72_reg_7328);

assign sext_ln703_61_fu_2037_p1 = $signed(add_ln703_73_reg_7333);

assign sext_ln703_62_fu_2040_p1 = $signed(add_ln703_74_reg_7338);

assign sext_ln703_63_fu_2043_p1 = $signed(add_ln703_75_reg_7343);

assign sext_ln703_64_fu_4521_p1 = add_ln703_76_reg_7501_pp0_iter8_reg;

assign sext_ln703_65_fu_4524_p1 = add_ln703_77_reg_7507_pp0_iter8_reg;

assign sext_ln703_66_fu_2058_p1 = $signed(add_ln703_78_reg_7348);

assign sext_ln703_67_fu_2061_p1 = $signed(add_ln703_79_reg_7353);

assign sext_ln703_68_fu_2064_p1 = $signed(add_ln703_80_reg_7358);

assign sext_ln703_69_fu_2067_p1 = $signed(add_ln703_81_reg_7363);

assign sext_ln703_6_fu_3595_p1 = $signed(add_ln703_6_reg_8225);

assign sext_ln703_70_fu_2082_p1 = $signed(add_ln703_84_reg_7368);

assign sext_ln703_71_fu_2085_p1 = $signed(add_ln703_85_reg_7373);

assign sext_ln703_72_fu_2088_p1 = $signed(add_ln703_86_reg_7378);

assign sext_ln703_73_fu_2091_p1 = $signed(add_ln703_87_reg_7383);

assign sext_ln703_74_fu_2106_p1 = $signed(add_ln703_90_reg_7388);

assign sext_ln703_75_fu_2109_p1 = $signed(add_ln703_91_reg_7393);

assign sext_ln703_76_fu_2112_p1 = $signed(add_ln703_92_reg_7398);

assign sext_ln703_77_fu_2115_p1 = $signed(add_ln703_93_reg_7403);

assign sext_ln703_78_fu_4958_p1 = $signed(add_ln703_96_reg_8873);

assign sext_ln703_79_fu_4961_p1 = $signed(add_ln703_97_reg_8878);

assign sext_ln703_7_fu_3598_p1 = $signed(add_ln703_7_reg_8230);

assign sext_ln703_80_fu_4964_p1 = $signed(add_ln703_98_reg_8883);

assign sext_ln703_81_fu_4967_p1 = $signed(add_ln703_99_reg_8888);

assign sext_ln703_82_fu_4982_p1 = $signed(add_ln703_102_reg_8893);

assign sext_ln703_83_fu_4985_p1 = $signed(add_ln703_103_reg_8898);

assign sext_ln703_84_fu_4988_p1 = $signed(add_ln703_104_reg_8903);

assign sext_ln703_85_fu_4991_p1 = $signed(add_ln703_105_reg_8908);

assign sext_ln703_86_fu_5006_p1 = $signed(add_ln703_108_reg_8913);

assign sext_ln703_87_fu_5009_p1 = $signed(add_ln703_109_reg_8918);

assign sext_ln703_88_fu_5012_p1 = $signed(add_ln703_110_reg_8923);

assign sext_ln703_89_fu_5015_p1 = $signed(add_ln703_111_reg_8928);

assign sext_ln703_8_fu_3601_p1 = $signed(add_ln703_8_reg_8235);

assign sext_ln703_90_fu_5030_p1 = $signed(add_ln703_114_reg_8933);

assign sext_ln703_91_fu_5033_p1 = $signed(add_ln703_115_reg_8938);

assign sext_ln703_92_fu_5036_p1 = $signed(add_ln703_116_reg_8943);

assign sext_ln703_93_fu_5039_p1 = $signed(add_ln703_117_reg_8948);

assign sext_ln703_94_fu_5054_p1 = $signed(add_ln703_120_reg_8953);

assign sext_ln703_95_fu_5057_p1 = $signed(add_ln703_121_reg_8958);

assign sext_ln703_96_fu_5060_p1 = $signed(add_ln703_122_reg_8963);

assign sext_ln703_97_fu_5063_p1 = $signed(add_ln703_123_reg_8968);

assign sext_ln703_98_fu_5078_p1 = $signed(add_ln703_126_reg_8973);

assign sext_ln703_99_fu_5081_p1 = $signed(add_ln703_127_reg_8978);

assign sext_ln703_9_fu_3604_p1 = $signed(add_ln703_9_reg_8240);

assign sext_ln703_fu_3571_p1 = $signed(add_ln703_reg_8205);

assign sext_ln708_10_fu_1524_p1 = tmp_11_reg_6919_pp0_iter1_reg;

assign sext_ln708_11_fu_1527_p1 = tmp_12_reg_6925_pp0_iter1_reg;

assign sext_ln708_12_fu_1530_p1 = tmp_19_reg_6967_pp0_iter1_reg;

assign sext_ln708_13_fu_1533_p1 = tmp_20_reg_6973_pp0_iter1_reg;

assign sext_ln708_14_fu_1536_p1 = tmp_27_reg_7015_pp0_iter1_reg;

assign sext_ln708_15_fu_1539_p1 = tmp_28_reg_7021_pp0_iter1_reg;

assign sext_ln708_16_fu_1626_p1 = $signed(tmp_5_reg_6887_pp0_iter1_reg);

assign sext_ln708_17_fu_1629_p1 = $signed(tmp_6_reg_6892_pp0_iter1_reg);

assign sext_ln708_18_fu_1632_p1 = tmp_13_reg_6931_pp0_iter1_reg;

assign sext_ln708_19_fu_1635_p1 = tmp_14_reg_6937_pp0_iter1_reg;

assign sext_ln708_1_fu_3133_p1 = $signed(tmp_2_reg_6872_pp0_iter6_reg);

assign sext_ln708_20_fu_1638_p1 = tmp_21_reg_6979_pp0_iter1_reg;

assign sext_ln708_21_fu_1641_p1 = tmp_22_reg_6985_pp0_iter1_reg;

assign sext_ln708_22_fu_1644_p1 = tmp_29_reg_7027_pp0_iter1_reg;

assign sext_ln708_23_fu_1647_p1 = tmp_30_reg_7033_pp0_iter1_reg;

assign sext_ln708_24_fu_1734_p1 = $signed(tmp_7_reg_6897_pp0_iter1_reg);

assign sext_ln708_25_fu_1737_p1 = $signed(tmp_8_reg_6902_pp0_iter1_reg);

assign sext_ln708_26_fu_1740_p1 = tmp_15_reg_6943_pp0_iter1_reg;

assign sext_ln708_27_fu_1743_p1 = tmp_16_reg_6949_pp0_iter1_reg;

assign sext_ln708_28_fu_1746_p1 = tmp_23_reg_6991_pp0_iter1_reg;

assign sext_ln708_29_fu_1749_p1 = tmp_24_reg_6997_pp0_iter1_reg;

assign sext_ln708_2_fu_3136_p1 = tmp_9_reg_6907_pp0_iter6_reg;

assign sext_ln708_30_fu_1752_p1 = tmp_31_reg_7039_pp0_iter1_reg;

assign sext_ln708_31_fu_1755_p1 = tmp_32_reg_7045_pp0_iter1_reg;

assign sext_ln708_32_fu_5976_p1 = $signed(add_ln703_100_reg_9384_pp0_iter14_reg);

assign sext_ln708_33_fu_5979_p1 = $signed(add_ln703_101_reg_9389_pp0_iter14_reg);

assign sext_ln708_34_fu_4527_p1 = add_ln703_65_reg_7485_pp0_iter8_reg;

assign sext_ln708_3_fu_3139_p1 = tmp_10_reg_6913_pp0_iter6_reg;

assign sext_ln708_4_fu_3142_p1 = tmp_17_reg_6955_pp0_iter6_reg;

assign sext_ln708_5_fu_3145_p1 = tmp_18_reg_6961_pp0_iter6_reg;

assign sext_ln708_6_fu_3148_p1 = tmp_25_reg_7003_pp0_iter6_reg;

assign sext_ln708_7_fu_3151_p1 = tmp_26_reg_7009_pp0_iter6_reg;

assign sext_ln708_8_fu_1518_p1 = $signed(tmp_3_reg_6877_pp0_iter1_reg);

assign sext_ln708_9_fu_1521_p1 = $signed(tmp_4_reg_6882_pp0_iter1_reg);

assign sext_ln708_fu_3130_p1 = $signed(trunc_ln203_reg_6867_pp0_iter6_reg);

assign shl_ln1118_10_fu_1130_p3 = {{tmp_28_reg_7021}, {14'd0}};

assign shl_ln1118_11_fu_1167_p3 = {{tmp_27_reg_7015}, {14'd0}};

assign shl_ln1118_12_fu_1194_p3 = {{tmp_14_reg_6937}, {14'd0}};

assign shl_ln1118_13_fu_1211_p3 = {{tmp_13_reg_6931}, {14'd0}};

assign shl_ln1118_14_fu_1238_p3 = {{tmp_21_reg_6979}, {14'd0}};

assign shl_ln1118_15_fu_1265_p3 = {{tmp_22_reg_6985}, {14'd0}};

assign shl_ln1118_16_fu_1292_p3 = {{tmp_30_reg_7033}, {14'd0}};

assign shl_ln1118_17_fu_1329_p3 = {{tmp_29_reg_7027}, {14'd0}};

assign shl_ln1118_18_fu_1356_p3 = {{tmp_16_reg_6949}, {14'd0}};

assign shl_ln1118_19_fu_1373_p3 = {{tmp_15_reg_6943}, {14'd0}};

assign shl_ln1118_1_fu_2489_p3 = {{tmp_9_reg_6907_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_20_fu_1400_p3 = {{tmp_23_reg_6991}, {14'd0}};

assign shl_ln1118_21_fu_1427_p3 = {{tmp_24_reg_6997}, {14'd0}};

assign shl_ln1118_22_fu_1454_p3 = {{tmp_32_reg_7045}, {14'd0}};

assign shl_ln1118_23_fu_1491_p3 = {{tmp_31_reg_7039}, {14'd0}};

assign shl_ln1118_24_fu_3256_p3 = {{add_ln703_64_reg_7480_pp0_iter6_reg}, {14'd0}};

assign shl_ln1118_25_fu_3757_p3 = {{add_ln703_29_reg_7414_pp0_iter7_reg}, {14'd0}};

assign shl_ln1118_26_fu_3774_p3 = {{add_ln703_28_reg_7408_pp0_iter7_reg}, {14'd0}};

assign shl_ln1118_27_fu_3801_p3 = {{add_ln703_52_reg_7456_pp0_iter7_reg}, {14'd0}};

assign shl_ln1118_28_fu_3828_p3 = {{add_ln703_53_reg_7462_pp0_iter7_reg}, {14'd0}};

assign shl_ln1118_29_fu_3855_p3 = {{add_ln703_77_reg_7507_pp0_iter7_reg}, {14'd0}};

assign shl_ln1118_2_fu_2516_p3 = {{tmp_17_reg_6955_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_30_fu_3892_p3 = {{add_ln703_76_reg_7501_pp0_iter7_reg}, {14'd0}};

assign shl_ln1118_31_fu_3919_p3 = {{trunc_ln708_25_fu_3676_p4}, {14'd0}};

assign shl_ln1118_32_fu_3933_p3 = {{trunc_ln708_24_fu_3667_p4}, {14'd0}};

assign shl_ln1118_33_fu_3957_p3 = {{trunc_ln708_26_reg_8295}, {14'd0}};

assign shl_ln1118_34_fu_3980_p3 = {{trunc_ln708_27_fu_3685_p4}, {14'd0}};

assign shl_ln1118_35_fu_4004_p3 = {{trunc_ln708_29_fu_3703_p4}, {14'd0}};

assign shl_ln1118_36_fu_4038_p3 = {{trunc_ln708_28_fu_3694_p4}, {14'd0}};

assign shl_ln1118_37_fu_4062_p3 = {{trunc_ln708_31_fu_3712_p4}, {14'd0}};

assign shl_ln1118_38_fu_4076_p3 = {{trunc_ln708_30_reg_8317}, {14'd0}};

assign shl_ln1118_3_fu_2543_p3 = {{tmp_18_reg_6961_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_40_fu_4126_p3 = {{trunc_ln708_32_reg_8329}, {14'd0}};

assign shl_ln1118_41_fu_4149_p3 = {{trunc_ln708_34_reg_8343}, {14'd0}};

assign shl_ln1118_42_fu_4182_p3 = {{trunc_ln708_33_reg_8336}, {14'd0}};

assign shl_ln1118_43_fu_4205_p3 = {{trunc_ln708_36_fu_3730_p4}, {14'd0}};

assign shl_ln1118_44_fu_4219_p3 = {{trunc_ln708_35_fu_3721_p4}, {14'd0}};

assign shl_ln1118_45_fu_4243_p3 = {{trunc_ln708_37_reg_8360}, {14'd0}};

assign shl_ln1118_46_fu_4266_p3 = {{trunc_ln708_38_reg_8367}, {14'd0}};

assign shl_ln1118_47_fu_4323_p3 = {{trunc_ln708_39_fu_3739_p4}, {14'd0}};

assign shl_ln1118_4_fu_2570_p3 = {{tmp_26_reg_7009_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_5_fu_2607_p3 = {{tmp_25_reg_7003_pp0_iter5_reg}, {14'd0}};

assign shl_ln1118_6_fu_1032_p3 = {{tmp_12_reg_6925}, {14'd0}};

assign shl_ln1118_7_fu_1049_p3 = {{tmp_11_reg_6919}, {14'd0}};

assign shl_ln1118_8_fu_1076_p3 = {{tmp_19_reg_6967}, {14'd0}};

assign shl_ln1118_9_fu_1103_p3 = {{tmp_20_reg_6973}, {14'd0}};

assign shl_ln1118_s_fu_4289_p3 = {{trunc_ln708_40_fu_3748_p4}, {14'd0}};

assign shl_ln3_fu_2222_p3 = {{p_k_assign_0353_reg_663_pp0_iter4_reg}, {1'd0}};

assign shl_ln4_fu_2230_p3 = {{p_k_assign_0353_reg_663_pp0_iter4_reg}, {2'd0}};

assign shl_ln90_1_fu_2242_p3 = {{p_k_assign_0353_reg_663_pp0_iter4_reg}, {3'd0}};

assign shl_ln90_2_fu_2366_p3 = {{p_k_assign_0353_reg_663_pp0_iter4_reg}, {4'd0}};

assign shl_ln_fu_2472_p3 = {{tmp_10_reg_6913_pp0_iter5_reg}, {14'd0}};

assign sub_ln1118_10_fu_1205_p2 = ($signed(31'd0) - $signed(sext_ln1118_12_fu_1201_p1));

assign sub_ln1118_11_fu_1222_p2 = ($signed(31'd0) - $signed(sext_ln1118_13_fu_1218_p1));

assign sub_ln1118_12_fu_1249_p2 = ($signed(31'd0) - $signed(sext_ln1118_14_fu_1245_p1));

assign sub_ln1118_13_fu_1276_p2 = ($signed(31'd0) - $signed(sext_ln1118_15_fu_1272_p1));

assign sub_ln1118_14_fu_1340_p2 = ($signed(31'd0) - $signed(sext_ln1118_17_fu_1336_p1));

assign sub_ln1118_15_fu_1367_p2 = ($signed(31'd0) - $signed(sext_ln1118_18_fu_1363_p1));

assign sub_ln1118_16_fu_1384_p2 = ($signed(31'd0) - $signed(sext_ln1118_19_fu_1380_p1));

assign sub_ln1118_17_fu_1411_p2 = ($signed(31'd0) - $signed(sext_ln1118_20_fu_1407_p1));

assign sub_ln1118_18_fu_1438_p2 = ($signed(31'd0) - $signed(sext_ln1118_21_fu_1434_p1));

assign sub_ln1118_19_fu_1502_p2 = ($signed(31'd0) - $signed(sext_ln1118_23_fu_1498_p1));

assign sub_ln1118_1_fu_2500_p2 = ($signed(31'd0) - $signed(sext_ln1118_1_fu_2496_p1));

assign sub_ln1118_20_fu_3267_p2 = ($signed(33'd0) - $signed(sext_ln1118_37_fu_3263_p1));

assign sub_ln1118_21_fu_3768_p2 = ($signed(33'd0) - $signed(sext_ln1118_49_fu_3764_p1));

assign sub_ln1118_22_fu_3785_p2 = ($signed(33'd0) - $signed(sext_ln1118_50_fu_3781_p1));

assign sub_ln1118_23_fu_3812_p2 = ($signed(33'd0) - $signed(sext_ln1118_51_fu_3808_p1));

assign sub_ln1118_24_fu_3839_p2 = ($signed(33'd0) - $signed(sext_ln1118_52_fu_3835_p1));

assign sub_ln1118_25_fu_3903_p2 = ($signed(33'd0) - $signed(sext_ln1118_54_fu_3899_p1));

assign sub_ln1118_26_fu_3927_p2 = (33'd0 - shl_ln1118_31_fu_3919_p3);

assign sub_ln1118_27_fu_3941_p2 = (33'd0 - shl_ln1118_32_fu_3933_p3);

assign sub_ln1118_28_fu_3964_p2 = (33'd0 - shl_ln1118_33_fu_3957_p3);

assign sub_ln1118_29_fu_3988_p2 = (33'd0 - shl_ln1118_34_fu_3980_p3);

assign sub_ln1118_2_fu_2527_p2 = ($signed(31'd0) - $signed(sext_ln1118_2_fu_2523_p1));

assign sub_ln1118_30_fu_4046_p2 = (33'd0 - shl_ln1118_36_fu_4038_p3);

assign sub_ln1118_31_fu_4070_p2 = (33'd0 - shl_ln1118_37_fu_4062_p3);

assign sub_ln1118_32_fu_4083_p2 = (33'd0 - shl_ln1118_38_fu_4076_p3);

assign sub_ln1118_33_fu_4110_p2 = ($signed(33'd0) - $signed(sext_ln1118_67_fu_4106_p1));

assign sub_ln1118_34_fu_4133_p2 = (33'd0 - shl_ln1118_40_fu_4126_p3);

assign sub_ln1118_35_fu_4189_p2 = (33'd0 - shl_ln1118_42_fu_4182_p3);

assign sub_ln1118_36_fu_4213_p2 = (33'd0 - shl_ln1118_43_fu_4205_p3);

assign sub_ln1118_37_fu_4227_p2 = (33'd0 - shl_ln1118_44_fu_4219_p3);

assign sub_ln1118_38_fu_4250_p2 = (33'd0 - shl_ln1118_45_fu_4243_p3);

assign sub_ln1118_39_fu_4273_p2 = (33'd0 - shl_ln1118_46_fu_4266_p3);

assign sub_ln1118_3_fu_2554_p2 = ($signed(31'd0) - $signed(sext_ln1118_3_fu_2550_p1));

assign sub_ln1118_40_fu_4331_p2 = (33'd0 - shl_ln1118_47_fu_4323_p3);

assign sub_ln1118_4_fu_2618_p2 = ($signed(31'd0) - $signed(sext_ln1118_5_fu_2614_p1));

assign sub_ln1118_5_fu_1043_p2 = ($signed(31'd0) - $signed(sext_ln1118_6_fu_1039_p1));

assign sub_ln1118_6_fu_1060_p2 = ($signed(31'd0) - $signed(sext_ln1118_7_fu_1056_p1));

assign sub_ln1118_7_fu_1087_p2 = ($signed(31'd0) - $signed(sext_ln1118_8_fu_1083_p1));

assign sub_ln1118_8_fu_1114_p2 = ($signed(31'd0) - $signed(sext_ln1118_9_fu_1110_p1));

assign sub_ln1118_9_fu_1178_p2 = ($signed(31'd0) - $signed(sext_ln1118_11_fu_1174_p1));

assign sub_ln1118_fu_2483_p2 = ($signed(31'd0) - $signed(sext_ln1118_fu_2479_p1));

assign sub_ln1193_10_fu_4156_p2 = (33'd0 - shl_ln1118_41_fu_4149_p3);

assign sub_ln1193_11_fu_4297_p2 = (33'd0 - shl_ln1118_s_fu_4289_p3);

assign sub_ln1193_1_fu_1141_p2 = ($signed(31'd0) - $signed(sext_ln1118_10_fu_1137_p1));

assign sub_ln1193_2_fu_1303_p2 = ($signed(31'd0) - $signed(sext_ln1118_16_fu_1299_p1));

assign sub_ln1193_3_fu_1465_p2 = ($signed(31'd0) - $signed(sext_ln1118_22_fu_1461_p1));

assign sub_ln1193_8_fu_3866_p2 = ($signed(33'd0) - $signed(sext_ln1118_53_fu_3862_p1));

assign sub_ln1193_9_fu_4012_p2 = (33'd0 - shl_ln1118_35_fu_4004_p3);

assign sub_ln1193_fu_2581_p2 = ($signed(31'd0) - $signed(sext_ln1118_4_fu_2577_p1));

assign sub_ln214_10_fu_2736_p2 = (10'd0 - trunc_ln647_27_reg_7708);

assign sub_ln214_11_fu_3442_p2 = (10'd0 - trunc_ln647_28_reg_7992);

assign sub_ln214_12_fu_4407_p2 = (10'd0 - p_Result_3_0_8_fu_4399_p3);

assign sub_ln214_13_fu_3480_p2 = (10'd0 - trunc_ln647_30_fu_3476_p1);

assign sub_ln214_14_fu_2777_p2 = (10'd0 - trunc_ln647_31_reg_7730);

assign sub_ln214_15_fu_3494_p2 = (10'd0 - trunc_ln647_32_reg_8018);

assign sub_ln214_16_fu_2818_p2 = (10'd0 - trunc_ln647_33_reg_7752);

assign sub_ln214_17_fu_3505_p2 = (10'd0 - trunc_ln647_34_reg_8044);

assign sub_ln214_18_fu_2886_p2 = (10'd0 - trunc_ln647_35_fu_2882_p1);

assign sub_ln214_19_fu_3516_p2 = (10'd0 - trunc_ln647_36_reg_8080);

assign sub_ln214_1_fu_3346_p2 = (10'd0 - p_Result_8_0_2_fu_3336_p4);

assign sub_ln214_20_fu_2936_p2 = (10'd0 - trunc_ln647_37_reg_7775);

assign sub_ln214_21_fu_3527_p2 = (10'd0 - trunc_ln647_38_reg_8111);

assign sub_ln214_22_fu_3004_p2 = (10'd0 - trunc_ln647_39_fu_3000_p1);

assign sub_ln214_23_fu_3538_p2 = (10'd0 - trunc_ln647_40_reg_8147);

assign sub_ln214_24_fu_3049_p2 = (10'd0 - trunc_ln647_41_reg_7797);

assign sub_ln214_25_fu_3549_p2 = (10'd0 - trunc_ln647_42_reg_8173);

assign sub_ln214_26_fu_3090_p2 = (10'd0 - trunc_ln647_43_reg_7819);

assign sub_ln214_27_fu_3560_p2 = (10'd0 - trunc_ln647_44_reg_8199);

assign sub_ln214_2_fu_3352_p2 = (10'd0 - trunc_ln647_reg_7917);

assign sub_ln214_3_fu_3363_p2 = (10'd0 - trunc_ln647_22_reg_7928);

assign sub_ln214_4_fu_3374_p2 = (10'd0 - shl_ln4_reg_7654_pp0_iter6_reg);

assign sub_ln214_6_fu_3384_p2 = (10'd0 - trunc_ln647_23_reg_7945);

assign sub_ln214_7_fu_3412_p2 = (10'd0 - trunc_ln647_24_fu_3408_p1);

assign sub_ln214_8_fu_2700_p2 = (10'd0 - trunc_ln647_25_reg_7687);

assign sub_ln214_9_fu_3431_p2 = (10'd0 - trunc_ln647_26_reg_7966);

assign sub_ln214_fu_3327_p2 = (10'd0 - p_Result_8_0_1_fu_3319_p3);

assign sub_ln703_11_fu_5514_p2 = ($signed(15'd0) - $signed(select_ln135_7_reg_9294));

assign sub_ln703_12_fu_5533_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_95_reg_9300));

assign sub_ln703_13_fu_5552_p2 = ($signed(15'd0) - $signed(select_ln135_8_reg_9306));

assign sub_ln703_14_fu_5571_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_99_reg_9312));

assign sub_ln703_15_fu_5590_p2 = ($signed(15'd0) - $signed(select_ln135_9_reg_9318));

assign sub_ln703_16_fu_5609_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_103_reg_9324));

assign sub_ln703_17_fu_5628_p2 = ($signed(15'd0) - $signed(select_ln135_10_reg_9330));

assign sub_ln703_18_fu_5647_p2 = ($signed(15'd0) - $signed(select_ln118_1_reg_9336));

assign sub_ln703_19_fu_5666_p2 = ($signed(15'd0) - $signed(select_ln135_11_reg_9342));

assign sub_ln703_20_fu_5685_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_111_reg_9348));

assign sub_ln703_21_fu_5704_p2 = ($signed(15'd0) - $signed(select_ln135_12_reg_9354));

assign sub_ln703_22_fu_5723_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_115_reg_9360));

assign sub_ln703_23_fu_5742_p2 = ($signed(15'd0) - $signed(select_ln135_reg_9366));

assign sub_ln703_24_fu_5761_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_119_reg_9372));

assign sub_ln703_25_fu_5780_p2 = ($signed(15'd0) - $signed(select_ln135_13_reg_9378));

assign sub_ln703_26_fu_5342_p2 = (15'd0 - twiddleObj_twiddleTa_65_reg_9203);

assign sub_ln703_27_fu_5397_p2 = (15'd0 - twiddleObj_twiddleTa_77_reg_9249);

assign sub_ln703_2_fu_5369_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_71_reg_9223));

assign sub_ln703_3_fu_5391_p2 = (15'd0 - select_ln135_2_fu_5385_p3);

assign sub_ln703_5_fu_5412_p2 = ($signed(15'd0) - $signed(select_ln135_4_reg_9259));

assign sub_ln703_6_fu_5431_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_83_reg_9265));

assign sub_ln703_7_fu_5450_p2 = ($signed(15'd0) - $signed(select_ln135_5_reg_9271));

assign sub_ln703_8_fu_5469_p2 = ($signed(15'd0) - $signed(twiddleObj_twiddleTa_87_reg_9277));

assign sub_ln703_9_fu_5488_p2 = ($signed(15'd0) - $signed(select_ln135_6_reg_9283));

assign sub_ln703_fu_5354_p2 = (15'd0 - twiddleObj_twiddleTa_69_reg_9218);

assign sub_ln90_1_fu_2262_p2 = (zext_ln90_2_fu_2250_p1 - zext_ln90_4_fu_2258_p1);

assign sub_ln90_2_fu_2288_p2 = (zext_ln90_2_fu_2250_p1 - zext_ln135_2_fu_2164_p1);

assign sub_ln90_3_fu_2378_p2 = (zext_ln90_6_fu_2374_p1 - zext_ln90_fu_2238_p1);

assign sub_ln90_4_fu_2408_p2 = (zext_ln90_6_fu_2374_p1 - zext_ln90_3_fu_2254_p1);

assign sub_ln90_5_fu_2438_p2 = (zext_ln90_6_fu_2374_p1 - zext_ln135_1_fu_2160_p1);

assign sub_ln90_fu_2637_p2 = (zext_ln90_1_fu_2634_p1 - zext_ln135_fu_2468_p1);

assign tmp_105_fu_2984_p3 = ap_phi_mux_phi_mul354_phi_fu_696_p6[32'd10];

assign tmp_135_fu_4099_p3 = {{add_ln703_65_reg_7485_pp0_iter7_reg}, {14'd0}};

assign tmp_78_fu_3395_p3 = xor_ln214_fu_3379_p2[32'd10];

assign tmp_87_fu_4387_p3 = p_k_assign_0353_reg_663_pp0_iter7_reg[32'd7];

assign tmp_88_fu_3463_p3 = xor_ln214_1_fu_3453_p2[32'd10];

assign tmp_97_fu_2866_p3 = ap_phi_mux_phi_mul_phi_fu_682_p6[32'd10];

assign trunc_ln203_fu_706_p1 = p_fftReOrderedInput_V_superSample_dout[15:0];

assign trunc_ln301_6_fu_2414_p1 = sub_ln90_4_fu_2408_p2[11:0];

assign trunc_ln301_7_fu_2444_p1 = sub_ln90_5_fu_2438_p2[11:0];

assign trunc_ln301_fu_2384_p1 = sub_ln90_3_fu_2378_p2[11:0];

assign trunc_ln647_22_fu_2673_p1 = add_ln214_fu_2647_p2[9:0];

assign trunc_ln647_23_fu_2691_p1 = add_ln90_fu_2677_p2[9:0];

assign trunc_ln647_24_fu_3408_p1 = xor_ln214_fu_3379_p2[9:0];

assign trunc_ln647_25_fu_2284_p1 = sub_ln90_1_fu_2262_p2[9:0];

assign trunc_ln647_26_fu_2727_p1 = add_ln214_1_fu_2695_p2[9:0];

assign trunc_ln647_27_fu_2310_p1 = sub_ln90_2_fu_2288_p2[9:0];

assign trunc_ln647_28_fu_2768_p1 = add_ln214_2_fu_2731_p2[9:0];

assign trunc_ln647_29_fu_4395_p1 = p_k_assign_0353_reg_663_pp0_iter7_reg[6:0];

assign trunc_ln647_30_fu_3476_p1 = xor_ln214_1_fu_3453_p2[9:0];

assign trunc_ln647_31_fu_2336_p1 = add_ln90_1_fu_2314_p2[9:0];

assign trunc_ln647_32_fu_2809_p1 = add_ln214_3_fu_2772_p2[9:0];

assign trunc_ln647_33_fu_2362_p1 = add_ln90_2_fu_2340_p2[9:0];

assign trunc_ln647_34_fu_2850_p1 = add_ln214_4_fu_2813_p2[9:0];

assign trunc_ln647_35_fu_2882_p1 = ap_phi_mux_phi_mul_phi_fu_682_p6[9:0];

assign trunc_ln647_36_fu_2922_p1 = add_ln214_5_fu_2860_p2[9:0];

assign trunc_ln647_37_fu_2404_p1 = sub_ln90_3_fu_2378_p2[9:0];

assign trunc_ln647_38_fu_2968_p1 = add_ln214_6_fu_2926_p2[9:0];

assign trunc_ln647_39_fu_3000_p1 = ap_phi_mux_phi_mul354_phi_fu_696_p6[9:0];

assign trunc_ln647_40_fu_3040_p1 = add_ln214_7_fu_2978_p2[9:0];

assign trunc_ln647_41_fu_2434_p1 = sub_ln90_4_fu_2408_p2[9:0];

assign trunc_ln647_42_fu_3081_p1 = add_ln214_8_fu_3044_p2[9:0];

assign trunc_ln647_43_fu_2464_p1 = sub_ln90_5_fu_2438_p2[9:0];

assign trunc_ln647_44_fu_3122_p1 = add_ln214_9_fu_3085_p2[9:0];

assign trunc_ln647_fu_2661_p1 = sub_ln90_fu_2637_p2[9:0];

assign trunc_ln708_24_fu_3667_p4 = {{sub_ln1193_4_reg_8285[32:14]}};

assign trunc_ln708_25_fu_3676_p4 = {{add_ln1192_reg_8290[32:14]}};

assign trunc_ln708_27_fu_3685_p4 = {{add_ln1192_1_reg_8302[32:14]}};

assign trunc_ln708_28_fu_3694_p4 = {{add_ln1193_1_reg_8307[32:14]}};

assign trunc_ln708_29_fu_3703_p4 = {{add_ln1192_2_reg_8312[32:14]}};

assign trunc_ln708_31_fu_3712_p4 = {{add_ln1192_3_reg_8324[32:14]}};

assign trunc_ln708_35_fu_3721_p4 = {{add_ln1193_3_reg_8350[32:14]}};

assign trunc_ln708_36_fu_3730_p4 = {{add_ln1192_5_reg_8355[32:14]}};

assign trunc_ln708_39_fu_3739_p4 = {{sub_ln1193_7_reg_8374[32:14]}};

assign trunc_ln708_40_fu_3748_p4 = {{add_ln1192_7_reg_8379[32:14]}};

assign trunc_ln708_65_fu_5982_p4 = {{sub_ln1193_12_reg_10204[34:14]}};

assign trunc_ln708_66_fu_5991_p4 = {{add_ln1192_8_reg_10209[34:14]}};

assign trunc_ln708_67_fu_6000_p4 = {{sub_ln1193_13_reg_10214[34:14]}};

assign trunc_ln708_68_fu_6009_p4 = {{add_ln1192_9_reg_10219[34:14]}};

assign trunc_ln708_69_fu_6018_p4 = {{sub_ln1193_14_reg_10224[34:14]}};

assign trunc_ln708_70_fu_6027_p4 = {{add_ln1192_10_reg_10229[34:14]}};

assign trunc_ln708_71_fu_6036_p4 = {{sub_ln1193_15_reg_10234[34:14]}};

assign trunc_ln708_72_fu_6045_p4 = {{add_ln1192_11_reg_10239[34:14]}};

assign trunc_ln708_73_fu_6054_p4 = {{sub_ln1193_16_reg_10244[34:14]}};

assign trunc_ln708_74_fu_6063_p4 = {{add_ln1192_12_reg_10249[34:14]}};

assign trunc_ln708_75_fu_6072_p4 = {{sub_ln1193_17_reg_10254[34:14]}};

assign trunc_ln708_76_fu_6081_p4 = {{add_ln1192_13_reg_10259[34:14]}};

assign trunc_ln708_77_fu_6090_p4 = {{sub_ln1193_18_reg_10264[34:14]}};

assign trunc_ln708_78_fu_6099_p4 = {{add_ln1192_14_reg_10269[34:14]}};

assign trunc_ln708_79_fu_6108_p4 = {{sub_ln1193_19_reg_10274[34:14]}};

assign trunc_ln708_80_fu_6117_p4 = {{add_ln1192_15_reg_10279[34:14]}};

assign trunc_ln708_81_fu_6126_p4 = {{sub_ln1193_20_reg_10284[34:14]}};

assign trunc_ln708_82_fu_6135_p4 = {{add_ln1192_16_reg_10289[34:14]}};

assign trunc_ln708_83_fu_6144_p4 = {{sub_ln1193_21_reg_10294[34:14]}};

assign trunc_ln708_84_fu_6153_p4 = {{add_ln1192_17_reg_10299[34:14]}};

assign trunc_ln708_85_fu_6162_p4 = {{sub_ln1193_22_reg_10304[34:14]}};

assign trunc_ln708_86_fu_6171_p4 = {{add_ln1192_18_reg_10309[34:14]}};

assign trunc_ln708_87_fu_6180_p4 = {{sub_ln1193_23_reg_10314[34:14]}};

assign trunc_ln708_88_fu_6189_p4 = {{add_ln1192_19_reg_10319[34:14]}};

assign trunc_ln708_89_fu_6198_p4 = {{sub_ln1193_24_reg_10324[34:14]}};

assign trunc_ln708_90_fu_6207_p4 = {{add_ln1192_20_reg_10329[34:14]}};

assign trunc_ln708_91_fu_6216_p4 = {{sub_ln1193_25_reg_10334[34:14]}};

assign trunc_ln708_92_fu_6225_p4 = {{add_ln1192_21_reg_10339[34:14]}};

assign trunc_ln708_93_fu_6234_p4 = {{sub_ln1193_26_reg_10344[34:14]}};

assign trunc_ln708_s_fu_6243_p4 = {{add_ln1192_22_reg_10349[34:14]}};

assign twiddleObj_twiddleTa_1_address0 = zext_ln544_1_fu_4347_p1;

assign twiddleObj_twiddleTa_1_address1 = zext_ln544_3_fu_4351_p1;

assign twiddleObj_twiddleTa_1_address10 = zext_ln544_15_fu_4421_p1;

assign twiddleObj_twiddleTa_1_address11 = zext_ln544_16_fu_4425_p1;

assign twiddleObj_twiddleTa_1_address12 = zext_ln544_17_fu_4429_p1;

assign twiddleObj_twiddleTa_1_address13 = zext_ln544_18_fu_4433_p1;

assign twiddleObj_twiddleTa_1_address14 = zext_ln544_19_fu_4437_p1;

assign twiddleObj_twiddleTa_1_address15 = zext_ln544_20_fu_4441_p1;

assign twiddleObj_twiddleTa_1_address16 = zext_ln544_21_fu_4445_p1;

assign twiddleObj_twiddleTa_1_address17 = zext_ln544_22_fu_4449_p1;

assign twiddleObj_twiddleTa_1_address18 = zext_ln544_23_fu_4453_p1;

assign twiddleObj_twiddleTa_1_address19 = zext_ln544_24_fu_4457_p1;

assign twiddleObj_twiddleTa_1_address2 = zext_ln544_4_fu_4355_p1;

assign twiddleObj_twiddleTa_1_address20 = zext_ln544_25_fu_4461_p1;

assign twiddleObj_twiddleTa_1_address21 = zext_ln544_26_fu_4465_p1;

assign twiddleObj_twiddleTa_1_address22 = zext_ln544_27_fu_4469_p1;

assign twiddleObj_twiddleTa_1_address23 = zext_ln544_28_fu_4473_p1;

assign twiddleObj_twiddleTa_1_address24 = zext_ln544_29_fu_4477_p1;

assign twiddleObj_twiddleTa_1_address25 = zext_ln544_fu_4832_p1;

assign twiddleObj_twiddleTa_1_address26 = zext_ln544_2_fu_4843_p1;

assign twiddleObj_twiddleTa_1_address27 = zext_ln544_6_fu_4857_p1;

assign twiddleObj_twiddleTa_1_address28 = zext_ln544_8_fu_4866_p1;

assign twiddleObj_twiddleTa_1_address29 = zext_ln544_14_fu_4891_p1;

assign twiddleObj_twiddleTa_1_address3 = zext_ln544_5_fu_4359_p1;

assign twiddleObj_twiddleTa_1_address4 = zext_ln544_7_fu_4363_p1;

assign twiddleObj_twiddleTa_1_address5 = zext_ln544_9_fu_4367_p1;

assign twiddleObj_twiddleTa_1_address6 = zext_ln544_10_fu_4371_p1;

assign twiddleObj_twiddleTa_1_address7 = zext_ln544_11_fu_4375_p1;

assign twiddleObj_twiddleTa_1_address8 = zext_ln544_12_fu_4379_p1;

assign twiddleObj_twiddleTa_1_address9 = zext_ln544_13_fu_4383_p1;

assign xor_ln214_1_fu_3453_p2 = (shl_ln90_1_reg_7663_pp0_iter6_reg ^ 11'd1024);

assign xor_ln214_fu_3379_p2 = (11'd1024 ^ add_ln90_reg_7934);

assign zext_ln1118_3_fu_5805_p1 = select_ln703_3_reg_9559;

assign zext_ln1118_4_fu_5823_p1 = select_ln703_4_reg_9579;

assign zext_ln1118_5_fu_5814_p1 = sub_ln703_3_reg_9569;

assign zext_ln1118_fu_5796_p1 = select_ln703_reg_9549;

assign zext_ln135_1_fu_2160_p1 = p_k_assign_0353_reg_663_pp0_iter4_reg;

assign zext_ln135_2_fu_2164_p1 = p_k_assign_0353_reg_663_pp0_iter4_reg;

assign zext_ln135_5_fu_4481_p1 = p_k_assign_0353_reg_663_pp0_iter8_reg;

assign zext_ln135_fu_2468_p1 = p_k_assign_0353_reg_663_pp0_iter5_reg;

assign zext_ln301_fu_3333_p1 = shl_ln3_reg_7647_pp0_iter6_reg;

assign zext_ln544_10_fu_4371_p1 = select_ln114_3_reg_7951_pp0_iter7_reg;

assign zext_ln544_11_fu_4375_p1 = select_ln132_5_reg_8434;

assign zext_ln544_12_fu_4379_p1 = select_ln114_4_reg_7972_pp0_iter7_reg;

assign zext_ln544_13_fu_4383_p1 = select_ln132_6_reg_8439;

assign zext_ln544_14_fu_4891_p1 = select_ln114_5_reg_8793;

assign zext_ln544_15_fu_4421_p1 = select_ln132_7_reg_8459;

assign zext_ln544_16_fu_4425_p1 = select_ln114_6_reg_7998_pp0_iter7_reg;

assign zext_ln544_17_fu_4429_p1 = select_ln132_8_reg_8464;

assign zext_ln544_18_fu_4433_p1 = select_ln114_7_reg_8024_pp0_iter7_reg;

assign zext_ln544_19_fu_4437_p1 = select_ln132_9_reg_8469;

assign zext_ln544_1_fu_4347_p1 = sub_ln214_reg_8384;

assign zext_ln544_20_fu_4441_p1 = select_ln114_8_reg_8060_pp0_iter7_reg;

assign zext_ln544_21_fu_4445_p1 = select_ln132_10_reg_8474;

assign zext_ln544_22_fu_4449_p1 = select_ln114_9_reg_8091_pp0_iter7_reg;

assign zext_ln544_23_fu_4453_p1 = select_ln132_11_reg_8479;

assign zext_ln544_24_fu_4457_p1 = select_ln114_10_reg_8127_pp0_iter7_reg;

assign zext_ln544_25_fu_4461_p1 = select_ln132_reg_8484;

assign zext_ln544_26_fu_4465_p1 = select_ln114_11_reg_8153_pp0_iter7_reg;

assign zext_ln544_27_fu_4469_p1 = select_ln132_12_reg_8489;

assign zext_ln544_28_fu_4473_p1 = select_ln114_12_reg_8179_pp0_iter7_reg;

assign zext_ln544_29_fu_4477_p1 = select_ln132_13_reg_8494;

assign zext_ln544_2_fu_4843_p1 = shl_ln3_reg_7647_pp0_iter8_reg;

assign zext_ln544_3_fu_4351_p1 = sub_ln214_1_reg_8389;

assign zext_ln544_4_fu_4355_p1 = select_ln114_reg_8394;

assign zext_ln544_5_fu_4359_p1 = select_ln132_2_reg_8399;

assign zext_ln544_6_fu_4857_p1 = shl_ln4_reg_7654_pp0_iter8_reg;

assign zext_ln544_7_fu_4363_p1 = sub_ln214_4_reg_8404;

assign zext_ln544_8_fu_4866_p1 = select_ln114_2_reg_8409_pp0_iter8_reg;

assign zext_ln544_9_fu_4367_p1 = select_ln132_4_reg_8424;

assign zext_ln544_fu_4832_p1 = p_k_assign_0353_reg_663_pp0_iter8_reg;

assign zext_ln703_11_fu_5519_p1 = sub_ln703_11_fu_5514_p2;

assign zext_ln703_12_fu_5538_p1 = sub_ln703_12_fu_5533_p2;

assign zext_ln703_13_fu_5557_p1 = sub_ln703_13_fu_5552_p2;

assign zext_ln703_14_fu_5576_p1 = sub_ln703_14_fu_5571_p2;

assign zext_ln703_15_fu_5595_p1 = sub_ln703_15_fu_5590_p2;

assign zext_ln703_16_fu_5614_p1 = sub_ln703_16_fu_5609_p2;

assign zext_ln703_17_fu_5633_p1 = sub_ln703_17_fu_5628_p2;

assign zext_ln703_18_fu_5652_p1 = sub_ln703_18_fu_5647_p2;

assign zext_ln703_19_fu_5671_p1 = sub_ln703_19_fu_5666_p2;

assign zext_ln703_20_fu_5690_p1 = sub_ln703_20_fu_5685_p2;

assign zext_ln703_21_fu_5709_p1 = sub_ln703_21_fu_5704_p2;

assign zext_ln703_22_fu_5728_p1 = sub_ln703_22_fu_5723_p2;

assign zext_ln703_23_fu_5766_p1 = sub_ln703_24_fu_5761_p2;

assign zext_ln703_24_fu_5785_p1 = sub_ln703_25_fu_5780_p2;

assign zext_ln703_2_fu_5374_p1 = sub_ln703_2_fu_5369_p2;

assign zext_ln703_5_fu_5417_p1 = sub_ln703_5_fu_5412_p2;

assign zext_ln703_6_fu_5436_p1 = sub_ln703_6_fu_5431_p2;

assign zext_ln703_7_fu_5455_p1 = sub_ln703_7_fu_5450_p2;

assign zext_ln703_8_fu_5474_p1 = sub_ln703_8_fu_5469_p2;

assign zext_ln703_9_fu_5493_p1 = sub_ln703_9_fu_5488_p2;

assign zext_ln703_fu_5747_p1 = sub_ln703_23_fu_5742_p2;

assign zext_ln90_1_fu_2634_p1 = shl_ln4_reg_7654;

assign zext_ln90_2_fu_2250_p1 = shl_ln90_1_fu_2242_p3;

assign zext_ln90_3_fu_2254_p1 = shl_ln3_fu_2222_p3;

assign zext_ln90_4_fu_2258_p1 = shl_ln3_fu_2222_p3;

assign zext_ln90_6_fu_2374_p1 = shl_ln90_2_fu_2366_p3;

assign zext_ln90_fu_2238_p1 = shl_ln4_fu_2230_p3;

always @ (posedge ap_clk) begin
    shl_ln3_reg_7647[0] <= 1'b0;
    shl_ln3_reg_7647_pp0_iter6_reg[0] <= 1'b0;
    shl_ln3_reg_7647_pp0_iter7_reg[0] <= 1'b0;
    shl_ln3_reg_7647_pp0_iter8_reg[0] <= 1'b0;
    shl_ln4_reg_7654[1:0] <= 2'b00;
    shl_ln4_reg_7654_pp0_iter6_reg[1:0] <= 2'b00;
    shl_ln4_reg_7654_pp0_iter7_reg[1:0] <= 2'b00;
    shl_ln4_reg_7654_pp0_iter8_reg[1:0] <= 2'b00;
    shl_ln90_1_reg_7663[2:0] <= 3'b000;
    shl_ln90_1_reg_7663_pp0_iter6_reg[2:0] <= 3'b000;
    sub_ln90_1_reg_7672[0] <= 1'b0;
    trunc_ln647_25_reg_7687[0] <= 1'b0;
    add_ln90_2_reg_7736[0] <= 1'b0;
    trunc_ln647_33_reg_7752[0] <= 1'b0;
    trunc_ln301_reg_7758[1:0] <= 2'b00;
    trunc_ln647_37_reg_7775[1:0] <= 2'b00;
    trunc_ln301_6_reg_7781[0] <= 1'b0;
    trunc_ln647_41_reg_7797[0] <= 1'b0;
    select_ln114_3_reg_7951[0] <= 1'b0;
    select_ln114_3_reg_7951_pp0_iter7_reg[0] <= 1'b0;
    trunc_ln647_26_reg_7966[0] <= 1'b0;
    select_ln114_7_reg_8024[0] <= 1'b0;
    select_ln114_7_reg_8024_pp0_iter7_reg[0] <= 1'b0;
    trunc_ln647_34_reg_8044[0] <= 1'b0;
    select_ln114_9_reg_8091[1:0] <= 2'b00;
    select_ln114_9_reg_8091_pp0_iter7_reg[1:0] <= 2'b00;
    trunc_ln647_38_reg_8111[1:0] <= 2'b00;
    select_ln114_11_reg_8153[0] <= 1'b0;
    select_ln114_11_reg_8153_pp0_iter7_reg[0] <= 1'b0;
    trunc_ln647_42_reg_8173[0] <= 1'b0;
    sub_ln214_1_reg_8389[0] <= 1'b0;
    sub_ln214_4_reg_8404[1:0] <= 2'b00;
    select_ln132_5_reg_8434[0] <= 1'b0;
    select_ln132_9_reg_8469[0] <= 1'b0;
    select_ln132_11_reg_8479[1:0] <= 2'b00;
    select_ln132_12_reg_8489[0] <= 1'b0;
    select_ln114_5_reg_8793[2:0] <= 3'b000;
    zext_ln1118_reg_9694[34:15] <= 20'b00000000000000000000;
    zext_ln1118_3_reg_9712[34:15] <= 20'b00000000000000000000;
    zext_ln1118_5_reg_9730[34:15] <= 20'b00000000000000000000;
    zext_ln1118_4_reg_9748[34:15] <= 20'b00000000000000000000;
end

endmodule //fftStageKernelS2S
