
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000114f0  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000de38  080116e0  080116e0  000216e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f518  0801f518  000302b4  2**0
                  CONTENTS
  4 .ARM          00000000  0801f518  0801f518  000302b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801f518  0801f518  000302b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f518  0801f518  0002f518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f51c  0801f51c  0002f51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b4  20000000  0801f520  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000047b4  200002b8  0801f7d4  000302b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004a6c  0801f7d4  00034a6c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000302b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000560e7  00000000  00000000  000302dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009abf  00000000  00000000  000863c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000027d0  00000000  00000000  0008fe88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002390  00000000  00000000  00092658  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003b0f6  00000000  00000000  000949e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00034760  00000000  00000000  000cfade  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00123c48  00000000  00000000  0010423e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00227e86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a884  00000000  00000000  00227f04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002b8 	.word	0x200002b8
 800020c:	00000000 	.word	0x00000000
 8000210:	080116c8 	.word	0x080116c8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002bc 	.word	0x200002bc
 800022c:	080116c8 	.word	0x080116c8

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000b5c:	4b03      	ldr	r3, [pc, #12]	; (8000b6c <configureTimerForRunTimeStats+0x14>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
}
 8000b62:	bf00      	nop
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	20002900 	.word	0x20002900

08000b70 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 8000b74:	4b02      	ldr	r3, [pc, #8]	; (8000b80 <getRunTimeCounterValue+0x10>)
 8000b76:	681b      	ldr	r3, [r3, #0]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bc80      	pop	{r7}
 8000b7e:	4770      	bx	lr
 8000b80:	20002900 	.word	0x20002900

08000b84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4a06      	ldr	r2, [pc, #24]	; (8000bac <vApplicationGetIdleTaskMemory+0x28>)
 8000b94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	4a05      	ldr	r2, [pc, #20]	; (8000bb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2280      	movs	r2, #128	; 0x80
 8000ba0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000ba2:	bf00      	nop
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr
 8000bac:	200002d4 	.word	0x200002d4
 8000bb0:	20000334 	.word	0x20000334

08000bb4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000bb4:	b5b0      	push	{r4, r5, r7, lr}
 8000bb6:	b0b2      	sub	sp, #200	; 0xc8
 8000bb8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000bba:	4b43      	ldr	r3, [pc, #268]	; (8000cc8 <MX_FREERTOS_Init+0x114>)
 8000bbc:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000bc0:	461d      	mov	r5, r3
 8000bc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000bce:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f006 fbd5 	bl	8007384 <osThreadCreate>
 8000bda:	4602      	mov	r2, r0
 8000bdc:	4b3b      	ldr	r3, [pc, #236]	; (8000ccc <MX_FREERTOS_Init+0x118>)
 8000bde:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 8000be0:	4b3b      	ldr	r3, [pc, #236]	; (8000cd0 <MX_FREERTOS_Init+0x11c>)
 8000be2:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000be6:	461d      	mov	r5, r3
 8000be8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bf0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000bf4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f006 fbc2 	bl	8007384 <osThreadCreate>
 8000c00:	4602      	mov	r2, r0
 8000c02:	4b34      	ldr	r3, [pc, #208]	; (8000cd4 <MX_FREERTOS_Init+0x120>)
 8000c04:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityBelowNormal, 0, 256);
 8000c06:	4b34      	ldr	r3, [pc, #208]	; (8000cd8 <MX_FREERTOS_Init+0x124>)
 8000c08:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000c0c:	461d      	mov	r5, r3
 8000c0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c12:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000c1a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f006 fbaf 	bl	8007384 <osThreadCreate>
 8000c26:	4602      	mov	r2, r0
 8000c28:	4b2c      	ldr	r3, [pc, #176]	; (8000cdc <MX_FREERTOS_Init+0x128>)
 8000c2a:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_4ms_Pro */
  osThreadDef(myTask_4ms_Pro, StartTask_4ms_Pro, osPriorityIdle, 0, 256);
 8000c2c:	4b2c      	ldr	r3, [pc, #176]	; (8000ce0 <MX_FREERTOS_Init+0x12c>)
 8000c2e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000c32:	461d      	mov	r5, r3
 8000c34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c38:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_4ms_ProHandle = osThreadCreate(osThread(myTask_4ms_Pro), NULL);
 8000c40:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f006 fb9c 	bl	8007384 <osThreadCreate>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	4b25      	ldr	r3, [pc, #148]	; (8000ce4 <MX_FREERTOS_Init+0x130>)
 8000c50:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_8ms_Pro */
  osThreadDef(myTask_8ms_Pro, StartTask_8ms_Pro, osPriorityIdle, 0, 256);
 8000c52:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <MX_FREERTOS_Init+0x134>)
 8000c54:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000c58:	461d      	mov	r5, r3
 8000c5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_8ms_ProHandle = osThreadCreate(osThread(myTask_8ms_Pro), NULL);
 8000c66:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f006 fb89 	bl	8007384 <osThreadCreate>
 8000c72:	4602      	mov	r2, r0
 8000c74:	4b1d      	ldr	r3, [pc, #116]	; (8000cec <MX_FREERTOS_Init+0x138>)
 8000c76:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_16ms_Pro */
  osThreadDef(myTask_16ms_Pro, StartTask_16ms_Pro, osPriorityIdle, 0, 256);
 8000c78:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <MX_FREERTOS_Init+0x13c>)
 8000c7a:	f107 0420 	add.w	r4, r7, #32
 8000c7e:	461d      	mov	r5, r3
 8000c80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c84:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_16ms_ProHandle = osThreadCreate(osThread(myTask_16ms_Pro), NULL);
 8000c8c:	f107 0320 	add.w	r3, r7, #32
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f006 fb76 	bl	8007384 <osThreadCreate>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	4b16      	ldr	r3, [pc, #88]	; (8000cf4 <MX_FREERTOS_Init+0x140>)
 8000c9c:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_100ms_Pr */
  osThreadDef(myTask_100ms_Pr, StartTask_100ms_Pro, osPriorityIdle, 0, 256);
 8000c9e:	4b16      	ldr	r3, [pc, #88]	; (8000cf8 <MX_FREERTOS_Init+0x144>)
 8000ca0:	1d3c      	adds	r4, r7, #4
 8000ca2:	461d      	mov	r5, r3
 8000ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ca8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_100ms_PrHandle = osThreadCreate(osThread(myTask_100ms_Pr), NULL);
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f006 fb65 	bl	8007384 <osThreadCreate>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	; (8000cfc <MX_FREERTOS_Init+0x148>)
 8000cbe:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000cc0:	bf00      	nop
 8000cc2:	37c8      	adds	r7, #200	; 0xc8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8000cc8:	080116ec 	.word	0x080116ec
 8000ccc:	200028f4 	.word	0x200028f4
 8000cd0:	08011714 	.word	0x08011714
 8000cd4:	20002954 	.word	0x20002954
 8000cd8:	08011740 	.word	0x08011740
 8000cdc:	200028f0 	.word	0x200028f0
 8000ce0:	0801176c 	.word	0x0801176c
 8000ce4:	200028f8 	.word	0x200028f8
 8000ce8:	08011798 	.word	0x08011798
 8000cec:	20002908 	.word	0x20002908
 8000cf0:	080117c4 	.word	0x080117c4
 8000cf4:	20002904 	.word	0x20002904
 8000cf8:	080117f0 	.word	0x080117f0
 8000cfc:	20002950 	.word	0x20002950

08000d00 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000d08:	f00d f9f0 	bl	800e0ec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	//printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
	SPI_FLASH_ReadDeviceID();
 8000d0c:	f00c ff7c 	bl	800dc08 <SPI_FLASH_ReadDeviceID>
    vTaskDelay(200);
 8000d10:	20c8      	movs	r0, #200	; 0xc8
 8000d12:	f006 fddb 	bl	80078cc <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000d16:	2201      	movs	r2, #1
 8000d18:	2108      	movs	r1, #8
 8000d1a:	4807      	ldr	r0, [pc, #28]	; (8000d38 <StartDefaultTask+0x38>)
 8000d1c:	f001 fa74 	bl	8002208 <HAL_GPIO_WritePin>
    vTaskDelay(200);
 8000d20:	20c8      	movs	r0, #200	; 0xc8
 8000d22:	f006 fdd3 	bl	80078cc <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2108      	movs	r1, #8
 8000d2a:	4803      	ldr	r0, [pc, #12]	; (8000d38 <StartDefaultTask+0x38>)
 8000d2c:	f001 fa6c 	bl	8002208 <HAL_GPIO_WritePin>
    osDelay(1);
 8000d30:	2001      	movs	r0, #1
 8000d32:	f006 fb73 	bl	800741c <osDelay>
	SPI_FLASH_ReadDeviceID();
 8000d36:	e7e9      	b.n	8000d0c <StartDefaultTask+0xc>
 8000d38:	40011000 	.word	0x40011000

08000d3c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
		//printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
		//USB SEND BUFF
		//USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
		//HAL_Delay(1000);

	  vTaskDelay(200);
 8000d44:	20c8      	movs	r0, #200	; 0xc8
 8000d46:	f006 fdc1 	bl	80078cc <vTaskDelay>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	2110      	movs	r1, #16
 8000d4e:	4807      	ldr	r0, [pc, #28]	; (8000d6c <StartTask03+0x30>)
 8000d50:	f001 fa5a 	bl	8002208 <HAL_GPIO_WritePin>
	  vTaskDelay(200);
 8000d54:	20c8      	movs	r0, #200	; 0xc8
 8000d56:	f006 fdb9 	bl	80078cc <vTaskDelay>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2110      	movs	r1, #16
 8000d5e:	4803      	ldr	r0, [pc, #12]	; (8000d6c <StartTask03+0x30>)
 8000d60:	f001 fa52 	bl	8002208 <HAL_GPIO_WritePin>
	  osDelay(1);
 8000d64:	2001      	movs	r0, #1
 8000d66:	f006 fb59 	bl	800741c <osDelay>
	  vTaskDelay(200);
 8000d6a:	e7eb      	b.n	8000d44 <StartTask03+0x8>
 8000d6c:	40011000 	.word	0x40011000

08000d70 <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	6018      	str	r0, [r3, #0]
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
	printf("%s\r\n", pcWriteBuffer);


#endif
    vTaskDelay(20);
 8000d7c:	2014      	movs	r0, #20
 8000d7e:	f006 fda5 	bl	80078cc <vTaskDelay>
    osDelay(1);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f006 fb4a 	bl	800741c <osDelay>
    vTaskDelay(20);
 8000d88:	e7f8      	b.n	8000d7c <PrintfTask+0xc>

08000d8a <StartTask_4ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_4ms_Pro */
void StartTask_4ms_Pro(void const * argument)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_4ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_4ms_Pro();
 8000d92:	f00c fd07 	bl	800d7a4 <Task_4ms_Pro>
    osDelay(1);
 8000d96:	2001      	movs	r0, #1
 8000d98:	f006 fb40 	bl	800741c <osDelay>
  {
 8000d9c:	e7f9      	b.n	8000d92 <StartTask_4ms_Pro+0x8>

08000d9e <StartTask_8ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_8ms_Pro */
void StartTask_8ms_Pro(void const * argument)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b082      	sub	sp, #8
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_8ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_8ms_Pro();
 8000da6:	f00c fd03 	bl	800d7b0 <Task_8ms_Pro>
    osDelay(1);
 8000daa:	2001      	movs	r0, #1
 8000dac:	f006 fb36 	bl	800741c <osDelay>
  {
 8000db0:	e7f9      	b.n	8000da6 <StartTask_8ms_Pro+0x8>

08000db2 <StartTask_16ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_16ms_Pro */
void StartTask_16ms_Pro(void const * argument)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b082      	sub	sp, #8
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_16ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_16ms_Pro();
 8000dba:	f00c fd09 	bl	800d7d0 <Task_16ms_Pro>
    osDelay(1);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f006 fb2c 	bl	800741c <osDelay>
  {
 8000dc4:	e7f9      	b.n	8000dba <StartTask_16ms_Pro+0x8>

08000dc6 <StartTask_100ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_100ms_Pro */
void StartTask_100ms_Pro(void const * argument)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_100ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_100ms_Pro();
 8000dce:	f00c fd05 	bl	800d7dc <Task_100ms_Pro>
    osDelay(1);
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	f006 fb22 	bl	800741c <osDelay>
  {
 8000dd8:	e7f9      	b.n	8000dce <StartTask_100ms_Pro+0x8>
	...

08000ddc <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	; 0x28
 8000de0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df0:	4bb1      	ldr	r3, [pc, #708]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	4ab0      	ldr	r2, [pc, #704]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000df6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dfa:	6193      	str	r3, [r2, #24]
 8000dfc:	4bae      	ldr	r3, [pc, #696]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e04:	613b      	str	r3, [r7, #16]
 8000e06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e08:	4bab      	ldr	r3, [pc, #684]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4aaa      	ldr	r2, [pc, #680]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e0e:	f043 0310 	orr.w	r3, r3, #16
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4ba8      	ldr	r3, [pc, #672]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0310 	and.w	r3, r3, #16
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4ba5      	ldr	r3, [pc, #660]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4aa4      	ldr	r2, [pc, #656]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4ba2      	ldr	r3, [pc, #648]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0304 	and.w	r3, r3, #4
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e38:	4b9f      	ldr	r3, [pc, #636]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a9e      	ldr	r2, [pc, #632]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e3e:	f043 0308 	orr.w	r3, r3, #8
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b9c      	ldr	r3, [pc, #624]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f003 0308 	and.w	r3, r3, #8
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e50:	4b99      	ldr	r3, [pc, #612]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a98      	ldr	r2, [pc, #608]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e56:	f043 0320 	orr.w	r3, r3, #32
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b96      	ldr	r3, [pc, #600]	; (80010b8 <MX_GPIO_Init+0x2dc>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f003 0320 	and.w	r3, r3, #32
 8000e64:	603b      	str	r3, [r7, #0]
 8000e66:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2150      	movs	r1, #80	; 0x50
 8000e6c:	4893      	ldr	r0, [pc, #588]	; (80010bc <MX_GPIO_Init+0x2e0>)
 8000e6e:	f001 f9cb 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin 
 8000e72:	2200      	movs	r2, #0
 8000e74:	f44f 7176 	mov.w	r1, #984	; 0x3d8
 8000e78:	4891      	ldr	r0, [pc, #580]	; (80010c0 <MX_GPIO_Init+0x2e4>)
 8000e7a:	f001 f9c5 	bl	8002208 <HAL_GPIO_WritePin>
                          |POW_AMP_STANDBY_Pin|MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	2110      	movs	r1, #16
 8000e82:	4890      	ldr	r0, [pc, #576]	; (80010c4 <MX_GPIO_Init+0x2e8>)
 8000e84:	f001 f9c0 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8000e8e:	488e      	ldr	r0, [pc, #568]	; (80010c8 <MX_GPIO_Init+0x2ec>)
 8000e90:	f001 f9ba 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e9a:	488a      	ldr	r0, [pc, #552]	; (80010c4 <MX_GPIO_Init+0x2e8>)
 8000e9c:	f001 f9b4 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000ea6:	4889      	ldr	r0, [pc, #548]	; (80010cc <MX_GPIO_Init+0x2f0>)
 8000ea8:	f001 f9ae 	bl	8002208 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE11 
                           PE12 PE13 PE14 PE15 
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11 
 8000eac:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8000eb0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eb6:	f107 0314 	add.w	r3, r7, #20
 8000eba:	4619      	mov	r1, r3
 8000ebc:	487f      	ldr	r0, [pc, #508]	; (80010bc <MX_GPIO_Init+0x2e0>)
 8000ebe:	f001 f839 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 8000ec2:	2350      	movs	r3, #80	; 0x50
 8000ec4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ed2:	f107 0314 	add.w	r3, r7, #20
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4878      	ldr	r0, [pc, #480]	; (80010bc <MX_GPIO_Init+0x2e0>)
 8000eda:	f001 f82b 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_0;
 8000ede:	2321      	movs	r3, #33	; 0x21
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ee2:	4b7b      	ldr	r3, [pc, #492]	; (80010d0 <MX_GPIO_Init+0x2f4>)
 8000ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4872      	ldr	r0, [pc, #456]	; (80010bc <MX_GPIO_Init+0x2e0>)
 8000ef2:	f001 f81f 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8000ef6:	f643 4307 	movw	r3, #15367	; 0x3c07
 8000efa:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efc:	2303      	movs	r3, #3
 8000efe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4619      	mov	r1, r3
 8000f06:	486e      	ldr	r0, [pc, #440]	; (80010c0 <MX_GPIO_Init+0x2e4>)
 8000f08:	f001 f814 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000f0c:	2318      	movs	r3, #24
 8000f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f10:	2301      	movs	r3, #1
 8000f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f14:	2301      	movs	r3, #1
 8000f16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	4619      	mov	r1, r3
 8000f22:	4867      	ldr	r0, [pc, #412]	; (80010c0 <MX_GPIO_Init+0x2e4>)
 8000f24:	f001 f806 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4862      	ldr	r0, [pc, #392]	; (80010c4 <MX_GPIO_Init+0x2e8>)
 8000f3c:	f000 fffa 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000f40:	230e      	movs	r3, #14
 8000f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f44:	2303      	movs	r3, #3
 8000f46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	485d      	ldr	r0, [pc, #372]	; (80010c4 <MX_GPIO_Init+0x2e8>)
 8000f50:	f000 fff0 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000f54:	2310      	movs	r3, #16
 8000f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f60:	2303      	movs	r3, #3
 8000f62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4856      	ldr	r0, [pc, #344]	; (80010c4 <MX_GPIO_Init+0x2e8>)
 8000f6c:	f000 ffe2 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BAT_CHECK_Pin;
 8000f70:	2320      	movs	r3, #32
 8000f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f74:	2300      	movs	r3, #0
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_CHECK_GPIO_Port, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	484f      	ldr	r0, [pc, #316]	; (80010c0 <MX_GPIO_Init+0x2e4>)
 8000f84:	f000 ffd6 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 8000f88:	2307      	movs	r3, #7
 8000f8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	484c      	ldr	r0, [pc, #304]	; (80010cc <MX_GPIO_Init+0x2f0>)
 8000f9c:	f000 ffca 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin;
 8000fa0:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000fa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4841      	ldr	r0, [pc, #260]	; (80010bc <MX_GPIO_Init+0x2e0>)
 8000fb6:	f000 ffbd 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 8000fba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	4619      	mov	r1, r3
 8000fce:	483e      	ldr	r0, [pc, #248]	; (80010c8 <MX_GPIO_Init+0x2ec>)
 8000fd0:	f000 ffb0 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 8000fd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4837      	ldr	r0, [pc, #220]	; (80010c8 <MX_GPIO_Init+0x2ec>)
 8000fea:	f000 ffa3 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8000fee:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 8000ff2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4832      	ldr	r0, [pc, #200]	; (80010c8 <MX_GPIO_Init+0x2ec>)
 8001000:	f000 ff98 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 8001004:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2302      	movs	r3, #2
 8001014:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	482a      	ldr	r0, [pc, #168]	; (80010c8 <MX_GPIO_Init+0x2ec>)
 800101e:	f000 ff89 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 8001022:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001028:	2301      	movs	r3, #1
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2302      	movs	r3, #2
 8001032:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	4821      	ldr	r0, [pc, #132]	; (80010c0 <MX_GPIO_Init+0x2e4>)
 800103c:	f000 ff7a 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 8001040:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	2302      	movs	r3, #2
 8001050:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 8001052:	f107 0314 	add.w	r3, r7, #20
 8001056:	4619      	mov	r1, r3
 8001058:	481a      	ldr	r0, [pc, #104]	; (80010c4 <MX_GPIO_Init+0x2e8>)
 800105a:	f000 ff6b 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800105e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001064:	2301      	movs	r3, #1
 8001066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2302      	movs	r3, #2
 800106e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	4619      	mov	r1, r3
 8001076:	4815      	ldr	r0, [pc, #84]	; (80010cc <MX_GPIO_Init+0x2f0>)
 8001078:	f000 ff5c 	bl	8001f34 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <MX_GPIO_Init+0x2f8>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	627b      	str	r3, [r7, #36]	; 0x24
 8001082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001084:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001090:	627b      	str	r3, [r7, #36]	; 0x24
 8001092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001094:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
 800109a:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <MX_GPIO_Init+0x2f8>)
 800109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109e:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2105      	movs	r1, #5
 80010a4:	2017      	movs	r0, #23
 80010a6:	f000 ff1a 	bl	8001ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010aa:	2017      	movs	r0, #23
 80010ac:	f000 ff33 	bl	8001f16 <HAL_NVIC_EnableIRQ>

}
 80010b0:	bf00      	nop
 80010b2:	3728      	adds	r7, #40	; 0x28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40011800 	.word	0x40011800
 80010c0:	40011000 	.word	0x40011000
 80010c4:	40010800 	.word	0x40010800
 80010c8:	40011400 	.word	0x40011400
 80010cc:	40010c00 	.word	0x40010c00
 80010d0:	10210000 	.word	0x10210000
 80010d4:	40010000 	.word	0x40010000

080010d8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <MX_I2C1_Init+0x50>)
 80010de:	4a13      	ldr	r2, [pc, #76]	; (800112c <MX_I2C1_Init+0x54>)
 80010e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010e2:	4b11      	ldr	r3, [pc, #68]	; (8001128 <MX_I2C1_Init+0x50>)
 80010e4:	4a12      	ldr	r2, [pc, #72]	; (8001130 <MX_I2C1_Init+0x58>)
 80010e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <MX_I2C1_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_I2C1_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <MX_I2C1_Init+0x50>)
 80010f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <MX_I2C1_Init+0x50>)
 80010fe:	2200      	movs	r2, #0
 8001100:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <MX_I2C1_Init+0x50>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001108:	4b07      	ldr	r3, [pc, #28]	; (8001128 <MX_I2C1_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110e:	4b06      	ldr	r3, [pc, #24]	; (8001128 <MX_I2C1_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001114:	4804      	ldr	r0, [pc, #16]	; (8001128 <MX_I2C1_Init+0x50>)
 8001116:	f001 f8b1 	bl	800227c <HAL_I2C_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001120:	f000 f94a 	bl	80013b8 <Error_Handler>
  }

}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20002958 	.word	0x20002958
 800112c:	40005400 	.word	0x40005400
 8001130:	000186a0 	.word	0x000186a0

08001134 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_I2C2_Init+0x50>)
 800113a:	4a13      	ldr	r2, [pc, #76]	; (8001188 <MX_I2C2_Init+0x54>)
 800113c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_I2C2_Init+0x50>)
 8001140:	4a12      	ldr	r2, [pc, #72]	; (800118c <MX_I2C2_Init+0x58>)
 8001142:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_I2C2_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800114a:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <MX_I2C2_Init+0x50>)
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_I2C2_Init+0x50>)
 8001152:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001156:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <MX_I2C2_Init+0x50>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_I2C2_Init+0x50>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <MX_I2C2_Init+0x50>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_I2C2_Init+0x50>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_I2C2_Init+0x50>)
 8001172:	f001 f883 	bl	800227c <HAL_I2C_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800117c:	f000 f91c 	bl	80013b8 <Error_Handler>
  }

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200029ac 	.word	0x200029ac
 8001188:	40005800 	.word	0x40005800
 800118c:	000186a0 	.word	0x000186a0

08001190 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	; 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0318 	add.w	r3, r7, #24
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a2b      	ldr	r2, [pc, #172]	; (8001258 <HAL_I2C_MspInit+0xc8>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d124      	bne.n	80011fa <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b0:	4b2a      	ldr	r3, [pc, #168]	; (800125c <HAL_I2C_MspInit+0xcc>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a29      	ldr	r2, [pc, #164]	; (800125c <HAL_I2C_MspInit+0xcc>)
 80011b6:	f043 0308 	orr.w	r3, r3, #8
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b27      	ldr	r3, [pc, #156]	; (800125c <HAL_I2C_MspInit+0xcc>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0308 	and.w	r3, r3, #8
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011c8:	23c0      	movs	r3, #192	; 0xc0
 80011ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011cc:	2312      	movs	r3, #18
 80011ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d4:	f107 0318 	add.w	r3, r7, #24
 80011d8:	4619      	mov	r1, r3
 80011da:	4821      	ldr	r0, [pc, #132]	; (8001260 <HAL_I2C_MspInit+0xd0>)
 80011dc:	f000 feaa 	bl	8001f34 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011e0:	4b1e      	ldr	r3, [pc, #120]	; (800125c <HAL_I2C_MspInit+0xcc>)
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	4a1d      	ldr	r2, [pc, #116]	; (800125c <HAL_I2C_MspInit+0xcc>)
 80011e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011ea:	61d3      	str	r3, [r2, #28]
 80011ec:	4b1b      	ldr	r3, [pc, #108]	; (800125c <HAL_I2C_MspInit+0xcc>)
 80011ee:	69db      	ldr	r3, [r3, #28]
 80011f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80011f8:	e029      	b.n	800124e <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a19      	ldr	r2, [pc, #100]	; (8001264 <HAL_I2C_MspInit+0xd4>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d124      	bne.n	800124e <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <HAL_I2C_MspInit+0xcc>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	4a14      	ldr	r2, [pc, #80]	; (800125c <HAL_I2C_MspInit+0xcc>)
 800120a:	f043 0308 	orr.w	r3, r3, #8
 800120e:	6193      	str	r3, [r2, #24]
 8001210:	4b12      	ldr	r3, [pc, #72]	; (800125c <HAL_I2C_MspInit+0xcc>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	f003 0308 	and.w	r3, r3, #8
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800121c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001222:	2312      	movs	r3, #18
 8001224:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122a:	f107 0318 	add.w	r3, r7, #24
 800122e:	4619      	mov	r1, r3
 8001230:	480b      	ldr	r0, [pc, #44]	; (8001260 <HAL_I2C_MspInit+0xd0>)
 8001232:	f000 fe7f 	bl	8001f34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <HAL_I2C_MspInit+0xcc>)
 8001238:	69db      	ldr	r3, [r3, #28]
 800123a:	4a08      	ldr	r2, [pc, #32]	; (800125c <HAL_I2C_MspInit+0xcc>)
 800123c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001240:	61d3      	str	r3, [r2, #28]
 8001242:	4b06      	ldr	r3, [pc, #24]	; (800125c <HAL_I2C_MspInit+0xcc>)
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
}
 800124e:	bf00      	nop
 8001250:	3728      	adds	r7, #40	; 0x28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40005400 	.word	0x40005400
 800125c:	40021000 	.word	0x40021000
 8001260:	40010c00 	.word	0x40010c00
 8001264:	40005800 	.word	0x40005800

08001268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800126c:	f000 fd50 	bl	8001d10 <HAL_Init>
  //SysHardware_Init();
  //SysSoftware_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001270:	f000 f834 	bl	80012dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001274:	f7ff fdb2 	bl	8000ddc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001278:	f7ff ff2e 	bl	80010d8 <MX_I2C1_Init>
  MX_I2C2_Init();
 800127c:	f7ff ff5a 	bl	8001134 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001280:	f000 f8a0 	bl	80013c4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001284:	f000 f8d4 	bl	8001430 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001288:	f000 f908 	bl	800149c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800128c:	f000 fc8c 	bl	8001ba8 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8001290:	f000 fc16 	bl	8001ac0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim5);
 8001294:	480a      	ldr	r0, [pc, #40]	; (80012c0 <main+0x58>)
 8001296:	f002 ff9f 	bl	80041d8 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	2110      	movs	r1, #16
 800129e:	4809      	ldr	r0, [pc, #36]	; (80012c4 <main+0x5c>)
 80012a0:	f000 ffb2 	bl	8002208 <HAL_GPIO_WritePin>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 80012a4:	4908      	ldr	r1, [pc, #32]	; (80012c8 <main+0x60>)
 80012a6:	4809      	ldr	r0, [pc, #36]	; (80012cc <main+0x64>)
 80012a8:	f00d fb54 	bl	800e954 <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 80012ac:	4a08      	ldr	r2, [pc, #32]	; (80012d0 <main+0x68>)
 80012ae:	4909      	ldr	r1, [pc, #36]	; (80012d4 <main+0x6c>)
 80012b0:	4809      	ldr	r0, [pc, #36]	; (80012d8 <main+0x70>)
 80012b2:	f00d fb4f 	bl	800e954 <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80012b6:	f7ff fc7d 	bl	8000bb4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80012ba:	f006 f85c 	bl	8007376 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012be:	e7fe      	b.n	80012be <main+0x56>
 80012c0:	20002bcc 	.word	0x20002bcc
 80012c4:	40010800 	.word	0x40010800
 80012c8:	0801180c 	.word	0x0801180c
 80012cc:	08011818 	.word	0x08011818
 80012d0:	08011840 	.word	0x08011840
 80012d4:	0801184c 	.word	0x0801184c
 80012d8:	08011858 	.word	0x08011858

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b096      	sub	sp, #88	; 0x58
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012e6:	2228      	movs	r2, #40	; 0x28
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f00d fb2a 	bl	800e944 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
 800130e:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001310:	2301      	movs	r3, #1
 8001312:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001318:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800131a:	2300      	movs	r3, #0
 800131c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800131e:	2301      	movs	r3, #1
 8001320:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001322:	2302      	movs	r3, #2
 8001324:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800132a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800132c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001330:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001332:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001336:	4618      	mov	r0, r3
 8001338:	f001 ff96 	bl	8003268 <HAL_RCC_OscConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001342:	f000 f839 	bl	80013b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001346:	230f      	movs	r3, #15
 8001348:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800134a:	2302      	movs	r3, #2
 800134c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001356:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	2102      	movs	r1, #2
 8001362:	4618      	mov	r0, r3
 8001364:	f002 fa00 	bl	8003768 <HAL_RCC_ClockConfig>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800136e:	f000 f823 	bl	80013b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001372:	2310      	movs	r3, #16
 8001374:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001376:	2300      	movs	r3, #0
 8001378:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	4618      	mov	r0, r3
 800137e:	f002 fbbf 	bl	8003b00 <HAL_RCCEx_PeriphCLKConfig>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001388:	f000 f816 	bl	80013b8 <Error_Handler>
  }
}
 800138c:	bf00      	nop
 800138e:	3758      	adds	r7, #88	; 0x58
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a04      	ldr	r2, [pc, #16]	; (80013b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d101      	bne.n	80013aa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013a6:	f000 fcc9 	bl	8001d3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40012c00 	.word	0x40012c00

080013b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80013c8:	4b17      	ldr	r3, [pc, #92]	; (8001428 <MX_SPI1_Init+0x64>)
 80013ca:	4a18      	ldr	r2, [pc, #96]	; (800142c <MX_SPI1_Init+0x68>)
 80013cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ce:	4b16      	ldr	r3, [pc, #88]	; (8001428 <MX_SPI1_Init+0x64>)
 80013d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013d6:	4b14      	ldr	r3, [pc, #80]	; (8001428 <MX_SPI1_Init+0x64>)
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <MX_SPI1_Init+0x64>)
 80013de:	2200      	movs	r2, #0
 80013e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_SPI1_Init+0x64>)
 80013e4:	2202      	movs	r2, #2
 80013e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_SPI1_Init+0x64>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <MX_SPI1_Init+0x64>)
 80013f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <MX_SPI1_Init+0x64>)
 80013f8:	2220      	movs	r2, #32
 80013fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <MX_SPI1_Init+0x64>)
 80013fe:	2200      	movs	r2, #0
 8001400:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <MX_SPI1_Init+0x64>)
 8001404:	2200      	movs	r2, #0
 8001406:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <MX_SPI1_Init+0x64>)
 800140a:	2200      	movs	r2, #0
 800140c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <MX_SPI1_Init+0x64>)
 8001410:	220a      	movs	r2, #10
 8001412:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001414:	4804      	ldr	r0, [pc, #16]	; (8001428 <MX_SPI1_Init+0x64>)
 8001416:	f002 fc29 	bl	8003c6c <HAL_SPI_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001420:	f7ff ffca 	bl	80013b8 <Error_Handler>
  }

}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20002af0 	.word	0x20002af0
 800142c:	40013000 	.word	0x40013000

08001430 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001434:	4b17      	ldr	r3, [pc, #92]	; (8001494 <MX_SPI2_Init+0x64>)
 8001436:	4a18      	ldr	r2, [pc, #96]	; (8001498 <MX_SPI2_Init+0x68>)
 8001438:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800143a:	4b16      	ldr	r3, [pc, #88]	; (8001494 <MX_SPI2_Init+0x64>)
 800143c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001440:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001442:	4b14      	ldr	r3, [pc, #80]	; (8001494 <MX_SPI2_Init+0x64>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001448:	4b12      	ldr	r3, [pc, #72]	; (8001494 <MX_SPI2_Init+0x64>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <MX_SPI2_Init+0x64>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001454:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <MX_SPI2_Init+0x64>)
 8001456:	2200      	movs	r2, #0
 8001458:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800145a:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <MX_SPI2_Init+0x64>)
 800145c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001460:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001462:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <MX_SPI2_Init+0x64>)
 8001464:	2200      	movs	r2, #0
 8001466:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001468:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <MX_SPI2_Init+0x64>)
 800146a:	2200      	movs	r2, #0
 800146c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <MX_SPI2_Init+0x64>)
 8001470:	2200      	movs	r2, #0
 8001472:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001474:	4b07      	ldr	r3, [pc, #28]	; (8001494 <MX_SPI2_Init+0x64>)
 8001476:	2200      	movs	r2, #0
 8001478:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <MX_SPI2_Init+0x64>)
 800147c:	220a      	movs	r2, #10
 800147e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001480:	4804      	ldr	r0, [pc, #16]	; (8001494 <MX_SPI2_Init+0x64>)
 8001482:	f002 fbf3 	bl	8003c6c <HAL_SPI_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800148c:	f7ff ff94 	bl	80013b8 <Error_Handler>
  }

}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20002a40 	.word	0x20002a40
 8001498:	40003800 	.word	0x40003800

0800149c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80014a0:	4b17      	ldr	r3, [pc, #92]	; (8001500 <MX_SPI3_Init+0x64>)
 80014a2:	4a18      	ldr	r2, [pc, #96]	; (8001504 <MX_SPI3_Init+0x68>)
 80014a4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014a6:	4b16      	ldr	r3, [pc, #88]	; (8001500 <MX_SPI3_Init+0x64>)
 80014a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014ac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014ae:	4b14      	ldr	r3, [pc, #80]	; (8001500 <MX_SPI3_Init+0x64>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <MX_SPI3_Init+0x64>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <MX_SPI3_Init+0x64>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <MX_SPI3_Init+0x64>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <MX_SPI3_Init+0x64>)
 80014c8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80014cc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014ce:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <MX_SPI3_Init+0x64>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014d4:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <MX_SPI3_Init+0x64>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <MX_SPI3_Init+0x64>)
 80014dc:	2200      	movs	r2, #0
 80014de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e0:	4b07      	ldr	r3, [pc, #28]	; (8001500 <MX_SPI3_Init+0x64>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <MX_SPI3_Init+0x64>)
 80014e8:	220a      	movs	r2, #10
 80014ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014ec:	4804      	ldr	r0, [pc, #16]	; (8001500 <MX_SPI3_Init+0x64>)
 80014ee:	f002 fbbd 	bl	8003c6c <HAL_SPI_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80014f8:	f7ff ff5e 	bl	80013b8 <Error_Handler>
  }

}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20002a98 	.word	0x20002a98
 8001504:	40003c00 	.word	0x40003c00

08001508 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08e      	sub	sp, #56	; 0x38
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a5f      	ldr	r2, [pc, #380]	; (80016a0 <HAL_SPI_MspInit+0x198>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d130      	bne.n	800158a <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001528:	4b5e      	ldr	r3, [pc, #376]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	4a5d      	ldr	r2, [pc, #372]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800152e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001532:	6193      	str	r3, [r2, #24]
 8001534:	4b5b      	ldr	r3, [pc, #364]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001540:	4b58      	ldr	r3, [pc, #352]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	4a57      	ldr	r2, [pc, #348]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001546:	f043 0304 	orr.w	r3, r3, #4
 800154a:	6193      	str	r3, [r2, #24]
 800154c:	4b55      	ldr	r3, [pc, #340]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	f003 0304 	and.w	r3, r3, #4
 8001554:	623b      	str	r3, [r7, #32]
 8001556:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8001558:	23a0      	movs	r3, #160	; 0xa0
 800155a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155c:	2302      	movs	r3, #2
 800155e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001560:	2303      	movs	r3, #3
 8001562:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001568:	4619      	mov	r1, r3
 800156a:	484f      	ldr	r0, [pc, #316]	; (80016a8 <HAL_SPI_MspInit+0x1a0>)
 800156c:	f000 fce2 	bl	8001f34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8001570:	2340      	movs	r3, #64	; 0x40
 8001572:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001574:	2300      	movs	r3, #0
 8001576:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 800157c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001580:	4619      	mov	r1, r3
 8001582:	4849      	ldr	r0, [pc, #292]	; (80016a8 <HAL_SPI_MspInit+0x1a0>)
 8001584:	f000 fcd6 	bl	8001f34 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001588:	e085      	b.n	8001696 <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a47      	ldr	r2, [pc, #284]	; (80016ac <HAL_SPI_MspInit+0x1a4>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d132      	bne.n	80015fa <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001594:	4b43      	ldr	r3, [pc, #268]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001596:	69db      	ldr	r3, [r3, #28]
 8001598:	4a42      	ldr	r2, [pc, #264]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800159e:	61d3      	str	r3, [r2, #28]
 80015a0:	4b40      	ldr	r3, [pc, #256]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 80015a2:	69db      	ldr	r3, [r3, #28]
 80015a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015a8:	61fb      	str	r3, [r7, #28]
 80015aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ac:	4b3d      	ldr	r3, [pc, #244]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a3c      	ldr	r2, [pc, #240]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 80015b2:	f043 0308 	orr.w	r3, r3, #8
 80015b6:	6193      	str	r3, [r2, #24]
 80015b8:	4b3a      	ldr	r3, [pc, #232]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	f003 0308 	and.w	r3, r3, #8
 80015c0:	61bb      	str	r3, [r7, #24]
 80015c2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 80015c4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ca:	2302      	movs	r3, #2
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ce:	2303      	movs	r3, #3
 80015d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015d6:	4619      	mov	r1, r3
 80015d8:	4835      	ldr	r0, [pc, #212]	; (80016b0 <HAL_SPI_MspInit+0x1a8>)
 80015da:	f000 fcab 	bl	8001f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 80015de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015f0:	4619      	mov	r1, r3
 80015f2:	482f      	ldr	r0, [pc, #188]	; (80016b0 <HAL_SPI_MspInit+0x1a8>)
 80015f4:	f000 fc9e 	bl	8001f34 <HAL_GPIO_Init>
}
 80015f8:	e04d      	b.n	8001696 <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a2d      	ldr	r2, [pc, #180]	; (80016b4 <HAL_SPI_MspInit+0x1ac>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d148      	bne.n	8001696 <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001604:	4b27      	ldr	r3, [pc, #156]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	4a26      	ldr	r2, [pc, #152]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800160a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800160e:	61d3      	str	r3, [r2, #28]
 8001610:	4b24      	ldr	r3, [pc, #144]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001612:	69db      	ldr	r3, [r3, #28]
 8001614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161c:	4b21      	ldr	r3, [pc, #132]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a20      	ldr	r2, [pc, #128]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001622:	f043 0304 	orr.w	r3, r3, #4
 8001626:	6193      	str	r3, [r2, #24]
 8001628:	4b1e      	ldr	r3, [pc, #120]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001634:	4b1b      	ldr	r3, [pc, #108]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a1a      	ldr	r2, [pc, #104]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 800163a:	f043 0308 	orr.w	r3, r3, #8
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <HAL_SPI_MspInit+0x19c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0308 	and.w	r3, r3, #8
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800164c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001650:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001652:	2302      	movs	r3, #2
 8001654:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001656:	2303      	movs	r3, #3
 8001658:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800165a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800165e:	4619      	mov	r1, r3
 8001660:	4811      	ldr	r0, [pc, #68]	; (80016a8 <HAL_SPI_MspInit+0x1a0>)
 8001662:	f000 fc67 	bl	8001f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 8001666:	2328      	movs	r3, #40	; 0x28
 8001668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001672:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001676:	4619      	mov	r1, r3
 8001678:	480d      	ldr	r0, [pc, #52]	; (80016b0 <HAL_SPI_MspInit+0x1a8>)
 800167a:	f000 fc5b 	bl	8001f34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 800167e:	2310      	movs	r3, #16
 8001680:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001682:	2300      	movs	r3, #0
 8001684:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 800168a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168e:	4619      	mov	r1, r3
 8001690:	4807      	ldr	r0, [pc, #28]	; (80016b0 <HAL_SPI_MspInit+0x1a8>)
 8001692:	f000 fc4f 	bl	8001f34 <HAL_GPIO_Init>
}
 8001696:	bf00      	nop
 8001698:	3738      	adds	r7, #56	; 0x38
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40013000 	.word	0x40013000
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010800 	.word	0x40010800
 80016ac:	40003800 	.word	0x40003800
 80016b0:	40010c00 	.word	0x40010c00
 80016b4:	40003c00 	.word	0x40003c00

080016b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016be:	4b18      	ldr	r3, [pc, #96]	; (8001720 <HAL_MspInit+0x68>)
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	4a17      	ldr	r2, [pc, #92]	; (8001720 <HAL_MspInit+0x68>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6193      	str	r3, [r2, #24]
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <HAL_MspInit+0x68>)
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d6:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_MspInit+0x68>)
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	4a11      	ldr	r2, [pc, #68]	; (8001720 <HAL_MspInit+0x68>)
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e0:	61d3      	str	r3, [r2, #28]
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <HAL_MspInit+0x68>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	210f      	movs	r1, #15
 80016f2:	f06f 0001 	mvn.w	r0, #1
 80016f6:	f000 fbf2 	bl	8001ede <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016fa:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <HAL_MspInit+0x6c>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	4a04      	ldr	r2, [pc, #16]	; (8001724 <HAL_MspInit+0x6c>)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000
 8001724:	40010000 	.word	0x40010000

08001728 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08c      	sub	sp, #48	; 0x30
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8001738:	2200      	movs	r2, #0
 800173a:	6879      	ldr	r1, [r7, #4]
 800173c:	2019      	movs	r0, #25
 800173e:	f000 fbce 	bl	8001ede <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8001742:	2019      	movs	r0, #25
 8001744:	f000 fbe7 	bl	8001f16 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001748:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <HAL_InitTick+0x9c>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a1d      	ldr	r2, [pc, #116]	; (80017c4 <HAL_InitTick+0x9c>)
 800174e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <HAL_InitTick+0x9c>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001760:	f107 0210 	add.w	r2, r7, #16
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4611      	mov	r1, r2
 800176a:	4618      	mov	r0, r3
 800176c:	f002 f97a 	bl	8003a64 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001770:	f002 f964 	bl	8003a3c <HAL_RCC_GetPCLK2Freq>
 8001774:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001778:	4a13      	ldr	r2, [pc, #76]	; (80017c8 <HAL_InitTick+0xa0>)
 800177a:	fba2 2303 	umull	r2, r3, r2, r3
 800177e:	0c9b      	lsrs	r3, r3, #18
 8001780:	3b01      	subs	r3, #1
 8001782:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <HAL_InitTick+0xa4>)
 8001786:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <HAL_InitTick+0xa8>)
 8001788:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <HAL_InitTick+0xa4>)
 800178c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001790:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001792:	4a0e      	ldr	r2, [pc, #56]	; (80017cc <HAL_InitTick+0xa4>)
 8001794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001796:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <HAL_InitTick+0xa4>)
 800179a:	2200      	movs	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <HAL_InitTick+0xa4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80017a4:	4809      	ldr	r0, [pc, #36]	; (80017cc <HAL_InitTick+0xa4>)
 80017a6:	f002 fcec 	bl	8004182 <HAL_TIM_Base_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d104      	bne.n	80017ba <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80017b0:	4806      	ldr	r0, [pc, #24]	; (80017cc <HAL_InitTick+0xa4>)
 80017b2:	f002 fd11 	bl	80041d8 <HAL_TIM_Base_Start_IT>
 80017b6:	4603      	mov	r3, r0
 80017b8:	e000      	b.n	80017bc <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3730      	adds	r7, #48	; 0x30
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40021000 	.word	0x40021000
 80017c8:	431bde83 	.word	0x431bde83
 80017cc:	20002b48 	.word	0x20002b48
 80017d0:	40012c00 	.word	0x40012c00

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr

080017e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <HardFault_Handler+0x4>

080017e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <MemManage_Handler+0x4>

080017ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <BusFault_Handler+0x4>

080017f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <UsageFault_Handler+0x4>

080017f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr

08001804 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800180a:	f000 ff66 	bl	80026da <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200047fc 	.word	0x200047fc

08001818 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800181c:	4802      	ldr	r0, [pc, #8]	; (8001828 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800181e:	f000 ff5c 	bl	80026da <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200047fc 	.word	0x200047fc

0800182c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  ulHighFrequencyTimerTicks1++;
 8001830:	4b28      	ldr	r3, [pc, #160]	; (80018d4 <EXTI9_5_IRQHandler+0xa8>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	3301      	adds	r3, #1
 8001836:	4a27      	ldr	r2, [pc, #156]	; (80018d4 <EXTI9_5_IRQHandler+0xa8>)
 8001838:	6013      	str	r3, [r2, #0]
  if(ulHighFrequencyTimerTicks1%2 == 0)
 800183a:	4b26      	ldr	r3, [pc, #152]	; (80018d4 <EXTI9_5_IRQHandler+0xa8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	2b00      	cmp	r3, #0
 8001844:	d105      	bne.n	8001852 <EXTI9_5_IRQHandler+0x26>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001846:	2201      	movs	r2, #1
 8001848:	2108      	movs	r1, #8
 800184a:	4823      	ldr	r0, [pc, #140]	; (80018d8 <EXTI9_5_IRQHandler+0xac>)
 800184c:	f000 fcdc 	bl	8002208 <HAL_GPIO_WritePin>
 8001850:	e004      	b.n	800185c <EXTI9_5_IRQHandler+0x30>
  else
  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	2108      	movs	r1, #8
 8001856:	4820      	ldr	r0, [pc, #128]	; (80018d8 <EXTI9_5_IRQHandler+0xac>)
 8001858:	f000 fcd6 	bl	8002208 <HAL_GPIO_WritePin>
	printf("EXTI9_5_IRQHandler1:%x \r\n",ulHighFrequencyTimerTicks1);
 800185c:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <EXTI9_5_IRQHandler+0xa8>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	481e      	ldr	r0, [pc, #120]	; (80018dc <EXTI9_5_IRQHandler+0xb0>)
 8001864:	f00d f876 	bl	800e954 <iprintf>

	  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_5) != 0x00u)
 8001868:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <EXTI9_5_IRQHandler+0xb4>)
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	f003 0320 	and.w	r3, r3, #32
 8001870:	2b00      	cmp	r3, #0
 8001872:	d02a      	beq.n	80018ca <EXTI9_5_IRQHandler+0x9e>
	  {
	  
	  printf("EXTI9_5_IRQHandler2:%x \r\n",ulHighFrequencyTimerTicks1);
 8001874:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <EXTI9_5_IRQHandler+0xa8>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	481a      	ldr	r0, [pc, #104]	; (80018e4 <EXTI9_5_IRQHandler+0xb8>)
 800187c:	f00d f86a 	bl	800e954 <iprintf>
			for(i = 0; i< 64; i++)
 8001880:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <EXTI9_5_IRQHandler+0xbc>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
 8001886:	e017      	b.n	80018b8 <EXTI9_5_IRQHandler+0x8c>
			{		 
				USB_Tx_Buf[i]= 0x30+i%10;
 8001888:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <EXTI9_5_IRQHandler+0xbc>)
 800188a:	781a      	ldrb	r2, [r3, #0]
 800188c:	4b17      	ldr	r3, [pc, #92]	; (80018ec <EXTI9_5_IRQHandler+0xc0>)
 800188e:	fba3 1302 	umull	r1, r3, r3, r2
 8001892:	08d9      	lsrs	r1, r3, #3
 8001894:	460b      	mov	r3, r1
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	440b      	add	r3, r1
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	4a11      	ldr	r2, [pc, #68]	; (80018e8 <EXTI9_5_IRQHandler+0xbc>)
 80018a2:	7812      	ldrb	r2, [r2, #0]
 80018a4:	3330      	adds	r3, #48	; 0x30
 80018a6:	b2d9      	uxtb	r1, r3
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <EXTI9_5_IRQHandler+0xc4>)
 80018aa:	5499      	strb	r1, [r3, r2]
			for(i = 0; i< 64; i++)
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <EXTI9_5_IRQHandler+0xbc>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	3301      	adds	r3, #1
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <EXTI9_5_IRQHandler+0xbc>)
 80018b6:	701a      	strb	r2, [r3, #0]
 80018b8:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <EXTI9_5_IRQHandler+0xbc>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b3f      	cmp	r3, #63	; 0x3f
 80018be:	d9e3      	bls.n	8001888 <EXTI9_5_IRQHandler+0x5c>
			}
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
 80018c0:	2240      	movs	r2, #64	; 0x40
 80018c2:	490b      	ldr	r1, [pc, #44]	; (80018f0 <EXTI9_5_IRQHandler+0xc4>)
 80018c4:	480b      	ldr	r0, [pc, #44]	; (80018f4 <EXTI9_5_IRQHandler+0xc8>)
 80018c6:	f004 fbe5 	bl	8006094 <USBD_CUSTOM_HID_SendReport>
	  }

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80018ca:	2020      	movs	r0, #32
 80018cc:	f000 fcb4 	bl	8002238 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */


  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200028fc 	.word	0x200028fc
 80018d8:	40011000 	.word	0x40011000
 80018dc:	08011878 	.word	0x08011878
 80018e0:	40010400 	.word	0x40010400
 80018e4:	08011894 	.word	0x08011894
 80018e8:	20002bc8 	.word	0x20002bc8
 80018ec:	cccccccd 	.word	0xcccccccd
 80018f0:	20002b88 	.word	0x20002b88
 80018f4:	20004338 	.word	0x20004338

080018f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <TIM1_UP_IRQHandler+0x10>)
 80018fe:	f002 fc8e 	bl	800421e <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20002b48 	.word	0x20002b48

0800190c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001910:	4804      	ldr	r0, [pc, #16]	; (8001924 <TIM5_IRQHandler+0x18>)
 8001912:	f002 fc84 	bl	800421e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //50uS
  ulHighFrequencyTimerTicks++;
 8001916:	4b04      	ldr	r3, [pc, #16]	; (8001928 <TIM5_IRQHandler+0x1c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	3301      	adds	r3, #1
 800191c:	4a02      	ldr	r2, [pc, #8]	; (8001928 <TIM5_IRQHandler+0x1c>)
 800191e:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20002bcc 	.word	0x20002bcc
 8001928:	20002900 	.word	0x20002900

0800192c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
 800193c:	e00a      	b.n	8001954 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800193e:	f3af 8000 	nop.w
 8001942:	4601      	mov	r1, r0
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	60ba      	str	r2, [r7, #8]
 800194a:	b2ca      	uxtb	r2, r1
 800194c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	dbf0      	blt.n	800193e <_read+0x12>
	}

return len;
 800195c:	687b      	ldr	r3, [r7, #4]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b086      	sub	sp, #24
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	e009      	b.n	800198c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	60ba      	str	r2, [r7, #8]
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f000 f987 	bl	8001c94 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf1      	blt.n	8001978 <_write+0x12>
	}
	return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_close>:

int _close(int file)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
	return -1;
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c4:	605a      	str	r2, [r3, #4]
	return 0;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <_isatty>:

int _isatty(int file)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
	return 1;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b085      	sub	sp, #20
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
	return 0;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
	...

08001a00 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <_sbrk+0x50>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d102      	bne.n	8001a16 <_sbrk+0x16>
		heap_end = &end;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <_sbrk+0x50>)
 8001a12:	4a10      	ldr	r2, [pc, #64]	; (8001a54 <_sbrk+0x54>)
 8001a14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <_sbrk+0x50>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <_sbrk+0x50>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4413      	add	r3, r2
 8001a24:	466a      	mov	r2, sp
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d907      	bls.n	8001a3a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001a2a:	f00c ff61 	bl	800e8f0 <__errno>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	230c      	movs	r3, #12
 8001a32:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
 8001a38:	e006      	b.n	8001a48 <_sbrk+0x48>
	}

	heap_end += incr;
 8001a3a:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <_sbrk+0x50>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	4a03      	ldr	r2, [pc, #12]	; (8001a50 <_sbrk+0x50>)
 8001a44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001a46:	68fb      	ldr	r3, [r7, #12]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000534 	.word	0x20000534
 8001a54:	20004a70 	.word	0x20004a70

08001a58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <SystemInit+0x5c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a14      	ldr	r2, [pc, #80]	; (8001ab4 <SystemInit+0x5c>)
 8001a62:	f043 0301 	orr.w	r3, r3, #1
 8001a66:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001a68:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <SystemInit+0x5c>)
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	4911      	ldr	r1, [pc, #68]	; (8001ab4 <SystemInit+0x5c>)
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <SystemInit+0x60>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001a74:	4b0f      	ldr	r3, [pc, #60]	; (8001ab4 <SystemInit+0x5c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0e      	ldr	r2, [pc, #56]	; (8001ab4 <SystemInit+0x5c>)
 8001a7a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001a7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a82:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <SystemInit+0x5c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <SystemInit+0x5c>)
 8001a8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a8e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <SystemInit+0x5c>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	4a07      	ldr	r2, [pc, #28]	; (8001ab4 <SystemInit+0x5c>)
 8001a96:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001a9a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <SystemInit+0x5c>)
 8001a9e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001aa2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001aa4:	4b05      	ldr	r3, [pc, #20]	; (8001abc <SystemInit+0x64>)
 8001aa6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001aaa:	609a      	str	r2, [r3, #8]
#endif 
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	f8ff0000 	.word	0xf8ff0000
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001ade:	4a1e      	ldr	r2, [pc, #120]	; (8001b58 <MX_TIM5_Init+0x98>)
 8001ae0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001ae2:	4b1c      	ldr	r3, [pc, #112]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae8:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 8001aee:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001af0:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8001af4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af6:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001b02:	4814      	ldr	r0, [pc, #80]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001b04:	f002 fb3d 	bl	8004182 <HAL_TIM_Base_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001b0e:	f7ff fc53 	bl	80013b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001b18:	f107 0308 	add.w	r3, r7, #8
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480d      	ldr	r0, [pc, #52]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001b20:	f002 fc85 	bl	800442e <HAL_TIM_ConfigClockSource>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001b2a:	f7ff fc45 	bl	80013b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b36:	463b      	mov	r3, r7
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4806      	ldr	r0, [pc, #24]	; (8001b54 <MX_TIM5_Init+0x94>)
 8001b3c:	f002 fe62 	bl	8004804 <HAL_TIMEx_MasterConfigSynchronization>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001b46:	f7ff fc37 	bl	80013b8 <Error_Handler>
  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20002bcc 	.word	0x20002bcc
 8001b58:	40000c00 	.word	0x40000c00

08001b5c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <HAL_TIM_Base_MspInit+0x44>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d113      	bne.n	8001b96 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <HAL_TIM_Base_MspInit+0x48>)
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	4a0c      	ldr	r2, [pc, #48]	; (8001ba4 <HAL_TIM_Base_MspInit+0x48>)
 8001b74:	f043 0308 	orr.w	r3, r3, #8
 8001b78:	61d3      	str	r3, [r2, #28]
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <HAL_TIM_Base_MspInit+0x48>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2105      	movs	r1, #5
 8001b8a:	2032      	movs	r0, #50	; 0x32
 8001b8c:	f000 f9a7 	bl	8001ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b90:	2032      	movs	r0, #50	; 0x32
 8001b92:	f000 f9c0 	bl	8001f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40000c00 	.word	0x40000c00
 8001ba4:	40021000 	.word	0x40021000

08001ba8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <MX_USART1_UART_Init+0x50>)
 8001bb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bce:	220c      	movs	r2, #12
 8001bd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001be0:	f002 fe66 	bl	80048b0 <HAL_UART_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bea:	f7ff fbe5 	bl	80013b8 <Error_Handler>
  }

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	2000290c 	.word	0x2000290c
 8001bf8:	40013800 	.word	0x40013800

08001bfc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a1c      	ldr	r2, [pc, #112]	; (8001c88 <HAL_UART_MspInit+0x8c>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d131      	bne.n	8001c80 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	; (8001c8c <HAL_UART_MspInit+0x90>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a1a      	ldr	r2, [pc, #104]	; (8001c8c <HAL_UART_MspInit+0x90>)
 8001c22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b18      	ldr	r3, [pc, #96]	; (8001c8c <HAL_UART_MspInit+0x90>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	4b15      	ldr	r3, [pc, #84]	; (8001c8c <HAL_UART_MspInit+0x90>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	4a14      	ldr	r2, [pc, #80]	; (8001c8c <HAL_UART_MspInit+0x90>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	6193      	str	r3, [r2, #24]
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_UART_MspInit+0x90>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 8001c4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c56:	2303      	movs	r3, #3
 8001c58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 8001c5a:	f107 0310 	add.w	r3, r7, #16
 8001c5e:	4619      	mov	r1, r3
 8001c60:	480b      	ldr	r0, [pc, #44]	; (8001c90 <HAL_UART_MspInit+0x94>)
 8001c62:	f000 f967 	bl	8001f34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 8001c66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 8001c74:	f107 0310 	add.w	r3, r7, #16
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4805      	ldr	r0, [pc, #20]	; (8001c90 <HAL_UART_MspInit+0x94>)
 8001c7c:	f000 f95a 	bl	8001f34 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c80:	bf00      	nop
 8001c82:	3720      	adds	r7, #32
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40013800 	.word	0x40013800
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40010800 	.word	0x40010800

08001c94 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /*  */
    while((USART1->SR & 0X40) == 0);
 8001c9c:	bf00      	nop
 8001c9e:	4b08      	ldr	r3, [pc, #32]	; (8001cc0 <__io_putchar+0x2c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f9      	beq.n	8001c9e <__io_putchar+0xa>

    /*  */
    USART1->DR = (uint8_t) ch;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	b2da      	uxtb	r2, r3
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <__io_putchar+0x2c>)
 8001cb0:	605a      	str	r2, [r3, #4]

    return ch;
 8001cb2:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40013800 	.word	0x40013800

08001cc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001cc4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001cc6:	e003      	b.n	8001cd0 <LoopCopyDataInit>

08001cc8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001cca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ccc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001cce:	3104      	adds	r1, #4

08001cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001cd0:	480a      	ldr	r0, [pc, #40]	; (8001cfc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001cd4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001cd6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001cd8:	d3f6      	bcc.n	8001cc8 <CopyDataInit>
  ldr r2, =_sbss
 8001cda:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001cdc:	e002      	b.n	8001ce4 <LoopFillZerobss>

08001cde <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001ce0:	f842 3b04 	str.w	r3, [r2], #4

08001ce4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001ce6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001ce8:	d3f9      	bcc.n	8001cde <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cea:	f7ff feb5 	bl	8001a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cee:	f00c fe05 	bl	800e8fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cf2:	f7ff fab9 	bl	8001268 <main>
  bx lr
 8001cf6:	4770      	bx	lr
  ldr r3, =_sidata
 8001cf8:	0801f520 	.word	0x0801f520
  ldr r0, =_sdata
 8001cfc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d00:	200002b4 	.word	0x200002b4
  ldr r2, =_sbss
 8001d04:	200002b8 	.word	0x200002b8
  ldr r3, = _ebss
 8001d08:	20004a6c 	.word	0x20004a6c

08001d0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d0c:	e7fe      	b.n	8001d0c <ADC1_2_IRQHandler>
	...

08001d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d14:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <HAL_Init+0x28>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a07      	ldr	r2, [pc, #28]	; (8001d38 <HAL_Init+0x28>)
 8001d1a:	f043 0310 	orr.w	r3, r3, #16
 8001d1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d20:	2003      	movs	r0, #3
 8001d22:	f000 f8d1 	bl	8001ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d26:	2000      	movs	r0, #0
 8001d28:	f7ff fcfe 	bl	8001728 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d2c:	f7ff fcc4 	bl	80016b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40022000 	.word	0x40022000

08001d3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_IncTick+0x1c>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <HAL_IncTick+0x20>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a03      	ldr	r2, [pc, #12]	; (8001d5c <HAL_IncTick+0x20>)
 8001d4e:	6013      	str	r3, [r2, #0]
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	20000008 	.word	0x20000008
 8001d5c:	20002c0c 	.word	0x20002c0c

08001d60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return uwTick;
 8001d64:	4b02      	ldr	r3, [pc, #8]	; (8001d70 <HAL_GetTick+0x10>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	20002c0c 	.word	0x20002c0c

08001d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d84:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d90:	4013      	ands	r3, r2
 8001d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001da0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da6:	4a04      	ldr	r2, [pc, #16]	; (8001db8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	60d3      	str	r3, [r2, #12]
}
 8001dac:	bf00      	nop
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc0:	4b04      	ldr	r3, [pc, #16]	; (8001dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	0a1b      	lsrs	r3, r3, #8
 8001dc6:	f003 0307 	and.w	r3, r3, #7
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	db0b      	blt.n	8001e02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	f003 021f 	and.w	r2, r3, #31
 8001df0:	4906      	ldr	r1, [pc, #24]	; (8001e0c <__NVIC_EnableIRQ+0x34>)
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	095b      	lsrs	r3, r3, #5
 8001df8:	2001      	movs	r0, #1
 8001dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	e000e100 	.word	0xe000e100

08001e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	6039      	str	r1, [r7, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	db0a      	blt.n	8001e3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	490c      	ldr	r1, [pc, #48]	; (8001e5c <__NVIC_SetPriority+0x4c>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	0112      	lsls	r2, r2, #4
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	440b      	add	r3, r1
 8001e34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e38:	e00a      	b.n	8001e50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4908      	ldr	r1, [pc, #32]	; (8001e60 <__NVIC_SetPriority+0x50>)
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	3b04      	subs	r3, #4
 8001e48:	0112      	lsls	r2, r2, #4
 8001e4a:	b2d2      	uxtb	r2, r2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	761a      	strb	r2, [r3, #24]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	e000e100 	.word	0xe000e100
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	; 0x24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f1c3 0307 	rsb	r3, r3, #7
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	bf28      	it	cs
 8001e82:	2304      	movcs	r3, #4
 8001e84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	2b06      	cmp	r3, #6
 8001e8c:	d902      	bls.n	8001e94 <NVIC_EncodePriority+0x30>
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3b03      	subs	r3, #3
 8001e92:	e000      	b.n	8001e96 <NVIC_EncodePriority+0x32>
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	f04f 32ff 	mov.w	r2, #4294967295
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43da      	mvns	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	43d9      	mvns	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ebc:	4313      	orrs	r3, r2
         );
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3724      	adds	r7, #36	; 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff ff4f 	bl	8001d74 <__NVIC_SetPriorityGrouping>
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b086      	sub	sp, #24
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef0:	f7ff ff64 	bl	8001dbc <__NVIC_GetPriorityGrouping>
 8001ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	6978      	ldr	r0, [r7, #20]
 8001efc:	f7ff ffb2 	bl	8001e64 <NVIC_EncodePriority>
 8001f00:	4602      	mov	r2, r0
 8001f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f06:	4611      	mov	r1, r2
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff81 	bl	8001e10 <__NVIC_SetPriority>
}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff57 	bl	8001dd8 <__NVIC_EnableIRQ>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b08b      	sub	sp, #44	; 0x2c
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f42:	2300      	movs	r3, #0
 8001f44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f46:	e133      	b.n	80021b0 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f48:	2201      	movs	r2, #1
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	69fa      	ldr	r2, [r7, #28]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	f040 8122 	bne.w	80021aa <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b12      	cmp	r3, #18
 8001f6c:	d034      	beq.n	8001fd8 <HAL_GPIO_Init+0xa4>
 8001f6e:	2b12      	cmp	r3, #18
 8001f70:	d80d      	bhi.n	8001f8e <HAL_GPIO_Init+0x5a>
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d02b      	beq.n	8001fce <HAL_GPIO_Init+0x9a>
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d804      	bhi.n	8001f84 <HAL_GPIO_Init+0x50>
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d031      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d01c      	beq.n	8001fbc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f82:	e048      	b.n	8002016 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d043      	beq.n	8002010 <HAL_GPIO_Init+0xdc>
 8001f88:	2b11      	cmp	r3, #17
 8001f8a:	d01b      	beq.n	8001fc4 <HAL_GPIO_Init+0x90>
          break;
 8001f8c:	e043      	b.n	8002016 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f8e:	4a8f      	ldr	r2, [pc, #572]	; (80021cc <HAL_GPIO_Init+0x298>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d026      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
 8001f94:	4a8d      	ldr	r2, [pc, #564]	; (80021cc <HAL_GPIO_Init+0x298>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d806      	bhi.n	8001fa8 <HAL_GPIO_Init+0x74>
 8001f9a:	4a8d      	ldr	r2, [pc, #564]	; (80021d0 <HAL_GPIO_Init+0x29c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d020      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
 8001fa0:	4a8c      	ldr	r2, [pc, #560]	; (80021d4 <HAL_GPIO_Init+0x2a0>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d01d      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
          break;
 8001fa6:	e036      	b.n	8002016 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001fa8:	4a8b      	ldr	r2, [pc, #556]	; (80021d8 <HAL_GPIO_Init+0x2a4>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d019      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
 8001fae:	4a8b      	ldr	r2, [pc, #556]	; (80021dc <HAL_GPIO_Init+0x2a8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d016      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
 8001fb4:	4a8a      	ldr	r2, [pc, #552]	; (80021e0 <HAL_GPIO_Init+0x2ac>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <HAL_GPIO_Init+0xae>
          break;
 8001fba:	e02c      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	623b      	str	r3, [r7, #32]
          break;
 8001fc2:	e028      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	623b      	str	r3, [r7, #32]
          break;
 8001fcc:	e023      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	3308      	adds	r3, #8
 8001fd4:	623b      	str	r3, [r7, #32]
          break;
 8001fd6:	e01e      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	330c      	adds	r3, #12
 8001fde:	623b      	str	r3, [r7, #32]
          break;
 8001fe0:	e019      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d102      	bne.n	8001ff0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fea:	2304      	movs	r3, #4
 8001fec:	623b      	str	r3, [r7, #32]
          break;
 8001fee:	e012      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d105      	bne.n	8002004 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff8:	2308      	movs	r3, #8
 8001ffa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	611a      	str	r2, [r3, #16]
          break;
 8002002:	e008      	b.n	8002016 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002004:	2308      	movs	r3, #8
 8002006:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69fa      	ldr	r2, [r7, #28]
 800200c:	615a      	str	r2, [r3, #20]
          break;
 800200e:	e002      	b.n	8002016 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
          break;
 8002014:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	2bff      	cmp	r3, #255	; 0xff
 800201a:	d801      	bhi.n	8002020 <HAL_GPIO_Init+0xec>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	e001      	b.n	8002024 <HAL_GPIO_Init+0xf0>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3304      	adds	r3, #4
 8002024:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	2bff      	cmp	r3, #255	; 0xff
 800202a:	d802      	bhi.n	8002032 <HAL_GPIO_Init+0xfe>
 800202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	e002      	b.n	8002038 <HAL_GPIO_Init+0x104>
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	3b08      	subs	r3, #8
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	210f      	movs	r1, #15
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	401a      	ands	r2, r3
 800204a:	6a39      	ldr	r1, [r7, #32]
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	fa01 f303 	lsl.w	r3, r1, r3
 8002052:	431a      	orrs	r2, r3
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	f000 80a2 	beq.w	80021aa <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002066:	4b5f      	ldr	r3, [pc, #380]	; (80021e4 <HAL_GPIO_Init+0x2b0>)
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	4a5e      	ldr	r2, [pc, #376]	; (80021e4 <HAL_GPIO_Init+0x2b0>)
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	6193      	str	r3, [r2, #24]
 8002072:	4b5c      	ldr	r3, [pc, #368]	; (80021e4 <HAL_GPIO_Init+0x2b0>)
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	60bb      	str	r3, [r7, #8]
 800207c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800207e:	4a5a      	ldr	r2, [pc, #360]	; (80021e8 <HAL_GPIO_Init+0x2b4>)
 8002080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002082:	089b      	lsrs	r3, r3, #2
 8002084:	3302      	adds	r3, #2
 8002086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800208a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800208c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208e:	f003 0303 	and.w	r3, r3, #3
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	220f      	movs	r2, #15
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	4013      	ands	r3, r2
 80020a0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a51      	ldr	r2, [pc, #324]	; (80021ec <HAL_GPIO_Init+0x2b8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d01f      	beq.n	80020ea <HAL_GPIO_Init+0x1b6>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a50      	ldr	r2, [pc, #320]	; (80021f0 <HAL_GPIO_Init+0x2bc>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d019      	beq.n	80020e6 <HAL_GPIO_Init+0x1b2>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a4f      	ldr	r2, [pc, #316]	; (80021f4 <HAL_GPIO_Init+0x2c0>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d013      	beq.n	80020e2 <HAL_GPIO_Init+0x1ae>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a4e      	ldr	r2, [pc, #312]	; (80021f8 <HAL_GPIO_Init+0x2c4>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d00d      	beq.n	80020de <HAL_GPIO_Init+0x1aa>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a4d      	ldr	r2, [pc, #308]	; (80021fc <HAL_GPIO_Init+0x2c8>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d007      	beq.n	80020da <HAL_GPIO_Init+0x1a6>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a4c      	ldr	r2, [pc, #304]	; (8002200 <HAL_GPIO_Init+0x2cc>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d101      	bne.n	80020d6 <HAL_GPIO_Init+0x1a2>
 80020d2:	2305      	movs	r3, #5
 80020d4:	e00a      	b.n	80020ec <HAL_GPIO_Init+0x1b8>
 80020d6:	2306      	movs	r3, #6
 80020d8:	e008      	b.n	80020ec <HAL_GPIO_Init+0x1b8>
 80020da:	2304      	movs	r3, #4
 80020dc:	e006      	b.n	80020ec <HAL_GPIO_Init+0x1b8>
 80020de:	2303      	movs	r3, #3
 80020e0:	e004      	b.n	80020ec <HAL_GPIO_Init+0x1b8>
 80020e2:	2302      	movs	r3, #2
 80020e4:	e002      	b.n	80020ec <HAL_GPIO_Init+0x1b8>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_GPIO_Init+0x1b8>
 80020ea:	2300      	movs	r3, #0
 80020ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020ee:	f002 0203 	and.w	r2, r2, #3
 80020f2:	0092      	lsls	r2, r2, #2
 80020f4:	4093      	lsls	r3, r2
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020fc:	493a      	ldr	r1, [pc, #232]	; (80021e8 <HAL_GPIO_Init+0x2b4>)
 80020fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	3302      	adds	r3, #2
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d006      	beq.n	8002124 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002116:	4b3b      	ldr	r3, [pc, #236]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	493a      	ldr	r1, [pc, #232]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	600b      	str	r3, [r1, #0]
 8002122:	e006      	b.n	8002132 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002124:	4b37      	ldr	r3, [pc, #220]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	43db      	mvns	r3, r3
 800212c:	4935      	ldr	r1, [pc, #212]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 800212e:	4013      	ands	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d006      	beq.n	800214c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800213e:	4b31      	ldr	r3, [pc, #196]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	4930      	ldr	r1, [pc, #192]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	4313      	orrs	r3, r2
 8002148:	604b      	str	r3, [r1, #4]
 800214a:	e006      	b.n	800215a <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800214c:	4b2d      	ldr	r3, [pc, #180]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	43db      	mvns	r3, r3
 8002154:	492b      	ldr	r1, [pc, #172]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002156:	4013      	ands	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d006      	beq.n	8002174 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002166:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	4926      	ldr	r1, [pc, #152]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	608b      	str	r3, [r1, #8]
 8002172:	e006      	b.n	8002182 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002174:	4b23      	ldr	r3, [pc, #140]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	43db      	mvns	r3, r3
 800217c:	4921      	ldr	r1, [pc, #132]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 800217e:	4013      	ands	r3, r2
 8002180:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d006      	beq.n	800219c <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800218e:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002190:	68da      	ldr	r2, [r3, #12]
 8002192:	491c      	ldr	r1, [pc, #112]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	4313      	orrs	r3, r2
 8002198:	60cb      	str	r3, [r1, #12]
 800219a:	e006      	b.n	80021aa <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800219c:	4b19      	ldr	r3, [pc, #100]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	43db      	mvns	r3, r3
 80021a4:	4917      	ldr	r1, [pc, #92]	; (8002204 <HAL_GPIO_Init+0x2d0>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	3301      	adds	r3, #1
 80021ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f47f aec4 	bne.w	8001f48 <HAL_GPIO_Init+0x14>
  }
}
 80021c0:	bf00      	nop
 80021c2:	372c      	adds	r7, #44	; 0x2c
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	10210000 	.word	0x10210000
 80021d0:	10110000 	.word	0x10110000
 80021d4:	10120000 	.word	0x10120000
 80021d8:	10310000 	.word	0x10310000
 80021dc:	10320000 	.word	0x10320000
 80021e0:	10220000 	.word	0x10220000
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40010000 	.word	0x40010000
 80021ec:	40010800 	.word	0x40010800
 80021f0:	40010c00 	.word	0x40010c00
 80021f4:	40011000 	.word	0x40011000
 80021f8:	40011400 	.word	0x40011400
 80021fc:	40011800 	.word	0x40011800
 8002200:	40011c00 	.word	0x40011c00
 8002204:	40010400 	.word	0x40010400

08002208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	807b      	strh	r3, [r7, #2]
 8002214:	4613      	mov	r3, r2
 8002216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002218:	787b      	ldrb	r3, [r7, #1]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800221e:	887a      	ldrh	r2, [r7, #2]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002224:	e003      	b.n	800222e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002226:	887b      	ldrh	r3, [r7, #2]
 8002228:	041a      	lsls	r2, r3, #16
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	611a      	str	r2, [r3, #16]
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002242:	4b08      	ldr	r3, [pc, #32]	; (8002264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002244:	695a      	ldr	r2, [r3, #20]
 8002246:	88fb      	ldrh	r3, [r7, #6]
 8002248:	4013      	ands	r3, r2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d006      	beq.n	800225c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800224e:	4a05      	ldr	r2, [pc, #20]	; (8002264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	4618      	mov	r0, r3
 8002258:	f000 f806 	bl	8002268 <HAL_GPIO_EXTI_Callback>
  }
}
 800225c:	bf00      	nop
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40010400 	.word	0x40010400

08002268 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e10f      	b.n	80024ae <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d106      	bne.n	80022a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7fe ff74 	bl	8001190 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2224      	movs	r2, #36	; 0x24
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f022 0201 	bic.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022c0:	f001 fba8 	bl	8003a14 <HAL_RCC_GetPCLK1Freq>
 80022c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4a7b      	ldr	r2, [pc, #492]	; (80024b8 <HAL_I2C_Init+0x23c>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d807      	bhi.n	80022e0 <HAL_I2C_Init+0x64>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	4a7a      	ldr	r2, [pc, #488]	; (80024bc <HAL_I2C_Init+0x240>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	bf94      	ite	ls
 80022d8:	2301      	movls	r3, #1
 80022da:	2300      	movhi	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	e006      	b.n	80022ee <HAL_I2C_Init+0x72>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4a77      	ldr	r2, [pc, #476]	; (80024c0 <HAL_I2C_Init+0x244>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	bf94      	ite	ls
 80022e8:	2301      	movls	r3, #1
 80022ea:	2300      	movhi	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e0db      	b.n	80024ae <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4a72      	ldr	r2, [pc, #456]	; (80024c4 <HAL_I2C_Init+0x248>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	0c9b      	lsrs	r3, r3, #18
 8002300:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	430a      	orrs	r2, r1
 8002314:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	4a64      	ldr	r2, [pc, #400]	; (80024b8 <HAL_I2C_Init+0x23c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d802      	bhi.n	8002330 <HAL_I2C_Init+0xb4>
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	3301      	adds	r3, #1
 800232e:	e009      	b.n	8002344 <HAL_I2C_Init+0xc8>
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	4a63      	ldr	r2, [pc, #396]	; (80024c8 <HAL_I2C_Init+0x24c>)
 800233c:	fba2 2303 	umull	r2, r3, r2, r3
 8002340:	099b      	lsrs	r3, r3, #6
 8002342:	3301      	adds	r3, #1
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	430b      	orrs	r3, r1
 800234a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002356:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4956      	ldr	r1, [pc, #344]	; (80024b8 <HAL_I2C_Init+0x23c>)
 8002360:	428b      	cmp	r3, r1
 8002362:	d80d      	bhi.n	8002380 <HAL_I2C_Init+0x104>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	1e59      	subs	r1, r3, #1
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002372:	3301      	adds	r3, #1
 8002374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002378:	2b04      	cmp	r3, #4
 800237a:	bf38      	it	cc
 800237c:	2304      	movcc	r3, #4
 800237e:	e04f      	b.n	8002420 <HAL_I2C_Init+0x1a4>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d111      	bne.n	80023ac <HAL_I2C_Init+0x130>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1e58      	subs	r0, r3, #1
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6859      	ldr	r1, [r3, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	440b      	add	r3, r1
 8002396:	fbb0 f3f3 	udiv	r3, r0, r3
 800239a:	3301      	adds	r3, #1
 800239c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	bf0c      	ite	eq
 80023a4:	2301      	moveq	r3, #1
 80023a6:	2300      	movne	r3, #0
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	e012      	b.n	80023d2 <HAL_I2C_Init+0x156>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	1e58      	subs	r0, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	0099      	lsls	r1, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	fbb0 f3f3 	udiv	r3, r0, r3
 80023c2:	3301      	adds	r3, #1
 80023c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	bf0c      	ite	eq
 80023cc:	2301      	moveq	r3, #1
 80023ce:	2300      	movne	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_I2C_Init+0x15e>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e022      	b.n	8002420 <HAL_I2C_Init+0x1a4>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10e      	bne.n	8002400 <HAL_I2C_Init+0x184>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	1e58      	subs	r0, r3, #1
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6859      	ldr	r1, [r3, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	440b      	add	r3, r1
 80023f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80023f4:	3301      	adds	r3, #1
 80023f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023fe:	e00f      	b.n	8002420 <HAL_I2C_Init+0x1a4>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	1e58      	subs	r0, r3, #1
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6859      	ldr	r1, [r3, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	0099      	lsls	r1, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	fbb0 f3f3 	udiv	r3, r0, r3
 8002416:	3301      	adds	r3, #1
 8002418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	6809      	ldr	r1, [r1, #0]
 8002424:	4313      	orrs	r3, r2
 8002426:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69da      	ldr	r2, [r3, #28]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	430a      	orrs	r2, r1
 8002442:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800244e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6911      	ldr	r1, [r2, #16]
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	68d2      	ldr	r2, [r2, #12]
 800245a:	4311      	orrs	r1, r2
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	430b      	orrs	r3, r1
 8002462:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	695a      	ldr	r2, [r3, #20]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f042 0201 	orr.w	r2, r2, #1
 800248e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2220      	movs	r2, #32
 800249a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	000186a0 	.word	0x000186a0
 80024bc:	001e847f 	.word	0x001e847f
 80024c0:	003d08ff 	.word	0x003d08ff
 80024c4:	431bde83 	.word	0x431bde83
 80024c8:	10624dd3 	.word	0x10624dd3

080024cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ce:	b08b      	sub	sp, #44	; 0x2c
 80024d0:	af06      	add	r7, sp, #24
 80024d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e0d3      	b.n	8002686 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d106      	bne.n	80024f8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f00b ff74 	bl	800e3e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2203      	movs	r2, #3
 80024fc:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f002 fb22 	bl	8004b4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	687e      	ldr	r6, [r7, #4]
 8002512:	466d      	mov	r5, sp
 8002514:	f106 0410 	add.w	r4, r6, #16
 8002518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800251a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	602b      	str	r3, [r5, #0]
 8002520:	1d33      	adds	r3, r6, #4
 8002522:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002524:	6838      	ldr	r0, [r7, #0]
 8002526:	f002 faeb 	bl	8004b00 <USB_CoreInit>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d005      	beq.n	800253c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2202      	movs	r2, #2
 8002534:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0a4      	b.n	8002686 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2100      	movs	r1, #0
 8002542:	4618      	mov	r0, r3
 8002544:	f002 fb1f 	bl	8004b86 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e035      	b.n	80025ba <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	015b      	lsls	r3, r3, #5
 8002554:	4413      	add	r3, r2
 8002556:	3329      	adds	r3, #41	; 0x29
 8002558:	2201      	movs	r2, #1
 800255a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800255c:	7bfb      	ldrb	r3, [r7, #15]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	015b      	lsls	r3, r3, #5
 8002562:	4413      	add	r3, r2
 8002564:	3328      	adds	r3, #40	; 0x28
 8002566:	7bfa      	ldrb	r2, [r7, #15]
 8002568:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800256a:	7bfb      	ldrb	r3, [r7, #15]
 800256c:	7bfa      	ldrb	r2, [r7, #15]
 800256e:	b291      	uxth	r1, r2
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	015b      	lsls	r3, r3, #5
 8002574:	4413      	add	r3, r2
 8002576:	3336      	adds	r3, #54	; 0x36
 8002578:	460a      	mov	r2, r1
 800257a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	015b      	lsls	r3, r3, #5
 8002582:	4413      	add	r3, r2
 8002584:	332b      	adds	r3, #43	; 0x2b
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800258a:	7bfb      	ldrb	r3, [r7, #15]
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	015b      	lsls	r3, r3, #5
 8002590:	4413      	add	r3, r2
 8002592:	3338      	adds	r3, #56	; 0x38
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	015b      	lsls	r3, r3, #5
 800259e:	4413      	add	r3, r2
 80025a0:	333c      	adds	r3, #60	; 0x3c
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	3302      	adds	r3, #2
 80025ac:	015b      	lsls	r3, r3, #5
 80025ae:	4413      	add	r3, r2
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	3301      	adds	r3, #1
 80025b8:	73fb      	strb	r3, [r7, #15]
 80025ba:	7bfa      	ldrb	r2, [r7, #15]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d3c4      	bcc.n	800254e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025c4:	2300      	movs	r3, #0
 80025c6:	73fb      	strb	r3, [r7, #15]
 80025c8:	e031      	b.n	800262e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	015b      	lsls	r3, r3, #5
 80025d0:	4413      	add	r3, r2
 80025d2:	f203 1329 	addw	r3, r3, #297	; 0x129
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	015b      	lsls	r3, r3, #5
 80025e0:	4413      	add	r3, r2
 80025e2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80025e6:	7bfa      	ldrb	r2, [r7, #15]
 80025e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	015b      	lsls	r3, r3, #5
 80025f0:	4413      	add	r3, r2
 80025f2:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80025f6:	2200      	movs	r2, #0
 80025f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	015b      	lsls	r3, r3, #5
 8002600:	4413      	add	r3, r2
 8002602:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8002606:	2200      	movs	r2, #0
 8002608:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	015b      	lsls	r3, r3, #5
 8002610:	4413      	add	r3, r2
 8002612:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800261a:	7bfb      	ldrb	r3, [r7, #15]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	330a      	adds	r3, #10
 8002620:	015b      	lsls	r3, r3, #5
 8002622:	4413      	add	r3, r2
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002628:	7bfb      	ldrb	r3, [r7, #15]
 800262a:	3301      	adds	r3, #1
 800262c:	73fb      	strb	r3, [r7, #15]
 800262e:	7bfa      	ldrb	r2, [r7, #15]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	429a      	cmp	r2, r3
 8002636:	d3c8      	bcc.n	80025ca <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	603b      	str	r3, [r7, #0]
 800263e:	687e      	ldr	r6, [r7, #4]
 8002640:	466d      	mov	r5, sp
 8002642:	f106 0410 	add.w	r4, r6, #16
 8002646:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002648:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	602b      	str	r3, [r5, #0]
 800264e:	1d33      	adds	r3, r6, #4
 8002650:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002652:	6838      	ldr	r0, [r7, #0]
 8002654:	f002 faa3 	bl	8004b9e <USB_DevInit>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d005      	beq.n	800266a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2202      	movs	r2, #2
 8002662:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e00d      	b.n	8002686 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f003 fae1 	bl	8005c46 <USB_DevDisconnect>

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800268e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_PCD_Start+0x16>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e016      	b.n	80026d2 <HAL_PCD_Start+0x44>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80026ac:	2101      	movs	r1, #1
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f00c f8e7 	bl	800e882 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f003 faba 	bl	8005c32 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f002 fa2c 	bl	8004b20 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 fab7 	bl	8005c5a <USB_ReadInterrupts>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026f6:	d102      	bne.n	80026fe <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 fadf 	bl	8002cbc <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f003 faa9 	bl	8005c5a <USB_ReadInterrupts>
 8002708:	4603      	mov	r3, r0
 800270a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800270e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002712:	d112      	bne.n	800273a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800271c:	b29a      	uxth	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002726:	b292      	uxth	r2, r2
 8002728:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f00b fed4 	bl	800e4da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002732:	2100      	movs	r1, #0
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f8de 	bl	80028f6 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f003 fa8b 	bl	8005c5a <USB_ReadInterrupts>
 8002744:	4603      	mov	r3, r0
 8002746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800274a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800274e:	d10b      	bne.n	8002768 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002758:	b29a      	uxth	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002762:	b292      	uxth	r2, r2
 8002764:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4618      	mov	r0, r3
 800276e:	f003 fa74 	bl	8005c5a <USB_ReadInterrupts>
 8002772:	4603      	mov	r3, r0
 8002774:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800277c:	d10b      	bne.n	8002796 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002786:	b29a      	uxth	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002790:	b292      	uxth	r2, r2
 8002792:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4618      	mov	r0, r3
 800279c:	f003 fa5d 	bl	8005c5a <USB_ReadInterrupts>
 80027a0:	4603      	mov	r3, r0
 80027a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027aa:	d126      	bne.n	80027fa <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0204 	bic.w	r2, r2, #4
 80027be:	b292      	uxth	r2, r2
 80027c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0208 	bic.w	r2, r2, #8
 80027d6:	b292      	uxth	r2, r2
 80027d8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f00b feb5 	bl	800e54c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027f4:	b292      	uxth	r2, r2
 80027f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f003 fa2b 	bl	8005c5a <USB_ReadInterrupts>
 8002804:	4603      	mov	r3, r0
 8002806:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800280a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800280e:	d13d      	bne.n	800288c <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002818:	b29a      	uxth	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0208 	orr.w	r2, r2, #8
 8002822:	b292      	uxth	r2, r2
 8002824:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002830:	b29a      	uxth	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800283a:	b292      	uxth	r2, r2
 800283c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002848:	b29a      	uxth	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0204 	orr.w	r2, r2, #4
 8002852:	b292      	uxth	r2, r2
 8002854:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f003 f9fc 	bl	8005c5a <USB_ReadInterrupts>
 8002862:	4603      	mov	r3, r0
 8002864:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800286c:	d10b      	bne.n	8002886 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002876:	b29a      	uxth	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002880:	b292      	uxth	r2, r2
 8002882:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f00b fe46 	bl	800e518 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f003 f9e2 	bl	8005c5a <USB_ReadInterrupts>
 8002896:	4603      	mov	r3, r0
 8002898:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800289c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028a0:	d10e      	bne.n	80028c0 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80028b4:	b292      	uxth	r2, r2
 80028b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f00b fdff 	bl	800e4be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f003 f9c8 	bl	8005c5a <USB_ReadInterrupts>
 80028ca:	4603      	mov	r3, r0
 80028cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028d4:	d10b      	bne.n	80028ee <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80028de:	b29a      	uxth	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028e8:	b292      	uxth	r2, r2
 80028ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	460b      	mov	r3, r1
 8002900:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_PCD_SetAddress+0x1a>
 800290c:	2302      	movs	r3, #2
 800290e:	e013      	b.n	8002938 <HAL_PCD_SetAddress+0x42>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	78fa      	ldrb	r2, [r7, #3]
 800291c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	78fa      	ldrb	r2, [r7, #3]
 8002926:	4611      	mov	r1, r2
 8002928:	4618      	mov	r0, r3
 800292a:	f003 f96f 	bl	8005c0c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	4608      	mov	r0, r1
 800294a:	4611      	mov	r1, r2
 800294c:	461a      	mov	r2, r3
 800294e:	4603      	mov	r3, r0
 8002950:	70fb      	strb	r3, [r7, #3]
 8002952:	460b      	mov	r3, r1
 8002954:	803b      	strh	r3, [r7, #0]
 8002956:	4613      	mov	r3, r2
 8002958:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800295a:	2300      	movs	r3, #0
 800295c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800295e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002962:	2b00      	cmp	r3, #0
 8002964:	da0b      	bge.n	800297e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002966:	78fb      	ldrb	r3, [r7, #3]
 8002968:	f003 0307 	and.w	r3, r3, #7
 800296c:	015b      	lsls	r3, r3, #5
 800296e:	3328      	adds	r3, #40	; 0x28
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	4413      	add	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2201      	movs	r2, #1
 800297a:	705a      	strb	r2, [r3, #1]
 800297c:	e00b      	b.n	8002996 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800297e:	78fb      	ldrb	r3, [r7, #3]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	015b      	lsls	r3, r3, #5
 8002986:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	4413      	add	r3, r2
 800298e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	b2da      	uxtb	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80029a2:	883a      	ldrh	r2, [r7, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	78ba      	ldrb	r2, [r7, #2]
 80029ac:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	785b      	ldrb	r3, [r3, #1]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d004      	beq.n	80029c0 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80029c0:	78bb      	ldrb	r3, [r7, #2]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d102      	bne.n	80029cc <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d101      	bne.n	80029da <HAL_PCD_EP_Open+0x9a>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e00e      	b.n	80029f8 <HAL_PCD_EP_Open+0xb8>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68f9      	ldr	r1, [r7, #12]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f002 f8fd 	bl	8004be8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 80029f6:	7afb      	ldrb	r3, [r7, #11]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002a0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	da0b      	bge.n	8002a2c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	f003 0307 	and.w	r3, r3, #7
 8002a1a:	015b      	lsls	r3, r3, #5
 8002a1c:	3328      	adds	r3, #40	; 0x28
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	4413      	add	r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2201      	movs	r2, #1
 8002a28:	705a      	strb	r2, [r3, #1]
 8002a2a:	e00b      	b.n	8002a44 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	015b      	lsls	r3, r3, #5
 8002a34:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d101      	bne.n	8002a5e <HAL_PCD_EP_Close+0x5e>
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	e00e      	b.n	8002a7c <HAL_PCD_EP_Close+0x7c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68f9      	ldr	r1, [r7, #12]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f002 fba9 	bl	80051c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	607a      	str	r2, [r7, #4]
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	460b      	mov	r3, r1
 8002a92:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a94:	7afb      	ldrb	r3, [r7, #11]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	015b      	lsls	r3, r3, #5
 8002a9c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	2200      	movs	r2, #0
 8002abc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002abe:	7afb      	ldrb	r3, [r7, #11]
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002aca:	7afb      	ldrb	r3, [r7, #11]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d106      	bne.n	8002ae2 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6979      	ldr	r1, [r7, #20]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f002 fd08 	bl	80054f0 <USB_EPStartXfer>
 8002ae0:	e005      	b.n	8002aee <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6979      	ldr	r1, [r7, #20]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f002 fd01 	bl	80054f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	607a      	str	r2, [r7, #4]
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	460b      	mov	r3, r1
 8002b06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b08:	7afb      	ldrb	r3, [r7, #11]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	015b      	lsls	r3, r3, #5
 8002b10:	3328      	adds	r3, #40	; 0x28
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4413      	add	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2200      	movs	r2, #0
 8002b28:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b30:	7afb      	ldrb	r3, [r7, #11]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b3c:	7afb      	ldrb	r3, [r7, #11]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d106      	bne.n	8002b54 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6979      	ldr	r1, [r7, #20]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f002 fccf 	bl	80054f0 <USB_EPStartXfer>
 8002b52:	e005      	b.n	8002b60 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6979      	ldr	r1, [r7, #20]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f002 fcc8 	bl	80054f0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b084      	sub	sp, #16
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	460b      	mov	r3, r1
 8002b74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002b76:	78fb      	ldrb	r3, [r7, #3]
 8002b78:	f003 0207 	and.w	r2, r3, #7
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d901      	bls.n	8002b88 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e046      	b.n	8002c16 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	da0b      	bge.n	8002ba8 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	015b      	lsls	r3, r3, #5
 8002b98:	3328      	adds	r3, #40	; 0x28
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	705a      	strb	r2, [r3, #1]
 8002ba6:	e009      	b.n	8002bbc <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ba8:	78fb      	ldrb	r3, [r7, #3]
 8002baa:	015b      	lsls	r3, r3, #5
 8002bac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bc2:	78fb      	ldrb	r3, [r7, #3]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_PCD_EP_SetStall+0x72>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e01c      	b.n	8002c16 <HAL_PCD_EP_SetStall+0xac>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68f9      	ldr	r1, [r7, #12]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f002 ff38 	bl	8005a60 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d108      	bne.n	8002c0c <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002c04:	4619      	mov	r1, r3
 8002c06:	4610      	mov	r0, r2
 8002c08:	f003 f836 	bl	8005c78 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	460b      	mov	r3, r1
 8002c28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002c2a:	78fb      	ldrb	r3, [r7, #3]
 8002c2c:	f003 020f 	and.w	r2, r3, #15
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d901      	bls.n	8002c3c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e03a      	b.n	8002cb2 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	da0b      	bge.n	8002c5c <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	015b      	lsls	r3, r3, #5
 8002c4c:	3328      	adds	r3, #40	; 0x28
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	4413      	add	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2201      	movs	r2, #1
 8002c58:	705a      	strb	r2, [r3, #1]
 8002c5a:	e00b      	b.n	8002c74 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	f003 0307 	and.w	r3, r3, #7
 8002c62:	015b      	lsls	r3, r3, #5
 8002c64:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c7a:	78fb      	ldrb	r3, [r7, #3]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_PCD_EP_ClrStall+0x76>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e00e      	b.n	8002cb2 <HAL_PCD_EP_ClrStall+0x94>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68f9      	ldr	r1, [r7, #12]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f002 ff1e 	bl	8005ae4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b089      	sub	sp, #36	; 0x24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002cc4:	e282      	b.n	80031cc <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cce:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002cd0:	8afb      	ldrh	r3, [r7, #22]
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8002cda:	7d7b      	ldrb	r3, [r7, #21]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f040 8142 	bne.w	8002f66 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002ce2:	8afb      	ldrh	r3, [r7, #22]
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d151      	bne.n	8002d90 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cfc:	b29c      	uxth	r4, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8002d06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3328      	adds	r3, #40	; 0x28
 8002d12:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	4413      	add	r3, r2
 8002d28:	3302      	adds	r3, #2
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	4413      	add	r3, r2
 8002d32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	695a      	ldr	r2, [r3, #20]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	69db      	ldr	r3, [r3, #28]
 8002d48:	441a      	add	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002d4e:	2100      	movs	r1, #0
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f00b fb9d 	bl	800e490 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 8234 	beq.w	80031cc <PCD_EP_ISR_Handler+0x510>
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f040 822f 	bne.w	80031cc <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d7a:	b2da      	uxtb	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b292      	uxth	r2, r2
 8002d82:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002d8e:	e21d      	b.n	80031cc <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002d96:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002da0:	8a7b      	ldrh	r3, [r7, #18]
 8002da2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d033      	beq.n	8002e12 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3306      	adds	r3, #6
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6812      	ldr	r2, [r2, #0]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dcc:	881b      	ldrh	r3, [r3, #0]
 8002dce:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6818      	ldr	r0, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	f002 ff94 	bl	8005d16 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	b29c      	uxth	r4, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002e06:	b292      	uxth	r2, r2
 8002e08:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f00b fb16 	bl	800e43c <HAL_PCD_SetupStageCallback>
 8002e10:	e1dc      	b.n	80031cc <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002e12:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f280 81d8 	bge.w	80031cc <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002e28:	4013      	ands	r3, r2
 8002e2a:	b29c      	uxth	r4, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002e34:	b292      	uxth	r2, r2
 8002e36:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	461a      	mov	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3306      	adds	r3, #6
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	4413      	add	r3, r2
 8002e56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e5a:	881b      	ldrh	r3, [r3, #0]
 8002e5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	69db      	ldr	r3, [r3, #28]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d019      	beq.n	8002ea0 <PCD_EP_ISR_Handler+0x1e4>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d015      	beq.n	8002ea0 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6818      	ldr	r0, [r3, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6959      	ldr	r1, [r3, #20]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	f002 ff46 	bl	8005d16 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	695a      	ldr	r2, [r3, #20]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	441a      	add	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002e98:	2100      	movs	r1, #0
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f00b fae0 	bl	800e460 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	461c      	mov	r4, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	441c      	add	r4, r3
 8002eb2:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8002eb6:	461c      	mov	r4, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10e      	bne.n	8002ede <PCD_EP_ISR_Handler+0x222>
 8002ec0:	8823      	ldrh	r3, [r4, #0]
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	8023      	strh	r3, [r4, #0]
 8002ecc:	8823      	ldrh	r3, [r4, #0]
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ed4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	8023      	strh	r3, [r4, #0]
 8002edc:	e02d      	b.n	8002f3a <PCD_EP_ISR_Handler+0x27e>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	2b3e      	cmp	r3, #62	; 0x3e
 8002ee4:	d812      	bhi.n	8002f0c <PCD_EP_ISR_Handler+0x250>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	085b      	lsrs	r3, r3, #1
 8002eec:	61bb      	str	r3, [r7, #24]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d002      	beq.n	8002f00 <PCD_EP_ISR_Handler+0x244>
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	3301      	adds	r3, #1
 8002efe:	61bb      	str	r3, [r7, #24]
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	029b      	lsls	r3, r3, #10
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	8023      	strh	r3, [r4, #0]
 8002f0a:	e016      	b.n	8002f3a <PCD_EP_ISR_Handler+0x27e>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	095b      	lsrs	r3, r3, #5
 8002f12:	61bb      	str	r3, [r7, #24]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	f003 031f 	and.w	r3, r3, #31
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d102      	bne.n	8002f26 <PCD_EP_ISR_Handler+0x26a>
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	029b      	lsls	r3, r3, #10
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f4a:	b29c      	uxth	r4, r3
 8002f4c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002f50:	b29c      	uxth	r4, r3
 8002f52:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002f56:	b29c      	uxth	r4, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4ba2      	ldr	r3, [pc, #648]	; (80031e8 <PCD_EP_ISR_Handler+0x52c>)
 8002f5e:	4323      	orrs	r3, r4
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	8013      	strh	r3, [r2, #0]
 8002f64:	e132      	b.n	80031cc <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	7d7b      	ldrb	r3, [r7, #21]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002f76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f280 80d1 	bge.w	8003122 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	461a      	mov	r2, r3
 8002f86:	7d7b      	ldrb	r3, [r7, #21]
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002f94:	4013      	ands	r3, r2
 8002f96:	b29c      	uxth	r4, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	7d7b      	ldrb	r3, [r7, #21]
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002fa8:	b292      	uxth	r2, r2
 8002faa:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002fac:	7d7b      	ldrb	r3, [r7, #21]
 8002fae:	015b      	lsls	r3, r3, #5
 8002fb0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	7b1b      	ldrb	r3, [r3, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d121      	bne.n	8003006 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3306      	adds	r3, #6
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6812      	ldr	r2, [r2, #0]
 8002fde:	4413      	add	r3, r2
 8002fe0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fea:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002fec:	8bfb      	ldrh	r3, [r7, #30]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d072      	beq.n	80030d8 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6818      	ldr	r0, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6959      	ldr	r1, [r3, #20]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	88da      	ldrh	r2, [r3, #6]
 8002ffe:	8bfb      	ldrh	r3, [r7, #30]
 8003000:	f002 fe89 	bl	8005d16 <USB_ReadPMA>
 8003004:	e068      	b.n	80030d8 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	b29b      	uxth	r3, r3
 8003018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d021      	beq.n	8003064 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003028:	b29b      	uxth	r3, r3
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	4413      	add	r3, r2
 8003034:	3302      	adds	r3, #2
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	4413      	add	r3, r2
 800303e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003048:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800304a:	8bfb      	ldrh	r3, [r7, #30]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d02a      	beq.n	80030a6 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6818      	ldr	r0, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6959      	ldr	r1, [r3, #20]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	891a      	ldrh	r2, [r3, #8]
 800305c:	8bfb      	ldrh	r3, [r7, #30]
 800305e:	f002 fe5a 	bl	8005d16 <USB_ReadPMA>
 8003062:	e020      	b.n	80030a6 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800306c:	b29b      	uxth	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	3306      	adds	r3, #6
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	4413      	add	r3, r2
 8003082:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800308c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800308e:	8bfb      	ldrh	r3, [r7, #30]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6818      	ldr	r0, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6959      	ldr	r1, [r3, #20]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	895a      	ldrh	r2, [r3, #10]
 80030a0:	8bfb      	ldrh	r3, [r7, #30]
 80030a2:	f002 fe38 	bl	8005d16 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030c0:	b29c      	uxth	r4, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	441a      	add	r2, r3
 80030d0:	4b46      	ldr	r3, [pc, #280]	; (80031ec <PCD_EP_ISR_Handler+0x530>)
 80030d2:	4323      	orrs	r3, r4
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	69da      	ldr	r2, [r3, #28]
 80030dc:	8bfb      	ldrh	r3, [r7, #30]
 80030de:	441a      	add	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	695a      	ldr	r2, [r3, #20]
 80030e8:	8bfb      	ldrh	r3, [r7, #30]
 80030ea:	441a      	add	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d004      	beq.n	8003102 <PCD_EP_ISR_Handler+0x446>
 80030f8:	8bfa      	ldrh	r2, [r7, #30]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d206      	bcs.n	8003110 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	4619      	mov	r1, r3
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f00b f9a9 	bl	800e460 <HAL_PCD_DataOutStageCallback>
 800310e:	e008      	b.n	8003122 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	7819      	ldrb	r1, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	695a      	ldr	r2, [r3, #20]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff fcb1 	bl	8002a84 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003122:	8a7b      	ldrh	r3, [r7, #18]
 8003124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003128:	2b00      	cmp	r3, #0
 800312a:	d04f      	beq.n	80031cc <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 800312c:	7d7b      	ldrb	r3, [r7, #21]
 800312e:	015b      	lsls	r3, r3, #5
 8003130:	3328      	adds	r3, #40	; 0x28
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	4413      	add	r3, r2
 8003136:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	7d7b      	ldrb	r3, [r7, #21]
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	b29b      	uxth	r3, r3
 8003148:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800314c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003150:	b29c      	uxth	r4, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	461a      	mov	r2, r3
 8003158:	7d7b      	ldrb	r3, [r7, #21]
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	441a      	add	r2, r3
 800315e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8003162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003166:	b29b      	uxth	r3, r3
 8003168:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003172:	b29b      	uxth	r3, r3
 8003174:	461a      	mov	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	4413      	add	r3, r2
 800317e:	3302      	adds	r3, #2
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6812      	ldr	r2, [r2, #0]
 8003186:	4413      	add	r3, r2
 8003188:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	695a      	ldr	r2, [r3, #20]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	441a      	add	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d106      	bne.n	80031ba <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	4619      	mov	r1, r3
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f00b f96c 	bl	800e490 <HAL_PCD_DataInStageCallback>
 80031b8:	e008      	b.n	80031cc <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	7819      	ldrb	r1, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	695a      	ldr	r2, [r3, #20]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff fc96 	bl	8002af8 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	b21b      	sxth	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f6ff ad74 	blt.w	8002cc6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3724      	adds	r7, #36	; 0x24
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd90      	pop	{r4, r7, pc}
 80031e8:	ffff8080 	.word	0xffff8080
 80031ec:	ffff80c0 	.word	0xffff80c0

080031f0 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b087      	sub	sp, #28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	607b      	str	r3, [r7, #4]
 80031fa:	460b      	mov	r3, r1
 80031fc:	817b      	strh	r3, [r7, #10]
 80031fe:	4613      	mov	r3, r2
 8003200:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003202:	897b      	ldrh	r3, [r7, #10]
 8003204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d008      	beq.n	8003220 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800320e:	897b      	ldrh	r3, [r7, #10]
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	015b      	lsls	r3, r3, #5
 8003216:	3328      	adds	r3, #40	; 0x28
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4413      	add	r3, r2
 800321c:	617b      	str	r3, [r7, #20]
 800321e:	e006      	b.n	800322e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003220:	897b      	ldrh	r3, [r7, #10]
 8003222:	015b      	lsls	r3, r3, #5
 8003224:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	4413      	add	r3, r2
 800322c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800322e:	893b      	ldrh	r3, [r7, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d107      	bne.n	8003244 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2200      	movs	r2, #0
 8003238:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	b29a      	uxth	r2, r3
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	80da      	strh	r2, [r3, #6]
 8003242:	e00b      	b.n	800325c <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	2201      	movs	r2, #1
 8003248:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	b29a      	uxth	r2, r3
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	0c1b      	lsrs	r3, r3, #16
 8003256:	b29a      	uxth	r2, r3
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	371c      	adds	r7, #28
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr

08003268 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e26c      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 8087 	beq.w	8003396 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003288:	4b92      	ldr	r3, [pc, #584]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f003 030c 	and.w	r3, r3, #12
 8003290:	2b04      	cmp	r3, #4
 8003292:	d00c      	beq.n	80032ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003294:	4b8f      	ldr	r3, [pc, #572]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 030c 	and.w	r3, r3, #12
 800329c:	2b08      	cmp	r3, #8
 800329e:	d112      	bne.n	80032c6 <HAL_RCC_OscConfig+0x5e>
 80032a0:	4b8c      	ldr	r3, [pc, #560]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ac:	d10b      	bne.n	80032c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ae:	4b89      	ldr	r3, [pc, #548]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d06c      	beq.n	8003394 <HAL_RCC_OscConfig+0x12c>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d168      	bne.n	8003394 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e246      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ce:	d106      	bne.n	80032de <HAL_RCC_OscConfig+0x76>
 80032d0:	4b80      	ldr	r3, [pc, #512]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a7f      	ldr	r2, [pc, #508]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032da:	6013      	str	r3, [r2, #0]
 80032dc:	e02e      	b.n	800333c <HAL_RCC_OscConfig+0xd4>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10c      	bne.n	8003300 <HAL_RCC_OscConfig+0x98>
 80032e6:	4b7b      	ldr	r3, [pc, #492]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a7a      	ldr	r2, [pc, #488]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	4b78      	ldr	r3, [pc, #480]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a77      	ldr	r2, [pc, #476]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80032f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	e01d      	b.n	800333c <HAL_RCC_OscConfig+0xd4>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003308:	d10c      	bne.n	8003324 <HAL_RCC_OscConfig+0xbc>
 800330a:	4b72      	ldr	r3, [pc, #456]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a71      	ldr	r2, [pc, #452]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	4b6f      	ldr	r3, [pc, #444]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a6e      	ldr	r2, [pc, #440]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 800331c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003320:	6013      	str	r3, [r2, #0]
 8003322:	e00b      	b.n	800333c <HAL_RCC_OscConfig+0xd4>
 8003324:	4b6b      	ldr	r3, [pc, #428]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a6a      	ldr	r2, [pc, #424]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 800332a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800332e:	6013      	str	r3, [r2, #0]
 8003330:	4b68      	ldr	r3, [pc, #416]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a67      	ldr	r2, [pc, #412]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800333a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d013      	beq.n	800336c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003344:	f7fe fd0c 	bl	8001d60 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800334c:	f7fe fd08 	bl	8001d60 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b64      	cmp	r3, #100	; 0x64
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e1fa      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800335e:	4b5d      	ldr	r3, [pc, #372]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0f0      	beq.n	800334c <HAL_RCC_OscConfig+0xe4>
 800336a:	e014      	b.n	8003396 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336c:	f7fe fcf8 	bl	8001d60 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003374:	f7fe fcf4 	bl	8001d60 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b64      	cmp	r3, #100	; 0x64
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e1e6      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003386:	4b53      	ldr	r3, [pc, #332]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x10c>
 8003392:	e000      	b.n	8003396 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d063      	beq.n	800346a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033a2:	4b4c      	ldr	r3, [pc, #304]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f003 030c 	and.w	r3, r3, #12
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00b      	beq.n	80033c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033ae:	4b49      	ldr	r3, [pc, #292]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 030c 	and.w	r3, r3, #12
 80033b6:	2b08      	cmp	r3, #8
 80033b8:	d11c      	bne.n	80033f4 <HAL_RCC_OscConfig+0x18c>
 80033ba:	4b46      	ldr	r3, [pc, #280]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d116      	bne.n	80033f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033c6:	4b43      	ldr	r3, [pc, #268]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d005      	beq.n	80033de <HAL_RCC_OscConfig+0x176>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d001      	beq.n	80033de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e1ba      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033de:	4b3d      	ldr	r3, [pc, #244]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4939      	ldr	r1, [pc, #228]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033f2:	e03a      	b.n	800346a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d020      	beq.n	800343e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033fc:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <HAL_RCC_OscConfig+0x270>)
 80033fe:	2201      	movs	r2, #1
 8003400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003402:	f7fe fcad 	bl	8001d60 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800340a:	f7fe fca9 	bl	8001d60 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e19b      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800341c:	4b2d      	ldr	r3, [pc, #180]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0f0      	beq.n	800340a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003428:	4b2a      	ldr	r3, [pc, #168]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	4927      	ldr	r1, [pc, #156]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003438:	4313      	orrs	r3, r2
 800343a:	600b      	str	r3, [r1, #0]
 800343c:	e015      	b.n	800346a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800343e:	4b26      	ldr	r3, [pc, #152]	; (80034d8 <HAL_RCC_OscConfig+0x270>)
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003444:	f7fe fc8c 	bl	8001d60 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800344c:	f7fe fc88 	bl	8001d60 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e17a      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800345e:	4b1d      	ldr	r3, [pc, #116]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f0      	bne.n	800344c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	2b00      	cmp	r3, #0
 8003474:	d03a      	beq.n	80034ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d019      	beq.n	80034b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800347e:	4b17      	ldr	r3, [pc, #92]	; (80034dc <HAL_RCC_OscConfig+0x274>)
 8003480:	2201      	movs	r2, #1
 8003482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003484:	f7fe fc6c 	bl	8001d60 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800348c:	f7fe fc68 	bl	8001d60 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e15a      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800349e:	4b0d      	ldr	r3, [pc, #52]	; (80034d4 <HAL_RCC_OscConfig+0x26c>)
 80034a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0f0      	beq.n	800348c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034aa:	2001      	movs	r0, #1
 80034ac:	f000 fb0a 	bl	8003ac4 <RCC_Delay>
 80034b0:	e01c      	b.n	80034ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034b2:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <HAL_RCC_OscConfig+0x274>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b8:	f7fe fc52 	bl	8001d60 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034be:	e00f      	b.n	80034e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034c0:	f7fe fc4e 	bl	8001d60 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d908      	bls.n	80034e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e140      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000
 80034d8:	42420000 	.word	0x42420000
 80034dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034e0:	4b9e      	ldr	r3, [pc, #632]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1e9      	bne.n	80034c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f000 80a6 	beq.w	8003646 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034fa:	2300      	movs	r3, #0
 80034fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034fe:	4b97      	ldr	r3, [pc, #604]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10d      	bne.n	8003526 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800350a:	4b94      	ldr	r3, [pc, #592]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	4a93      	ldr	r2, [pc, #588]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003514:	61d3      	str	r3, [r2, #28]
 8003516:	4b91      	ldr	r3, [pc, #580]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800351e:	60bb      	str	r3, [r7, #8]
 8003520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003522:	2301      	movs	r3, #1
 8003524:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003526:	4b8e      	ldr	r3, [pc, #568]	; (8003760 <HAL_RCC_OscConfig+0x4f8>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352e:	2b00      	cmp	r3, #0
 8003530:	d118      	bne.n	8003564 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003532:	4b8b      	ldr	r3, [pc, #556]	; (8003760 <HAL_RCC_OscConfig+0x4f8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a8a      	ldr	r2, [pc, #552]	; (8003760 <HAL_RCC_OscConfig+0x4f8>)
 8003538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800353c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800353e:	f7fe fc0f 	bl	8001d60 <HAL_GetTick>
 8003542:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003544:	e008      	b.n	8003558 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003546:	f7fe fc0b 	bl	8001d60 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b64      	cmp	r3, #100	; 0x64
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e0fd      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003558:	4b81      	ldr	r3, [pc, #516]	; (8003760 <HAL_RCC_OscConfig+0x4f8>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0f0      	beq.n	8003546 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d106      	bne.n	800357a <HAL_RCC_OscConfig+0x312>
 800356c:	4b7b      	ldr	r3, [pc, #492]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	4a7a      	ldr	r2, [pc, #488]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003572:	f043 0301 	orr.w	r3, r3, #1
 8003576:	6213      	str	r3, [r2, #32]
 8003578:	e02d      	b.n	80035d6 <HAL_RCC_OscConfig+0x36e>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10c      	bne.n	800359c <HAL_RCC_OscConfig+0x334>
 8003582:	4b76      	ldr	r3, [pc, #472]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003584:	6a1b      	ldr	r3, [r3, #32]
 8003586:	4a75      	ldr	r2, [pc, #468]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003588:	f023 0301 	bic.w	r3, r3, #1
 800358c:	6213      	str	r3, [r2, #32]
 800358e:	4b73      	ldr	r3, [pc, #460]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	4a72      	ldr	r2, [pc, #456]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003594:	f023 0304 	bic.w	r3, r3, #4
 8003598:	6213      	str	r3, [r2, #32]
 800359a:	e01c      	b.n	80035d6 <HAL_RCC_OscConfig+0x36e>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	2b05      	cmp	r3, #5
 80035a2:	d10c      	bne.n	80035be <HAL_RCC_OscConfig+0x356>
 80035a4:	4b6d      	ldr	r3, [pc, #436]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	4a6c      	ldr	r2, [pc, #432]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035aa:	f043 0304 	orr.w	r3, r3, #4
 80035ae:	6213      	str	r3, [r2, #32]
 80035b0:	4b6a      	ldr	r3, [pc, #424]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	4a69      	ldr	r2, [pc, #420]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	6213      	str	r3, [r2, #32]
 80035bc:	e00b      	b.n	80035d6 <HAL_RCC_OscConfig+0x36e>
 80035be:	4b67      	ldr	r3, [pc, #412]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	4a66      	ldr	r2, [pc, #408]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	6213      	str	r3, [r2, #32]
 80035ca:	4b64      	ldr	r3, [pc, #400]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	4a63      	ldr	r2, [pc, #396]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035d0:	f023 0304 	bic.w	r3, r3, #4
 80035d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d015      	beq.n	800360a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035de:	f7fe fbbf 	bl	8001d60 <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035e4:	e00a      	b.n	80035fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e6:	f7fe fbbb 	bl	8001d60 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e0ab      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035fc:	4b57      	ldr	r3, [pc, #348]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0ee      	beq.n	80035e6 <HAL_RCC_OscConfig+0x37e>
 8003608:	e014      	b.n	8003634 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800360a:	f7fe fba9 	bl	8001d60 <HAL_GetTick>
 800360e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003610:	e00a      	b.n	8003628 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003612:	f7fe fba5 	bl	8001d60 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003620:	4293      	cmp	r3, r2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e095      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003628:	4b4c      	ldr	r3, [pc, #304]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1ee      	bne.n	8003612 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003634:	7dfb      	ldrb	r3, [r7, #23]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d105      	bne.n	8003646 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800363a:	4b48      	ldr	r3, [pc, #288]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	4a47      	ldr	r2, [pc, #284]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003644:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 8081 	beq.w	8003752 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003650:	4b42      	ldr	r3, [pc, #264]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 030c 	and.w	r3, r3, #12
 8003658:	2b08      	cmp	r3, #8
 800365a:	d061      	beq.n	8003720 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	2b02      	cmp	r3, #2
 8003662:	d146      	bne.n	80036f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003664:	4b3f      	ldr	r3, [pc, #252]	; (8003764 <HAL_RCC_OscConfig+0x4fc>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366a:	f7fe fb79 	bl	8001d60 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003672:	f7fe fb75 	bl	8001d60 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e067      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003684:	4b35      	ldr	r3, [pc, #212]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1f0      	bne.n	8003672 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003698:	d108      	bne.n	80036ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800369a:	4b30      	ldr	r3, [pc, #192]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	492d      	ldr	r1, [pc, #180]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036ac:	4b2b      	ldr	r3, [pc, #172]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a19      	ldr	r1, [r3, #32]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	430b      	orrs	r3, r1
 80036be:	4927      	ldr	r1, [pc, #156]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036c4:	4b27      	ldr	r3, [pc, #156]	; (8003764 <HAL_RCC_OscConfig+0x4fc>)
 80036c6:	2201      	movs	r2, #1
 80036c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ca:	f7fe fb49 	bl	8001d60 <HAL_GetTick>
 80036ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036d0:	e008      	b.n	80036e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d2:	f7fe fb45 	bl	8001d60 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d901      	bls.n	80036e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e037      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036e4:	4b1d      	ldr	r3, [pc, #116]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0f0      	beq.n	80036d2 <HAL_RCC_OscConfig+0x46a>
 80036f0:	e02f      	b.n	8003752 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f2:	4b1c      	ldr	r3, [pc, #112]	; (8003764 <HAL_RCC_OscConfig+0x4fc>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fe fb32 	bl	8001d60 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003700:	f7fe fb2e 	bl	8001d60 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e020      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003712:	4b12      	ldr	r3, [pc, #72]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f0      	bne.n	8003700 <HAL_RCC_OscConfig+0x498>
 800371e:	e018      	b.n	8003752 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e013      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <HAL_RCC_OscConfig+0x4f4>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	429a      	cmp	r2, r3
 800373e:	d106      	bne.n	800374e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800374a:	429a      	cmp	r2, r3
 800374c:	d001      	beq.n	8003752 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	40007000 	.word	0x40007000
 8003764:	42420060 	.word	0x42420060

08003768 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e0d0      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800377c:	4b6a      	ldr	r3, [pc, #424]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d910      	bls.n	80037ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378a:	4b67      	ldr	r3, [pc, #412]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 0207 	bic.w	r2, r3, #7
 8003792:	4965      	ldr	r1, [pc, #404]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	4313      	orrs	r3, r2
 8003798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800379a:	4b63      	ldr	r3, [pc, #396]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d001      	beq.n	80037ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0b8      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d020      	beq.n	80037fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037c4:	4b59      	ldr	r3, [pc, #356]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	4a58      	ldr	r2, [pc, #352]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037dc:	4b53      	ldr	r3, [pc, #332]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	4a52      	ldr	r2, [pc, #328]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80037e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e8:	4b50      	ldr	r3, [pc, #320]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	494d      	ldr	r1, [pc, #308]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d040      	beq.n	8003888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d107      	bne.n	800381e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800380e:	4b47      	ldr	r3, [pc, #284]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d115      	bne.n	8003846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e07f      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d107      	bne.n	8003836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003826:	4b41      	ldr	r3, [pc, #260]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d109      	bne.n	8003846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e073      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003836:	4b3d      	ldr	r3, [pc, #244]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e06b      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003846:	4b39      	ldr	r3, [pc, #228]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f023 0203 	bic.w	r2, r3, #3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	4936      	ldr	r1, [pc, #216]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003854:	4313      	orrs	r3, r2
 8003856:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003858:	f7fe fa82 	bl	8001d60 <HAL_GetTick>
 800385c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800385e:	e00a      	b.n	8003876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003860:	f7fe fa7e 	bl	8001d60 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	f241 3288 	movw	r2, #5000	; 0x1388
 800386e:	4293      	cmp	r3, r2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e053      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003876:	4b2d      	ldr	r3, [pc, #180]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f003 020c 	and.w	r2, r3, #12
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	429a      	cmp	r2, r3
 8003886:	d1eb      	bne.n	8003860 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003888:	4b27      	ldr	r3, [pc, #156]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0307 	and.w	r3, r3, #7
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d210      	bcs.n	80038b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003896:	4b24      	ldr	r3, [pc, #144]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f023 0207 	bic.w	r2, r3, #7
 800389e:	4922      	ldr	r1, [pc, #136]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a6:	4b20      	ldr	r3, [pc, #128]	; (8003928 <HAL_RCC_ClockConfig+0x1c0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d001      	beq.n	80038b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e032      	b.n	800391e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4916      	ldr	r1, [pc, #88]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038e2:	4b12      	ldr	r3, [pc, #72]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	490e      	ldr	r1, [pc, #56]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038f6:	f000 f821 	bl	800393c <HAL_RCC_GetSysClockFreq>
 80038fa:	4601      	mov	r1, r0
 80038fc:	4b0b      	ldr	r3, [pc, #44]	; (800392c <HAL_RCC_ClockConfig+0x1c4>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	4a0a      	ldr	r2, [pc, #40]	; (8003930 <HAL_RCC_ClockConfig+0x1c8>)
 8003908:	5cd3      	ldrb	r3, [r2, r3]
 800390a:	fa21 f303 	lsr.w	r3, r1, r3
 800390e:	4a09      	ldr	r2, [pc, #36]	; (8003934 <HAL_RCC_ClockConfig+0x1cc>)
 8003910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003912:	4b09      	ldr	r3, [pc, #36]	; (8003938 <HAL_RCC_ClockConfig+0x1d0>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7fd ff06 	bl	8001728 <HAL_InitTick>

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40022000 	.word	0x40022000
 800392c:	40021000 	.word	0x40021000
 8003930:	08011974 	.word	0x08011974
 8003934:	20000000 	.word	0x20000000
 8003938:	20000004 	.word	0x20000004

0800393c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800393c:	b490      	push	{r4, r7}
 800393e:	b08a      	sub	sp, #40	; 0x28
 8003940:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003942:	4b2a      	ldr	r3, [pc, #168]	; (80039ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8003944:	1d3c      	adds	r4, r7, #4
 8003946:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800394c:	4b28      	ldr	r3, [pc, #160]	; (80039f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800394e:	881b      	ldrh	r3, [r3, #0]
 8003950:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	2300      	movs	r3, #0
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
 800395e:	2300      	movs	r3, #0
 8003960:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003966:	4b23      	ldr	r3, [pc, #140]	; (80039f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b04      	cmp	r3, #4
 8003974:	d002      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x40>
 8003976:	2b08      	cmp	r3, #8
 8003978:	d003      	beq.n	8003982 <HAL_RCC_GetSysClockFreq+0x46>
 800397a:	e02d      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800397c:	4b1e      	ldr	r3, [pc, #120]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800397e:	623b      	str	r3, [r7, #32]
      break;
 8003980:	e02d      	b.n	80039de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	0c9b      	lsrs	r3, r3, #18
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800398e:	4413      	add	r3, r2
 8003990:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003994:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d013      	beq.n	80039c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039a0:	4b14      	ldr	r3, [pc, #80]	; (80039f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	0c5b      	lsrs	r3, r3, #17
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039ae:	4413      	add	r3, r2
 80039b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	4a0f      	ldr	r2, [pc, #60]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039ba:	fb02 f203 	mul.w	r2, r2, r3
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24
 80039c6:	e004      	b.n	80039d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	4a0c      	ldr	r2, [pc, #48]	; (80039fc <HAL_RCC_GetSysClockFreq+0xc0>)
 80039cc:	fb02 f303 	mul.w	r3, r2, r3
 80039d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	623b      	str	r3, [r7, #32]
      break;
 80039d6:	e002      	b.n	80039de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039d8:	4b07      	ldr	r3, [pc, #28]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039da:	623b      	str	r3, [r7, #32]
      break;
 80039dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039de:	6a3b      	ldr	r3, [r7, #32]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3728      	adds	r7, #40	; 0x28
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bc90      	pop	{r4, r7}
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	080118b0 	.word	0x080118b0
 80039f0:	080118c0 	.word	0x080118c0
 80039f4:	40021000 	.word	0x40021000
 80039f8:	007a1200 	.word	0x007a1200
 80039fc:	003d0900 	.word	0x003d0900

08003a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a04:	4b02      	ldr	r3, [pc, #8]	; (8003a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a06:	681b      	ldr	r3, [r3, #0]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr
 8003a10:	20000000 	.word	0x20000000

08003a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a18:	f7ff fff2 	bl	8003a00 <HAL_RCC_GetHCLKFreq>
 8003a1c:	4601      	mov	r1, r0
 8003a1e:	4b05      	ldr	r3, [pc, #20]	; (8003a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	4a03      	ldr	r2, [pc, #12]	; (8003a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a2a:	5cd3      	ldrb	r3, [r2, r3]
 8003a2c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40021000 	.word	0x40021000
 8003a38:	08011984 	.word	0x08011984

08003a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a40:	f7ff ffde 	bl	8003a00 <HAL_RCC_GetHCLKFreq>
 8003a44:	4601      	mov	r1, r0
 8003a46:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	0adb      	lsrs	r3, r3, #11
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	4a03      	ldr	r2, [pc, #12]	; (8003a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a52:	5cd3      	ldrb	r3, [r2, r3]
 8003a54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	08011984 	.word	0x08011984

08003a64 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	220f      	movs	r2, #15
 8003a72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a74:	4b11      	ldr	r3, [pc, #68]	; (8003abc <HAL_RCC_GetClockConfig+0x58>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f003 0203 	and.w	r2, r3, #3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a80:	4b0e      	ldr	r3, [pc, #56]	; (8003abc <HAL_RCC_GetClockConfig+0x58>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a8c:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <HAL_RCC_GetClockConfig+0x58>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003a98:	4b08      	ldr	r3, [pc, #32]	; (8003abc <HAL_RCC_GetClockConfig+0x58>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	08db      	lsrs	r3, r3, #3
 8003a9e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_RCC_GetClockConfig+0x5c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0207 	and.w	r2, r3, #7
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	40022000 	.word	0x40022000

08003ac4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003acc:	4b0a      	ldr	r3, [pc, #40]	; (8003af8 <RCC_Delay+0x34>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a0a      	ldr	r2, [pc, #40]	; (8003afc <RCC_Delay+0x38>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	0a5b      	lsrs	r3, r3, #9
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	fb02 f303 	mul.w	r3, r2, r3
 8003ade:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ae0:	bf00      	nop
  }
  while (Delay --);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1e5a      	subs	r2, r3, #1
 8003ae6:	60fa      	str	r2, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f9      	bne.n	8003ae0 <RCC_Delay+0x1c>
}
 8003aec:	bf00      	nop
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bc80      	pop	{r7}
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000000 	.word	0x20000000
 8003afc:	10624dd3 	.word	0x10624dd3

08003b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d07d      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b20:	4b4f      	ldr	r3, [pc, #316]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10d      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2c:	4b4c      	ldr	r3, [pc, #304]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	4a4b      	ldr	r2, [pc, #300]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b36:	61d3      	str	r3, [r2, #28]
 8003b38:	4b49      	ldr	r3, [pc, #292]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b44:	2301      	movs	r3, #1
 8003b46:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b48:	4b46      	ldr	r3, [pc, #280]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d118      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b54:	4b43      	ldr	r3, [pc, #268]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a42      	ldr	r2, [pc, #264]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b60:	f7fe f8fe 	bl	8001d60 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b66:	e008      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b68:	f7fe f8fa 	bl	8001d60 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b64      	cmp	r3, #100	; 0x64
 8003b74:	d901      	bls.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e06d      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7a:	4b3a      	ldr	r3, [pc, #232]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d0f0      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b86:	4b36      	ldr	r3, [pc, #216]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d02e      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d027      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ba4:	4b2e      	ldr	r3, [pc, #184]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bae:	4b2e      	ldr	r3, [pc, #184]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bb4:	4b2c      	ldr	r3, [pc, #176]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003bba:	4a29      	ldr	r2, [pc, #164]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d014      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe f8c9 	bl	8001d60 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe f8c5 	bl	8001d60 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e036      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be8:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0ee      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bf4:	4b1a      	ldr	r3, [pc, #104]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	4917      	ldr	r1, [pc, #92]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d105      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c0c:	4b14      	ldr	r3, [pc, #80]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0e:	69db      	ldr	r3, [r3, #28]
 8003c10:	4a13      	ldr	r2, [pc, #76]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c24:	4b0e      	ldr	r3, [pc, #56]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	490b      	ldr	r1, [pc, #44]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0310 	and.w	r3, r3, #16
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c42:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	4904      	ldr	r1, [pc, #16]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40021000 	.word	0x40021000
 8003c64:	40007000 	.word	0x40007000
 8003c68:	42420440 	.word	0x42420440

08003c6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e053      	b.n	8003d26 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d106      	bne.n	8003c9e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f7fd fc35 	bl	8001508 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cb4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	431a      	orrs	r2, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	ea42 0103 	orr.w	r1, r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	0c1a      	lsrs	r2, r3, #16
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f002 0204 	and.w	r2, r2, #4
 8003d04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b08c      	sub	sp, #48	; 0x30
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	60f8      	str	r0, [r7, #12]
 8003d36:	60b9      	str	r1, [r7, #8]
 8003d38:	607a      	str	r2, [r7, #4]
 8003d3a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_SPI_TransmitReceive+0x26>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e18a      	b.n	800406a <HAL_SPI_TransmitReceive+0x33c>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d5c:	f7fe f800 	bl	8001d60 <HAL_GetTick>
 8003d60:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003d72:	887b      	ldrh	r3, [r7, #2]
 8003d74:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003d76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d00f      	beq.n	8003d9e <HAL_SPI_TransmitReceive+0x70>
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d84:	d107      	bne.n	8003d96 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d103      	bne.n	8003d96 <HAL_SPI_TransmitReceive+0x68>
 8003d8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d003      	beq.n	8003d9e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003d96:	2302      	movs	r3, #2
 8003d98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003d9c:	e15b      	b.n	8004056 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_SPI_TransmitReceive+0x82>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d002      	beq.n	8003db0 <HAL_SPI_TransmitReceive+0x82>
 8003daa:	887b      	ldrh	r3, [r7, #2]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d103      	bne.n	8003db8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003db6:	e14e      	b.n	8004056 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d003      	beq.n	8003dcc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2205      	movs	r2, #5
 8003dc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	887a      	ldrh	r2, [r7, #2]
 8003ddc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	887a      	ldrh	r2, [r7, #2]
 8003de2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	887a      	ldrh	r2, [r7, #2]
 8003dee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	887a      	ldrh	r2, [r7, #2]
 8003df4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0c:	2b40      	cmp	r3, #64	; 0x40
 8003e0e:	d007      	beq.n	8003e20 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e28:	d178      	bne.n	8003f1c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <HAL_SPI_TransmitReceive+0x10a>
 8003e32:	8b7b      	ldrh	r3, [r7, #26]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d166      	bne.n	8003f06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3c:	881a      	ldrh	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e48:	1c9a      	adds	r2, r3, #2
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e5c:	e053      	b.n	8003f06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d11b      	bne.n	8003ea4 <HAL_SPI_TransmitReceive+0x176>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d016      	beq.n	8003ea4 <HAL_SPI_TransmitReceive+0x176>
 8003e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d113      	bne.n	8003ea4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e80:	881a      	ldrh	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8c:	1c9a      	adds	r2, r3, #2
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d119      	bne.n	8003ee6 <HAL_SPI_TransmitReceive+0x1b8>
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d014      	beq.n	8003ee6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec6:	b292      	uxth	r2, r2
 8003ec8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ece:	1c9a      	adds	r2, r3, #2
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	3b01      	subs	r3, #1
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003ee6:	f7fd ff3b 	bl	8001d60 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d807      	bhi.n	8003f06 <HAL_SPI_TransmitReceive+0x1d8>
 8003ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efc:	d003      	beq.n	8003f06 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003f04:	e0a7      	b.n	8004056 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1a6      	bne.n	8003e5e <HAL_SPI_TransmitReceive+0x130>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1a1      	bne.n	8003e5e <HAL_SPI_TransmitReceive+0x130>
 8003f1a:	e07c      	b.n	8004016 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d002      	beq.n	8003f2a <HAL_SPI_TransmitReceive+0x1fc>
 8003f24:	8b7b      	ldrh	r3, [r7, #26]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d16b      	bne.n	8004002 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	330c      	adds	r3, #12
 8003f34:	7812      	ldrb	r2, [r2, #0]
 8003f36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	b29a      	uxth	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f50:	e057      	b.n	8004002 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d11c      	bne.n	8003f9a <HAL_SPI_TransmitReceive+0x26c>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d017      	beq.n	8003f9a <HAL_SPI_TransmitReceive+0x26c>
 8003f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d114      	bne.n	8003f9a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	330c      	adds	r3, #12
 8003f7a:	7812      	ldrb	r2, [r2, #0]
 8003f7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	1c5a      	adds	r2, r3, #1
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d119      	bne.n	8003fdc <HAL_SPI_TransmitReceive+0x2ae>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d014      	beq.n	8003fdc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fbc:	b2d2      	uxtb	r2, r2
 8003fbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003fdc:	f7fd fec0 	bl	8001d60 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d803      	bhi.n	8003ff4 <HAL_SPI_TransmitReceive+0x2c6>
 8003fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff2:	d102      	bne.n	8003ffa <HAL_SPI_TransmitReceive+0x2cc>
 8003ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d103      	bne.n	8004002 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004000:	e029      	b.n	8004056 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004006:	b29b      	uxth	r3, r3
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1a2      	bne.n	8003f52 <HAL_SPI_TransmitReceive+0x224>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d19d      	bne.n	8003f52 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004018:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 f893 	bl	8004146 <SPI_EndRxTxTransaction>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d006      	beq.n	8004034 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2220      	movs	r2, #32
 8004030:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004032:	e010      	b.n	8004056 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10b      	bne.n	8004054 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800403c:	2300      	movs	r3, #0
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	617b      	str	r3, [r7, #20]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	617b      	str	r3, [r7, #20]
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	e000      	b.n	8004056 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004054:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004066:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800406a:	4618      	mov	r0, r3
 800406c:	3730      	adds	r7, #48	; 0x30
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b084      	sub	sp, #16
 8004076:	af00      	add	r7, sp, #0
 8004078:	60f8      	str	r0, [r7, #12]
 800407a:	60b9      	str	r1, [r7, #8]
 800407c:	603b      	str	r3, [r7, #0]
 800407e:	4613      	mov	r3, r2
 8004080:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004082:	e04c      	b.n	800411e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408a:	d048      	beq.n	800411e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800408c:	f7fd fe68 	bl	8001d60 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	429a      	cmp	r2, r3
 800409a:	d902      	bls.n	80040a2 <SPI_WaitFlagStateUntilTimeout+0x30>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d13d      	bne.n	800411e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685a      	ldr	r2, [r3, #4]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ba:	d111      	bne.n	80040e0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040c4:	d004      	beq.n	80040d0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ce:	d107      	bne.n	80040e0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040e8:	d10f      	bne.n	800410a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004108:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e00f      	b.n	800413e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	4013      	ands	r3, r2
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	429a      	cmp	r2, r3
 800412c:	bf0c      	ite	eq
 800412e:	2301      	moveq	r3, #1
 8004130:	2300      	movne	r3, #0
 8004132:	b2db      	uxtb	r3, r3
 8004134:	461a      	mov	r2, r3
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	429a      	cmp	r2, r3
 800413a:	d1a3      	bne.n	8004084 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b086      	sub	sp, #24
 800414a:	af02      	add	r7, sp, #8
 800414c:	60f8      	str	r0, [r7, #12]
 800414e:	60b9      	str	r1, [r7, #8]
 8004150:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	2200      	movs	r2, #0
 800415a:	2180      	movs	r1, #128	; 0x80
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f7ff ff88 	bl	8004072 <SPI_WaitFlagStateUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d007      	beq.n	8004178 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416c:	f043 0220 	orr.w	r2, r3, #32
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e000      	b.n	800417a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b082      	sub	sp, #8
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e01d      	b.n	80041d0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d106      	bne.n	80041ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7fd fcd7 	bl	8001b5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2202      	movs	r2, #2
 80041b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	3304      	adds	r3, #4
 80041be:	4619      	mov	r1, r3
 80041c0:	4610      	mov	r0, r2
 80041c2:	f000 fa0f 	bl	80045e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68da      	ldr	r2, [r3, #12]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0201 	orr.w	r2, r2, #1
 80041ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b06      	cmp	r3, #6
 8004200:	d007      	beq.n	8004212 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f042 0201 	orr.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	bc80      	pop	{r7}
 800421c:	4770      	bx	lr

0800421e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b02      	cmp	r3, #2
 8004232:	d122      	bne.n	800427a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b02      	cmp	r3, #2
 8004240:	d11b      	bne.n	800427a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f06f 0202 	mvn.w	r2, #2
 800424a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	f003 0303 	and.w	r3, r3, #3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f9a4 	bl	80045ae <HAL_TIM_IC_CaptureCallback>
 8004266:	e005      	b.n	8004274 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 f997 	bl	800459c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f9a6 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b04      	cmp	r3, #4
 8004286:	d122      	bne.n	80042ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	f003 0304 	and.w	r3, r3, #4
 8004292:	2b04      	cmp	r3, #4
 8004294:	d11b      	bne.n	80042ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f06f 0204 	mvn.w	r2, #4
 800429e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f97a 	bl	80045ae <HAL_TIM_IC_CaptureCallback>
 80042ba:	e005      	b.n	80042c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f000 f96d 	bl	800459c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f97c 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	f003 0308 	and.w	r3, r3, #8
 80042d8:	2b08      	cmp	r3, #8
 80042da:	d122      	bne.n	8004322 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f003 0308 	and.w	r3, r3, #8
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d11b      	bne.n	8004322 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f06f 0208 	mvn.w	r2, #8
 80042f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2204      	movs	r2, #4
 80042f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f950 	bl	80045ae <HAL_TIM_IC_CaptureCallback>
 800430e:	e005      	b.n	800431c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 f943 	bl	800459c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f952 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	f003 0310 	and.w	r3, r3, #16
 800432c:	2b10      	cmp	r3, #16
 800432e:	d122      	bne.n	8004376 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f003 0310 	and.w	r3, r3, #16
 800433a:	2b10      	cmp	r3, #16
 800433c:	d11b      	bne.n	8004376 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f06f 0210 	mvn.w	r2, #16
 8004346:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2208      	movs	r2, #8
 800434c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f926 	bl	80045ae <HAL_TIM_IC_CaptureCallback>
 8004362:	e005      	b.n	8004370 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 f919 	bl	800459c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f928 	bl	80045c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b01      	cmp	r3, #1
 8004382:	d10e      	bne.n	80043a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b01      	cmp	r3, #1
 8004390:	d107      	bne.n	80043a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f06f 0201 	mvn.w	r2, #1
 800439a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f7fc fff9 	bl	8001394 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ac:	2b80      	cmp	r3, #128	; 0x80
 80043ae:	d10e      	bne.n	80043ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ba:	2b80      	cmp	r3, #128	; 0x80
 80043bc:	d107      	bne.n	80043ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fa68 	bl	800489e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d8:	2b40      	cmp	r3, #64	; 0x40
 80043da:	d10e      	bne.n	80043fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e6:	2b40      	cmp	r3, #64	; 0x40
 80043e8:	d107      	bne.n	80043fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 f8ec 	bl	80045d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	f003 0320 	and.w	r3, r3, #32
 8004404:	2b20      	cmp	r3, #32
 8004406:	d10e      	bne.n	8004426 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b20      	cmp	r3, #32
 8004414:	d107      	bne.n	8004426 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f06f 0220 	mvn.w	r2, #32
 800441e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fa33 	bl	800488c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b084      	sub	sp, #16
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
 8004436:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800443e:	2b01      	cmp	r3, #1
 8004440:	d101      	bne.n	8004446 <HAL_TIM_ConfigClockSource+0x18>
 8004442:	2302      	movs	r3, #2
 8004444:	e0a6      	b.n	8004594 <HAL_TIM_ConfigClockSource+0x166>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004464:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800446c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2b40      	cmp	r3, #64	; 0x40
 800447c:	d067      	beq.n	800454e <HAL_TIM_ConfigClockSource+0x120>
 800447e:	2b40      	cmp	r3, #64	; 0x40
 8004480:	d80b      	bhi.n	800449a <HAL_TIM_ConfigClockSource+0x6c>
 8004482:	2b10      	cmp	r3, #16
 8004484:	d073      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x140>
 8004486:	2b10      	cmp	r3, #16
 8004488:	d802      	bhi.n	8004490 <HAL_TIM_ConfigClockSource+0x62>
 800448a:	2b00      	cmp	r3, #0
 800448c:	d06f      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800448e:	e078      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004490:	2b20      	cmp	r3, #32
 8004492:	d06c      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x140>
 8004494:	2b30      	cmp	r3, #48	; 0x30
 8004496:	d06a      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004498:	e073      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800449a:	2b70      	cmp	r3, #112	; 0x70
 800449c:	d00d      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0x8c>
 800449e:	2b70      	cmp	r3, #112	; 0x70
 80044a0:	d804      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x7e>
 80044a2:	2b50      	cmp	r3, #80	; 0x50
 80044a4:	d033      	beq.n	800450e <HAL_TIM_ConfigClockSource+0xe0>
 80044a6:	2b60      	cmp	r3, #96	; 0x60
 80044a8:	d041      	beq.n	800452e <HAL_TIM_ConfigClockSource+0x100>
      break;
 80044aa:	e06a      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80044ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044b0:	d066      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x152>
 80044b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044b6:	d017      	beq.n	80044e8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80044b8:	e063      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	6899      	ldr	r1, [r3, #8]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f000 f97c 	bl	80047c6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	609a      	str	r2, [r3, #8]
      break;
 80044e6:	e04c      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6818      	ldr	r0, [r3, #0]
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	6899      	ldr	r1, [r3, #8]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f000 f965 	bl	80047c6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689a      	ldr	r2, [r3, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800450a:	609a      	str	r2, [r3, #8]
      break;
 800450c:	e039      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6818      	ldr	r0, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6859      	ldr	r1, [r3, #4]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	461a      	mov	r2, r3
 800451c:	f000 f8dc 	bl	80046d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2150      	movs	r1, #80	; 0x50
 8004526:	4618      	mov	r0, r3
 8004528:	f000 f933 	bl	8004792 <TIM_ITRx_SetConfig>
      break;
 800452c:	e029      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6818      	ldr	r0, [r3, #0]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	6859      	ldr	r1, [r3, #4]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	461a      	mov	r2, r3
 800453c:	f000 f8fa 	bl	8004734 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2160      	movs	r1, #96	; 0x60
 8004546:	4618      	mov	r0, r3
 8004548:	f000 f923 	bl	8004792 <TIM_ITRx_SetConfig>
      break;
 800454c:	e019      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	6859      	ldr	r1, [r3, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	461a      	mov	r2, r3
 800455c:	f000 f8bc 	bl	80046d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2140      	movs	r1, #64	; 0x40
 8004566:	4618      	mov	r0, r3
 8004568:	f000 f913 	bl	8004792 <TIM_ITRx_SetConfig>
      break;
 800456c:	e009      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4619      	mov	r1, r3
 8004578:	4610      	mov	r0, r2
 800457a:	f000 f90a 	bl	8004792 <TIM_ITRx_SetConfig>
      break;
 800457e:	e000      	b.n	8004582 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004580:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bc80      	pop	{r7}
 80045ac:	4770      	bx	lr

080045ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bc80      	pop	{r7}
 80045be:	4770      	bx	lr

080045c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr

080045e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a33      	ldr	r2, [pc, #204]	; (80046c4 <TIM_Base_SetConfig+0xe0>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d013      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a32      	ldr	r2, [pc, #200]	; (80046c8 <TIM_Base_SetConfig+0xe4>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d00f      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800460a:	d00b      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a2f      	ldr	r2, [pc, #188]	; (80046cc <TIM_Base_SetConfig+0xe8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d007      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a2e      	ldr	r2, [pc, #184]	; (80046d0 <TIM_Base_SetConfig+0xec>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d003      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a2d      	ldr	r2, [pc, #180]	; (80046d4 <TIM_Base_SetConfig+0xf0>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d108      	bne.n	8004636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800462a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	68fa      	ldr	r2, [r7, #12]
 8004632:	4313      	orrs	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a22      	ldr	r2, [pc, #136]	; (80046c4 <TIM_Base_SetConfig+0xe0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d013      	beq.n	8004666 <TIM_Base_SetConfig+0x82>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a21      	ldr	r2, [pc, #132]	; (80046c8 <TIM_Base_SetConfig+0xe4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d00f      	beq.n	8004666 <TIM_Base_SetConfig+0x82>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800464c:	d00b      	beq.n	8004666 <TIM_Base_SetConfig+0x82>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a1e      	ldr	r2, [pc, #120]	; (80046cc <TIM_Base_SetConfig+0xe8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d007      	beq.n	8004666 <TIM_Base_SetConfig+0x82>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a1d      	ldr	r2, [pc, #116]	; (80046d0 <TIM_Base_SetConfig+0xec>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d003      	beq.n	8004666 <TIM_Base_SetConfig+0x82>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a1c      	ldr	r2, [pc, #112]	; (80046d4 <TIM_Base_SetConfig+0xf0>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d108      	bne.n	8004678 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800466c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	4313      	orrs	r3, r2
 8004676:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	4313      	orrs	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a09      	ldr	r2, [pc, #36]	; (80046c4 <TIM_Base_SetConfig+0xe0>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d003      	beq.n	80046ac <TIM_Base_SetConfig+0xc8>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a08      	ldr	r2, [pc, #32]	; (80046c8 <TIM_Base_SetConfig+0xe4>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d103      	bne.n	80046b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	691a      	ldr	r2, [r3, #16]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	615a      	str	r2, [r3, #20]
}
 80046ba:	bf00      	nop
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr
 80046c4:	40012c00 	.word	0x40012c00
 80046c8:	40013400 	.word	0x40013400
 80046cc:	40000400 	.word	0x40000400
 80046d0:	40000800 	.word	0x40000800
 80046d4:	40000c00 	.word	0x40000c00

080046d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046d8:	b480      	push	{r7}
 80046da:	b087      	sub	sp, #28
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	f023 0201 	bic.w	r2, r3, #1
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f023 030a 	bic.w	r3, r3, #10
 8004714:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	4313      	orrs	r3, r2
 800471c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	621a      	str	r2, [r3, #32]
}
 800472a:	bf00      	nop
 800472c:	371c      	adds	r7, #28
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	f023 0210 	bic.w	r2, r3, #16
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800475e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	031b      	lsls	r3, r3, #12
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	4313      	orrs	r3, r2
 8004768:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004770:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	4313      	orrs	r3, r2
 800477a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	621a      	str	r2, [r3, #32]
}
 8004788:	bf00      	nop
 800478a:	371c      	adds	r7, #28
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr

08004792 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004792:	b480      	push	{r7}
 8004794:	b085      	sub	sp, #20
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	f043 0307 	orr.w	r3, r3, #7
 80047b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	609a      	str	r2, [r3, #8]
}
 80047bc:	bf00      	nop
 80047be:	3714      	adds	r7, #20
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bc80      	pop	{r7}
 80047c4:	4770      	bx	lr

080047c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b087      	sub	sp, #28
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	021a      	lsls	r2, r3, #8
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	431a      	orrs	r2, r3
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	609a      	str	r2, [r3, #8]
}
 80047fa:	bf00      	nop
 80047fc:	371c      	adds	r7, #28
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr

08004804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004814:	2b01      	cmp	r3, #1
 8004816:	d101      	bne.n	800481c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004818:	2302      	movs	r3, #2
 800481a:	e032      	b.n	8004882 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004842:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	4313      	orrs	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004854:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	4313      	orrs	r3, r2
 800485e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68ba      	ldr	r2, [r7, #8]
 800486e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr

0800488c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr

0800489e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e03f      	b.n	8004942 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d106      	bne.n	80048dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7fd f990 	bl	8001bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2224      	movs	r2, #36	; 0x24
 80048e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68da      	ldr	r2, [r3, #12]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 f829 	bl	800494c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	691a      	ldr	r2, [r3, #16]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004908:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	695a      	ldr	r2, [r3, #20]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004918:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68da      	ldr	r2, [r3, #12]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004928:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2220      	movs	r2, #32
 800493c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	4313      	orrs	r3, r2
 800497a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004986:	f023 030c 	bic.w	r3, r3, #12
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6812      	ldr	r2, [r2, #0]
 800498e:	68f9      	ldr	r1, [r7, #12]
 8004990:	430b      	orrs	r3, r1
 8004992:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699a      	ldr	r2, [r3, #24]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a52      	ldr	r2, [pc, #328]	; (8004af8 <UART_SetConfig+0x1ac>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d14e      	bne.n	8004a52 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049b4:	f7ff f842 	bl	8003a3c <HAL_RCC_GetPCLK2Freq>
 80049b8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009a      	lsls	r2, r3, #2
 80049c4:	441a      	add	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d0:	4a4a      	ldr	r2, [pc, #296]	; (8004afc <UART_SetConfig+0x1b0>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	0119      	lsls	r1, r3, #4
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	4613      	mov	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	009a      	lsls	r2, r3, #2
 80049e4:	441a      	add	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80049f0:	4b42      	ldr	r3, [pc, #264]	; (8004afc <UART_SetConfig+0x1b0>)
 80049f2:	fba3 0302 	umull	r0, r3, r3, r2
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	2064      	movs	r0, #100	; 0x64
 80049fa:	fb00 f303 	mul.w	r3, r0, r3
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	3332      	adds	r3, #50	; 0x32
 8004a04:	4a3d      	ldr	r2, [pc, #244]	; (8004afc <UART_SetConfig+0x1b0>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	095b      	lsrs	r3, r3, #5
 8004a0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a10:	4419      	add	r1, r3
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	4613      	mov	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	009a      	lsls	r2, r3, #2
 8004a1c:	441a      	add	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a28:	4b34      	ldr	r3, [pc, #208]	; (8004afc <UART_SetConfig+0x1b0>)
 8004a2a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a2e:	095b      	lsrs	r3, r3, #5
 8004a30:	2064      	movs	r0, #100	; 0x64
 8004a32:	fb00 f303 	mul.w	r3, r0, r3
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	3332      	adds	r3, #50	; 0x32
 8004a3c:	4a2f      	ldr	r2, [pc, #188]	; (8004afc <UART_SetConfig+0x1b0>)
 8004a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a42:	095b      	lsrs	r3, r3, #5
 8004a44:	f003 020f 	and.w	r2, r3, #15
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004a50:	e04d      	b.n	8004aee <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a52:	f7fe ffdf 	bl	8003a14 <HAL_RCC_GetPCLK1Freq>
 8004a56:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	009a      	lsls	r2, r3, #2
 8004a62:	441a      	add	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6e:	4a23      	ldr	r2, [pc, #140]	; (8004afc <UART_SetConfig+0x1b0>)
 8004a70:	fba2 2303 	umull	r2, r3, r2, r3
 8004a74:	095b      	lsrs	r3, r3, #5
 8004a76:	0119      	lsls	r1, r3, #4
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	4413      	add	r3, r2
 8004a80:	009a      	lsls	r2, r3, #2
 8004a82:	441a      	add	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a8e:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <UART_SetConfig+0x1b0>)
 8004a90:	fba3 0302 	umull	r0, r3, r3, r2
 8004a94:	095b      	lsrs	r3, r3, #5
 8004a96:	2064      	movs	r0, #100	; 0x64
 8004a98:	fb00 f303 	mul.w	r3, r0, r3
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	011b      	lsls	r3, r3, #4
 8004aa0:	3332      	adds	r3, #50	; 0x32
 8004aa2:	4a16      	ldr	r2, [pc, #88]	; (8004afc <UART_SetConfig+0x1b0>)
 8004aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa8:	095b      	lsrs	r3, r3, #5
 8004aaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004aae:	4419      	add	r1, r3
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	4413      	add	r3, r2
 8004ab8:	009a      	lsls	r2, r3, #2
 8004aba:	441a      	add	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ac6:	4b0d      	ldr	r3, [pc, #52]	; (8004afc <UART_SetConfig+0x1b0>)
 8004ac8:	fba3 0302 	umull	r0, r3, r3, r2
 8004acc:	095b      	lsrs	r3, r3, #5
 8004ace:	2064      	movs	r0, #100	; 0x64
 8004ad0:	fb00 f303 	mul.w	r3, r0, r3
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	3332      	adds	r3, #50	; 0x32
 8004ada:	4a08      	ldr	r2, [pc, #32]	; (8004afc <UART_SetConfig+0x1b0>)
 8004adc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae0:	095b      	lsrs	r3, r3, #5
 8004ae2:	f003 020f 	and.w	r2, r3, #15
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	440a      	add	r2, r1
 8004aec:	609a      	str	r2, [r3, #8]
}
 8004aee:	bf00      	nop
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40013800 	.word	0x40013800
 8004afc:	51eb851f 	.word	0x51eb851f

08004b00 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004b00:	b084      	sub	sp, #16
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
 8004b0a:	f107 0014 	add.w	r0, r7, #20
 8004b0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	b004      	add	sp, #16
 8004b1e:	4770      	bx	lr

08004b20 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b28:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b2c:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	89fb      	ldrh	r3, [r7, #14]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b085      	sub	sp, #20
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b56:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004b5a:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	b21a      	sxth	r2, r3
 8004b66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b6a:	43db      	mvns	r3, r3
 8004b6c:	b21b      	sxth	r3, r3
 8004b6e:	4013      	ands	r3, r2
 8004b70:	b21b      	sxth	r3, r3
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr

08004b86 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
 8004b8e:	460b      	mov	r3, r1
 8004b90:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr

08004b9e <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	f107 0014 	add.w	r0, r7, #20
 8004bac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7ff ffa5 	bl	8004b20 <USB_EnableGlobalInt>

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004be2:	b004      	add	sp, #16
 8004be4:	4770      	bx	lr
	...

08004be8 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004be8:	b490      	push	{r4, r7}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4413      	add	r3, r2
 8004c00:	881b      	ldrh	r3, [r3, #0]
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004c08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0c:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	78db      	ldrb	r3, [r3, #3]
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	d819      	bhi.n	8004c4a <USB_ActivateEndpoint+0x62>
 8004c16:	a201      	add	r2, pc, #4	; (adr r2, 8004c1c <USB_ActivateEndpoint+0x34>)
 8004c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1c:	08004c2d 	.word	0x08004c2d
 8004c20:	08004c41 	.word	0x08004c41
 8004c24:	08004c51 	.word	0x08004c51
 8004c28:	08004c37 	.word	0x08004c37
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004c2c:	89bb      	ldrh	r3, [r7, #12]
 8004c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c32:	81bb      	strh	r3, [r7, #12]
      break;
 8004c34:	e00d      	b.n	8004c52 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004c36:	89bb      	ldrh	r3, [r7, #12]
 8004c38:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004c3c:	81bb      	strh	r3, [r7, #12]
      break;
 8004c3e:	e008      	b.n	8004c52 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004c40:	89bb      	ldrh	r3, [r7, #12]
 8004c42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c46:	81bb      	strh	r3, [r7, #12]
      break;
 8004c48:	e003      	b.n	8004c52 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8004c4e:	e000      	b.n	8004c52 <USB_ActivateEndpoint+0x6a>
      break;
 8004c50:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	441a      	add	r2, r3
 8004c5c:	89bb      	ldrh	r3, [r7, #12]
 8004c5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4413      	add	r3, r2
 8004c7c:	881b      	ldrh	r3, [r3, #0]
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	4313      	orrs	r3, r2
 8004c92:	b29c      	uxth	r4, r3
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	441a      	add	r2, r3
 8004c9e:	4b8a      	ldr	r3, [pc, #552]	; (8004ec8 <USB_ActivateEndpoint+0x2e0>)
 8004ca0:	4323      	orrs	r3, r4
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	7b1b      	ldrb	r3, [r3, #12]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f040 8112 	bne.w	8004ed4 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	785b      	ldrb	r3, [r3, #1]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d067      	beq.n	8004d88 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004cb8:	687c      	ldr	r4, [r7, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	441c      	add	r4, r3
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	011b      	lsls	r3, r3, #4
 8004cca:	4423      	add	r3, r4
 8004ccc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cd0:	461c      	mov	r4, r3
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	88db      	ldrh	r3, [r3, #6]
 8004cd6:	085b      	lsrs	r3, r3, #1
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	881b      	ldrh	r3, [r3, #0]
 8004cec:	b29c      	uxth	r4, r3
 8004cee:	4623      	mov	r3, r4
 8004cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d014      	beq.n	8004d22 <USB_ActivateEndpoint+0x13a>
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	881b      	ldrh	r3, [r3, #0]
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d0e:	b29c      	uxth	r4, r3
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	441a      	add	r2, r3
 8004d1a:	4b6c      	ldr	r3, [pc, #432]	; (8004ecc <USB_ActivateEndpoint+0x2e4>)
 8004d1c:	4323      	orrs	r3, r4
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	78db      	ldrb	r3, [r3, #3]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d018      	beq.n	8004d5c <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	4413      	add	r3, r2
 8004d34:	881b      	ldrh	r3, [r3, #0]
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d40:	b29c      	uxth	r4, r3
 8004d42:	f084 0320 	eor.w	r3, r4, #32
 8004d46:	b29c      	uxth	r4, r3
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	441a      	add	r2, r3
 8004d52:	4b5d      	ldr	r3, [pc, #372]	; (8004ec8 <USB_ActivateEndpoint+0x2e0>)
 8004d54:	4323      	orrs	r3, r4
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	8013      	strh	r3, [r2, #0]
 8004d5a:	e22b      	b.n	80051b4 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	4413      	add	r3, r2
 8004d66:	881b      	ldrh	r3, [r3, #0]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d72:	b29c      	uxth	r4, r3
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	441a      	add	r2, r3
 8004d7e:	4b52      	ldr	r3, [pc, #328]	; (8004ec8 <USB_ActivateEndpoint+0x2e0>)
 8004d80:	4323      	orrs	r3, r4
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	8013      	strh	r3, [r2, #0]
 8004d86:	e215      	b.n	80051b4 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004d88:	687c      	ldr	r4, [r7, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	441c      	add	r4, r3
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	4423      	add	r3, r4
 8004d9c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004da0:	461c      	mov	r4, r3
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	88db      	ldrh	r3, [r3, #6]
 8004da6:	085b      	lsrs	r3, r3, #1
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	005b      	lsls	r3, r3, #1
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004db0:	687c      	ldr	r4, [r7, #4]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	441c      	add	r4, r3
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	4423      	add	r3, r4
 8004dc4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004dc8:	461c      	mov	r4, r3
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10e      	bne.n	8004df0 <USB_ActivateEndpoint+0x208>
 8004dd2:	8823      	ldrh	r3, [r4, #0]
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	8023      	strh	r3, [r4, #0]
 8004dde:	8823      	ldrh	r3, [r4, #0]
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004de6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	8023      	strh	r3, [r4, #0]
 8004dee:	e02d      	b.n	8004e4c <USB_ActivateEndpoint+0x264>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	2b3e      	cmp	r3, #62	; 0x3e
 8004df6:	d812      	bhi.n	8004e1e <USB_ActivateEndpoint+0x236>
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	085b      	lsrs	r3, r3, #1
 8004dfe:	60bb      	str	r3, [r7, #8]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <USB_ActivateEndpoint+0x22a>
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	60bb      	str	r3, [r7, #8]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	029b      	lsls	r3, r3, #10
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	8023      	strh	r3, [r4, #0]
 8004e1c:	e016      	b.n	8004e4c <USB_ActivateEndpoint+0x264>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	095b      	lsrs	r3, r3, #5
 8004e24:	60bb      	str	r3, [r7, #8]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	f003 031f 	and.w	r3, r3, #31
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d102      	bne.n	8004e38 <USB_ActivateEndpoint+0x250>
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	60bb      	str	r3, [r7, #8]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	029b      	lsls	r3, r3, #10
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	881b      	ldrh	r3, [r3, #0]
 8004e58:	b29c      	uxth	r4, r3
 8004e5a:	4623      	mov	r3, r4
 8004e5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d014      	beq.n	8004e8e <USB_ActivateEndpoint+0x2a6>
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	4413      	add	r3, r2
 8004e6e:	881b      	ldrh	r3, [r3, #0]
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7a:	b29c      	uxth	r4, r3
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	441a      	add	r2, r3
 8004e86:	4b12      	ldr	r3, [pc, #72]	; (8004ed0 <USB_ActivateEndpoint+0x2e8>)
 8004e88:	4323      	orrs	r3, r4
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4413      	add	r3, r2
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea4:	b29c      	uxth	r4, r3
 8004ea6:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004eaa:	b29c      	uxth	r4, r3
 8004eac:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004eb0:	b29c      	uxth	r4, r3
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	441a      	add	r2, r3
 8004ebc:	4b02      	ldr	r3, [pc, #8]	; (8004ec8 <USB_ActivateEndpoint+0x2e0>)
 8004ebe:	4323      	orrs	r3, r4
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	8013      	strh	r3, [r2, #0]
 8004ec4:	e176      	b.n	80051b4 <USB_ActivateEndpoint+0x5cc>
 8004ec6:	bf00      	nop
 8004ec8:	ffff8080 	.word	0xffff8080
 8004ecc:	ffff80c0 	.word	0xffff80c0
 8004ed0:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4413      	add	r3, r2
 8004ede:	881b      	ldrh	r3, [r3, #0]
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eea:	b29c      	uxth	r4, r3
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	441a      	add	r2, r3
 8004ef6:	4b96      	ldr	r3, [pc, #600]	; (8005150 <USB_ActivateEndpoint+0x568>)
 8004ef8:	4323      	orrs	r3, r4
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004efe:	687c      	ldr	r4, [r7, #4]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	441c      	add	r4, r3
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	4423      	add	r3, r4
 8004f12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f16:	461c      	mov	r4, r3
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	891b      	ldrh	r3, [r3, #8]
 8004f1c:	085b      	lsrs	r3, r3, #1
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	8023      	strh	r3, [r4, #0]
 8004f26:	687c      	ldr	r4, [r7, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	441c      	add	r4, r3
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	781b      	ldrb	r3, [r3, #0]
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	4423      	add	r3, r4
 8004f3a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004f3e:	461c      	mov	r4, r3
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	895b      	ldrh	r3, [r3, #10]
 8004f44:	085b      	lsrs	r3, r3, #1
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	785b      	ldrb	r3, [r3, #1]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f040 8088 	bne.w	8005068 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	b29c      	uxth	r4, r3
 8004f66:	4623      	mov	r3, r4
 8004f68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d014      	beq.n	8004f9a <USB_ActivateEndpoint+0x3b2>
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	881b      	ldrh	r3, [r3, #0]
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f86:	b29c      	uxth	r4, r3
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	441a      	add	r2, r3
 8004f92:	4b70      	ldr	r3, [pc, #448]	; (8005154 <USB_ActivateEndpoint+0x56c>)
 8004f94:	4323      	orrs	r3, r4
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	b29c      	uxth	r4, r3
 8004fa8:	4623      	mov	r3, r4
 8004faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d014      	beq.n	8004fdc <USB_ActivateEndpoint+0x3f4>
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4413      	add	r3, r2
 8004fbc:	881b      	ldrh	r3, [r3, #0]
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fc8:	b29c      	uxth	r4, r3
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	441a      	add	r2, r3
 8004fd4:	4b60      	ldr	r3, [pc, #384]	; (8005158 <USB_ActivateEndpoint+0x570>)
 8004fd6:	4323      	orrs	r3, r4
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	4413      	add	r3, r2
 8004fe6:	881b      	ldrh	r3, [r3, #0]
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff2:	b29c      	uxth	r4, r3
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	441a      	add	r2, r3
 8004ffe:	4b56      	ldr	r3, [pc, #344]	; (8005158 <USB_ActivateEndpoint+0x570>)
 8005000:	4323      	orrs	r3, r4
 8005002:	b29b      	uxth	r3, r3
 8005004:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	881b      	ldrh	r3, [r3, #0]
 8005012:	b29b      	uxth	r3, r3
 8005014:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005018:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800501c:	b29c      	uxth	r4, r3
 800501e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005022:	b29c      	uxth	r4, r3
 8005024:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005028:	b29c      	uxth	r4, r3
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	441a      	add	r2, r3
 8005034:	4b49      	ldr	r3, [pc, #292]	; (800515c <USB_ActivateEndpoint+0x574>)
 8005036:	4323      	orrs	r3, r4
 8005038:	b29b      	uxth	r3, r3
 800503a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	b29b      	uxth	r3, r3
 800504a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800504e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005052:	b29c      	uxth	r4, r3
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	441a      	add	r2, r3
 800505e:	4b3f      	ldr	r3, [pc, #252]	; (800515c <USB_ActivateEndpoint+0x574>)
 8005060:	4323      	orrs	r3, r4
 8005062:	b29b      	uxth	r3, r3
 8005064:	8013      	strh	r3, [r2, #0]
 8005066:	e0a5      	b.n	80051b4 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	881b      	ldrh	r3, [r3, #0]
 8005074:	b29c      	uxth	r4, r3
 8005076:	4623      	mov	r3, r4
 8005078:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d014      	beq.n	80050aa <USB_ActivateEndpoint+0x4c2>
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	881b      	ldrh	r3, [r3, #0]
 800508c:	b29b      	uxth	r3, r3
 800508e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005096:	b29c      	uxth	r4, r3
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	441a      	add	r2, r3
 80050a2:	4b2c      	ldr	r3, [pc, #176]	; (8005154 <USB_ActivateEndpoint+0x56c>)
 80050a4:	4323      	orrs	r3, r4
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	b29c      	uxth	r4, r3
 80050b8:	4623      	mov	r3, r4
 80050ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d014      	beq.n	80050ec <USB_ActivateEndpoint+0x504>
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	4413      	add	r3, r2
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050d8:	b29c      	uxth	r4, r3
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	441a      	add	r2, r3
 80050e4:	4b1c      	ldr	r3, [pc, #112]	; (8005158 <USB_ActivateEndpoint+0x570>)
 80050e6:	4323      	orrs	r3, r4
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	881b      	ldrh	r3, [r3, #0]
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005102:	b29c      	uxth	r4, r3
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	441a      	add	r2, r3
 800510e:	4b11      	ldr	r3, [pc, #68]	; (8005154 <USB_ActivateEndpoint+0x56c>)
 8005110:	4323      	orrs	r3, r4
 8005112:	b29b      	uxth	r3, r3
 8005114:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	78db      	ldrb	r3, [r3, #3]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d020      	beq.n	8005160 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	b29b      	uxth	r3, r3
 800512c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005130:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005134:	b29c      	uxth	r4, r3
 8005136:	f084 0320 	eor.w	r3, r4, #32
 800513a:	b29c      	uxth	r4, r3
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	441a      	add	r2, r3
 8005146:	4b05      	ldr	r3, [pc, #20]	; (800515c <USB_ActivateEndpoint+0x574>)
 8005148:	4323      	orrs	r3, r4
 800514a:	b29b      	uxth	r3, r3
 800514c:	8013      	strh	r3, [r2, #0]
 800514e:	e01c      	b.n	800518a <USB_ActivateEndpoint+0x5a2>
 8005150:	ffff8180 	.word	0xffff8180
 8005154:	ffffc080 	.word	0xffffc080
 8005158:	ffff80c0 	.word	0xffff80c0
 800515c:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	881b      	ldrh	r3, [r3, #0]
 800516c:	b29b      	uxth	r3, r3
 800516e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005172:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005176:	b29c      	uxth	r4, r3
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	441a      	add	r2, r3
 8005182:	4b0f      	ldr	r3, [pc, #60]	; (80051c0 <USB_ActivateEndpoint+0x5d8>)
 8005184:	4323      	orrs	r3, r4
 8005186:	b29b      	uxth	r3, r3
 8005188:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4413      	add	r3, r2
 8005194:	881b      	ldrh	r3, [r3, #0]
 8005196:	b29b      	uxth	r3, r3
 8005198:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800519c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a0:	b29c      	uxth	r4, r3
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	441a      	add	r2, r3
 80051ac:	4b04      	ldr	r3, [pc, #16]	; (80051c0 <USB_ActivateEndpoint+0x5d8>)
 80051ae:	4323      	orrs	r3, r4
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc90      	pop	{r4, r7}
 80051be:	4770      	bx	lr
 80051c0:	ffff8080 	.word	0xffff8080

080051c4 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80051c4:	b490      	push	{r4, r7}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	7b1b      	ldrb	r3, [r3, #12]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d171      	bne.n	80052ba <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	785b      	ldrb	r3, [r3, #1]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d036      	beq.n	800524c <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4413      	add	r3, r2
 80051e8:	881b      	ldrh	r3, [r3, #0]
 80051ea:	b29c      	uxth	r4, r3
 80051ec:	4623      	mov	r3, r4
 80051ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d014      	beq.n	8005220 <USB_DeactivateEndpoint+0x5c>
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29b      	uxth	r3, r3
 8005204:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800520c:	b29c      	uxth	r4, r3
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	441a      	add	r2, r3
 8005218:	4b6b      	ldr	r3, [pc, #428]	; (80053c8 <USB_DeactivateEndpoint+0x204>)
 800521a:	4323      	orrs	r3, r4
 800521c:	b29b      	uxth	r3, r3
 800521e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	881b      	ldrh	r3, [r3, #0]
 800522c:	b29b      	uxth	r3, r3
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005236:	b29c      	uxth	r4, r3
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	441a      	add	r2, r3
 8005242:	4b62      	ldr	r3, [pc, #392]	; (80053cc <USB_DeactivateEndpoint+0x208>)
 8005244:	4323      	orrs	r3, r4
 8005246:	b29b      	uxth	r3, r3
 8005248:	8013      	strh	r3, [r2, #0]
 800524a:	e144      	b.n	80054d6 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4413      	add	r3, r2
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	b29c      	uxth	r4, r3
 800525a:	4623      	mov	r3, r4
 800525c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d014      	beq.n	800528e <USB_DeactivateEndpoint+0xca>
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	4413      	add	r3, r2
 800526e:	881b      	ldrh	r3, [r3, #0]
 8005270:	b29b      	uxth	r3, r3
 8005272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800527a:	b29c      	uxth	r4, r3
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	441a      	add	r2, r3
 8005286:	4b52      	ldr	r3, [pc, #328]	; (80053d0 <USB_DeactivateEndpoint+0x20c>)
 8005288:	4323      	orrs	r3, r4
 800528a:	b29b      	uxth	r3, r3
 800528c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	881b      	ldrh	r3, [r3, #0]
 800529a:	b29b      	uxth	r3, r3
 800529c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052a4:	b29c      	uxth	r4, r3
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	441a      	add	r2, r3
 80052b0:	4b46      	ldr	r3, [pc, #280]	; (80053cc <USB_DeactivateEndpoint+0x208>)
 80052b2:	4323      	orrs	r3, r4
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	8013      	strh	r3, [r2, #0]
 80052b8:	e10d      	b.n	80054d6 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	785b      	ldrb	r3, [r3, #1]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f040 8088 	bne.w	80053d4 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	4413      	add	r3, r2
 80052ce:	881b      	ldrh	r3, [r3, #0]
 80052d0:	b29c      	uxth	r4, r3
 80052d2:	4623      	mov	r3, r4
 80052d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d014      	beq.n	8005306 <USB_DeactivateEndpoint+0x142>
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4413      	add	r3, r2
 80052e6:	881b      	ldrh	r3, [r3, #0]
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f2:	b29c      	uxth	r4, r3
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	441a      	add	r2, r3
 80052fe:	4b34      	ldr	r3, [pc, #208]	; (80053d0 <USB_DeactivateEndpoint+0x20c>)
 8005300:	4323      	orrs	r3, r4
 8005302:	b29b      	uxth	r3, r3
 8005304:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4413      	add	r3, r2
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	b29c      	uxth	r4, r3
 8005314:	4623      	mov	r3, r4
 8005316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800531a:	2b00      	cmp	r3, #0
 800531c:	d014      	beq.n	8005348 <USB_DeactivateEndpoint+0x184>
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	881b      	ldrh	r3, [r3, #0]
 800532a:	b29b      	uxth	r3, r3
 800532c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005334:	b29c      	uxth	r4, r3
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	441a      	add	r2, r3
 8005340:	4b21      	ldr	r3, [pc, #132]	; (80053c8 <USB_DeactivateEndpoint+0x204>)
 8005342:	4323      	orrs	r3, r4
 8005344:	b29b      	uxth	r3, r3
 8005346:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	b29b      	uxth	r3, r3
 8005356:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800535a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800535e:	b29c      	uxth	r4, r3
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	441a      	add	r2, r3
 800536a:	4b17      	ldr	r3, [pc, #92]	; (80053c8 <USB_DeactivateEndpoint+0x204>)
 800536c:	4323      	orrs	r3, r4
 800536e:	b29b      	uxth	r3, r3
 8005370:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	881b      	ldrh	r3, [r3, #0]
 800537e:	b29b      	uxth	r3, r3
 8005380:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005384:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005388:	b29c      	uxth	r4, r3
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	441a      	add	r2, r3
 8005394:	4b0d      	ldr	r3, [pc, #52]	; (80053cc <USB_DeactivateEndpoint+0x208>)
 8005396:	4323      	orrs	r3, r4
 8005398:	b29b      	uxth	r3, r3
 800539a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053b2:	b29c      	uxth	r4, r3
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	441a      	add	r2, r3
 80053be:	4b03      	ldr	r3, [pc, #12]	; (80053cc <USB_DeactivateEndpoint+0x208>)
 80053c0:	4323      	orrs	r3, r4
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	8013      	strh	r3, [r2, #0]
 80053c6:	e086      	b.n	80054d6 <USB_DeactivateEndpoint+0x312>
 80053c8:	ffff80c0 	.word	0xffff80c0
 80053cc:	ffff8080 	.word	0xffff8080
 80053d0:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	881b      	ldrh	r3, [r3, #0]
 80053e0:	b29c      	uxth	r4, r3
 80053e2:	4623      	mov	r3, r4
 80053e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d014      	beq.n	8005416 <USB_DeactivateEndpoint+0x252>
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	881b      	ldrh	r3, [r3, #0]
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005402:	b29c      	uxth	r4, r3
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	441a      	add	r2, r3
 800540e:	4b35      	ldr	r3, [pc, #212]	; (80054e4 <USB_DeactivateEndpoint+0x320>)
 8005410:	4323      	orrs	r3, r4
 8005412:	b29b      	uxth	r3, r3
 8005414:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4413      	add	r3, r2
 8005420:	881b      	ldrh	r3, [r3, #0]
 8005422:	b29c      	uxth	r4, r3
 8005424:	4623      	mov	r3, r4
 8005426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542a:	2b00      	cmp	r3, #0
 800542c:	d014      	beq.n	8005458 <USB_DeactivateEndpoint+0x294>
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	4413      	add	r3, r2
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	b29b      	uxth	r3, r3
 800543c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005444:	b29c      	uxth	r4, r3
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	441a      	add	r2, r3
 8005450:	4b25      	ldr	r3, [pc, #148]	; (80054e8 <USB_DeactivateEndpoint+0x324>)
 8005452:	4323      	orrs	r3, r4
 8005454:	b29b      	uxth	r3, r3
 8005456:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	b29b      	uxth	r3, r3
 8005466:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800546a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800546e:	b29c      	uxth	r4, r3
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	441a      	add	r2, r3
 800547a:	4b1a      	ldr	r3, [pc, #104]	; (80054e4 <USB_DeactivateEndpoint+0x320>)
 800547c:	4323      	orrs	r3, r4
 800547e:	b29b      	uxth	r3, r3
 8005480:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	881b      	ldrh	r3, [r3, #0]
 800548e:	b29b      	uxth	r3, r3
 8005490:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005494:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005498:	b29c      	uxth	r4, r3
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	441a      	add	r2, r3
 80054a4:	4b11      	ldr	r3, [pc, #68]	; (80054ec <USB_DeactivateEndpoint+0x328>)
 80054a6:	4323      	orrs	r3, r4
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	881b      	ldrh	r3, [r3, #0]
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c2:	b29c      	uxth	r4, r3
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	441a      	add	r2, r3
 80054ce:	4b07      	ldr	r3, [pc, #28]	; (80054ec <USB_DeactivateEndpoint+0x328>)
 80054d0:	4323      	orrs	r3, r4
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bc90      	pop	{r4, r7}
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	ffffc080 	.word	0xffffc080
 80054e8:	ffff80c0 	.word	0xffff80c0
 80054ec:	ffff8080 	.word	0xffff8080

080054f0 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80054f0:	b590      	push	{r4, r7, lr}
 80054f2:	b08d      	sub	sp, #52	; 0x34
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	785b      	ldrb	r3, [r3, #1]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	f040 8160 	bne.w	80057c4 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	699a      	ldr	r2, [r3, #24]
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	429a      	cmp	r2, r3
 800550e:	d909      	bls.n	8005524 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551c:	1ad2      	subs	r2, r2, r3
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	619a      	str	r2, [r3, #24]
 8005522:	e005      	b.n	8005530 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2200      	movs	r2, #0
 800552e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	7b1b      	ldrb	r3, [r3, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d119      	bne.n	800556c <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	6959      	ldr	r1, [r3, #20]
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	88da      	ldrh	r2, [r3, #6]
 8005540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005542:	b29b      	uxth	r3, r3
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fba2 	bl	8005c8e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800554a:	687c      	ldr	r4, [r7, #4]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005552:	b29b      	uxth	r3, r3
 8005554:	441c      	add	r4, r3
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	4423      	add	r3, r4
 800555e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005562:	461c      	mov	r4, r3
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	b29b      	uxth	r3, r3
 8005568:	8023      	strh	r3, [r4, #0]
 800556a:	e10f      	b.n	800578c <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4413      	add	r3, r2
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	b29b      	uxth	r3, r3
 800557a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557e:	2b00      	cmp	r3, #0
 8005580:	d065      	beq.n	800564e <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005582:	687c      	ldr	r4, [r7, #4]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	785b      	ldrb	r3, [r3, #1]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d148      	bne.n	800561e <USB_EPStartXfer+0x12e>
 800558c:	687c      	ldr	r4, [r7, #4]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005594:	b29b      	uxth	r3, r3
 8005596:	441c      	add	r4, r3
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	4423      	add	r3, r4
 80055a0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80055a4:	461c      	mov	r4, r3
 80055a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10e      	bne.n	80055ca <USB_EPStartXfer+0xda>
 80055ac:	8823      	ldrh	r3, [r4, #0]
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	8023      	strh	r3, [r4, #0]
 80055b8:	8823      	ldrh	r3, [r4, #0]
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	8023      	strh	r3, [r4, #0]
 80055c8:	e03d      	b.n	8005646 <USB_EPStartXfer+0x156>
 80055ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055cc:	2b3e      	cmp	r3, #62	; 0x3e
 80055ce:	d810      	bhi.n	80055f2 <USB_EPStartXfer+0x102>
 80055d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d2:	085b      	lsrs	r3, r3, #1
 80055d4:	627b      	str	r3, [r7, #36]	; 0x24
 80055d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d002      	beq.n	80055e6 <USB_EPStartXfer+0xf6>
 80055e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e2:	3301      	adds	r3, #1
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	029b      	lsls	r3, r3, #10
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	8023      	strh	r3, [r4, #0]
 80055f0:	e029      	b.n	8005646 <USB_EPStartXfer+0x156>
 80055f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f4:	095b      	lsrs	r3, r3, #5
 80055f6:	627b      	str	r3, [r7, #36]	; 0x24
 80055f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fa:	f003 031f 	and.w	r3, r3, #31
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d102      	bne.n	8005608 <USB_EPStartXfer+0x118>
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	3b01      	subs	r3, #1
 8005606:	627b      	str	r3, [r7, #36]	; 0x24
 8005608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560a:	b29b      	uxth	r3, r3
 800560c:	029b      	lsls	r3, r3, #10
 800560e:	b29b      	uxth	r3, r3
 8005610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005618:	b29b      	uxth	r3, r3
 800561a:	8023      	strh	r3, [r4, #0]
 800561c:	e013      	b.n	8005646 <USB_EPStartXfer+0x156>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	785b      	ldrb	r3, [r3, #1]
 8005622:	2b01      	cmp	r3, #1
 8005624:	d10f      	bne.n	8005646 <USB_EPStartXfer+0x156>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800562c:	b29b      	uxth	r3, r3
 800562e:	441c      	add	r4, r3
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	4423      	add	r3, r4
 8005638:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800563c:	60fb      	str	r3, [r7, #12]
 800563e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	895b      	ldrh	r3, [r3, #10]
 800564a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800564c:	e063      	b.n	8005716 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	785b      	ldrb	r3, [r3, #1]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d148      	bne.n	80056e8 <USB_EPStartXfer+0x1f8>
 8005656:	687c      	ldr	r4, [r7, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800565e:	b29b      	uxth	r3, r3
 8005660:	441c      	add	r4, r3
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	4423      	add	r3, r4
 800566a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800566e:	461c      	mov	r4, r3
 8005670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10e      	bne.n	8005694 <USB_EPStartXfer+0x1a4>
 8005676:	8823      	ldrh	r3, [r4, #0]
 8005678:	b29b      	uxth	r3, r3
 800567a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800567e:	b29b      	uxth	r3, r3
 8005680:	8023      	strh	r3, [r4, #0]
 8005682:	8823      	ldrh	r3, [r4, #0]
 8005684:	b29b      	uxth	r3, r3
 8005686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800568a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800568e:	b29b      	uxth	r3, r3
 8005690:	8023      	strh	r3, [r4, #0]
 8005692:	e03d      	b.n	8005710 <USB_EPStartXfer+0x220>
 8005694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005696:	2b3e      	cmp	r3, #62	; 0x3e
 8005698:	d810      	bhi.n	80056bc <USB_EPStartXfer+0x1cc>
 800569a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569c:	085b      	lsrs	r3, r3, #1
 800569e:	623b      	str	r3, [r7, #32]
 80056a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <USB_EPStartXfer+0x1c0>
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	3301      	adds	r3, #1
 80056ae:	623b      	str	r3, [r7, #32]
 80056b0:	6a3b      	ldr	r3, [r7, #32]
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	029b      	lsls	r3, r3, #10
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	8023      	strh	r3, [r4, #0]
 80056ba:	e029      	b.n	8005710 <USB_EPStartXfer+0x220>
 80056bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056be:	095b      	lsrs	r3, r3, #5
 80056c0:	623b      	str	r3, [r7, #32]
 80056c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c4:	f003 031f 	and.w	r3, r3, #31
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d102      	bne.n	80056d2 <USB_EPStartXfer+0x1e2>
 80056cc:	6a3b      	ldr	r3, [r7, #32]
 80056ce:	3b01      	subs	r3, #1
 80056d0:	623b      	str	r3, [r7, #32]
 80056d2:	6a3b      	ldr	r3, [r7, #32]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	029b      	lsls	r3, r3, #10
 80056d8:	b29b      	uxth	r3, r3
 80056da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	8023      	strh	r3, [r4, #0]
 80056e6:	e013      	b.n	8005710 <USB_EPStartXfer+0x220>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	785b      	ldrb	r3, [r3, #1]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d10f      	bne.n	8005710 <USB_EPStartXfer+0x220>
 80056f0:	687c      	ldr	r4, [r7, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	441c      	add	r4, r3
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	4423      	add	r3, r4
 8005704:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005708:	461c      	mov	r4, r3
 800570a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570c:	b29b      	uxth	r3, r3
 800570e:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	891b      	ldrh	r3, [r3, #8]
 8005714:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	6959      	ldr	r1, [r3, #20]
 800571a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571c:	b29b      	uxth	r3, r3
 800571e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 fab4 	bl	8005c8e <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	785b      	ldrb	r3, [r3, #1]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d115      	bne.n	800575a <USB_EPStartXfer+0x26a>
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	881b      	ldrh	r3, [r3, #0]
 800573a:	b29b      	uxth	r3, r3
 800573c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005740:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005744:	b29c      	uxth	r4, r3
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	441a      	add	r2, r3
 8005750:	4b9a      	ldr	r3, [pc, #616]	; (80059bc <USB_EPStartXfer+0x4cc>)
 8005752:	4323      	orrs	r3, r4
 8005754:	b29b      	uxth	r3, r3
 8005756:	8013      	strh	r3, [r2, #0]
 8005758:	e018      	b.n	800578c <USB_EPStartXfer+0x29c>
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	785b      	ldrb	r3, [r3, #1]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d114      	bne.n	800578c <USB_EPStartXfer+0x29c>
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	b29b      	uxth	r3, r3
 8005770:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005774:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005778:	b29c      	uxth	r4, r3
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	441a      	add	r2, r3
 8005784:	4b8e      	ldr	r3, [pc, #568]	; (80059c0 <USB_EPStartXfer+0x4d0>)
 8005786:	4323      	orrs	r3, r4
 8005788:	b29b      	uxth	r3, r3
 800578a:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	881b      	ldrh	r3, [r3, #0]
 8005798:	b29b      	uxth	r3, r3
 800579a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800579e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057a2:	b29c      	uxth	r4, r3
 80057a4:	f084 0310 	eor.w	r3, r4, #16
 80057a8:	b29c      	uxth	r4, r3
 80057aa:	f084 0320 	eor.w	r3, r4, #32
 80057ae:	b29c      	uxth	r4, r3
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	441a      	add	r2, r3
 80057ba:	4b82      	ldr	r3, [pc, #520]	; (80059c4 <USB_EPStartXfer+0x4d4>)
 80057bc:	4323      	orrs	r3, r4
 80057be:	b29b      	uxth	r3, r3
 80057c0:	8013      	strh	r3, [r2, #0]
 80057c2:	e146      	b.n	8005a52 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	699a      	ldr	r2, [r3, #24]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d909      	bls.n	80057e4 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	699a      	ldr	r2, [r3, #24]
 80057da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057dc:	1ad2      	subs	r2, r2, r3
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	619a      	str	r2, [r3, #24]
 80057e2:	e005      	b.n	80057f0 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2200      	movs	r2, #0
 80057ee:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	7b1b      	ldrb	r3, [r3, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d148      	bne.n	800588a <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80057f8:	687c      	ldr	r4, [r7, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005800:	b29b      	uxth	r3, r3
 8005802:	441c      	add	r4, r3
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	4423      	add	r3, r4
 800580c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005810:	461c      	mov	r4, r3
 8005812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10e      	bne.n	8005836 <USB_EPStartXfer+0x346>
 8005818:	8823      	ldrh	r3, [r4, #0]
 800581a:	b29b      	uxth	r3, r3
 800581c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005820:	b29b      	uxth	r3, r3
 8005822:	8023      	strh	r3, [r4, #0]
 8005824:	8823      	ldrh	r3, [r4, #0]
 8005826:	b29b      	uxth	r3, r3
 8005828:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800582c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005830:	b29b      	uxth	r3, r3
 8005832:	8023      	strh	r3, [r4, #0]
 8005834:	e0f2      	b.n	8005a1c <USB_EPStartXfer+0x52c>
 8005836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005838:	2b3e      	cmp	r3, #62	; 0x3e
 800583a:	d810      	bhi.n	800585e <USB_EPStartXfer+0x36e>
 800583c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583e:	085b      	lsrs	r3, r3, #1
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005844:	f003 0301 	and.w	r3, r3, #1
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <USB_EPStartXfer+0x362>
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	3301      	adds	r3, #1
 8005850:	61fb      	str	r3, [r7, #28]
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	b29b      	uxth	r3, r3
 8005856:	029b      	lsls	r3, r3, #10
 8005858:	b29b      	uxth	r3, r3
 800585a:	8023      	strh	r3, [r4, #0]
 800585c:	e0de      	b.n	8005a1c <USB_EPStartXfer+0x52c>
 800585e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005860:	095b      	lsrs	r3, r3, #5
 8005862:	61fb      	str	r3, [r7, #28]
 8005864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005866:	f003 031f 	and.w	r3, r3, #31
 800586a:	2b00      	cmp	r3, #0
 800586c:	d102      	bne.n	8005874 <USB_EPStartXfer+0x384>
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	3b01      	subs	r3, #1
 8005872:	61fb      	str	r3, [r7, #28]
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	b29b      	uxth	r3, r3
 8005878:	029b      	lsls	r3, r3, #10
 800587a:	b29b      	uxth	r3, r3
 800587c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005880:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005884:	b29b      	uxth	r3, r3
 8005886:	8023      	strh	r3, [r4, #0]
 8005888:	e0c8      	b.n	8005a1c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	785b      	ldrb	r3, [r3, #1]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d148      	bne.n	8005924 <USB_EPStartXfer+0x434>
 8005892:	687c      	ldr	r4, [r7, #4]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800589a:	b29b      	uxth	r3, r3
 800589c:	441c      	add	r4, r3
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	011b      	lsls	r3, r3, #4
 80058a4:	4423      	add	r3, r4
 80058a6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80058aa:	461c      	mov	r4, r3
 80058ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10e      	bne.n	80058d0 <USB_EPStartXfer+0x3e0>
 80058b2:	8823      	ldrh	r3, [r4, #0]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	8023      	strh	r3, [r4, #0]
 80058be:	8823      	ldrh	r3, [r4, #0]
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	8023      	strh	r3, [r4, #0]
 80058ce:	e03d      	b.n	800594c <USB_EPStartXfer+0x45c>
 80058d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d2:	2b3e      	cmp	r3, #62	; 0x3e
 80058d4:	d810      	bhi.n	80058f8 <USB_EPStartXfer+0x408>
 80058d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d8:	085b      	lsrs	r3, r3, #1
 80058da:	61bb      	str	r3, [r7, #24]
 80058dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d002      	beq.n	80058ec <USB_EPStartXfer+0x3fc>
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	3301      	adds	r3, #1
 80058ea:	61bb      	str	r3, [r7, #24]
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	029b      	lsls	r3, r3, #10
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	8023      	strh	r3, [r4, #0]
 80058f6:	e029      	b.n	800594c <USB_EPStartXfer+0x45c>
 80058f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058fa:	095b      	lsrs	r3, r3, #5
 80058fc:	61bb      	str	r3, [r7, #24]
 80058fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005900:	f003 031f 	and.w	r3, r3, #31
 8005904:	2b00      	cmp	r3, #0
 8005906:	d102      	bne.n	800590e <USB_EPStartXfer+0x41e>
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	3b01      	subs	r3, #1
 800590c:	61bb      	str	r3, [r7, #24]
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	b29b      	uxth	r3, r3
 8005912:	029b      	lsls	r3, r3, #10
 8005914:	b29b      	uxth	r3, r3
 8005916:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800591a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800591e:	b29b      	uxth	r3, r3
 8005920:	8023      	strh	r3, [r4, #0]
 8005922:	e013      	b.n	800594c <USB_EPStartXfer+0x45c>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	785b      	ldrb	r3, [r3, #1]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d10f      	bne.n	800594c <USB_EPStartXfer+0x45c>
 800592c:	687c      	ldr	r4, [r7, #4]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005934:	b29b      	uxth	r3, r3
 8005936:	441c      	add	r4, r3
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	4423      	add	r3, r4
 8005940:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005944:	461c      	mov	r4, r3
 8005946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005948:	b29b      	uxth	r3, r3
 800594a:	8023      	strh	r3, [r4, #0]
 800594c:	687c      	ldr	r4, [r7, #4]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	785b      	ldrb	r3, [r3, #1]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d14e      	bne.n	80059f4 <USB_EPStartXfer+0x504>
 8005956:	687c      	ldr	r4, [r7, #4]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800595e:	b29b      	uxth	r3, r3
 8005960:	441c      	add	r4, r3
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	011b      	lsls	r3, r3, #4
 8005968:	4423      	add	r3, r4
 800596a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800596e:	461c      	mov	r4, r3
 8005970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10e      	bne.n	8005994 <USB_EPStartXfer+0x4a4>
 8005976:	8823      	ldrh	r3, [r4, #0]
 8005978:	b29b      	uxth	r3, r3
 800597a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800597e:	b29b      	uxth	r3, r3
 8005980:	8023      	strh	r3, [r4, #0]
 8005982:	8823      	ldrh	r3, [r4, #0]
 8005984:	b29b      	uxth	r3, r3
 8005986:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800598a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800598e:	b29b      	uxth	r3, r3
 8005990:	8023      	strh	r3, [r4, #0]
 8005992:	e043      	b.n	8005a1c <USB_EPStartXfer+0x52c>
 8005994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005996:	2b3e      	cmp	r3, #62	; 0x3e
 8005998:	d816      	bhi.n	80059c8 <USB_EPStartXfer+0x4d8>
 800599a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599c:	085b      	lsrs	r3, r3, #1
 800599e:	617b      	str	r3, [r7, #20]
 80059a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <USB_EPStartXfer+0x4c0>
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	3301      	adds	r3, #1
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	029b      	lsls	r3, r3, #10
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	8023      	strh	r3, [r4, #0]
 80059ba:	e02f      	b.n	8005a1c <USB_EPStartXfer+0x52c>
 80059bc:	ffff80c0 	.word	0xffff80c0
 80059c0:	ffffc080 	.word	0xffffc080
 80059c4:	ffff8080 	.word	0xffff8080
 80059c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ca:	095b      	lsrs	r3, r3, #5
 80059cc:	617b      	str	r3, [r7, #20]
 80059ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d0:	f003 031f 	and.w	r3, r3, #31
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d102      	bne.n	80059de <USB_EPStartXfer+0x4ee>
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	3b01      	subs	r3, #1
 80059dc:	617b      	str	r3, [r7, #20]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	029b      	lsls	r3, r3, #10
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	8023      	strh	r3, [r4, #0]
 80059f2:	e013      	b.n	8005a1c <USB_EPStartXfer+0x52c>
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	785b      	ldrb	r3, [r3, #1]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d10f      	bne.n	8005a1c <USB_EPStartXfer+0x52c>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	441c      	add	r4, r3
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	4423      	add	r3, r4
 8005a0e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005a12:	613b      	str	r3, [r7, #16]
 8005a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a32:	b29c      	uxth	r4, r3
 8005a34:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005a38:	b29c      	uxth	r4, r3
 8005a3a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005a3e:	b29c      	uxth	r4, r3
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	441a      	add	r2, r3
 8005a4a:	4b04      	ldr	r3, [pc, #16]	; (8005a5c <USB_EPStartXfer+0x56c>)
 8005a4c:	4323      	orrs	r3, r4
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3734      	adds	r7, #52	; 0x34
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd90      	pop	{r4, r7, pc}
 8005a5c:	ffff8080 	.word	0xffff8080

08005a60 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a60:	b490      	push	{r4, r7}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	785b      	ldrb	r3, [r3, #1]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d018      	beq.n	8005aa4 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4413      	add	r3, r2
 8005a7c:	881b      	ldrh	r3, [r3, #0]
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a88:	b29c      	uxth	r4, r3
 8005a8a:	f084 0310 	eor.w	r3, r4, #16
 8005a8e:	b29c      	uxth	r4, r3
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	441a      	add	r2, r3
 8005a9a:	4b11      	ldr	r3, [pc, #68]	; (8005ae0 <USB_EPSetStall+0x80>)
 8005a9c:	4323      	orrs	r3, r4
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	8013      	strh	r3, [r2, #0]
 8005aa2:	e017      	b.n	8005ad4 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	881b      	ldrh	r3, [r3, #0]
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aba:	b29c      	uxth	r4, r3
 8005abc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005ac0:	b29c      	uxth	r4, r3
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	441a      	add	r2, r3
 8005acc:	4b04      	ldr	r3, [pc, #16]	; (8005ae0 <USB_EPSetStall+0x80>)
 8005ace:	4323      	orrs	r3, r4
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3708      	adds	r7, #8
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bc90      	pop	{r4, r7}
 8005ade:	4770      	bx	lr
 8005ae0:	ffff8080 	.word	0xffff8080

08005ae4 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005ae4:	b490      	push	{r4, r7}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	7b1b      	ldrb	r3, [r3, #12]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d17d      	bne.n	8005bf2 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	785b      	ldrb	r3, [r3, #1]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d03d      	beq.n	8005b7a <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	4413      	add	r3, r2
 8005b08:	881b      	ldrh	r3, [r3, #0]
 8005b0a:	b29c      	uxth	r4, r3
 8005b0c:	4623      	mov	r3, r4
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d014      	beq.n	8005b40 <USB_EPClearStall+0x5c>
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	881b      	ldrh	r3, [r3, #0]
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b2c:	b29c      	uxth	r4, r3
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	441a      	add	r2, r3
 8005b38:	4b31      	ldr	r3, [pc, #196]	; (8005c00 <USB_EPClearStall+0x11c>)
 8005b3a:	4323      	orrs	r3, r4
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	78db      	ldrb	r3, [r3, #3]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d054      	beq.n	8005bf2 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b5e:	b29c      	uxth	r4, r3
 8005b60:	f084 0320 	eor.w	r3, r4, #32
 8005b64:	b29c      	uxth	r4, r3
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	441a      	add	r2, r3
 8005b70:	4b24      	ldr	r3, [pc, #144]	; (8005c04 <USB_EPClearStall+0x120>)
 8005b72:	4323      	orrs	r3, r4
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	8013      	strh	r3, [r2, #0]
 8005b78:	e03b      	b.n	8005bf2 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4413      	add	r3, r2
 8005b84:	881b      	ldrh	r3, [r3, #0]
 8005b86:	b29c      	uxth	r4, r3
 8005b88:	4623      	mov	r3, r4
 8005b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d014      	beq.n	8005bbc <USB_EPClearStall+0xd8>
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	4413      	add	r3, r2
 8005b9c:	881b      	ldrh	r3, [r3, #0]
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ba4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ba8:	b29c      	uxth	r4, r3
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	009b      	lsls	r3, r3, #2
 8005bb2:	441a      	add	r2, r3
 8005bb4:	4b14      	ldr	r3, [pc, #80]	; (8005c08 <USB_EPClearStall+0x124>)
 8005bb6:	4323      	orrs	r3, r4
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	881b      	ldrh	r3, [r3, #0]
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bd2:	b29c      	uxth	r4, r3
 8005bd4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005bd8:	b29c      	uxth	r4, r3
 8005bda:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005bde:	b29c      	uxth	r4, r3
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	441a      	add	r2, r3
 8005bea:	4b06      	ldr	r3, [pc, #24]	; (8005c04 <USB_EPClearStall+0x120>)
 8005bec:	4323      	orrs	r3, r4
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bc90      	pop	{r4, r7}
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	ffff80c0 	.word	0xffff80c0
 8005c04:	ffff8080 	.word	0xffff8080
 8005c08:	ffffc080 	.word	0xffffc080

08005c0c <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	460b      	mov	r3, r1
 8005c16:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d103      	bne.n	8005c26 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2280      	movs	r2, #128	; 0x80
 8005c22:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr

08005c32 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005c32:	b480      	push	{r7}
 8005c34:	b083      	sub	sp, #12
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bc80      	pop	{r7}
 8005c44:	4770      	bx	lr

08005c46 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b083      	sub	sp, #12
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bc80      	pop	{r7}
 8005c58:	4770      	bx	lr

08005c5a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b085      	sub	sp, #20
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr

08005c78 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bc80      	pop	{r7}
 8005c8c:	4770      	bx	lr

08005c8e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	b08d      	sub	sp, #52	; 0x34
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	4611      	mov	r1, r2
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	80fb      	strh	r3, [r7, #6]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005ca4:	88bb      	ldrh	r3, [r7, #4]
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	085b      	lsrs	r3, r3, #1
 8005caa:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005cb4:	88fb      	ldrh	r3, [r7, #6]
 8005cb6:	005a      	lsls	r2, r3, #1
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	4413      	add	r3, r2
 8005cbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cc0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cc6:	e01e      	b.n	8005d06 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8005cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	021b      	lsls	r3, r3, #8
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	461a      	mov	r2, r3
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cec:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf0:	3302      	adds	r3, #2
 8005cf2:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8005cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf6:	3302      	adds	r3, #2
 8005cf8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d02:	3b01      	subs	r3, #1
 8005d04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1dd      	bne.n	8005cc8 <USB_WritePMA+0x3a>
  }
}
 8005d0c:	bf00      	nop
 8005d0e:	3734      	adds	r7, #52	; 0x34
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bc80      	pop	{r7}
 8005d14:	4770      	bx	lr

08005d16 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b08b      	sub	sp, #44	; 0x2c
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	60f8      	str	r0, [r7, #12]
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	4611      	mov	r1, r2
 8005d22:	461a      	mov	r2, r3
 8005d24:	460b      	mov	r3, r1
 8005d26:	80fb      	strh	r3, [r7, #6]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005d2c:	88bb      	ldrh	r3, [r7, #4]
 8005d2e:	085b      	lsrs	r3, r3, #1
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005d3c:	88fb      	ldrh	r3, [r7, #6]
 8005d3e:	005a      	lsls	r2, r3, #1
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d48:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d4e:	e01b      	b.n	8005d88 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	881b      	ldrh	r3, [r3, #0]
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	3302      	adds	r3, #2
 8005d5c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	b2da      	uxtb	r2, r3
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	3301      	adds	r3, #1
 8005d6a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	0a1b      	lsrs	r3, r3, #8
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	3302      	adds	r3, #2
 8005d80:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8005d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d84:	3b01      	subs	r3, #1
 8005d86:	627b      	str	r3, [r7, #36]	; 0x24
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1e0      	bne.n	8005d50 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005d8e:	88bb      	ldrh	r3, [r7, #4]
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d007      	beq.n	8005daa <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	701a      	strb	r2, [r3, #0]
  }
}
 8005daa:	bf00      	nop
 8005dac:	372c      	adds	r7, #44	; 0x2c
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bc80      	pop	{r7}
 8005db2:	4770      	bx	lr

08005db4 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	2203      	movs	r2, #3
 8005dc8:	2181      	movs	r1, #129	; 0x81
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f008 fc37 	bl	800e63e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	2203      	movs	r2, #3
 8005dda:	2101      	movs	r1, #1
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f008 fc2e 	bl	800e63e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8005dea:	2054      	movs	r0, #84	; 0x54
 8005dec:	f008 fd34 	bl	800e858 <USBD_static_malloc>
 8005df0:	4602      	mov	r2, r0
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d102      	bne.n	8005e08 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 8005e02:	2301      	movs	r3, #1
 8005e04:	73fb      	strb	r3, [r7, #15]
 8005e06:	e012      	b.n	8005e2e <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e0e:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	2340      	movs	r3, #64	; 0x40
 8005e26:	2101      	movs	r1, #1
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f008 fcf2 	bl	800e812 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	460b      	mov	r3, r1
 8005e42:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8005e44:	2181      	movs	r1, #129	; 0x81
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f008 fc1f 	bl	800e68a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8005e52:	2101      	movs	r1, #1
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f008 fc18 	bl	800e68a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00e      	beq.n	8005e8a <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f008 fcf7 	bl	800e870 <USBD_static_free>
    pdev->pClassData = NULL;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3708      	adds	r7, #8
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b088      	sub	sp, #32
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ea4:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d051      	beq.n	8005f66 <USBD_CUSTOM_HID_Setup+0xd2>
 8005ec2:	2b20      	cmp	r3, #32
 8005ec4:	f040 80d8 	bne.w	8006078 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	785b      	ldrb	r3, [r3, #1]
 8005ecc:	3b02      	subs	r3, #2
 8005ece:	2b09      	cmp	r3, #9
 8005ed0:	d841      	bhi.n	8005f56 <USBD_CUSTOM_HID_Setup+0xc2>
 8005ed2:	a201      	add	r2, pc, #4	; (adr r2, 8005ed8 <USBD_CUSTOM_HID_Setup+0x44>)
 8005ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed8:	08005f31 	.word	0x08005f31
 8005edc:	08005f0f 	.word	0x08005f0f
 8005ee0:	08005f57 	.word	0x08005f57
 8005ee4:	08005f57 	.word	0x08005f57
 8005ee8:	08005f57 	.word	0x08005f57
 8005eec:	08005f57 	.word	0x08005f57
 8005ef0:	08005f57 	.word	0x08005f57
 8005ef4:	08005f41 	.word	0x08005f41
 8005ef8:	08005f1f 	.word	0x08005f1f
 8005efc:	08005f01 	.word	0x08005f01
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	885b      	ldrh	r3, [r3, #2]
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	461a      	mov	r2, r3
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8005f0c:	e02a      	b.n	8005f64 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	3340      	adds	r3, #64	; 0x40
 8005f12:	2201      	movs	r2, #1
 8005f14:	4619      	mov	r1, r3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f001 f992 	bl	8007240 <USBD_CtlSendData>
          break;
 8005f1c:	e022      	b.n	8005f64 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	885b      	ldrh	r3, [r3, #2]
 8005f22:	0a1b      	lsrs	r3, r3, #8
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	461a      	mov	r2, r3
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8005f2e:	e019      	b.n	8005f64 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	3344      	adds	r3, #68	; 0x44
 8005f34:	2201      	movs	r2, #1
 8005f36:	4619      	mov	r1, r3
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f001 f981 	bl	8007240 <USBD_CtlSendData>
          break;
 8005f3e:	e011      	b.n	8005f64 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	2201      	movs	r2, #1
 8005f44:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8005f46:	6939      	ldr	r1, [r7, #16]
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	88db      	ldrh	r3, [r3, #6]
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f001 f9a4 	bl	800729c <USBD_CtlPrepareRx>
          break;
 8005f54:	e006      	b.n	8005f64 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 8005f56:	6839      	ldr	r1, [r7, #0]
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f001 f907 	bl	800716c <USBD_CtlError>
          ret = USBD_FAIL;
 8005f5e:	2302      	movs	r3, #2
 8005f60:	75fb      	strb	r3, [r7, #23]
          break;
 8005f62:	bf00      	nop
      }
      break;
 8005f64:	e08f      	b.n	8006086 <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	785b      	ldrb	r3, [r3, #1]
 8005f6a:	2b0b      	cmp	r3, #11
 8005f6c:	d87c      	bhi.n	8006068 <USBD_CUSTOM_HID_Setup+0x1d4>
 8005f6e:	a201      	add	r2, pc, #4	; (adr r2, 8005f74 <USBD_CUSTOM_HID_Setup+0xe0>)
 8005f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f74:	08005fa5 	.word	0x08005fa5
 8005f78:	08006069 	.word	0x08006069
 8005f7c:	08006069 	.word	0x08006069
 8005f80:	08006069 	.word	0x08006069
 8005f84:	08006069 	.word	0x08006069
 8005f88:	08006069 	.word	0x08006069
 8005f8c:	08005fcd 	.word	0x08005fcd
 8005f90:	08006069 	.word	0x08006069
 8005f94:	08006069 	.word	0x08006069
 8005f98:	08006069 	.word	0x08006069
 8005f9c:	0800601b 	.word	0x0800601b
 8005fa0:	08006043 	.word	0x08006043
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d107      	bne.n	8005fbe <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005fae:	f107 030e 	add.w	r3, r7, #14
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f001 f942 	bl	8007240 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005fbc:	e05b      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f001 f8d3 	bl	800716c <USBD_CtlError>
            ret = USBD_FAIL;
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	75fb      	strb	r3, [r7, #23]
          break;
 8005fca:	e054      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	885b      	ldrh	r3, [r3, #2]
 8005fd0:	0a1b      	lsrs	r3, r3, #8
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	2b22      	cmp	r3, #34	; 0x22
 8005fd6:	d10b      	bne.n	8005ff0 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	88db      	ldrh	r3, [r3, #6]
 8005fdc:	2b22      	cmp	r3, #34	; 0x22
 8005fde:	bf28      	it	cs
 8005fe0:	2322      	movcs	r3, #34	; 0x22
 8005fe2:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	61bb      	str	r3, [r7, #24]
 8005fee:	e00d      	b.n	800600c <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	885b      	ldrh	r3, [r3, #2]
 8005ff4:	0a1b      	lsrs	r3, r3, #8
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b21      	cmp	r3, #33	; 0x21
 8005ffa:	d107      	bne.n	800600c <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8005ffc:	4b24      	ldr	r3, [pc, #144]	; (8006090 <USBD_CUSTOM_HID_Setup+0x1fc>)
 8005ffe:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	88db      	ldrh	r3, [r3, #6]
 8006004:	2b09      	cmp	r3, #9
 8006006:	bf28      	it	cs
 8006008:	2309      	movcs	r3, #9
 800600a:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800600c:	8bfb      	ldrh	r3, [r7, #30]
 800600e:	461a      	mov	r2, r3
 8006010:	69b9      	ldr	r1, [r7, #24]
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f001 f914 	bl	8007240 <USBD_CtlSendData>
          break;
 8006018:	e02d      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006020:	2b03      	cmp	r3, #3
 8006022:	d107      	bne.n	8006034 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	3348      	adds	r3, #72	; 0x48
 8006028:	2201      	movs	r2, #1
 800602a:	4619      	mov	r1, r3
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f001 f907 	bl	8007240 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006032:	e020      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8006034:	6839      	ldr	r1, [r7, #0]
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f001 f898 	bl	800716c <USBD_CtlError>
            ret = USBD_FAIL;
 800603c:	2302      	movs	r3, #2
 800603e:	75fb      	strb	r3, [r7, #23]
          break;
 8006040:	e019      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006048:	2b03      	cmp	r3, #3
 800604a:	d106      	bne.n	800605a <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	885b      	ldrh	r3, [r3, #2]
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006058:	e00d      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800605a:	6839      	ldr	r1, [r7, #0]
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f001 f885 	bl	800716c <USBD_CtlError>
            ret = USBD_FAIL;
 8006062:	2302      	movs	r3, #2
 8006064:	75fb      	strb	r3, [r7, #23]
          break;
 8006066:	e006      	b.n	8006076 <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8006068:	6839      	ldr	r1, [r7, #0]
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f001 f87e 	bl	800716c <USBD_CtlError>
          ret = USBD_FAIL;
 8006070:	2302      	movs	r3, #2
 8006072:	75fb      	strb	r3, [r7, #23]
          break;
 8006074:	bf00      	nop
      }
      break;
 8006076:	e006      	b.n	8006086 <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8006078:	6839      	ldr	r1, [r7, #0]
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f001 f876 	bl	800716c <USBD_CtlError>
      ret = USBD_FAIL;
 8006080:	2302      	movs	r3, #2
 8006082:	75fb      	strb	r3, [r7, #23]
      break;
 8006084:	bf00      	nop
  }
  return ret;
 8006086:	7dfb      	ldrb	r3, [r7, #23]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3720      	adds	r7, #32
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	200000c8 	.word	0x200000c8

08006094 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b086      	sub	sp, #24
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	4613      	mov	r3, r2
 80060a0:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060a8:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80060b0:	2b03      	cmp	r3, #3
 80060b2:	d111      	bne.n	80060d8 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10a      	bne.n	80060d4 <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 80060c6:	88fb      	ldrh	r3, [r7, #6]
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	2181      	movs	r1, #129	; 0x81
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f008 fb7d 	bl	800e7cc <USBD_LL_Transmit>
 80060d2:	e001      	b.n	80060d8 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e000      	b.n	80060da <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
	...

080060e4 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2229      	movs	r2, #41	; 0x29
 80060f0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 80060f2:	4b03      	ldr	r3, [pc, #12]	; (8006100 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	20000044 	.word	0x20000044

08006104 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2229      	movs	r2, #41	; 0x29
 8006110:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 8006112:	4b03      	ldr	r3, [pc, #12]	; (8006120 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 8006114:	4618      	mov	r0, r3
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	bc80      	pop	{r7}
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	20000070 	.word	0x20000070

08006124 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2229      	movs	r2, #41	; 0x29
 8006130:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 8006132:	4b03      	ldr	r3, [pc, #12]	; (8006140 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8006134:	4618      	mov	r0, r3
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	bc80      	pop	{r7}
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	2000009c 	.word	0x2000009c

08006144 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	460b      	mov	r3, r1
 800614e:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	bc80      	pop	{r7}
 8006166:	4770      	bx	lr

08006168 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	460b      	mov	r3, r1
 8006172:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800617a:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	7810      	ldrb	r0, [r2, #0]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	7852      	ldrb	r2, [r2, #1]
 800618c:	4611      	mov	r1, r2
 800618e:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	2340      	movs	r3, #64	; 0x40
 8006194:	2101      	movs	r1, #1
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f008 fb3b 	bl	800e812 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061b4:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d10c      	bne.n	80061d8 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	7810      	ldrb	r0, [r2, #0]
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	7852      	ldrb	r2, [r2, #1]
 80061ce:	4611      	mov	r1, r2
 80061d0:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
	...

080061e4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	220a      	movs	r2, #10
 80061f0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 80061f2:	4b03      	ldr	r3, [pc, #12]	; (8006200 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bc80      	pop	{r7}
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	200000d4 	.word	0x200000d4

08006204 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800620e:	2302      	movs	r3, #2
 8006210:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d005      	beq.n	8006224 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006220:	2300      	movs	r3, #0
 8006222:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006224:	7bfb      	ldrb	r3, [r7, #15]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	bc80      	pop	{r7}
 800622e:	4770      	bx	lr

08006230 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	4613      	mov	r3, r2
 800623c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006244:	2302      	movs	r3, #2
 8006246:	e01a      	b.n	800627e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	79fa      	ldrb	r2, [r7, #7]
 8006274:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f008 f976 	bl	800e568 <USBD_LL_Init>

  return USBD_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006286:	b480      	push	{r7}
 8006288:	b085      	sub	sp, #20
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
 800628e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006290:	2300      	movs	r3, #0
 8006292:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d006      	beq.n	80062a8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	73fb      	strb	r3, [r7, #15]
 80062a6:	e001      	b.n	80062ac <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80062a8:	2302      	movs	r3, #2
 80062aa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80062ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bc80      	pop	{r7}
 80062b6:	4770      	bx	lr

080062b8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f008 f9a1 	bl	800e608 <USBD_LL_Start>

  return USBD_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	bc80      	pop	{r7}
 80062e2:	4770      	bx	lr

080062e4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	460b      	mov	r3, r1
 80062ee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80062f0:	2302      	movs	r3, #2
 80062f2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00c      	beq.n	8006318 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	78fa      	ldrb	r2, [r7, #3]
 8006308:	4611      	mov	r1, r2
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	4798      	blx	r3
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006314:	2300      	movs	r3, #0
 8006316:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006318:	7bfb      	ldrb	r3, [r7, #15]
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006322:	b580      	push	{r7, lr}
 8006324:	b082      	sub	sp, #8
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	460b      	mov	r3, r1
 800632c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	78fa      	ldrb	r2, [r7, #3]
 8006338:	4611      	mov	r1, r2
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	4798      	blx	r3

  return USBD_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006358:	6839      	ldr	r1, [r7, #0]
 800635a:	4618      	mov	r0, r3
 800635c:	f000 feca 	bl	80070f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800636e:	461a      	mov	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800637c:	f003 031f 	and.w	r3, r3, #31
 8006380:	2b01      	cmp	r3, #1
 8006382:	d00c      	beq.n	800639e <USBD_LL_SetupStage+0x56>
 8006384:	2b01      	cmp	r3, #1
 8006386:	d302      	bcc.n	800638e <USBD_LL_SetupStage+0x46>
 8006388:	2b02      	cmp	r3, #2
 800638a:	d010      	beq.n	80063ae <USBD_LL_SetupStage+0x66>
 800638c:	e017      	b.n	80063be <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006394:	4619      	mov	r1, r3
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f9ca 	bl	8006730 <USBD_StdDevReq>
      break;
 800639c:	e01a      	b.n	80063d4 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80063a4:	4619      	mov	r1, r3
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa2c 	bl	8006804 <USBD_StdItfReq>
      break;
 80063ac:	e012      	b.n	80063d4 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80063b4:	4619      	mov	r1, r3
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 fa6a 	bl	8006890 <USBD_StdEPReq>
      break;
 80063bc:	e00a      	b.n	80063d4 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80063c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f008 f97b 	bl	800e6c8 <USBD_LL_StallEP>
      break;
 80063d2:	bf00      	nop
  }

  return USBD_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b086      	sub	sp, #24
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	460b      	mov	r3, r1
 80063e8:	607a      	str	r2, [r7, #4]
 80063ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80063ec:	7afb      	ldrb	r3, [r7, #11]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d14b      	bne.n	800648a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80063f8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006400:	2b03      	cmp	r3, #3
 8006402:	d134      	bne.n	800646e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	68da      	ldr	r2, [r3, #12]
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	429a      	cmp	r2, r3
 800640e:	d919      	bls.n	8006444 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	1ad2      	subs	r2, r2, r3
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	68da      	ldr	r2, [r3, #12]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006426:	429a      	cmp	r2, r3
 8006428:	d203      	bcs.n	8006432 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800642e:	b29b      	uxth	r3, r3
 8006430:	e002      	b.n	8006438 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006436:	b29b      	uxth	r3, r3
 8006438:	461a      	mov	r2, r3
 800643a:	6879      	ldr	r1, [r7, #4]
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 ff4b 	bl	80072d8 <USBD_CtlContinueRx>
 8006442:	e038      	b.n	80064b6 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00a      	beq.n	8006466 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006456:	2b03      	cmp	r3, #3
 8006458:	d105      	bne.n	8006466 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006466:	68f8      	ldr	r0, [r7, #12]
 8006468:	f000 ff48 	bl	80072fc <USBD_CtlSendStatus>
 800646c:	e023      	b.n	80064b6 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006474:	2b05      	cmp	r3, #5
 8006476:	d11e      	bne.n	80064b6 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006480:	2100      	movs	r1, #0
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f008 f920 	bl	800e6c8 <USBD_LL_StallEP>
 8006488:	e015      	b.n	80064b6 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00d      	beq.n	80064b2 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800649c:	2b03      	cmp	r3, #3
 800649e:	d108      	bne.n	80064b2 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	7afa      	ldrb	r2, [r7, #11]
 80064aa:	4611      	mov	r1, r2
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	4798      	blx	r3
 80064b0:	e001      	b.n	80064b6 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80064b2:	2302      	movs	r3, #2
 80064b4:	e000      	b.n	80064b8 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3718      	adds	r7, #24
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	460b      	mov	r3, r1
 80064ca:	607a      	str	r2, [r7, #4]
 80064cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80064ce:	7afb      	ldrb	r3, [r7, #11]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d17f      	bne.n	80065d4 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	3314      	adds	r3, #20
 80064d8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d15c      	bne.n	800659e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	68da      	ldr	r2, [r3, #12]
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d915      	bls.n	800651c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	1ad2      	subs	r2, r2, r3
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	b29b      	uxth	r3, r3
 8006504:	461a      	mov	r2, r3
 8006506:	6879      	ldr	r1, [r7, #4]
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f000 feb5 	bl	8007278 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800650e:	2300      	movs	r3, #0
 8006510:	2200      	movs	r2, #0
 8006512:	2100      	movs	r1, #0
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f008 f97c 	bl	800e812 <USBD_LL_PrepareReceive>
 800651a:	e04e      	b.n	80065ba <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	6912      	ldr	r2, [r2, #16]
 8006524:	fbb3 f1f2 	udiv	r1, r3, r2
 8006528:	fb02 f201 	mul.w	r2, r2, r1
 800652c:	1a9b      	subs	r3, r3, r2
 800652e:	2b00      	cmp	r3, #0
 8006530:	d11c      	bne.n	800656c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800653a:	429a      	cmp	r2, r3
 800653c:	d316      	bcc.n	800656c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	689a      	ldr	r2, [r3, #8]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006548:	429a      	cmp	r2, r3
 800654a:	d20f      	bcs.n	800656c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800654c:	2200      	movs	r2, #0
 800654e:	2100      	movs	r1, #0
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 fe91 	bl	8007278 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800655e:	2300      	movs	r3, #0
 8006560:	2200      	movs	r2, #0
 8006562:	2100      	movs	r1, #0
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f008 f954 	bl	800e812 <USBD_LL_PrepareReceive>
 800656a:	e026      	b.n	80065ba <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00a      	beq.n	800658e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800657e:	2b03      	cmp	r3, #3
 8006580:	d105      	bne.n	800658e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800658e:	2180      	movs	r1, #128	; 0x80
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f008 f899 	bl	800e6c8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 fec3 	bl	8007322 <USBD_CtlReceiveStatus>
 800659c:	e00d      	b.n	80065ba <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80065a4:	2b04      	cmp	r3, #4
 80065a6:	d004      	beq.n	80065b2 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80065b2:	2180      	movs	r1, #128	; 0x80
 80065b4:	68f8      	ldr	r0, [r7, #12]
 80065b6:	f008 f887 	bl	800e6c8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d11d      	bne.n	8006600 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f7ff fe83 	bl	80062d0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80065d2:	e015      	b.n	8006600 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065da:	695b      	ldr	r3, [r3, #20]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00d      	beq.n	80065fc <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	d108      	bne.n	80065fc <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	7afa      	ldrb	r2, [r7, #11]
 80065f4:	4611      	mov	r1, r2
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	4798      	blx	r3
 80065fa:	e001      	b.n	8006600 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80065fc:	2302      	movs	r3, #2
 80065fe:	e000      	b.n	8006602 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3718      	adds	r7, #24
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b082      	sub	sp, #8
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006612:	2340      	movs	r3, #64	; 0x40
 8006614:	2200      	movs	r2, #0
 8006616:	2100      	movs	r1, #0
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f008 f810 	bl	800e63e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2240      	movs	r2, #64	; 0x40
 800662a:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800662e:	2340      	movs	r3, #64	; 0x40
 8006630:	2200      	movs	r2, #0
 8006632:	2180      	movs	r1, #128	; 0x80
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f008 f802 	bl	800e63e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2240      	movs	r2, #64	; 0x40
 8006644:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800666a:	2b00      	cmp	r3, #0
 800666c:	d009      	beq.n	8006682 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6852      	ldr	r2, [r2, #4]
 800667a:	b2d2      	uxtb	r2, r2
 800667c:	4611      	mov	r1, r2
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	4798      	blx	r3
  }

  return USBD_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3708      	adds	r7, #8
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	460b      	mov	r3, r1
 8006696:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	78fa      	ldrb	r2, [r7, #3]
 800669c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bc80      	pop	{r7}
 80066a8:	4770      	bx	lr

080066aa <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b083      	sub	sp, #12
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2204      	movs	r2, #4
 80066c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr

080066d2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b083      	sub	sp, #12
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066e0:	2b04      	cmp	r3, #4
 80066e2:	d105      	bne.n	80066f0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bc80      	pop	{r7}
 80066fa:	4770      	bx	lr

080066fc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800670a:	2b03      	cmp	r3, #3
 800670c:	d10b      	bne.n	8006726 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d005      	beq.n	8006726 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006720:	69db      	ldr	r3, [r3, #28]
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800673a:	2300      	movs	r3, #0
 800673c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006746:	2b20      	cmp	r3, #32
 8006748:	d004      	beq.n	8006754 <USBD_StdDevReq+0x24>
 800674a:	2b40      	cmp	r3, #64	; 0x40
 800674c:	d002      	beq.n	8006754 <USBD_StdDevReq+0x24>
 800674e:	2b00      	cmp	r3, #0
 8006750:	d008      	beq.n	8006764 <USBD_StdDevReq+0x34>
 8006752:	e04c      	b.n	80067ee <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	6839      	ldr	r1, [r7, #0]
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	4798      	blx	r3
      break;
 8006762:	e049      	b.n	80067f8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	785b      	ldrb	r3, [r3, #1]
 8006768:	2b09      	cmp	r3, #9
 800676a:	d83a      	bhi.n	80067e2 <USBD_StdDevReq+0xb2>
 800676c:	a201      	add	r2, pc, #4	; (adr r2, 8006774 <USBD_StdDevReq+0x44>)
 800676e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006772:	bf00      	nop
 8006774:	080067c5 	.word	0x080067c5
 8006778:	080067d9 	.word	0x080067d9
 800677c:	080067e3 	.word	0x080067e3
 8006780:	080067cf 	.word	0x080067cf
 8006784:	080067e3 	.word	0x080067e3
 8006788:	080067a7 	.word	0x080067a7
 800678c:	0800679d 	.word	0x0800679d
 8006790:	080067e3 	.word	0x080067e3
 8006794:	080067bb 	.word	0x080067bb
 8006798:	080067b1 	.word	0x080067b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800679c:	6839      	ldr	r1, [r7, #0]
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f9d4 	bl	8006b4c <USBD_GetDescriptor>
          break;
 80067a4:	e022      	b.n	80067ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80067a6:	6839      	ldr	r1, [r7, #0]
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 fb37 	bl	8006e1c <USBD_SetAddress>
          break;
 80067ae:	e01d      	b.n	80067ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80067b0:	6839      	ldr	r1, [r7, #0]
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 fb74 	bl	8006ea0 <USBD_SetConfig>
          break;
 80067b8:	e018      	b.n	80067ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80067ba:	6839      	ldr	r1, [r7, #0]
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fbfd 	bl	8006fbc <USBD_GetConfig>
          break;
 80067c2:	e013      	b.n	80067ec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80067c4:	6839      	ldr	r1, [r7, #0]
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 fc2c 	bl	8007024 <USBD_GetStatus>
          break;
 80067cc:	e00e      	b.n	80067ec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80067ce:	6839      	ldr	r1, [r7, #0]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fc5a 	bl	800708a <USBD_SetFeature>
          break;
 80067d6:	e009      	b.n	80067ec <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80067d8:	6839      	ldr	r1, [r7, #0]
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 fc69 	bl	80070b2 <USBD_ClrFeature>
          break;
 80067e0:	e004      	b.n	80067ec <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80067e2:	6839      	ldr	r1, [r7, #0]
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fcc1 	bl	800716c <USBD_CtlError>
          break;
 80067ea:	bf00      	nop
      }
      break;
 80067ec:	e004      	b.n	80067f8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80067ee:	6839      	ldr	r1, [r7, #0]
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 fcbb 	bl	800716c <USBD_CtlError>
      break;
 80067f6:	bf00      	nop
  }

  return ret;
 80067f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop

08006804 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800681a:	2b20      	cmp	r3, #32
 800681c:	d003      	beq.n	8006826 <USBD_StdItfReq+0x22>
 800681e:	2b40      	cmp	r3, #64	; 0x40
 8006820:	d001      	beq.n	8006826 <USBD_StdItfReq+0x22>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d12a      	bne.n	800687c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800682c:	3b01      	subs	r3, #1
 800682e:	2b02      	cmp	r3, #2
 8006830:	d81d      	bhi.n	800686e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	889b      	ldrh	r3, [r3, #4]
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b01      	cmp	r3, #1
 800683a:	d813      	bhi.n	8006864 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	6839      	ldr	r1, [r7, #0]
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	4798      	blx	r3
 800684a:	4603      	mov	r3, r0
 800684c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	88db      	ldrh	r3, [r3, #6]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d110      	bne.n	8006878 <USBD_StdItfReq+0x74>
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10d      	bne.n	8006878 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 fd4d 	bl	80072fc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006862:	e009      	b.n	8006878 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8006864:	6839      	ldr	r1, [r7, #0]
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 fc80 	bl	800716c <USBD_CtlError>
          break;
 800686c:	e004      	b.n	8006878 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800686e:	6839      	ldr	r1, [r7, #0]
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fc7b 	bl	800716c <USBD_CtlError>
          break;
 8006876:	e000      	b.n	800687a <USBD_StdItfReq+0x76>
          break;
 8006878:	bf00      	nop
      }
      break;
 800687a:	e004      	b.n	8006886 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800687c:	6839      	ldr	r1, [r7, #0]
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 fc74 	bl	800716c <USBD_CtlError>
      break;
 8006884:	bf00      	nop
  }

  return USBD_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3710      	adds	r7, #16
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800689a:	2300      	movs	r3, #0
 800689c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	889b      	ldrh	r3, [r3, #4]
 80068a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80068ac:	2b20      	cmp	r3, #32
 80068ae:	d004      	beq.n	80068ba <USBD_StdEPReq+0x2a>
 80068b0:	2b40      	cmp	r3, #64	; 0x40
 80068b2:	d002      	beq.n	80068ba <USBD_StdEPReq+0x2a>
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d008      	beq.n	80068ca <USBD_StdEPReq+0x3a>
 80068b8:	e13d      	b.n	8006b36 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	6839      	ldr	r1, [r7, #0]
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	4798      	blx	r3
      break;
 80068c8:	e13a      	b.n	8006b40 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80068d2:	2b20      	cmp	r3, #32
 80068d4:	d10a      	bne.n	80068ec <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	6839      	ldr	r1, [r7, #0]
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	4798      	blx	r3
 80068e4:	4603      	mov	r3, r0
 80068e6:	73fb      	strb	r3, [r7, #15]

        return ret;
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
 80068ea:	e12a      	b.n	8006b42 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	785b      	ldrb	r3, [r3, #1]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d03e      	beq.n	8006972 <USBD_StdEPReq+0xe2>
 80068f4:	2b03      	cmp	r3, #3
 80068f6:	d002      	beq.n	80068fe <USBD_StdEPReq+0x6e>
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d070      	beq.n	80069de <USBD_StdEPReq+0x14e>
 80068fc:	e115      	b.n	8006b2a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006904:	2b02      	cmp	r3, #2
 8006906:	d002      	beq.n	800690e <USBD_StdEPReq+0x7e>
 8006908:	2b03      	cmp	r3, #3
 800690a:	d015      	beq.n	8006938 <USBD_StdEPReq+0xa8>
 800690c:	e02b      	b.n	8006966 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800690e:	7bbb      	ldrb	r3, [r7, #14]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00c      	beq.n	800692e <USBD_StdEPReq+0x9e>
 8006914:	7bbb      	ldrb	r3, [r7, #14]
 8006916:	2b80      	cmp	r3, #128	; 0x80
 8006918:	d009      	beq.n	800692e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800691a:	7bbb      	ldrb	r3, [r7, #14]
 800691c:	4619      	mov	r1, r3
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f007 fed2 	bl	800e6c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006924:	2180      	movs	r1, #128	; 0x80
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f007 fece 	bl	800e6c8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800692c:	e020      	b.n	8006970 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800692e:	6839      	ldr	r1, [r7, #0]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 fc1b 	bl	800716c <USBD_CtlError>
              break;
 8006936:	e01b      	b.n	8006970 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	885b      	ldrh	r3, [r3, #2]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10e      	bne.n	800695e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8006940:	7bbb      	ldrb	r3, [r7, #14]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00b      	beq.n	800695e <USBD_StdEPReq+0xce>
 8006946:	7bbb      	ldrb	r3, [r7, #14]
 8006948:	2b80      	cmp	r3, #128	; 0x80
 800694a:	d008      	beq.n	800695e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	88db      	ldrh	r3, [r3, #6]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d104      	bne.n	800695e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006954:	7bbb      	ldrb	r3, [r7, #14]
 8006956:	4619      	mov	r1, r3
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f007 feb5 	bl	800e6c8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 fccc 	bl	80072fc <USBD_CtlSendStatus>

              break;
 8006964:	e004      	b.n	8006970 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8006966:	6839      	ldr	r1, [r7, #0]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fbff 	bl	800716c <USBD_CtlError>
              break;
 800696e:	bf00      	nop
          }
          break;
 8006970:	e0e0      	b.n	8006b34 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006978:	2b02      	cmp	r3, #2
 800697a:	d002      	beq.n	8006982 <USBD_StdEPReq+0xf2>
 800697c:	2b03      	cmp	r3, #3
 800697e:	d015      	beq.n	80069ac <USBD_StdEPReq+0x11c>
 8006980:	e026      	b.n	80069d0 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006982:	7bbb      	ldrb	r3, [r7, #14]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00c      	beq.n	80069a2 <USBD_StdEPReq+0x112>
 8006988:	7bbb      	ldrb	r3, [r7, #14]
 800698a:	2b80      	cmp	r3, #128	; 0x80
 800698c:	d009      	beq.n	80069a2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800698e:	7bbb      	ldrb	r3, [r7, #14]
 8006990:	4619      	mov	r1, r3
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f007 fe98 	bl	800e6c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006998:	2180      	movs	r1, #128	; 0x80
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f007 fe94 	bl	800e6c8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80069a0:	e01c      	b.n	80069dc <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80069a2:	6839      	ldr	r1, [r7, #0]
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fbe1 	bl	800716c <USBD_CtlError>
              break;
 80069aa:	e017      	b.n	80069dc <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	885b      	ldrh	r3, [r3, #2]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d112      	bne.n	80069da <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80069b4:	7bbb      	ldrb	r3, [r7, #14]
 80069b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d004      	beq.n	80069c8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80069be:	7bbb      	ldrb	r3, [r7, #14]
 80069c0:	4619      	mov	r1, r3
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f007 fe9f 	bl	800e706 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fc97 	bl	80072fc <USBD_CtlSendStatus>
              }
              break;
 80069ce:	e004      	b.n	80069da <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80069d0:	6839      	ldr	r1, [r7, #0]
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 fbca 	bl	800716c <USBD_CtlError>
              break;
 80069d8:	e000      	b.n	80069dc <USBD_StdEPReq+0x14c>
              break;
 80069da:	bf00      	nop
          }
          break;
 80069dc:	e0aa      	b.n	8006b34 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d002      	beq.n	80069ee <USBD_StdEPReq+0x15e>
 80069e8:	2b03      	cmp	r3, #3
 80069ea:	d032      	beq.n	8006a52 <USBD_StdEPReq+0x1c2>
 80069ec:	e097      	b.n	8006b1e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80069ee:	7bbb      	ldrb	r3, [r7, #14]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d007      	beq.n	8006a04 <USBD_StdEPReq+0x174>
 80069f4:	7bbb      	ldrb	r3, [r7, #14]
 80069f6:	2b80      	cmp	r3, #128	; 0x80
 80069f8:	d004      	beq.n	8006a04 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 80069fa:	6839      	ldr	r1, [r7, #0]
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 fbb5 	bl	800716c <USBD_CtlError>
                break;
 8006a02:	e091      	b.n	8006b28 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	da0b      	bge.n	8006a24 <USBD_StdEPReq+0x194>
 8006a0c:	7bbb      	ldrb	r3, [r7, #14]
 8006a0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006a12:	4613      	mov	r3, r2
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	4413      	add	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	3310      	adds	r3, #16
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	4413      	add	r3, r2
 8006a20:	3304      	adds	r3, #4
 8006a22:	e00b      	b.n	8006a3c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a24:	7bbb      	ldrb	r3, [r7, #14]
 8006a26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	4413      	add	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	4413      	add	r3, r2
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2200      	movs	r2, #0
 8006a42:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2202      	movs	r2, #2
 8006a48:	4619      	mov	r1, r3
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 fbf8 	bl	8007240 <USBD_CtlSendData>
              break;
 8006a50:	e06a      	b.n	8006b28 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006a52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	da11      	bge.n	8006a7e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006a5a:	7bbb      	ldrb	r3, [r7, #14]
 8006a5c:	f003 020f 	and.w	r2, r3, #15
 8006a60:	6879      	ldr	r1, [r7, #4]
 8006a62:	4613      	mov	r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	4413      	add	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	440b      	add	r3, r1
 8006a6c:	3318      	adds	r3, #24
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d117      	bne.n	8006aa4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006a74:	6839      	ldr	r1, [r7, #0]
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 fb78 	bl	800716c <USBD_CtlError>
                  break;
 8006a7c:	e054      	b.n	8006b28 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006a7e:	7bbb      	ldrb	r3, [r7, #14]
 8006a80:	f003 020f 	and.w	r2, r3, #15
 8006a84:	6879      	ldr	r1, [r7, #4]
 8006a86:	4613      	mov	r3, r2
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	4413      	add	r3, r2
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	440b      	add	r3, r1
 8006a90:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d104      	bne.n	8006aa4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006a9a:	6839      	ldr	r1, [r7, #0]
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 fb65 	bl	800716c <USBD_CtlError>
                  break;
 8006aa2:	e041      	b.n	8006b28 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006aa4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	da0b      	bge.n	8006ac4 <USBD_StdEPReq+0x234>
 8006aac:	7bbb      	ldrb	r3, [r7, #14]
 8006aae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	3310      	adds	r3, #16
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	4413      	add	r3, r2
 8006ac0:	3304      	adds	r3, #4
 8006ac2:	e00b      	b.n	8006adc <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006ac4:	7bbb      	ldrb	r3, [r7, #14]
 8006ac6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	4413      	add	r3, r2
 8006ada:	3304      	adds	r3, #4
 8006adc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006ade:	7bbb      	ldrb	r3, [r7, #14]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d002      	beq.n	8006aea <USBD_StdEPReq+0x25a>
 8006ae4:	7bbb      	ldrb	r3, [r7, #14]
 8006ae6:	2b80      	cmp	r3, #128	; 0x80
 8006ae8:	d103      	bne.n	8006af2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	2200      	movs	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]
 8006af0:	e00e      	b.n	8006b10 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006af2:	7bbb      	ldrb	r3, [r7, #14]
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f007 fe24 	bl	800e744 <USBD_LL_IsStallEP>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	2201      	movs	r2, #1
 8006b06:	601a      	str	r2, [r3, #0]
 8006b08:	e002      	b.n	8006b10 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	2202      	movs	r2, #2
 8006b14:	4619      	mov	r1, r3
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 fb92 	bl	8007240 <USBD_CtlSendData>
              break;
 8006b1c:	e004      	b.n	8006b28 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8006b1e:	6839      	ldr	r1, [r7, #0]
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 fb23 	bl	800716c <USBD_CtlError>
              break;
 8006b26:	bf00      	nop
          }
          break;
 8006b28:	e004      	b.n	8006b34 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8006b2a:	6839      	ldr	r1, [r7, #0]
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fb1d 	bl	800716c <USBD_CtlError>
          break;
 8006b32:	bf00      	nop
      }
      break;
 8006b34:	e004      	b.n	8006b40 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8006b36:	6839      	ldr	r1, [r7, #0]
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fb17 	bl	800716c <USBD_CtlError>
      break;
 8006b3e:	bf00      	nop
  }

  return ret;
 8006b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
	...

08006b4c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	885b      	ldrh	r3, [r3, #2]
 8006b66:	0a1b      	lsrs	r3, r3, #8
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	2b06      	cmp	r3, #6
 8006b6e:	f200 8128 	bhi.w	8006dc2 <USBD_GetDescriptor+0x276>
 8006b72:	a201      	add	r2, pc, #4	; (adr r2, 8006b78 <USBD_GetDescriptor+0x2c>)
 8006b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b78:	08006b95 	.word	0x08006b95
 8006b7c:	08006bad 	.word	0x08006bad
 8006b80:	08006bed 	.word	0x08006bed
 8006b84:	08006dc3 	.word	0x08006dc3
 8006b88:	08006dc3 	.word	0x08006dc3
 8006b8c:	08006d63 	.word	0x08006d63
 8006b90:	08006d8f 	.word	0x08006d8f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	7c12      	ldrb	r2, [r2, #16]
 8006ba0:	f107 0108 	add.w	r1, r7, #8
 8006ba4:	4610      	mov	r0, r2
 8006ba6:	4798      	blx	r3
 8006ba8:	60f8      	str	r0, [r7, #12]
      break;
 8006baa:	e112      	b.n	8006dd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	7c1b      	ldrb	r3, [r3, #16]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d10d      	bne.n	8006bd0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bbc:	f107 0208 	add.w	r2, r7, #8
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	4798      	blx	r3
 8006bc4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	3301      	adds	r3, #1
 8006bca:	2202      	movs	r2, #2
 8006bcc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006bce:	e100      	b.n	8006dd2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd8:	f107 0208 	add.w	r2, r7, #8
 8006bdc:	4610      	mov	r0, r2
 8006bde:	4798      	blx	r3
 8006be0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	3301      	adds	r3, #1
 8006be6:	2202      	movs	r2, #2
 8006be8:	701a      	strb	r2, [r3, #0]
      break;
 8006bea:	e0f2      	b.n	8006dd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	885b      	ldrh	r3, [r3, #2]
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b05      	cmp	r3, #5
 8006bf4:	f200 80ac 	bhi.w	8006d50 <USBD_GetDescriptor+0x204>
 8006bf8:	a201      	add	r2, pc, #4	; (adr r2, 8006c00 <USBD_GetDescriptor+0xb4>)
 8006bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfe:	bf00      	nop
 8006c00:	08006c19 	.word	0x08006c19
 8006c04:	08006c4d 	.word	0x08006c4d
 8006c08:	08006c81 	.word	0x08006c81
 8006c0c:	08006cb5 	.word	0x08006cb5
 8006c10:	08006ce9 	.word	0x08006ce9
 8006c14:	08006d1d 	.word	0x08006d1d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00b      	beq.n	8006c3c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	7c12      	ldrb	r2, [r2, #16]
 8006c30:	f107 0108 	add.w	r1, r7, #8
 8006c34:	4610      	mov	r0, r2
 8006c36:	4798      	blx	r3
 8006c38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c3a:	e091      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c3c:	6839      	ldr	r1, [r7, #0]
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 fa94 	bl	800716c <USBD_CtlError>
            err++;
 8006c44:	7afb      	ldrb	r3, [r7, #11]
 8006c46:	3301      	adds	r3, #1
 8006c48:	72fb      	strb	r3, [r7, #11]
          break;
 8006c4a:	e089      	b.n	8006d60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00b      	beq.n	8006c70 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	7c12      	ldrb	r2, [r2, #16]
 8006c64:	f107 0108 	add.w	r1, r7, #8
 8006c68:	4610      	mov	r0, r2
 8006c6a:	4798      	blx	r3
 8006c6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c6e:	e077      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c70:	6839      	ldr	r1, [r7, #0]
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 fa7a 	bl	800716c <USBD_CtlError>
            err++;
 8006c78:	7afb      	ldrb	r3, [r7, #11]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	72fb      	strb	r3, [r7, #11]
          break;
 8006c7e:	e06f      	b.n	8006d60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00b      	beq.n	8006ca4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	7c12      	ldrb	r2, [r2, #16]
 8006c98:	f107 0108 	add.w	r1, r7, #8
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	4798      	blx	r3
 8006ca0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ca2:	e05d      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ca4:	6839      	ldr	r1, [r7, #0]
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fa60 	bl	800716c <USBD_CtlError>
            err++;
 8006cac:	7afb      	ldrb	r3, [r7, #11]
 8006cae:	3301      	adds	r3, #1
 8006cb0:	72fb      	strb	r3, [r7, #11]
          break;
 8006cb2:	e055      	b.n	8006d60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d00b      	beq.n	8006cd8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	7c12      	ldrb	r2, [r2, #16]
 8006ccc:	f107 0108 	add.w	r1, r7, #8
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	4798      	blx	r3
 8006cd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cd6:	e043      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006cd8:	6839      	ldr	r1, [r7, #0]
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f000 fa46 	bl	800716c <USBD_CtlError>
            err++;
 8006ce0:	7afb      	ldrb	r3, [r7, #11]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	72fb      	strb	r3, [r7, #11]
          break;
 8006ce6:	e03b      	b.n	8006d60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00b      	beq.n	8006d0c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006cfa:	695b      	ldr	r3, [r3, #20]
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	7c12      	ldrb	r2, [r2, #16]
 8006d00:	f107 0108 	add.w	r1, r7, #8
 8006d04:	4610      	mov	r0, r2
 8006d06:	4798      	blx	r3
 8006d08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d0a:	e029      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d0c:	6839      	ldr	r1, [r7, #0]
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 fa2c 	bl	800716c <USBD_CtlError>
            err++;
 8006d14:	7afb      	ldrb	r3, [r7, #11]
 8006d16:	3301      	adds	r3, #1
 8006d18:	72fb      	strb	r3, [r7, #11]
          break;
 8006d1a:	e021      	b.n	8006d60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00b      	beq.n	8006d40 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	7c12      	ldrb	r2, [r2, #16]
 8006d34:	f107 0108 	add.w	r1, r7, #8
 8006d38:	4610      	mov	r0, r2
 8006d3a:	4798      	blx	r3
 8006d3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d3e:	e00f      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d40:	6839      	ldr	r1, [r7, #0]
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fa12 	bl	800716c <USBD_CtlError>
            err++;
 8006d48:	7afb      	ldrb	r3, [r7, #11]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	72fb      	strb	r3, [r7, #11]
          break;
 8006d4e:	e007      	b.n	8006d60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006d50:	6839      	ldr	r1, [r7, #0]
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 fa0a 	bl	800716c <USBD_CtlError>
          err++;
 8006d58:	7afb      	ldrb	r3, [r7, #11]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006d5e:	e038      	b.n	8006dd2 <USBD_GetDescriptor+0x286>
 8006d60:	e037      	b.n	8006dd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	7c1b      	ldrb	r3, [r3, #16]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d109      	bne.n	8006d7e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d72:	f107 0208 	add.w	r2, r7, #8
 8006d76:	4610      	mov	r0, r2
 8006d78:	4798      	blx	r3
 8006d7a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d7c:	e029      	b.n	8006dd2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006d7e:	6839      	ldr	r1, [r7, #0]
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 f9f3 	bl	800716c <USBD_CtlError>
        err++;
 8006d86:	7afb      	ldrb	r3, [r7, #11]
 8006d88:	3301      	adds	r3, #1
 8006d8a:	72fb      	strb	r3, [r7, #11]
      break;
 8006d8c:	e021      	b.n	8006dd2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	7c1b      	ldrb	r3, [r3, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10d      	bne.n	8006db2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d9e:	f107 0208 	add.w	r2, r7, #8
 8006da2:	4610      	mov	r0, r2
 8006da4:	4798      	blx	r3
 8006da6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3301      	adds	r3, #1
 8006dac:	2207      	movs	r2, #7
 8006dae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006db0:	e00f      	b.n	8006dd2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f9d9 	bl	800716c <USBD_CtlError>
        err++;
 8006dba:	7afb      	ldrb	r3, [r7, #11]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	72fb      	strb	r3, [r7, #11]
      break;
 8006dc0:	e007      	b.n	8006dd2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006dc2:	6839      	ldr	r1, [r7, #0]
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f9d1 	bl	800716c <USBD_CtlError>
      err++;
 8006dca:	7afb      	ldrb	r3, [r7, #11]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	72fb      	strb	r3, [r7, #11]
      break;
 8006dd0:	bf00      	nop
  }

  if (err != 0U)
 8006dd2:	7afb      	ldrb	r3, [r7, #11]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d11c      	bne.n	8006e12 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006dd8:	893b      	ldrh	r3, [r7, #8]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d011      	beq.n	8006e02 <USBD_GetDescriptor+0x2b6>
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	88db      	ldrh	r3, [r3, #6]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00d      	beq.n	8006e02 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	88da      	ldrh	r2, [r3, #6]
 8006dea:	893b      	ldrh	r3, [r7, #8]
 8006dec:	4293      	cmp	r3, r2
 8006dee:	bf28      	it	cs
 8006df0:	4613      	movcs	r3, r2
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006df6:	893b      	ldrh	r3, [r7, #8]
 8006df8:	461a      	mov	r2, r3
 8006dfa:	68f9      	ldr	r1, [r7, #12]
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 fa1f 	bl	8007240 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	88db      	ldrh	r3, [r3, #6]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d104      	bne.n	8006e14 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 fa76 	bl	80072fc <USBD_CtlSendStatus>
 8006e10:	e000      	b.n	8006e14 <USBD_GetDescriptor+0x2c8>
    return;
 8006e12:	bf00      	nop
    }
  }
}
 8006e14:	3710      	adds	r7, #16
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop

08006e1c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	889b      	ldrh	r3, [r3, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d130      	bne.n	8006e90 <USBD_SetAddress+0x74>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	88db      	ldrh	r3, [r3, #6]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d12c      	bne.n	8006e90 <USBD_SetAddress+0x74>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	885b      	ldrh	r3, [r3, #2]
 8006e3a:	2b7f      	cmp	r3, #127	; 0x7f
 8006e3c:	d828      	bhi.n	8006e90 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	885b      	ldrh	r3, [r3, #2]
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e48:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e50:	2b03      	cmp	r3, #3
 8006e52:	d104      	bne.n	8006e5e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006e54:	6839      	ldr	r1, [r7, #0]
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 f988 	bl	800716c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e5c:	e01c      	b.n	8006e98 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	7bfa      	ldrb	r2, [r7, #15]
 8006e62:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f007 fc8f 	bl	800e78e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fa43 	bl	80072fc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d004      	beq.n	8006e86 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2202      	movs	r2, #2
 8006e80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e84:	e008      	b.n	8006e98 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e8e:	e003      	b.n	8006e98 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006e90:	6839      	ldr	r1, [r7, #0]
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f96a 	bl	800716c <USBD_CtlError>
  }
}
 8006e98:	bf00      	nop
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	885b      	ldrh	r3, [r3, #2]
 8006eae:	b2da      	uxtb	r2, r3
 8006eb0:	4b41      	ldr	r3, [pc, #260]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006eb2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006eb4:	4b40      	ldr	r3, [pc, #256]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d904      	bls.n	8006ec6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006ebc:	6839      	ldr	r1, [r7, #0]
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f954 	bl	800716c <USBD_CtlError>
 8006ec4:	e075      	b.n	8006fb2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ecc:	2b02      	cmp	r3, #2
 8006ece:	d002      	beq.n	8006ed6 <USBD_SetConfig+0x36>
 8006ed0:	2b03      	cmp	r3, #3
 8006ed2:	d023      	beq.n	8006f1c <USBD_SetConfig+0x7c>
 8006ed4:	e062      	b.n	8006f9c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006ed6:	4b38      	ldr	r3, [pc, #224]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d01a      	beq.n	8006f14 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006ede:	4b36      	ldr	r3, [pc, #216]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2203      	movs	r2, #3
 8006eec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006ef0:	4b31      	ldr	r3, [pc, #196]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7ff f9f4 	bl	80062e4 <USBD_SetClassConfig>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d104      	bne.n	8006f0c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006f02:	6839      	ldr	r1, [r7, #0]
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f931 	bl	800716c <USBD_CtlError>
            return;
 8006f0a:	e052      	b.n	8006fb2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 f9f5 	bl	80072fc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006f12:	e04e      	b.n	8006fb2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 f9f1 	bl	80072fc <USBD_CtlSendStatus>
        break;
 8006f1a:	e04a      	b.n	8006fb2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006f1c:	4b26      	ldr	r3, [pc, #152]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d112      	bne.n	8006f4a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006f2c:	4b22      	ldr	r3, [pc, #136]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	461a      	mov	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006f36:	4b20      	ldr	r3, [pc, #128]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f7ff f9f0 	bl	8006322 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f9da 	bl	80072fc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006f48:	e033      	b.n	8006fb2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006f4a:	4b1b      	ldr	r3, [pc, #108]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d01d      	beq.n	8006f94 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f7ff f9de 	bl	8006322 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006f66:	4b14      	ldr	r3, [pc, #80]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006f70:	4b11      	ldr	r3, [pc, #68]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	4619      	mov	r1, r3
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7ff f9b4 	bl	80062e4 <USBD_SetClassConfig>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d104      	bne.n	8006f8c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f8f1 	bl	800716c <USBD_CtlError>
            return;
 8006f8a:	e012      	b.n	8006fb2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 f9b5 	bl	80072fc <USBD_CtlSendStatus>
        break;
 8006f92:	e00e      	b.n	8006fb2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f9b1 	bl	80072fc <USBD_CtlSendStatus>
        break;
 8006f9a:	e00a      	b.n	8006fb2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006f9c:	6839      	ldr	r1, [r7, #0]
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f8e4 	bl	800716c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006fa4:	4b04      	ldr	r3, [pc, #16]	; (8006fb8 <USBD_SetConfig+0x118>)
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7ff f9b9 	bl	8006322 <USBD_ClrClassConfig>
        break;
 8006fb0:	bf00      	nop
    }
  }
}
 8006fb2:	3708      	adds	r7, #8
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	20000538 	.word	0x20000538

08006fbc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	88db      	ldrh	r3, [r3, #6]
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d004      	beq.n	8006fd8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006fce:	6839      	ldr	r1, [r7, #0]
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f8cb 	bl	800716c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006fd6:	e021      	b.n	800701c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	db17      	blt.n	8007012 <USBD_GetConfig+0x56>
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	dd02      	ble.n	8006fec <USBD_GetConfig+0x30>
 8006fe6:	2b03      	cmp	r3, #3
 8006fe8:	d00b      	beq.n	8007002 <USBD_GetConfig+0x46>
 8006fea:	e012      	b.n	8007012 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	3308      	adds	r3, #8
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f920 	bl	8007240 <USBD_CtlSendData>
        break;
 8007000:	e00c      	b.n	800701c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	3304      	adds	r3, #4
 8007006:	2201      	movs	r2, #1
 8007008:	4619      	mov	r1, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f918 	bl	8007240 <USBD_CtlSendData>
        break;
 8007010:	e004      	b.n	800701c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8007012:	6839      	ldr	r1, [r7, #0]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f8a9 	bl	800716c <USBD_CtlError>
        break;
 800701a:	bf00      	nop
}
 800701c:	bf00      	nop
 800701e:	3708      	adds	r7, #8
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007034:	3b01      	subs	r3, #1
 8007036:	2b02      	cmp	r3, #2
 8007038:	d81e      	bhi.n	8007078 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	88db      	ldrh	r3, [r3, #6]
 800703e:	2b02      	cmp	r3, #2
 8007040:	d004      	beq.n	800704c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007042:	6839      	ldr	r1, [r7, #0]
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f891 	bl	800716c <USBD_CtlError>
        break;
 800704a:	e01a      	b.n	8007082 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007058:	2b00      	cmp	r3, #0
 800705a:	d005      	beq.n	8007068 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f043 0202 	orr.w	r2, r3, #2
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	330c      	adds	r3, #12
 800706c:	2202      	movs	r2, #2
 800706e:	4619      	mov	r1, r3
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f000 f8e5 	bl	8007240 <USBD_CtlSendData>
      break;
 8007076:	e004      	b.n	8007082 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007078:	6839      	ldr	r1, [r7, #0]
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f876 	bl	800716c <USBD_CtlError>
      break;
 8007080:	bf00      	nop
  }
}
 8007082:	bf00      	nop
 8007084:	3708      	adds	r7, #8
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}

0800708a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800708a:	b580      	push	{r7, lr}
 800708c:	b082      	sub	sp, #8
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
 8007092:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	885b      	ldrh	r3, [r3, #2]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d106      	bne.n	80070aa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 f929 	bl	80072fc <USBD_CtlSendStatus>
  }
}
 80070aa:	bf00      	nop
 80070ac:	3708      	adds	r7, #8
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}

080070b2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b082      	sub	sp, #8
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
 80070ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070c2:	3b01      	subs	r3, #1
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d80b      	bhi.n	80070e0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	885b      	ldrh	r3, [r3, #2]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d10c      	bne.n	80070ea <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f90f 	bl	80072fc <USBD_CtlSendStatus>
      }
      break;
 80070de:	e004      	b.n	80070ea <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80070e0:	6839      	ldr	r1, [r7, #0]
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f842 	bl	800716c <USBD_CtlError>
      break;
 80070e8:	e000      	b.n	80070ec <USBD_ClrFeature+0x3a>
      break;
 80070ea:	bf00      	nop
  }
}
 80070ec:	bf00      	nop
 80070ee:	3708      	adds	r7, #8
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	781a      	ldrb	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	785a      	ldrb	r2, [r3, #1]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	3302      	adds	r3, #2
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	b29a      	uxth	r2, r3
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	3303      	adds	r3, #3
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	b29b      	uxth	r3, r3
 800711e:	021b      	lsls	r3, r3, #8
 8007120:	b29b      	uxth	r3, r3
 8007122:	4413      	add	r3, r2
 8007124:	b29a      	uxth	r2, r3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	3304      	adds	r3, #4
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	b29a      	uxth	r2, r3
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	3305      	adds	r3, #5
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	b29b      	uxth	r3, r3
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	b29b      	uxth	r3, r3
 800713e:	4413      	add	r3, r2
 8007140:	b29a      	uxth	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	3306      	adds	r3, #6
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	b29a      	uxth	r2, r3
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	3307      	adds	r3, #7
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	b29b      	uxth	r3, r3
 8007156:	021b      	lsls	r3, r3, #8
 8007158:	b29b      	uxth	r3, r3
 800715a:	4413      	add	r3, r2
 800715c:	b29a      	uxth	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	80da      	strh	r2, [r3, #6]

}
 8007162:	bf00      	nop
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	bc80      	pop	{r7}
 800716a:	4770      	bx	lr

0800716c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007176:	2180      	movs	r1, #128	; 0x80
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f007 faa5 	bl	800e6c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800717e:	2100      	movs	r1, #0
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f007 faa1 	bl	800e6c8 <USBD_LL_StallEP>
}
 8007186:	bf00      	nop
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800718e:	b580      	push	{r7, lr}
 8007190:	b086      	sub	sp, #24
 8007192:	af00      	add	r7, sp, #0
 8007194:	60f8      	str	r0, [r7, #12]
 8007196:	60b9      	str	r1, [r7, #8]
 8007198:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d032      	beq.n	800720a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80071a4:	68f8      	ldr	r0, [r7, #12]
 80071a6:	f000 f834 	bl	8007212 <USBD_GetLen>
 80071aa:	4603      	mov	r3, r0
 80071ac:	3301      	adds	r3, #1
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	b29a      	uxth	r2, r3
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80071b8:	7dfb      	ldrb	r3, [r7, #23]
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	75fa      	strb	r2, [r7, #23]
 80071be:	461a      	mov	r2, r3
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	4413      	add	r3, r2
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	7812      	ldrb	r2, [r2, #0]
 80071c8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80071ca:	7dfb      	ldrb	r3, [r7, #23]
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	75fa      	strb	r2, [r7, #23]
 80071d0:	461a      	mov	r2, r3
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	4413      	add	r3, r2
 80071d6:	2203      	movs	r2, #3
 80071d8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80071da:	e012      	b.n	8007202 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	1c5a      	adds	r2, r3, #1
 80071e0:	60fa      	str	r2, [r7, #12]
 80071e2:	7dfa      	ldrb	r2, [r7, #23]
 80071e4:	1c51      	adds	r1, r2, #1
 80071e6:	75f9      	strb	r1, [r7, #23]
 80071e8:	4611      	mov	r1, r2
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	440a      	add	r2, r1
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80071f2:	7dfb      	ldrb	r3, [r7, #23]
 80071f4:	1c5a      	adds	r2, r3, #1
 80071f6:	75fa      	strb	r2, [r7, #23]
 80071f8:	461a      	mov	r2, r3
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	4413      	add	r3, r2
 80071fe:	2200      	movs	r2, #0
 8007200:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1e8      	bne.n	80071dc <USBD_GetString+0x4e>
    }
  }
}
 800720a:	bf00      	nop
 800720c:	3718      	adds	r7, #24
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007212:	b480      	push	{r7}
 8007214:	b085      	sub	sp, #20
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800721e:	e005      	b.n	800722c <USBD_GetLen+0x1a>
  {
    len++;
 8007220:	7bfb      	ldrb	r3, [r7, #15]
 8007222:	3301      	adds	r3, #1
 8007224:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	3301      	adds	r3, #1
 800722a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f5      	bne.n	8007220 <USBD_GetLen+0xe>
  }

  return len;
 8007234:	7bfb      	ldrb	r3, [r7, #15]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	bc80      	pop	{r7}
 800723e:	4770      	bx	lr

08007240 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	4613      	mov	r3, r2
 800724c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2202      	movs	r2, #2
 8007252:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007256:	88fa      	ldrh	r2, [r7, #6]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800725c:	88fa      	ldrh	r2, [r7, #6]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007262:	88fb      	ldrh	r3, [r7, #6]
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	2100      	movs	r1, #0
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f007 faaf 	bl	800e7cc <USBD_LL_Transmit>

  return USBD_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	4613      	mov	r3, r2
 8007284:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007286:	88fb      	ldrh	r3, [r7, #6]
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	2100      	movs	r1, #0
 800728c:	68f8      	ldr	r0, [r7, #12]
 800728e:	f007 fa9d 	bl	800e7cc <USBD_LL_Transmit>

  return USBD_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3710      	adds	r7, #16
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	4613      	mov	r3, r2
 80072a8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2203      	movs	r2, #3
 80072ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80072b2:	88fa      	ldrh	r2, [r7, #6]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80072ba:	88fa      	ldrh	r2, [r7, #6]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80072c2:	88fb      	ldrh	r3, [r7, #6]
 80072c4:	68ba      	ldr	r2, [r7, #8]
 80072c6:	2100      	movs	r1, #0
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	f007 faa2 	bl	800e812 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80072ce:	2300      	movs	r3, #0
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	4613      	mov	r3, r2
 80072e4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80072e6:	88fb      	ldrh	r3, [r7, #6]
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	2100      	movs	r1, #0
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f007 fa90 	bl	800e812 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3710      	adds	r7, #16
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2204      	movs	r2, #4
 8007308:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800730c:	2300      	movs	r3, #0
 800730e:	2200      	movs	r2, #0
 8007310:	2100      	movs	r1, #0
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f007 fa5a 	bl	800e7cc <USBD_LL_Transmit>

  return USBD_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3708      	adds	r7, #8
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b082      	sub	sp, #8
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2205      	movs	r2, #5
 800732e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007332:	2300      	movs	r3, #0
 8007334:	2200      	movs	r2, #0
 8007336:	2100      	movs	r1, #0
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f007 fa6a 	bl	800e812 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	4603      	mov	r3, r0
 8007350:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007352:	2300      	movs	r3, #0
 8007354:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800735a:	2b84      	cmp	r3, #132	; 0x84
 800735c:	d005      	beq.n	800736a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800735e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4413      	add	r3, r2
 8007366:	3303      	adds	r3, #3
 8007368:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800736a:	68fb      	ldr	r3, [r7, #12]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	bc80      	pop	{r7}
 8007374:	4770      	bx	lr

08007376 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800737a:	f000 fadb 	bl	8007934 <vTaskStartScheduler>
  
  return osOK;
 800737e:	2300      	movs	r3, #0
}
 8007380:	4618      	mov	r0, r3
 8007382:	bd80      	pop	{r7, pc}

08007384 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007386:	b089      	sub	sp, #36	; 0x24
 8007388:	af04      	add	r7, sp, #16
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d020      	beq.n	80073d8 <osThreadCreate+0x54>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d01c      	beq.n	80073d8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	685c      	ldr	r4, [r3, #4]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681d      	ldr	r5, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	691e      	ldr	r6, [r3, #16]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7ff ffc9 	bl	8007348 <makeFreeRtosPriority>
 80073b6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80073c0:	9202      	str	r2, [sp, #8]
 80073c2:	9301      	str	r3, [sp, #4]
 80073c4:	9100      	str	r1, [sp, #0]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	4632      	mov	r2, r6
 80073ca:	4629      	mov	r1, r5
 80073cc:	4620      	mov	r0, r4
 80073ce:	f000 f8e8 	bl	80075a2 <xTaskCreateStatic>
 80073d2:	4603      	mov	r3, r0
 80073d4:	60fb      	str	r3, [r7, #12]
 80073d6:	e01c      	b.n	8007412 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685c      	ldr	r4, [r3, #4]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80073e4:	b29e      	uxth	r6, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7ff ffab 	bl	8007348 <makeFreeRtosPriority>
 80073f2:	4602      	mov	r2, r0
 80073f4:	f107 030c 	add.w	r3, r7, #12
 80073f8:	9301      	str	r3, [sp, #4]
 80073fa:	9200      	str	r2, [sp, #0]
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	4632      	mov	r2, r6
 8007400:	4629      	mov	r1, r5
 8007402:	4620      	mov	r0, r4
 8007404:	f000 f926 	bl	8007654 <xTaskCreate>
 8007408:	4603      	mov	r3, r0
 800740a:	2b01      	cmp	r3, #1
 800740c:	d001      	beq.n	8007412 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800740e:	2300      	movs	r3, #0
 8007410:	e000      	b.n	8007414 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007412:	68fb      	ldr	r3, [r7, #12]
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800741c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d001      	beq.n	8007432 <osDelay+0x16>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	e000      	b.n	8007434 <osDelay+0x18>
 8007432:	2301      	movs	r3, #1
 8007434:	4618      	mov	r0, r3
 8007436:	f000 fa49 	bl	80078cc <vTaskDelay>
  
  return osOK;
 800743a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f103 0208 	add.w	r2, r3, #8
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f04f 32ff 	mov.w	r2, #4294967295
 800745c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f103 0208 	add.w	r2, r3, #8
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f103 0208 	add.w	r2, r3, #8
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	bc80      	pop	{r7}
 8007480:	4770      	bx	lr

08007482 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007482:	b480      	push	{r7}
 8007484:	b083      	sub	sp, #12
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	bc80      	pop	{r7}
 8007498:	4770      	bx	lr

0800749a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800749a:	b480      	push	{r7}
 800749c:	b085      	sub	sp, #20
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	689a      	ldr	r2, [r3, #8]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	683a      	ldr	r2, [r7, #0]
 80074be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	683a      	ldr	r2, [r7, #0]
 80074c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	1c5a      	adds	r2, r3, #1
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	601a      	str	r2, [r3, #0]
}
 80074d6:	bf00      	nop
 80074d8:	3714      	adds	r7, #20
 80074da:	46bd      	mov	sp, r7
 80074dc:	bc80      	pop	{r7}
 80074de:	4770      	bx	lr

080074e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f6:	d103      	bne.n	8007500 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	60fb      	str	r3, [r7, #12]
 80074fe:	e00c      	b.n	800751a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	3308      	adds	r3, #8
 8007504:	60fb      	str	r3, [r7, #12]
 8007506:	e002      	b.n	800750e <vListInsert+0x2e>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	60fb      	str	r3, [r7, #12]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	429a      	cmp	r2, r3
 8007518:	d2f6      	bcs.n	8007508 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	685a      	ldr	r2, [r3, #4]
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	683a      	ldr	r2, [r7, #0]
 8007528:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	683a      	ldr	r2, [r7, #0]
 8007534:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	1c5a      	adds	r2, r3, #1
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	601a      	str	r2, [r3, #0]
}
 8007546:	bf00      	nop
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	bc80      	pop	{r7}
 800754e:	4770      	bx	lr

08007550 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	691b      	ldr	r3, [r3, #16]
 800755c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	6892      	ldr	r2, [r2, #8]
 8007566:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	6852      	ldr	r2, [r2, #4]
 8007570:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	429a      	cmp	r2, r3
 800757a:	d103      	bne.n	8007584 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	689a      	ldr	r2, [r3, #8]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	1e5a      	subs	r2, r3, #1
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
}
 8007598:	4618      	mov	r0, r3
 800759a:	3714      	adds	r7, #20
 800759c:	46bd      	mov	sp, r7
 800759e:	bc80      	pop	{r7}
 80075a0:	4770      	bx	lr

080075a2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b08e      	sub	sp, #56	; 0x38
 80075a6:	af04      	add	r7, sp, #16
 80075a8:	60f8      	str	r0, [r7, #12]
 80075aa:	60b9      	str	r1, [r7, #8]
 80075ac:	607a      	str	r2, [r7, #4]
 80075ae:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d109      	bne.n	80075ca <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ba:	f383 8811 	msr	BASEPRI, r3
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f3bf 8f4f 	dsb	sy
 80075c6:	623b      	str	r3, [r7, #32]
 80075c8:	e7fe      	b.n	80075c8 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80075ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d109      	bne.n	80075e4 <xTaskCreateStatic+0x42>
 80075d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	61fb      	str	r3, [r7, #28]
 80075e2:	e7fe      	b.n	80075e2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80075e4:	2360      	movs	r3, #96	; 0x60
 80075e6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	2b60      	cmp	r3, #96	; 0x60
 80075ec:	d009      	beq.n	8007602 <xTaskCreateStatic+0x60>
 80075ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f2:	f383 8811 	msr	BASEPRI, r3
 80075f6:	f3bf 8f6f 	isb	sy
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	e7fe      	b.n	8007600 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007604:	2b00      	cmp	r3, #0
 8007606:	d01e      	beq.n	8007646 <xTaskCreateStatic+0xa4>
 8007608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800760a:	2b00      	cmp	r3, #0
 800760c:	d01b      	beq.n	8007646 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800760e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007610:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007614:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007616:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	2202      	movs	r2, #2
 800761c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007620:	2300      	movs	r3, #0
 8007622:	9303      	str	r3, [sp, #12]
 8007624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007626:	9302      	str	r3, [sp, #8]
 8007628:	f107 0314 	add.w	r3, r7, #20
 800762c:	9301      	str	r3, [sp, #4]
 800762e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	68b9      	ldr	r1, [r7, #8]
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 f850 	bl	80076de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800763e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007640:	f000 f8d6 	bl	80077f0 <prvAddNewTaskToReadyList>
 8007644:	e001      	b.n	800764a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007646:	2300      	movs	r3, #0
 8007648:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800764a:	697b      	ldr	r3, [r7, #20]
	}
 800764c:	4618      	mov	r0, r3
 800764e:	3728      	adds	r7, #40	; 0x28
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08c      	sub	sp, #48	; 0x30
 8007658:	af04      	add	r7, sp, #16
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	603b      	str	r3, [r7, #0]
 8007660:	4613      	mov	r3, r2
 8007662:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007664:	88fb      	ldrh	r3, [r7, #6]
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	4618      	mov	r0, r3
 800766a:	f000 fe7f 	bl	800836c <pvPortMalloc>
 800766e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00e      	beq.n	8007694 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007676:	2060      	movs	r0, #96	; 0x60
 8007678:	f000 fe78 	bl	800836c <pvPortMalloc>
 800767c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	631a      	str	r2, [r3, #48]	; 0x30
 800768a:	e005      	b.n	8007698 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800768c:	6978      	ldr	r0, [r7, #20]
 800768e:	f000 ff2f 	bl	80084f0 <vPortFree>
 8007692:	e001      	b.n	8007698 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007694:	2300      	movs	r3, #0
 8007696:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d017      	beq.n	80076ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80076a6:	88fa      	ldrh	r2, [r7, #6]
 80076a8:	2300      	movs	r3, #0
 80076aa:	9303      	str	r3, [sp, #12]
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	9302      	str	r3, [sp, #8]
 80076b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b2:	9301      	str	r3, [sp, #4]
 80076b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	68b9      	ldr	r1, [r7, #8]
 80076bc:	68f8      	ldr	r0, [r7, #12]
 80076be:	f000 f80e 	bl	80076de <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076c2:	69f8      	ldr	r0, [r7, #28]
 80076c4:	f000 f894 	bl	80077f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80076c8:	2301      	movs	r3, #1
 80076ca:	61bb      	str	r3, [r7, #24]
 80076cc:	e002      	b.n	80076d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80076ce:	f04f 33ff 	mov.w	r3, #4294967295
 80076d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80076d4:	69bb      	ldr	r3, [r7, #24]
	}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3720      	adds	r7, #32
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b088      	sub	sp, #32
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	60f8      	str	r0, [r7, #12]
 80076e6:	60b9      	str	r1, [r7, #8]
 80076e8:	607a      	str	r2, [r7, #4]
 80076ea:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80076ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	461a      	mov	r2, r3
 80076f6:	21a5      	movs	r1, #165	; 0xa5
 80076f8:	f007 f924 	bl	800e944 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80076fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007706:	3b01      	subs	r3, #1
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	4413      	add	r3, r2
 800770c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	f023 0307 	bic.w	r3, r3, #7
 8007714:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	f003 0307 	and.w	r3, r3, #7
 800771c:	2b00      	cmp	r3, #0
 800771e:	d009      	beq.n	8007734 <prvInitialiseNewTask+0x56>
 8007720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007724:	f383 8811 	msr	BASEPRI, r3
 8007728:	f3bf 8f6f 	isb	sy
 800772c:	f3bf 8f4f 	dsb	sy
 8007730:	617b      	str	r3, [r7, #20]
 8007732:	e7fe      	b.n	8007732 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007734:	2300      	movs	r3, #0
 8007736:	61fb      	str	r3, [r7, #28]
 8007738:	e012      	b.n	8007760 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	4413      	add	r3, r2
 8007740:	7819      	ldrb	r1, [r3, #0]
 8007742:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	4413      	add	r3, r2
 8007748:	3334      	adds	r3, #52	; 0x34
 800774a:	460a      	mov	r2, r1
 800774c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800774e:	68ba      	ldr	r2, [r7, #8]
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	4413      	add	r3, r2
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d006      	beq.n	8007768 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	3301      	adds	r3, #1
 800775e:	61fb      	str	r3, [r7, #28]
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	2b0f      	cmp	r3, #15
 8007764:	d9e9      	bls.n	800773a <prvInitialiseNewTask+0x5c>
 8007766:	e000      	b.n	800776a <prvInitialiseNewTask+0x8c>
		{
			break;
 8007768:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800776a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800776c:	2200      	movs	r2, #0
 800776e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007774:	2b06      	cmp	r3, #6
 8007776:	d901      	bls.n	800777c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007778:	2306      	movs	r3, #6
 800777a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800777c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007780:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007784:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007786:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800778a:	2200      	movs	r2, #0
 800778c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800778e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007790:	3304      	adds	r3, #4
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff fe75 	bl	8007482 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779a:	3318      	adds	r3, #24
 800779c:	4618      	mov	r0, r3
 800779e:	f7ff fe70 	bl	8007482 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80077a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077aa:	f1c3 0207 	rsb	r2, r3, #7
 80077ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80077b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ba:	2200      	movs	r2, #0
 80077bc:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	2200      	movs	r2, #0
 80077c2:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	68f9      	ldr	r1, [r7, #12]
 80077d0:	69b8      	ldr	r0, [r7, #24]
 80077d2:	f000 fc27 	bl	8008024 <pxPortInitialiseStack>
 80077d6:	4602      	mov	r2, r0
 80077d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077da:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80077dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d002      	beq.n	80077e8 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80077e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077e8:	bf00      	nop
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80077f8:	f000 fcfe 	bl	80081f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80077fc:	4b2c      	ldr	r3, [pc, #176]	; (80078b0 <prvAddNewTaskToReadyList+0xc0>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	3301      	adds	r3, #1
 8007802:	4a2b      	ldr	r2, [pc, #172]	; (80078b0 <prvAddNewTaskToReadyList+0xc0>)
 8007804:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007806:	4b2b      	ldr	r3, [pc, #172]	; (80078b4 <prvAddNewTaskToReadyList+0xc4>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d109      	bne.n	8007822 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800780e:	4a29      	ldr	r2, [pc, #164]	; (80078b4 <prvAddNewTaskToReadyList+0xc4>)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007814:	4b26      	ldr	r3, [pc, #152]	; (80078b0 <prvAddNewTaskToReadyList+0xc0>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d110      	bne.n	800783e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800781c:	f000 fade 	bl	8007ddc <prvInitialiseTaskLists>
 8007820:	e00d      	b.n	800783e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007822:	4b25      	ldr	r3, [pc, #148]	; (80078b8 <prvAddNewTaskToReadyList+0xc8>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d109      	bne.n	800783e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800782a:	4b22      	ldr	r3, [pc, #136]	; (80078b4 <prvAddNewTaskToReadyList+0xc4>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007834:	429a      	cmp	r2, r3
 8007836:	d802      	bhi.n	800783e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007838:	4a1e      	ldr	r2, [pc, #120]	; (80078b4 <prvAddNewTaskToReadyList+0xc4>)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800783e:	4b1f      	ldr	r3, [pc, #124]	; (80078bc <prvAddNewTaskToReadyList+0xcc>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3301      	adds	r3, #1
 8007844:	4a1d      	ldr	r2, [pc, #116]	; (80078bc <prvAddNewTaskToReadyList+0xcc>)
 8007846:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007848:	4b1c      	ldr	r3, [pc, #112]	; (80078bc <prvAddNewTaskToReadyList+0xcc>)
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007854:	2201      	movs	r2, #1
 8007856:	409a      	lsls	r2, r3
 8007858:	4b19      	ldr	r3, [pc, #100]	; (80078c0 <prvAddNewTaskToReadyList+0xd0>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4313      	orrs	r3, r2
 800785e:	4a18      	ldr	r2, [pc, #96]	; (80078c0 <prvAddNewTaskToReadyList+0xd0>)
 8007860:	6013      	str	r3, [r2, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007866:	4613      	mov	r3, r2
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	4413      	add	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	4a15      	ldr	r2, [pc, #84]	; (80078c4 <prvAddNewTaskToReadyList+0xd4>)
 8007870:	441a      	add	r2, r3
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	3304      	adds	r3, #4
 8007876:	4619      	mov	r1, r3
 8007878:	4610      	mov	r0, r2
 800787a:	f7ff fe0e 	bl	800749a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800787e:	f000 fce9 	bl	8008254 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007882:	4b0d      	ldr	r3, [pc, #52]	; (80078b8 <prvAddNewTaskToReadyList+0xc8>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00e      	beq.n	80078a8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800788a:	4b0a      	ldr	r3, [pc, #40]	; (80078b4 <prvAddNewTaskToReadyList+0xc4>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007894:	429a      	cmp	r2, r3
 8007896:	d207      	bcs.n	80078a8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007898:	4b0b      	ldr	r3, [pc, #44]	; (80078c8 <prvAddNewTaskToReadyList+0xd8>)
 800789a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078a8:	bf00      	nop
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	2000063c 	.word	0x2000063c
 80078b4:	2000053c 	.word	0x2000053c
 80078b8:	20000648 	.word	0x20000648
 80078bc:	20000658 	.word	0x20000658
 80078c0:	20000644 	.word	0x20000644
 80078c4:	20000540 	.word	0x20000540
 80078c8:	e000ed04 	.word	0xe000ed04

080078cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078d4:	2300      	movs	r3, #0
 80078d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d016      	beq.n	800790c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078de:	4b13      	ldr	r3, [pc, #76]	; (800792c <vTaskDelay+0x60>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d009      	beq.n	80078fa <vTaskDelay+0x2e>
 80078e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	60bb      	str	r3, [r7, #8]
 80078f8:	e7fe      	b.n	80078f8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80078fa:	f000 f87b 	bl	80079f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80078fe:	2100      	movs	r1, #0
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f000 fb29 	bl	8007f58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007906:	f000 f883 	bl	8007a10 <xTaskResumeAll>
 800790a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d107      	bne.n	8007922 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8007912:	4b07      	ldr	r3, [pc, #28]	; (8007930 <vTaskDelay+0x64>)
 8007914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007918:	601a      	str	r2, [r3, #0]
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007922:	bf00      	nop
 8007924:	3710      	adds	r7, #16
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	20000664 	.word	0x20000664
 8007930:	e000ed04 	.word	0xe000ed04

08007934 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08a      	sub	sp, #40	; 0x28
 8007938:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800793a:	2300      	movs	r3, #0
 800793c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800793e:	2300      	movs	r3, #0
 8007940:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007942:	463a      	mov	r2, r7
 8007944:	1d39      	adds	r1, r7, #4
 8007946:	f107 0308 	add.w	r3, r7, #8
 800794a:	4618      	mov	r0, r3
 800794c:	f7f9 f91a 	bl	8000b84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007950:	6839      	ldr	r1, [r7, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	9202      	str	r2, [sp, #8]
 8007958:	9301      	str	r3, [sp, #4]
 800795a:	2300      	movs	r3, #0
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	2300      	movs	r3, #0
 8007960:	460a      	mov	r2, r1
 8007962:	491e      	ldr	r1, [pc, #120]	; (80079dc <vTaskStartScheduler+0xa8>)
 8007964:	481e      	ldr	r0, [pc, #120]	; (80079e0 <vTaskStartScheduler+0xac>)
 8007966:	f7ff fe1c 	bl	80075a2 <xTaskCreateStatic>
 800796a:	4602      	mov	r2, r0
 800796c:	4b1d      	ldr	r3, [pc, #116]	; (80079e4 <vTaskStartScheduler+0xb0>)
 800796e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007970:	4b1c      	ldr	r3, [pc, #112]	; (80079e4 <vTaskStartScheduler+0xb0>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d002      	beq.n	800797e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007978:	2301      	movs	r3, #1
 800797a:	617b      	str	r3, [r7, #20]
 800797c:	e001      	b.n	8007982 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800797e:	2300      	movs	r3, #0
 8007980:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d117      	bne.n	80079b8 <vTaskStartScheduler+0x84>
 8007988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800798c:	f383 8811 	msr	BASEPRI, r3
 8007990:	f3bf 8f6f 	isb	sy
 8007994:	f3bf 8f4f 	dsb	sy
 8007998:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800799a:	4b13      	ldr	r3, [pc, #76]	; (80079e8 <vTaskStartScheduler+0xb4>)
 800799c:	f04f 32ff 	mov.w	r2, #4294967295
 80079a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80079a2:	4b12      	ldr	r3, [pc, #72]	; (80079ec <vTaskStartScheduler+0xb8>)
 80079a4:	2201      	movs	r2, #1
 80079a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80079a8:	4b11      	ldr	r3, [pc, #68]	; (80079f0 <vTaskStartScheduler+0xbc>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80079ae:	f7f9 f8d3 	bl	8000b58 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80079b2:	f000 fbb1 	bl	8008118 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80079b6:	e00d      	b.n	80079d4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079be:	d109      	bne.n	80079d4 <vTaskStartScheduler+0xa0>
 80079c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c4:	f383 8811 	msr	BASEPRI, r3
 80079c8:	f3bf 8f6f 	isb	sy
 80079cc:	f3bf 8f4f 	dsb	sy
 80079d0:	60fb      	str	r3, [r7, #12]
 80079d2:	e7fe      	b.n	80079d2 <vTaskStartScheduler+0x9e>
}
 80079d4:	bf00      	nop
 80079d6:	3718      	adds	r7, #24
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	080118c4 	.word	0x080118c4
 80079e0:	08007dad 	.word	0x08007dad
 80079e4:	20000660 	.word	0x20000660
 80079e8:	2000065c 	.word	0x2000065c
 80079ec:	20000648 	.word	0x20000648
 80079f0:	20000640 	.word	0x20000640

080079f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80079f4:	b480      	push	{r7}
 80079f6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80079f8:	4b04      	ldr	r3, [pc, #16]	; (8007a0c <vTaskSuspendAll+0x18>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3301      	adds	r3, #1
 80079fe:	4a03      	ldr	r2, [pc, #12]	; (8007a0c <vTaskSuspendAll+0x18>)
 8007a00:	6013      	str	r3, [r2, #0]
}
 8007a02:	bf00      	nop
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bc80      	pop	{r7}
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	20000664 	.word	0x20000664

08007a10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a16:	2300      	movs	r3, #0
 8007a18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a1e:	4b41      	ldr	r3, [pc, #260]	; (8007b24 <xTaskResumeAll+0x114>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d109      	bne.n	8007a3a <xTaskResumeAll+0x2a>
 8007a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a2a:	f383 8811 	msr	BASEPRI, r3
 8007a2e:	f3bf 8f6f 	isb	sy
 8007a32:	f3bf 8f4f 	dsb	sy
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	e7fe      	b.n	8007a38 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a3a:	f000 fbdd 	bl	80081f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a3e:	4b39      	ldr	r3, [pc, #228]	; (8007b24 <xTaskResumeAll+0x114>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	3b01      	subs	r3, #1
 8007a44:	4a37      	ldr	r2, [pc, #220]	; (8007b24 <xTaskResumeAll+0x114>)
 8007a46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a48:	4b36      	ldr	r3, [pc, #216]	; (8007b24 <xTaskResumeAll+0x114>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d161      	bne.n	8007b14 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a50:	4b35      	ldr	r3, [pc, #212]	; (8007b28 <xTaskResumeAll+0x118>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d05d      	beq.n	8007b14 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a58:	e02e      	b.n	8007ab8 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007a5a:	4b34      	ldr	r3, [pc, #208]	; (8007b2c <xTaskResumeAll+0x11c>)
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	3318      	adds	r3, #24
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7ff fd72 	bl	8007550 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	3304      	adds	r3, #4
 8007a70:	4618      	mov	r0, r3
 8007a72:	f7ff fd6d 	bl	8007550 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	409a      	lsls	r2, r3
 8007a7e:	4b2c      	ldr	r3, [pc, #176]	; (8007b30 <xTaskResumeAll+0x120>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	4a2a      	ldr	r2, [pc, #168]	; (8007b30 <xTaskResumeAll+0x120>)
 8007a86:	6013      	str	r3, [r2, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	4a27      	ldr	r2, [pc, #156]	; (8007b34 <xTaskResumeAll+0x124>)
 8007a96:	441a      	add	r2, r3
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	4610      	mov	r0, r2
 8007aa0:	f7ff fcfb 	bl	800749a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aa8:	4b23      	ldr	r3, [pc, #140]	; (8007b38 <xTaskResumeAll+0x128>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d302      	bcc.n	8007ab8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007ab2:	4b22      	ldr	r3, [pc, #136]	; (8007b3c <xTaskResumeAll+0x12c>)
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ab8:	4b1c      	ldr	r3, [pc, #112]	; (8007b2c <xTaskResumeAll+0x11c>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1cc      	bne.n	8007a5a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d001      	beq.n	8007aca <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ac6:	f000 fa23 	bl	8007f10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007aca:	4b1d      	ldr	r3, [pc, #116]	; (8007b40 <xTaskResumeAll+0x130>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d010      	beq.n	8007af8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ad6:	f000 f837 	bl	8007b48 <xTaskIncrementTick>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d002      	beq.n	8007ae6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007ae0:	4b16      	ldr	r3, [pc, #88]	; (8007b3c <xTaskResumeAll+0x12c>)
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1f1      	bne.n	8007ad6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007af2:	4b13      	ldr	r3, [pc, #76]	; (8007b40 <xTaskResumeAll+0x130>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007af8:	4b10      	ldr	r3, [pc, #64]	; (8007b3c <xTaskResumeAll+0x12c>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d009      	beq.n	8007b14 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007b00:	2301      	movs	r3, #1
 8007b02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b04:	4b0f      	ldr	r3, [pc, #60]	; (8007b44 <xTaskResumeAll+0x134>)
 8007b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b0a:	601a      	str	r2, [r3, #0]
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b14:	f000 fb9e 	bl	8008254 <vPortExitCritical>

	return xAlreadyYielded;
 8007b18:	68bb      	ldr	r3, [r7, #8]
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3710      	adds	r7, #16
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	20000664 	.word	0x20000664
 8007b28:	2000063c 	.word	0x2000063c
 8007b2c:	200005fc 	.word	0x200005fc
 8007b30:	20000644 	.word	0x20000644
 8007b34:	20000540 	.word	0x20000540
 8007b38:	2000053c 	.word	0x2000053c
 8007b3c:	20000650 	.word	0x20000650
 8007b40:	2000064c 	.word	0x2000064c
 8007b44:	e000ed04 	.word	0xe000ed04

08007b48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b086      	sub	sp, #24
 8007b4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b52:	4b50      	ldr	r3, [pc, #320]	; (8007c94 <xTaskIncrementTick+0x14c>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f040 808c 	bne.w	8007c74 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b5c:	4b4e      	ldr	r3, [pc, #312]	; (8007c98 <xTaskIncrementTick+0x150>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	3301      	adds	r3, #1
 8007b62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b64:	4a4c      	ldr	r2, [pc, #304]	; (8007c98 <xTaskIncrementTick+0x150>)
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d11f      	bne.n	8007bb0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b70:	4b4a      	ldr	r3, [pc, #296]	; (8007c9c <xTaskIncrementTick+0x154>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d009      	beq.n	8007b8e <xTaskIncrementTick+0x46>
 8007b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7e:	f383 8811 	msr	BASEPRI, r3
 8007b82:	f3bf 8f6f 	isb	sy
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	603b      	str	r3, [r7, #0]
 8007b8c:	e7fe      	b.n	8007b8c <xTaskIncrementTick+0x44>
 8007b8e:	4b43      	ldr	r3, [pc, #268]	; (8007c9c <xTaskIncrementTick+0x154>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	60fb      	str	r3, [r7, #12]
 8007b94:	4b42      	ldr	r3, [pc, #264]	; (8007ca0 <xTaskIncrementTick+0x158>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a40      	ldr	r2, [pc, #256]	; (8007c9c <xTaskIncrementTick+0x154>)
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	4a40      	ldr	r2, [pc, #256]	; (8007ca0 <xTaskIncrementTick+0x158>)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6013      	str	r3, [r2, #0]
 8007ba2:	4b40      	ldr	r3, [pc, #256]	; (8007ca4 <xTaskIncrementTick+0x15c>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	4a3e      	ldr	r2, [pc, #248]	; (8007ca4 <xTaskIncrementTick+0x15c>)
 8007baa:	6013      	str	r3, [r2, #0]
 8007bac:	f000 f9b0 	bl	8007f10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007bb0:	4b3d      	ldr	r3, [pc, #244]	; (8007ca8 <xTaskIncrementTick+0x160>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d34d      	bcc.n	8007c56 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bba:	4b38      	ldr	r3, [pc, #224]	; (8007c9c <xTaskIncrementTick+0x154>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d101      	bne.n	8007bc8 <xTaskIncrementTick+0x80>
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e000      	b.n	8007bca <xTaskIncrementTick+0x82>
 8007bc8:	2300      	movs	r3, #0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d004      	beq.n	8007bd8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bce:	4b36      	ldr	r3, [pc, #216]	; (8007ca8 <xTaskIncrementTick+0x160>)
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd4:	601a      	str	r2, [r3, #0]
					break;
 8007bd6:	e03e      	b.n	8007c56 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007bd8:	4b30      	ldr	r3, [pc, #192]	; (8007c9c <xTaskIncrementTick+0x154>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d203      	bcs.n	8007bf8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007bf0:	4a2d      	ldr	r2, [pc, #180]	; (8007ca8 <xTaskIncrementTick+0x160>)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6013      	str	r3, [r2, #0]
						break;
 8007bf6:	e02e      	b.n	8007c56 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	3304      	adds	r3, #4
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7ff fca7 	bl	8007550 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d004      	beq.n	8007c14 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	3318      	adds	r3, #24
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7ff fc9e 	bl	8007550 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c18:	2201      	movs	r2, #1
 8007c1a:	409a      	lsls	r2, r3
 8007c1c:	4b23      	ldr	r3, [pc, #140]	; (8007cac <xTaskIncrementTick+0x164>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	4a22      	ldr	r2, [pc, #136]	; (8007cac <xTaskIncrementTick+0x164>)
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	4a1f      	ldr	r2, [pc, #124]	; (8007cb0 <xTaskIncrementTick+0x168>)
 8007c34:	441a      	add	r2, r3
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f7ff fc2c 	bl	800749a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c46:	4b1b      	ldr	r3, [pc, #108]	; (8007cb4 <xTaskIncrementTick+0x16c>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d3b4      	bcc.n	8007bba <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8007c50:	2301      	movs	r3, #1
 8007c52:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c54:	e7b1      	b.n	8007bba <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c56:	4b17      	ldr	r3, [pc, #92]	; (8007cb4 <xTaskIncrementTick+0x16c>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c5c:	4914      	ldr	r1, [pc, #80]	; (8007cb0 <xTaskIncrementTick+0x168>)
 8007c5e:	4613      	mov	r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	4413      	add	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	440b      	add	r3, r1
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d907      	bls.n	8007c7e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	617b      	str	r3, [r7, #20]
 8007c72:	e004      	b.n	8007c7e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007c74:	4b10      	ldr	r3, [pc, #64]	; (8007cb8 <xTaskIncrementTick+0x170>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	4a0f      	ldr	r2, [pc, #60]	; (8007cb8 <xTaskIncrementTick+0x170>)
 8007c7c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007c7e:	4b0f      	ldr	r3, [pc, #60]	; (8007cbc <xTaskIncrementTick+0x174>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d001      	beq.n	8007c8a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007c86:	2301      	movs	r3, #1
 8007c88:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007c8a:	697b      	ldr	r3, [r7, #20]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20000664 	.word	0x20000664
 8007c98:	20000640 	.word	0x20000640
 8007c9c:	200005f4 	.word	0x200005f4
 8007ca0:	200005f8 	.word	0x200005f8
 8007ca4:	20000654 	.word	0x20000654
 8007ca8:	2000065c 	.word	0x2000065c
 8007cac:	20000644 	.word	0x20000644
 8007cb0:	20000540 	.word	0x20000540
 8007cb4:	2000053c 	.word	0x2000053c
 8007cb8:	2000064c 	.word	0x2000064c
 8007cbc:	20000650 	.word	0x20000650

08007cc0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b086      	sub	sp, #24
 8007cc4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007cc6:	4b32      	ldr	r3, [pc, #200]	; (8007d90 <vTaskSwitchContext+0xd0>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d003      	beq.n	8007cd6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007cce:	4b31      	ldr	r3, [pc, #196]	; (8007d94 <vTaskSwitchContext+0xd4>)
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007cd4:	e057      	b.n	8007d86 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8007cd6:	4b2f      	ldr	r3, [pc, #188]	; (8007d94 <vTaskSwitchContext+0xd4>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007cdc:	f7f8 ff48 	bl	8000b70 <getRunTimeCounterValue>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	4b2d      	ldr	r3, [pc, #180]	; (8007d98 <vTaskSwitchContext+0xd8>)
 8007ce4:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007ce6:	4b2c      	ldr	r3, [pc, #176]	; (8007d98 <vTaskSwitchContext+0xd8>)
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	4b2c      	ldr	r3, [pc, #176]	; (8007d9c <vTaskSwitchContext+0xdc>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d909      	bls.n	8007d06 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007cf2:	4b2b      	ldr	r3, [pc, #172]	; (8007da0 <vTaskSwitchContext+0xe0>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007cf8:	4a27      	ldr	r2, [pc, #156]	; (8007d98 <vTaskSwitchContext+0xd8>)
 8007cfa:	6810      	ldr	r0, [r2, #0]
 8007cfc:	4a27      	ldr	r2, [pc, #156]	; (8007d9c <vTaskSwitchContext+0xdc>)
 8007cfe:	6812      	ldr	r2, [r2, #0]
 8007d00:	1a82      	subs	r2, r0, r2
 8007d02:	440a      	add	r2, r1
 8007d04:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 8007d06:	4b24      	ldr	r3, [pc, #144]	; (8007d98 <vTaskSwitchContext+0xd8>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a24      	ldr	r2, [pc, #144]	; (8007d9c <vTaskSwitchContext+0xdc>)
 8007d0c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007d0e:	4b25      	ldr	r3, [pc, #148]	; (8007da4 <vTaskSwitchContext+0xe4>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	fab3 f383 	clz	r3, r3
 8007d1a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007d1c:	7afb      	ldrb	r3, [r7, #11]
 8007d1e:	f1c3 031f 	rsb	r3, r3, #31
 8007d22:	617b      	str	r3, [r7, #20]
 8007d24:	4920      	ldr	r1, [pc, #128]	; (8007da8 <vTaskSwitchContext+0xe8>)
 8007d26:	697a      	ldr	r2, [r7, #20]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	4413      	add	r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d109      	bne.n	8007d4c <vTaskSwitchContext+0x8c>
	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	607b      	str	r3, [r7, #4]
 8007d4a:	e7fe      	b.n	8007d4a <vTaskSwitchContext+0x8a>
 8007d4c:	697a      	ldr	r2, [r7, #20]
 8007d4e:	4613      	mov	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	4413      	add	r3, r2
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	4a14      	ldr	r2, [pc, #80]	; (8007da8 <vTaskSwitchContext+0xe8>)
 8007d58:	4413      	add	r3, r2
 8007d5a:	613b      	str	r3, [r7, #16]
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	685a      	ldr	r2, [r3, #4]
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	605a      	str	r2, [r3, #4]
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	3308      	adds	r3, #8
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d104      	bne.n	8007d7c <vTaskSwitchContext+0xbc>
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	605a      	str	r2, [r3, #4]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	4a07      	ldr	r2, [pc, #28]	; (8007da0 <vTaskSwitchContext+0xe0>)
 8007d84:	6013      	str	r3, [r2, #0]
}
 8007d86:	bf00      	nop
 8007d88:	3718      	adds	r7, #24
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	20000664 	.word	0x20000664
 8007d94:	20000650 	.word	0x20000650
 8007d98:	2000066c 	.word	0x2000066c
 8007d9c:	20000668 	.word	0x20000668
 8007da0:	2000053c 	.word	0x2000053c
 8007da4:	20000644 	.word	0x20000644
 8007da8:	20000540 	.word	0x20000540

08007dac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007db4:	f000 f852 	bl	8007e5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007db8:	4b06      	ldr	r3, [pc, #24]	; (8007dd4 <prvIdleTask+0x28>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d9f9      	bls.n	8007db4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007dc0:	4b05      	ldr	r3, [pc, #20]	; (8007dd8 <prvIdleTask+0x2c>)
 8007dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007dd0:	e7f0      	b.n	8007db4 <prvIdleTask+0x8>
 8007dd2:	bf00      	nop
 8007dd4:	20000540 	.word	0x20000540
 8007dd8:	e000ed04 	.word	0xe000ed04

08007ddc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007de2:	2300      	movs	r3, #0
 8007de4:	607b      	str	r3, [r7, #4]
 8007de6:	e00c      	b.n	8007e02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	4613      	mov	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4a12      	ldr	r2, [pc, #72]	; (8007e3c <prvInitialiseTaskLists+0x60>)
 8007df4:	4413      	add	r3, r2
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7ff fb24 	bl	8007444 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	607b      	str	r3, [r7, #4]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2b06      	cmp	r3, #6
 8007e06:	d9ef      	bls.n	8007de8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e08:	480d      	ldr	r0, [pc, #52]	; (8007e40 <prvInitialiseTaskLists+0x64>)
 8007e0a:	f7ff fb1b 	bl	8007444 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e0e:	480d      	ldr	r0, [pc, #52]	; (8007e44 <prvInitialiseTaskLists+0x68>)
 8007e10:	f7ff fb18 	bl	8007444 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e14:	480c      	ldr	r0, [pc, #48]	; (8007e48 <prvInitialiseTaskLists+0x6c>)
 8007e16:	f7ff fb15 	bl	8007444 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e1a:	480c      	ldr	r0, [pc, #48]	; (8007e4c <prvInitialiseTaskLists+0x70>)
 8007e1c:	f7ff fb12 	bl	8007444 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e20:	480b      	ldr	r0, [pc, #44]	; (8007e50 <prvInitialiseTaskLists+0x74>)
 8007e22:	f7ff fb0f 	bl	8007444 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e26:	4b0b      	ldr	r3, [pc, #44]	; (8007e54 <prvInitialiseTaskLists+0x78>)
 8007e28:	4a05      	ldr	r2, [pc, #20]	; (8007e40 <prvInitialiseTaskLists+0x64>)
 8007e2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e2c:	4b0a      	ldr	r3, [pc, #40]	; (8007e58 <prvInitialiseTaskLists+0x7c>)
 8007e2e:	4a05      	ldr	r2, [pc, #20]	; (8007e44 <prvInitialiseTaskLists+0x68>)
 8007e30:	601a      	str	r2, [r3, #0]
}
 8007e32:	bf00      	nop
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	20000540 	.word	0x20000540
 8007e40:	200005cc 	.word	0x200005cc
 8007e44:	200005e0 	.word	0x200005e0
 8007e48:	200005fc 	.word	0x200005fc
 8007e4c:	20000610 	.word	0x20000610
 8007e50:	20000628 	.word	0x20000628
 8007e54:	200005f4 	.word	0x200005f4
 8007e58:	200005f8 	.word	0x200005f8

08007e5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e62:	e019      	b.n	8007e98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e64:	f000 f9c8 	bl	80081f8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007e68:	4b0f      	ldr	r3, [pc, #60]	; (8007ea8 <prvCheckTasksWaitingTermination+0x4c>)
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	68db      	ldr	r3, [r3, #12]
 8007e6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	3304      	adds	r3, #4
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7ff fb6b 	bl	8007550 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e7a:	4b0c      	ldr	r3, [pc, #48]	; (8007eac <prvCheckTasksWaitingTermination+0x50>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	4a0a      	ldr	r2, [pc, #40]	; (8007eac <prvCheckTasksWaitingTermination+0x50>)
 8007e82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e84:	4b0a      	ldr	r3, [pc, #40]	; (8007eb0 <prvCheckTasksWaitingTermination+0x54>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	4a09      	ldr	r2, [pc, #36]	; (8007eb0 <prvCheckTasksWaitingTermination+0x54>)
 8007e8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e8e:	f000 f9e1 	bl	8008254 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f80e 	bl	8007eb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e98:	4b05      	ldr	r3, [pc, #20]	; (8007eb0 <prvCheckTasksWaitingTermination+0x54>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1e1      	bne.n	8007e64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ea0:	bf00      	nop
 8007ea2:	3708      	adds	r7, #8
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	20000610 	.word	0x20000610
 8007eac:	2000063c 	.word	0x2000063c
 8007eb0:	20000624 	.word	0x20000624

08007eb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d108      	bne.n	8007ed8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f000 fb10 	bl	80084f0 <vPortFree>
				vPortFree( pxTCB );
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 fb0d 	bl	80084f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007ed6:	e017      	b.n	8007f08 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d103      	bne.n	8007eea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fb04 	bl	80084f0 <vPortFree>
	}
 8007ee8:	e00e      	b.n	8007f08 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ef0:	2b02      	cmp	r3, #2
 8007ef2:	d009      	beq.n	8007f08 <prvDeleteTCB+0x54>
 8007ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef8:	f383 8811 	msr	BASEPRI, r3
 8007efc:	f3bf 8f6f 	isb	sy
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	60fb      	str	r3, [r7, #12]
 8007f06:	e7fe      	b.n	8007f06 <prvDeleteTCB+0x52>
	}
 8007f08:	bf00      	nop
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f16:	4b0e      	ldr	r3, [pc, #56]	; (8007f50 <prvResetNextTaskUnblockTime+0x40>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d101      	bne.n	8007f24 <prvResetNextTaskUnblockTime+0x14>
 8007f20:	2301      	movs	r3, #1
 8007f22:	e000      	b.n	8007f26 <prvResetNextTaskUnblockTime+0x16>
 8007f24:	2300      	movs	r3, #0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f2a:	4b0a      	ldr	r3, [pc, #40]	; (8007f54 <prvResetNextTaskUnblockTime+0x44>)
 8007f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f30:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f32:	e008      	b.n	8007f46 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007f34:	4b06      	ldr	r3, [pc, #24]	; (8007f50 <prvResetNextTaskUnblockTime+0x40>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	4a04      	ldr	r2, [pc, #16]	; (8007f54 <prvResetNextTaskUnblockTime+0x44>)
 8007f44:	6013      	str	r3, [r2, #0]
}
 8007f46:	bf00      	nop
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bc80      	pop	{r7}
 8007f4e:	4770      	bx	lr
 8007f50:	200005f4 	.word	0x200005f4
 8007f54:	2000065c 	.word	0x2000065c

08007f58 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f62:	4b29      	ldr	r3, [pc, #164]	; (8008008 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f68:	4b28      	ldr	r3, [pc, #160]	; (800800c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	3304      	adds	r3, #4
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7ff faee 	bl	8007550 <uxListRemove>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10b      	bne.n	8007f92 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007f7a:	4b24      	ldr	r3, [pc, #144]	; (800800c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f80:	2201      	movs	r2, #1
 8007f82:	fa02 f303 	lsl.w	r3, r2, r3
 8007f86:	43da      	mvns	r2, r3
 8007f88:	4b21      	ldr	r3, [pc, #132]	; (8008010 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	4a20      	ldr	r2, [pc, #128]	; (8008010 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f90:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f98:	d10a      	bne.n	8007fb0 <prvAddCurrentTaskToDelayedList+0x58>
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d007      	beq.n	8007fb0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fa0:	4b1a      	ldr	r3, [pc, #104]	; (800800c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	3304      	adds	r3, #4
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	481a      	ldr	r0, [pc, #104]	; (8008014 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007faa:	f7ff fa76 	bl	800749a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007fae:	e026      	b.n	8007ffe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007fb8:	4b14      	ldr	r3, [pc, #80]	; (800800c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007fc0:	68ba      	ldr	r2, [r7, #8]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d209      	bcs.n	8007fdc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fc8:	4b13      	ldr	r3, [pc, #76]	; (8008018 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	4b0f      	ldr	r3, [pc, #60]	; (800800c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	3304      	adds	r3, #4
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	4610      	mov	r0, r2
 8007fd6:	f7ff fa83 	bl	80074e0 <vListInsert>
}
 8007fda:	e010      	b.n	8007ffe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fdc:	4b0f      	ldr	r3, [pc, #60]	; (800801c <prvAddCurrentTaskToDelayedList+0xc4>)
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	4b0a      	ldr	r3, [pc, #40]	; (800800c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3304      	adds	r3, #4
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	4610      	mov	r0, r2
 8007fea:	f7ff fa79 	bl	80074e0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007fee:	4b0c      	ldr	r3, [pc, #48]	; (8008020 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d202      	bcs.n	8007ffe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007ff8:	4a09      	ldr	r2, [pc, #36]	; (8008020 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	6013      	str	r3, [r2, #0]
}
 8007ffe:	bf00      	nop
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	20000640 	.word	0x20000640
 800800c:	2000053c 	.word	0x2000053c
 8008010:	20000644 	.word	0x20000644
 8008014:	20000628 	.word	0x20000628
 8008018:	200005f8 	.word	0x200005f8
 800801c:	200005f4 	.word	0x200005f4
 8008020:	2000065c 	.word	0x2000065c

08008024 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	3b04      	subs	r3, #4
 8008034:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800803c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	3b04      	subs	r3, #4
 8008042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	f023 0201 	bic.w	r2, r3, #1
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	3b04      	subs	r3, #4
 8008052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008054:	4a08      	ldr	r2, [pc, #32]	; (8008078 <pxPortInitialiseStack+0x54>)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	3b14      	subs	r3, #20
 800805e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	3b20      	subs	r3, #32
 800806a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800806c:	68fb      	ldr	r3, [r7, #12]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3714      	adds	r7, #20
 8008072:	46bd      	mov	sp, r7
 8008074:	bc80      	pop	{r7}
 8008076:	4770      	bx	lr
 8008078:	0800807d 	.word	0x0800807d

0800807c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008082:	2300      	movs	r3, #0
 8008084:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008086:	4b10      	ldr	r3, [pc, #64]	; (80080c8 <prvTaskExitError+0x4c>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808e:	d009      	beq.n	80080a4 <prvTaskExitError+0x28>
 8008090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	e7fe      	b.n	80080a2 <prvTaskExitError+0x26>
 80080a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a8:	f383 8811 	msr	BASEPRI, r3
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f3bf 8f4f 	dsb	sy
 80080b4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80080b6:	bf00      	nop
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d0fc      	beq.n	80080b8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80080be:	bf00      	nop
 80080c0:	3714      	adds	r7, #20
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bc80      	pop	{r7}
 80080c6:	4770      	bx	lr
 80080c8:	200000e0 	.word	0x200000e0
 80080cc:	00000000 	.word	0x00000000

080080d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080d0:	4b07      	ldr	r3, [pc, #28]	; (80080f0 <pxCurrentTCBConst2>)
 80080d2:	6819      	ldr	r1, [r3, #0]
 80080d4:	6808      	ldr	r0, [r1, #0]
 80080d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80080da:	f380 8809 	msr	PSP, r0
 80080de:	f3bf 8f6f 	isb	sy
 80080e2:	f04f 0000 	mov.w	r0, #0
 80080e6:	f380 8811 	msr	BASEPRI, r0
 80080ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80080ee:	4770      	bx	lr

080080f0 <pxCurrentTCBConst2>:
 80080f0:	2000053c 	.word	0x2000053c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080f4:	bf00      	nop
 80080f6:	bf00      	nop

080080f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80080f8:	4806      	ldr	r0, [pc, #24]	; (8008114 <prvPortStartFirstTask+0x1c>)
 80080fa:	6800      	ldr	r0, [r0, #0]
 80080fc:	6800      	ldr	r0, [r0, #0]
 80080fe:	f380 8808 	msr	MSP, r0
 8008102:	b662      	cpsie	i
 8008104:	b661      	cpsie	f
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	df00      	svc	0
 8008110:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008112:	bf00      	nop
 8008114:	e000ed08 	.word	0xe000ed08

08008118 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800811e:	4b31      	ldr	r3, [pc, #196]	; (80081e4 <xPortStartScheduler+0xcc>)
 8008120:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	b2db      	uxtb	r3, r3
 8008128:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	22ff      	movs	r2, #255	; 0xff
 800812e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008138:	78fb      	ldrb	r3, [r7, #3]
 800813a:	b2db      	uxtb	r3, r3
 800813c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008140:	b2da      	uxtb	r2, r3
 8008142:	4b29      	ldr	r3, [pc, #164]	; (80081e8 <xPortStartScheduler+0xd0>)
 8008144:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008146:	4b29      	ldr	r3, [pc, #164]	; (80081ec <xPortStartScheduler+0xd4>)
 8008148:	2207      	movs	r2, #7
 800814a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800814c:	e009      	b.n	8008162 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800814e:	4b27      	ldr	r3, [pc, #156]	; (80081ec <xPortStartScheduler+0xd4>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	3b01      	subs	r3, #1
 8008154:	4a25      	ldr	r2, [pc, #148]	; (80081ec <xPortStartScheduler+0xd4>)
 8008156:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008158:	78fb      	ldrb	r3, [r7, #3]
 800815a:	b2db      	uxtb	r3, r3
 800815c:	005b      	lsls	r3, r3, #1
 800815e:	b2db      	uxtb	r3, r3
 8008160:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008162:	78fb      	ldrb	r3, [r7, #3]
 8008164:	b2db      	uxtb	r3, r3
 8008166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800816a:	2b80      	cmp	r3, #128	; 0x80
 800816c:	d0ef      	beq.n	800814e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800816e:	4b1f      	ldr	r3, [pc, #124]	; (80081ec <xPortStartScheduler+0xd4>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f1c3 0307 	rsb	r3, r3, #7
 8008176:	2b04      	cmp	r3, #4
 8008178:	d009      	beq.n	800818e <xPortStartScheduler+0x76>
 800817a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817e:	f383 8811 	msr	BASEPRI, r3
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	60bb      	str	r3, [r7, #8]
 800818c:	e7fe      	b.n	800818c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800818e:	4b17      	ldr	r3, [pc, #92]	; (80081ec <xPortStartScheduler+0xd4>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	021b      	lsls	r3, r3, #8
 8008194:	4a15      	ldr	r2, [pc, #84]	; (80081ec <xPortStartScheduler+0xd4>)
 8008196:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008198:	4b14      	ldr	r3, [pc, #80]	; (80081ec <xPortStartScheduler+0xd4>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80081a0:	4a12      	ldr	r2, [pc, #72]	; (80081ec <xPortStartScheduler+0xd4>)
 80081a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081ac:	4b10      	ldr	r3, [pc, #64]	; (80081f0 <xPortStartScheduler+0xd8>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a0f      	ldr	r2, [pc, #60]	; (80081f0 <xPortStartScheduler+0xd8>)
 80081b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80081b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081b8:	4b0d      	ldr	r3, [pc, #52]	; (80081f0 <xPortStartScheduler+0xd8>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a0c      	ldr	r2, [pc, #48]	; (80081f0 <xPortStartScheduler+0xd8>)
 80081be:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80081c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081c4:	f000 f8b0 	bl	8008328 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081c8:	4b0a      	ldr	r3, [pc, #40]	; (80081f4 <xPortStartScheduler+0xdc>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081ce:	f7ff ff93 	bl	80080f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80081d2:	f7ff fd75 	bl	8007cc0 <vTaskSwitchContext>
	prvTaskExitError();
 80081d6:	f7ff ff51 	bl	800807c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80081da:	2300      	movs	r3, #0
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	e000e400 	.word	0xe000e400
 80081e8:	20000670 	.word	0x20000670
 80081ec:	20000674 	.word	0x20000674
 80081f0:	e000ed20 	.word	0xe000ed20
 80081f4:	200000e0 	.word	0x200000e0

080081f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008210:	4b0e      	ldr	r3, [pc, #56]	; (800824c <vPortEnterCritical+0x54>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	3301      	adds	r3, #1
 8008216:	4a0d      	ldr	r2, [pc, #52]	; (800824c <vPortEnterCritical+0x54>)
 8008218:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800821a:	4b0c      	ldr	r3, [pc, #48]	; (800824c <vPortEnterCritical+0x54>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d10e      	bne.n	8008240 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008222:	4b0b      	ldr	r3, [pc, #44]	; (8008250 <vPortEnterCritical+0x58>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	b2db      	uxtb	r3, r3
 8008228:	2b00      	cmp	r3, #0
 800822a:	d009      	beq.n	8008240 <vPortEnterCritical+0x48>
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	603b      	str	r3, [r7, #0]
 800823e:	e7fe      	b.n	800823e <vPortEnterCritical+0x46>
	}
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	bc80      	pop	{r7}
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	200000e0 	.word	0x200000e0
 8008250:	e000ed04 	.word	0xe000ed04

08008254 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800825a:	4b10      	ldr	r3, [pc, #64]	; (800829c <vPortExitCritical+0x48>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d109      	bne.n	8008276 <vPortExitCritical+0x22>
 8008262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008266:	f383 8811 	msr	BASEPRI, r3
 800826a:	f3bf 8f6f 	isb	sy
 800826e:	f3bf 8f4f 	dsb	sy
 8008272:	607b      	str	r3, [r7, #4]
 8008274:	e7fe      	b.n	8008274 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008276:	4b09      	ldr	r3, [pc, #36]	; (800829c <vPortExitCritical+0x48>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	3b01      	subs	r3, #1
 800827c:	4a07      	ldr	r2, [pc, #28]	; (800829c <vPortExitCritical+0x48>)
 800827e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008280:	4b06      	ldr	r3, [pc, #24]	; (800829c <vPortExitCritical+0x48>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d104      	bne.n	8008292 <vPortExitCritical+0x3e>
 8008288:	2300      	movs	r3, #0
 800828a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008292:	bf00      	nop
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	bc80      	pop	{r7}
 800829a:	4770      	bx	lr
 800829c:	200000e0 	.word	0x200000e0

080082a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082a0:	f3ef 8009 	mrs	r0, PSP
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	4b0d      	ldr	r3, [pc, #52]	; (80082e0 <pxCurrentTCBConst>)
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80082b0:	6010      	str	r0, [r2, #0]
 80082b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80082b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80082ba:	f380 8811 	msr	BASEPRI, r0
 80082be:	f7ff fcff 	bl	8007cc0 <vTaskSwitchContext>
 80082c2:	f04f 0000 	mov.w	r0, #0
 80082c6:	f380 8811 	msr	BASEPRI, r0
 80082ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80082ce:	6819      	ldr	r1, [r3, #0]
 80082d0:	6808      	ldr	r0, [r1, #0]
 80082d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80082d6:	f380 8809 	msr	PSP, r0
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	4770      	bx	lr

080082e0 <pxCurrentTCBConst>:
 80082e0:	2000053c 	.word	0x2000053c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80082e4:	bf00      	nop
 80082e6:	bf00      	nop

080082e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b082      	sub	sp, #8
 80082ec:	af00      	add	r7, sp, #0
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008300:	f7ff fc22 	bl	8007b48 <xTaskIncrementTick>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d003      	beq.n	8008312 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800830a:	4b06      	ldr	r3, [pc, #24]	; (8008324 <SysTick_Handler+0x3c>)
 800830c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008310:	601a      	str	r2, [r3, #0]
 8008312:	2300      	movs	r3, #0
 8008314:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800831c:	bf00      	nop
 800831e:	3708      	adds	r7, #8
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	e000ed04 	.word	0xe000ed04

08008328 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008328:	b480      	push	{r7}
 800832a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800832c:	4b0a      	ldr	r3, [pc, #40]	; (8008358 <vPortSetupTimerInterrupt+0x30>)
 800832e:	2200      	movs	r2, #0
 8008330:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008332:	4b0a      	ldr	r3, [pc, #40]	; (800835c <vPortSetupTimerInterrupt+0x34>)
 8008334:	2200      	movs	r2, #0
 8008336:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008338:	4b09      	ldr	r3, [pc, #36]	; (8008360 <vPortSetupTimerInterrupt+0x38>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a09      	ldr	r2, [pc, #36]	; (8008364 <vPortSetupTimerInterrupt+0x3c>)
 800833e:	fba2 2303 	umull	r2, r3, r2, r3
 8008342:	099b      	lsrs	r3, r3, #6
 8008344:	4a08      	ldr	r2, [pc, #32]	; (8008368 <vPortSetupTimerInterrupt+0x40>)
 8008346:	3b01      	subs	r3, #1
 8008348:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800834a:	4b03      	ldr	r3, [pc, #12]	; (8008358 <vPortSetupTimerInterrupt+0x30>)
 800834c:	2207      	movs	r2, #7
 800834e:	601a      	str	r2, [r3, #0]
}
 8008350:	bf00      	nop
 8008352:	46bd      	mov	sp, r7
 8008354:	bc80      	pop	{r7}
 8008356:	4770      	bx	lr
 8008358:	e000e010 	.word	0xe000e010
 800835c:	e000e018 	.word	0xe000e018
 8008360:	20000000 	.word	0x20000000
 8008364:	10624dd3 	.word	0x10624dd3
 8008368:	e000e014 	.word	0xe000e014

0800836c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b08a      	sub	sp, #40	; 0x28
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008374:	2300      	movs	r3, #0
 8008376:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008378:	f7ff fb3c 	bl	80079f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800837c:	4b57      	ldr	r3, [pc, #348]	; (80084dc <pvPortMalloc+0x170>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d101      	bne.n	8008388 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008384:	f000 f90c 	bl	80085a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008388:	4b55      	ldr	r3, [pc, #340]	; (80084e0 <pvPortMalloc+0x174>)
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	4013      	ands	r3, r2
 8008390:	2b00      	cmp	r3, #0
 8008392:	f040 808c 	bne.w	80084ae <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d01c      	beq.n	80083d6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800839c:	2208      	movs	r2, #8
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4413      	add	r3, r2
 80083a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f003 0307 	and.w	r3, r3, #7
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d013      	beq.n	80083d6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f023 0307 	bic.w	r3, r3, #7
 80083b4:	3308      	adds	r3, #8
 80083b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f003 0307 	and.w	r3, r3, #7
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d009      	beq.n	80083d6 <pvPortMalloc+0x6a>
	__asm volatile
 80083c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c6:	f383 8811 	msr	BASEPRI, r3
 80083ca:	f3bf 8f6f 	isb	sy
 80083ce:	f3bf 8f4f 	dsb	sy
 80083d2:	617b      	str	r3, [r7, #20]
 80083d4:	e7fe      	b.n	80083d4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d068      	beq.n	80084ae <pvPortMalloc+0x142>
 80083dc:	4b41      	ldr	r3, [pc, #260]	; (80084e4 <pvPortMalloc+0x178>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d863      	bhi.n	80084ae <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80083e6:	4b40      	ldr	r3, [pc, #256]	; (80084e8 <pvPortMalloc+0x17c>)
 80083e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80083ea:	4b3f      	ldr	r3, [pc, #252]	; (80084e8 <pvPortMalloc+0x17c>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083f0:	e004      	b.n	80083fc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80083f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80083f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	429a      	cmp	r2, r3
 8008404:	d903      	bls.n	800840e <pvPortMalloc+0xa2>
 8008406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1f1      	bne.n	80083f2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800840e:	4b33      	ldr	r3, [pc, #204]	; (80084dc <pvPortMalloc+0x170>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008414:	429a      	cmp	r2, r3
 8008416:	d04a      	beq.n	80084ae <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008418:	6a3b      	ldr	r3, [r7, #32]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2208      	movs	r2, #8
 800841e:	4413      	add	r3, r2
 8008420:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	6a3b      	ldr	r3, [r7, #32]
 8008428:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800842a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	1ad2      	subs	r2, r2, r3
 8008432:	2308      	movs	r3, #8
 8008434:	005b      	lsls	r3, r3, #1
 8008436:	429a      	cmp	r2, r3
 8008438:	d91e      	bls.n	8008478 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800843a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4413      	add	r3, r2
 8008440:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	f003 0307 	and.w	r3, r3, #7
 8008448:	2b00      	cmp	r3, #0
 800844a:	d009      	beq.n	8008460 <pvPortMalloc+0xf4>
 800844c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008450:	f383 8811 	msr	BASEPRI, r3
 8008454:	f3bf 8f6f 	isb	sy
 8008458:	f3bf 8f4f 	dsb	sy
 800845c:	613b      	str	r3, [r7, #16]
 800845e:	e7fe      	b.n	800845e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008462:	685a      	ldr	r2, [r3, #4]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	1ad2      	subs	r2, r2, r3
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800846c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008472:	69b8      	ldr	r0, [r7, #24]
 8008474:	f000 f8f6 	bl	8008664 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008478:	4b1a      	ldr	r3, [pc, #104]	; (80084e4 <pvPortMalloc+0x178>)
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	1ad3      	subs	r3, r2, r3
 8008482:	4a18      	ldr	r2, [pc, #96]	; (80084e4 <pvPortMalloc+0x178>)
 8008484:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008486:	4b17      	ldr	r3, [pc, #92]	; (80084e4 <pvPortMalloc+0x178>)
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	4b18      	ldr	r3, [pc, #96]	; (80084ec <pvPortMalloc+0x180>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	429a      	cmp	r2, r3
 8008490:	d203      	bcs.n	800849a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008492:	4b14      	ldr	r3, [pc, #80]	; (80084e4 <pvPortMalloc+0x178>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a15      	ldr	r2, [pc, #84]	; (80084ec <pvPortMalloc+0x180>)
 8008498:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800849a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849c:	685a      	ldr	r2, [r3, #4]
 800849e:	4b10      	ldr	r3, [pc, #64]	; (80084e0 <pvPortMalloc+0x174>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	431a      	orrs	r2, r3
 80084a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80084a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084aa:	2200      	movs	r2, #0
 80084ac:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80084ae:	f7ff faaf 	bl	8007a10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	f003 0307 	and.w	r3, r3, #7
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d009      	beq.n	80084d0 <pvPortMalloc+0x164>
 80084bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c0:	f383 8811 	msr	BASEPRI, r3
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	f3bf 8f4f 	dsb	sy
 80084cc:	60fb      	str	r3, [r7, #12]
 80084ce:	e7fe      	b.n	80084ce <pvPortMalloc+0x162>
	return pvReturn;
 80084d0:	69fb      	ldr	r3, [r7, #28]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3728      	adds	r7, #40	; 0x28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20002860 	.word	0x20002860
 80084e0:	2000286c 	.word	0x2000286c
 80084e4:	20002864 	.word	0x20002864
 80084e8:	20002858 	.word	0x20002858
 80084ec:	20002868 	.word	0x20002868

080084f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b086      	sub	sp, #24
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d046      	beq.n	8008590 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008502:	2308      	movs	r3, #8
 8008504:	425b      	negs	r3, r3
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	4413      	add	r3, r2
 800850a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	685a      	ldr	r2, [r3, #4]
 8008514:	4b20      	ldr	r3, [pc, #128]	; (8008598 <vPortFree+0xa8>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4013      	ands	r3, r2
 800851a:	2b00      	cmp	r3, #0
 800851c:	d109      	bne.n	8008532 <vPortFree+0x42>
 800851e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	60fb      	str	r3, [r7, #12]
 8008530:	e7fe      	b.n	8008530 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d009      	beq.n	800854e <vPortFree+0x5e>
 800853a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	60bb      	str	r3, [r7, #8]
 800854c:	e7fe      	b.n	800854c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	685a      	ldr	r2, [r3, #4]
 8008552:	4b11      	ldr	r3, [pc, #68]	; (8008598 <vPortFree+0xa8>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4013      	ands	r3, r2
 8008558:	2b00      	cmp	r3, #0
 800855a:	d019      	beq.n	8008590 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d115      	bne.n	8008590 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	685a      	ldr	r2, [r3, #4]
 8008568:	4b0b      	ldr	r3, [pc, #44]	; (8008598 <vPortFree+0xa8>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	43db      	mvns	r3, r3
 800856e:	401a      	ands	r2, r3
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008574:	f7ff fa3e 	bl	80079f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	685a      	ldr	r2, [r3, #4]
 800857c:	4b07      	ldr	r3, [pc, #28]	; (800859c <vPortFree+0xac>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4413      	add	r3, r2
 8008582:	4a06      	ldr	r2, [pc, #24]	; (800859c <vPortFree+0xac>)
 8008584:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008586:	6938      	ldr	r0, [r7, #16]
 8008588:	f000 f86c 	bl	8008664 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800858c:	f7ff fa40 	bl	8007a10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008590:	bf00      	nop
 8008592:	3718      	adds	r7, #24
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	2000286c 	.word	0x2000286c
 800859c:	20002864 	.word	0x20002864

080085a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80085a6:	f242 13e0 	movw	r3, #8672	; 0x21e0
 80085aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085ac:	4b27      	ldr	r3, [pc, #156]	; (800864c <prvHeapInit+0xac>)
 80085ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f003 0307 	and.w	r3, r3, #7
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00c      	beq.n	80085d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3307      	adds	r3, #7
 80085be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f023 0307 	bic.w	r3, r3, #7
 80085c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	4a1f      	ldr	r2, [pc, #124]	; (800864c <prvHeapInit+0xac>)
 80085d0:	4413      	add	r3, r2
 80085d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085d8:	4a1d      	ldr	r2, [pc, #116]	; (8008650 <prvHeapInit+0xb0>)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80085de:	4b1c      	ldr	r3, [pc, #112]	; (8008650 <prvHeapInit+0xb0>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	4413      	add	r3, r2
 80085ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80085ec:	2208      	movs	r2, #8
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	1a9b      	subs	r3, r3, r2
 80085f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f023 0307 	bic.w	r3, r3, #7
 80085fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	4a15      	ldr	r2, [pc, #84]	; (8008654 <prvHeapInit+0xb4>)
 8008600:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008602:	4b14      	ldr	r3, [pc, #80]	; (8008654 <prvHeapInit+0xb4>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2200      	movs	r2, #0
 8008608:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800860a:	4b12      	ldr	r3, [pc, #72]	; (8008654 <prvHeapInit+0xb4>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2200      	movs	r2, #0
 8008610:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	1ad2      	subs	r2, r2, r3
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008620:	4b0c      	ldr	r3, [pc, #48]	; (8008654 <prvHeapInit+0xb4>)
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	4a0a      	ldr	r2, [pc, #40]	; (8008658 <prvHeapInit+0xb8>)
 800862e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	4a09      	ldr	r2, [pc, #36]	; (800865c <prvHeapInit+0xbc>)
 8008636:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008638:	4b09      	ldr	r3, [pc, #36]	; (8008660 <prvHeapInit+0xc0>)
 800863a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800863e:	601a      	str	r2, [r3, #0]
}
 8008640:	bf00      	nop
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	bc80      	pop	{r7}
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	20000678 	.word	0x20000678
 8008650:	20002858 	.word	0x20002858
 8008654:	20002860 	.word	0x20002860
 8008658:	20002868 	.word	0x20002868
 800865c:	20002864 	.word	0x20002864
 8008660:	2000286c 	.word	0x2000286c

08008664 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800866c:	4b27      	ldr	r3, [pc, #156]	; (800870c <prvInsertBlockIntoFreeList+0xa8>)
 800866e:	60fb      	str	r3, [r7, #12]
 8008670:	e002      	b.n	8008678 <prvInsertBlockIntoFreeList+0x14>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	429a      	cmp	r2, r3
 8008680:	d8f7      	bhi.n	8008672 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	4413      	add	r3, r2
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	429a      	cmp	r2, r3
 8008692:	d108      	bne.n	80086a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	441a      	add	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	68ba      	ldr	r2, [r7, #8]
 80086b0:	441a      	add	r2, r3
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d118      	bne.n	80086ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	4b14      	ldr	r3, [pc, #80]	; (8008710 <prvInsertBlockIntoFreeList+0xac>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d00d      	beq.n	80086e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	441a      	add	r2, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	e008      	b.n	80086f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80086e2:	4b0b      	ldr	r3, [pc, #44]	; (8008710 <prvInsertBlockIntoFreeList+0xac>)
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	601a      	str	r2, [r3, #0]
 80086ea:	e003      	b.n	80086f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d002      	beq.n	8008702 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008702:	bf00      	nop
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	bc80      	pop	{r7}
 800870a:	4770      	bx	lr
 800870c:	20002858 	.word	0x20002858
 8008710:	20002860 	.word	0x20002860

08008714 <AD1938_IO_Init>:
**  Created on	: 20190401
**  Description	:
**  Return		: 
********************************************************************************/
void AD1938_IO_Init(void)
{///===
 8008714:	b480      	push	{r7}
 8008716:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AD1938_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AD1978_RESET_CTL, GPIO_PinOutput);
}
 8008718:	bf00      	nop
 800871a:	46bd      	mov	sp, r7
 800871c:	bc80      	pop	{r7}
 800871e:	4770      	bx	lr

08008720 <AmpMute>:
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader
};
void AmpMute(SCH_BOOL OnOff)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	4603      	mov	r3, r0
 8008728:	71fb      	strb	r3, [r7, #7]
	if(App_Amp.AmpState==AMP_NORMAL)
 800872a:	4b08      	ldr	r3, [pc, #32]	; (800874c <AmpMute+0x2c>)
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	2b03      	cmp	r3, #3
 8008730:	d108      	bne.n	8008744 <AmpMute+0x24>
	{
		if(App_Amp.pAmpMute)
 8008732:	4b06      	ldr	r3, [pc, #24]	; (800874c <AmpMute+0x2c>)
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d004      	beq.n	8008744 <AmpMute+0x24>
			App_Amp.pAmpMute(OnOff);
 800873a:	4b04      	ldr	r3, [pc, #16]	; (800874c <AmpMute+0x2c>)
 800873c:	68db      	ldr	r3, [r3, #12]
 800873e:	79fa      	ldrb	r2, [r7, #7]
 8008740:	4610      	mov	r0, r2
 8008742:	4798      	blx	r3
	}
}
 8008744:	bf00      	nop
 8008746:	3708      	adds	r7, #8
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}
 800874c:	20002c10 	.word	0x20002c10

08008750 <TASK_Amp_Pro>:
**  Created on    : 
**  Description   : 16MS
**  Return        : 
********************************************************************************/
void TASK_Amp_Pro(void)
{
 8008750:	b480      	push	{r7}
 8008752:	af00      	add	r7, sp, #0
		case AMP_CLOSE:
			break;
		default:break;
	}
#endif
}
 8008754:	bf00      	nop
 8008756:	46bd      	mov	sp, r7
 8008758:	bc80      	pop	{r7}
 800875a:	4770      	bx	lr

0800875c <TASK_Bt_Pro>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void TASK_Bt_Pro(void)
{
 800875c:	b480      	push	{r7}
 800875e:	af00      	add	r7, sp, #0
	else if(!BtTxModuel.Check_Busy)
	{
		M2B_TxService();
	}
 #endif
}
 8008760:	bf00      	nop
 8008762:	46bd      	mov	sp, r7
 8008764:	bc80      	pop	{r7}
 8008766:	4770      	bx	lr

08008768 <default_download_IC_1>:
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 64

void default_download_IC_1(void) 
{
 8008768:	b580      	push	{r7, lr}
 800876a:	af00      	add	r7, sp, #0
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
 800876c:	4bdd      	ldr	r3, [pc, #884]	; (8008ae4 <default_download_IC_1+0x37c>)
 800876e:	2202      	movs	r2, #2
 8008770:	f64f 0190 	movw	r1, #63632	; 0xf890
 8008774:	2000      	movs	r0, #0
 8008776:	f000 fe55 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
 800877a:	4bdb      	ldr	r3, [pc, #876]	; (8008ae8 <default_download_IC_1+0x380>)
 800877c:	2202      	movs	r2, #2
 800877e:	f64f 0190 	movw	r1, #63632	; 0xf890
 8008782:	2000      	movs	r0, #0
 8008784:	f000 fe4e 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
 8008788:	4ad8      	ldr	r2, [pc, #864]	; (8008aec <default_download_IC_1+0x384>)
 800878a:	2102      	movs	r1, #2
 800878c:	2000      	movs	r0, #0
 800878e:	f000 fe7c 	bl	800948a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
 8008792:	4bd7      	ldr	r3, [pc, #860]	; (8008af0 <default_download_IC_1+0x388>)
 8008794:	2202      	movs	r2, #2
 8008796:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800879a:	2000      	movs	r0, #0
 800879c:	f000 fe42 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
 80087a0:	4bd4      	ldr	r3, [pc, #848]	; (8008af4 <default_download_IC_1+0x38c>)
 80087a2:	2202      	movs	r2, #2
 80087a4:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 80087a8:	2000      	movs	r0, #0
 80087aa:	f000 fe3b 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
 80087ae:	4ad2      	ldr	r2, [pc, #840]	; (8008af8 <default_download_IC_1+0x390>)
 80087b0:	2102      	movs	r1, #2
 80087b2:	2000      	movs	r0, #0
 80087b4:	f000 fe69 	bl	800948a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
 80087b8:	4bd0      	ldr	r3, [pc, #832]	; (8008afc <default_download_IC_1+0x394>)
 80087ba:	2202      	movs	r2, #2
 80087bc:	f24f 4103 	movw	r1, #62467	; 0xf403
 80087c0:	2000      	movs	r0, #0
 80087c2:	f000 fe2f 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
 80087c6:	4bce      	ldr	r3, [pc, #824]	; (8008b00 <default_download_IC_1+0x398>)
 80087c8:	2202      	movs	r2, #2
 80087ca:	f24f 4103 	movw	r1, #62467	; 0xf403
 80087ce:	2000      	movs	r0, #0
 80087d0:	f000 fe28 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
 80087d4:	4bcb      	ldr	r3, [pc, #812]	; (8008b04 <default_download_IC_1+0x39c>)
 80087d6:	2202      	movs	r2, #2
 80087d8:	f24f 0103 	movw	r1, #61443	; 0xf003
 80087dc:	2000      	movs	r0, #0
 80087de:	f000 fe21 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL0_IC_1_ADDR, REG_PLL_CTRL0_IC_1_BYTE, R9_PLL_CTRL0_IC_1_Default );
 80087e2:	4bc9      	ldr	r3, [pc, #804]	; (8008b08 <default_download_IC_1+0x3a0>)
 80087e4:	2202      	movs	r2, #2
 80087e6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80087ea:	2000      	movs	r0, #0
 80087ec:	f000 fe1a 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R10_PLL_CTRL1_IC_1_Default );
 80087f0:	4bc6      	ldr	r3, [pc, #792]	; (8008b0c <default_download_IC_1+0x3a4>)
 80087f2:	2202      	movs	r2, #2
 80087f4:	f24f 0101 	movw	r1, #61441	; 0xf001
 80087f8:	2000      	movs	r0, #0
 80087fa:	f000 fe13 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R11_PLL_CLK_SRC_IC_1_Default );
 80087fe:	4bc4      	ldr	r3, [pc, #784]	; (8008b10 <default_download_IC_1+0x3a8>)
 8008800:	2202      	movs	r2, #2
 8008802:	f24f 0102 	movw	r1, #61442	; 0xf002
 8008806:	2000      	movs	r0, #0
 8008808:	f000 fe0c 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R12_MCLK_OUT_IC_1_Default );
 800880c:	4bc1      	ldr	r3, [pc, #772]	; (8008b14 <default_download_IC_1+0x3ac>)
 800880e:	2202      	movs	r2, #2
 8008810:	f24f 0105 	movw	r1, #61445	; 0xf005
 8008814:	2000      	movs	r0, #0
 8008816:	f000 fe05 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R13_PLL_ENABLE_IC_1_Default );
 800881a:	4bbf      	ldr	r3, [pc, #764]	; (8008b18 <default_download_IC_1+0x3b0>)
 800881c:	2202      	movs	r2, #2
 800881e:	f24f 0103 	movw	r1, #61443	; 0xf003
 8008822:	2000      	movs	r0, #0
 8008824:	f000 fdfe 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R14_PLL_LOCK_DELAY_IC_1_SIZE, R14_PLL_LOCK_DELAY_IC_1_Default );
 8008828:	4abc      	ldr	r2, [pc, #752]	; (8008b1c <default_download_IC_1+0x3b4>)
 800882a:	2102      	movs	r1, #2
 800882c:	2000      	movs	r0, #0
 800882e:	f000 fe2c 	bl	800948a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R15_POWER_ENABLE0_IC_1_Default );
 8008832:	4bbb      	ldr	r3, [pc, #748]	; (8008b20 <default_download_IC_1+0x3b8>)
 8008834:	2202      	movs	r2, #2
 8008836:	f24f 0150 	movw	r1, #61520	; 0xf050
 800883a:	2000      	movs	r0, #0
 800883c:	f000 fdf2 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R16_POWER_ENABLE1_IC_1_Default );
 8008840:	4bb8      	ldr	r3, [pc, #736]	; (8008b24 <default_download_IC_1+0x3bc>)
 8008842:	2202      	movs	r2, #2
 8008844:	f24f 0151 	movw	r1, #61521	; 0xf051
 8008848:	2000      	movs	r0, #0
 800884a:	f000 fdeb 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_INPUT0_IC_1_ADDR, REG_ASRC_INPUT0_IC_1_BYTE, R17_ASRC_INPUT0_IC_1_Default );
 800884e:	4bb6      	ldr	r3, [pc, #728]	; (8008b28 <default_download_IC_1+0x3c0>)
 8008850:	2202      	movs	r2, #2
 8008852:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8008856:	2000      	movs	r0, #0
 8008858:	f000 fde4 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_OUT_RATE0_IC_1_ADDR, REG_ASRC_OUT_RATE0_IC_1_BYTE, R18_ASRC_OUT_RATE0_IC_1_Default );
 800885c:	4bb3      	ldr	r3, [pc, #716]	; (8008b2c <default_download_IC_1+0x3c4>)
 800885e:	2202      	movs	r2, #2
 8008860:	f24f 1140 	movw	r1, #61760	; 0xf140
 8008864:	2000      	movs	r0, #0
 8008866:	f000 fddd 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R19_SOUT_SOURCE0_IC_1_Default );
 800886a:	4bb1      	ldr	r3, [pc, #708]	; (8008b30 <default_download_IC_1+0x3c8>)
 800886c:	2202      	movs	r2, #2
 800886e:	f24f 1180 	movw	r1, #61824	; 0xf180
 8008872:	2000      	movs	r0, #0
 8008874:	f000 fdd6 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R20_SOUT_SOURCE1_IC_1_Default );
 8008878:	4bae      	ldr	r3, [pc, #696]	; (8008b34 <default_download_IC_1+0x3cc>)
 800887a:	2202      	movs	r2, #2
 800887c:	f24f 1181 	movw	r1, #61825	; 0xf181
 8008880:	2000      	movs	r0, #0
 8008882:	f000 fdcf 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R21_SOUT_SOURCE2_IC_1_Default );
 8008886:	4bac      	ldr	r3, [pc, #688]	; (8008b38 <default_download_IC_1+0x3d0>)
 8008888:	2202      	movs	r2, #2
 800888a:	f24f 1182 	movw	r1, #61826	; 0xf182
 800888e:	2000      	movs	r0, #0
 8008890:	f000 fdc8 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R22_SOUT_SOURCE3_IC_1_Default );
 8008894:	4ba9      	ldr	r3, [pc, #676]	; (8008b3c <default_download_IC_1+0x3d4>)
 8008896:	2202      	movs	r2, #2
 8008898:	f24f 1183 	movw	r1, #61827	; 0xf183
 800889c:	2000      	movs	r0, #0
 800889e:	f000 fdc1 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R23_SOUT_SOURCE4_IC_1_Default );
 80088a2:	4ba7      	ldr	r3, [pc, #668]	; (8008b40 <default_download_IC_1+0x3d8>)
 80088a4:	2202      	movs	r2, #2
 80088a6:	f24f 1184 	movw	r1, #61828	; 0xf184
 80088aa:	2000      	movs	r0, #0
 80088ac:	f000 fdba 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R24_SOUT_SOURCE5_IC_1_Default );
 80088b0:	4ba4      	ldr	r3, [pc, #656]	; (8008b44 <default_download_IC_1+0x3dc>)
 80088b2:	2202      	movs	r2, #2
 80088b4:	f24f 1185 	movw	r1, #61829	; 0xf185
 80088b8:	2000      	movs	r0, #0
 80088ba:	f000 fdb3 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R25_SOUT_SOURCE6_IC_1_Default );
 80088be:	4ba2      	ldr	r3, [pc, #648]	; (8008b48 <default_download_IC_1+0x3e0>)
 80088c0:	2202      	movs	r2, #2
 80088c2:	f24f 1186 	movw	r1, #61830	; 0xf186
 80088c6:	2000      	movs	r0, #0
 80088c8:	f000 fdac 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R26_SOUT_SOURCE7_IC_1_Default );
 80088cc:	4b9f      	ldr	r3, [pc, #636]	; (8008b4c <default_download_IC_1+0x3e4>)
 80088ce:	2202      	movs	r2, #2
 80088d0:	f24f 1187 	movw	r1, #61831	; 0xf187
 80088d4:	2000      	movs	r0, #0
 80088d6:	f000 fda5 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R27_SOUT_SOURCE8_IC_1_Default );
 80088da:	4b9d      	ldr	r3, [pc, #628]	; (8008b50 <default_download_IC_1+0x3e8>)
 80088dc:	2202      	movs	r2, #2
 80088de:	f24f 1188 	movw	r1, #61832	; 0xf188
 80088e2:	2000      	movs	r0, #0
 80088e4:	f000 fd9e 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R28_SOUT_SOURCE9_IC_1_Default );
 80088e8:	4b9a      	ldr	r3, [pc, #616]	; (8008b54 <default_download_IC_1+0x3ec>)
 80088ea:	2202      	movs	r2, #2
 80088ec:	f24f 1189 	movw	r1, #61833	; 0xf189
 80088f0:	2000      	movs	r0, #0
 80088f2:	f000 fd97 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R29_SOUT_SOURCE10_IC_1_Default );
 80088f6:	4b98      	ldr	r3, [pc, #608]	; (8008b58 <default_download_IC_1+0x3f0>)
 80088f8:	2202      	movs	r2, #2
 80088fa:	f24f 118a 	movw	r1, #61834	; 0xf18a
 80088fe:	2000      	movs	r0, #0
 8008900:	f000 fd90 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R30_SOUT_SOURCE11_IC_1_Default );
 8008904:	4b95      	ldr	r3, [pc, #596]	; (8008b5c <default_download_IC_1+0x3f4>)
 8008906:	2202      	movs	r2, #2
 8008908:	f24f 118b 	movw	r1, #61835	; 0xf18b
 800890c:	2000      	movs	r0, #0
 800890e:	f000 fd89 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R31_SOUT_SOURCE12_IC_1_Default );
 8008912:	4b93      	ldr	r3, [pc, #588]	; (8008b60 <default_download_IC_1+0x3f8>)
 8008914:	2202      	movs	r2, #2
 8008916:	f24f 118c 	movw	r1, #61836	; 0xf18c
 800891a:	2000      	movs	r0, #0
 800891c:	f000 fd82 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R32_SOUT_SOURCE13_IC_1_Default );
 8008920:	4b90      	ldr	r3, [pc, #576]	; (8008b64 <default_download_IC_1+0x3fc>)
 8008922:	2202      	movs	r2, #2
 8008924:	f24f 118d 	movw	r1, #61837	; 0xf18d
 8008928:	2000      	movs	r0, #0
 800892a:	f000 fd7b 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R33_SOUT_SOURCE14_IC_1_Default );
 800892e:	4b8e      	ldr	r3, [pc, #568]	; (8008b68 <default_download_IC_1+0x400>)
 8008930:	2202      	movs	r2, #2
 8008932:	f24f 118e 	movw	r1, #61838	; 0xf18e
 8008936:	2000      	movs	r0, #0
 8008938:	f000 fd74 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R34_SOUT_SOURCE15_IC_1_Default );
 800893c:	4b8b      	ldr	r3, [pc, #556]	; (8008b6c <default_download_IC_1+0x404>)
 800893e:	2202      	movs	r2, #2
 8008940:	f24f 118f 	movw	r1, #61839	; 0xf18f
 8008944:	2000      	movs	r0, #0
 8008946:	f000 fd6d 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R35_SOUT_SOURCE16_IC_1_Default );
 800894a:	4b89      	ldr	r3, [pc, #548]	; (8008b70 <default_download_IC_1+0x408>)
 800894c:	2202      	movs	r2, #2
 800894e:	f24f 1190 	movw	r1, #61840	; 0xf190
 8008952:	2000      	movs	r0, #0
 8008954:	f000 fd66 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R36_SOUT_SOURCE17_IC_1_Default );
 8008958:	4b86      	ldr	r3, [pc, #536]	; (8008b74 <default_download_IC_1+0x40c>)
 800895a:	2202      	movs	r2, #2
 800895c:	f24f 1191 	movw	r1, #61841	; 0xf191
 8008960:	2000      	movs	r0, #0
 8008962:	f000 fd5f 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R37_SOUT_SOURCE18_IC_1_Default );
 8008966:	4b84      	ldr	r3, [pc, #528]	; (8008b78 <default_download_IC_1+0x410>)
 8008968:	2202      	movs	r2, #2
 800896a:	f24f 1192 	movw	r1, #61842	; 0xf192
 800896e:	2000      	movs	r0, #0
 8008970:	f000 fd58 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R38_SOUT_SOURCE19_IC_1_Default );
 8008974:	4b81      	ldr	r3, [pc, #516]	; (8008b7c <default_download_IC_1+0x414>)
 8008976:	2202      	movs	r2, #2
 8008978:	f24f 1193 	movw	r1, #61843	; 0xf193
 800897c:	2000      	movs	r0, #0
 800897e:	f000 fd51 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R39_SOUT_SOURCE20_IC_1_Default );
 8008982:	4b7f      	ldr	r3, [pc, #508]	; (8008b80 <default_download_IC_1+0x418>)
 8008984:	2202      	movs	r2, #2
 8008986:	f24f 1194 	movw	r1, #61844	; 0xf194
 800898a:	2000      	movs	r0, #0
 800898c:	f000 fd4a 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R40_SOUT_SOURCE21_IC_1_Default );
 8008990:	4b7c      	ldr	r3, [pc, #496]	; (8008b84 <default_download_IC_1+0x41c>)
 8008992:	2202      	movs	r2, #2
 8008994:	f24f 1195 	movw	r1, #61845	; 0xf195
 8008998:	2000      	movs	r0, #0
 800899a:	f000 fd43 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R41_SOUT_SOURCE22_IC_1_Default );
 800899e:	4b7a      	ldr	r3, [pc, #488]	; (8008b88 <default_download_IC_1+0x420>)
 80089a0:	2202      	movs	r2, #2
 80089a2:	f24f 1196 	movw	r1, #61846	; 0xf196
 80089a6:	2000      	movs	r0, #0
 80089a8:	f000 fd3c 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R42_SOUT_SOURCE23_IC_1_Default );
 80089ac:	4b77      	ldr	r3, [pc, #476]	; (8008b8c <default_download_IC_1+0x424>)
 80089ae:	2202      	movs	r2, #2
 80089b0:	f24f 1197 	movw	r1, #61847	; 0xf197
 80089b4:	2000      	movs	r0, #0
 80089b6:	f000 fd35 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIFTX_INPUT_IC_1_ADDR, REG_SPDIFTX_INPUT_IC_1_BYTE, R43_SPDIFTX_INPUT_IC_1_Default );
 80089ba:	4b75      	ldr	r3, [pc, #468]	; (8008b90 <default_download_IC_1+0x428>)
 80089bc:	2202      	movs	r2, #2
 80089be:	f24f 11c0 	movw	r1, #61888	; 0xf1c0
 80089c2:	2000      	movs	r0, #0
 80089c4:	f000 fd2e 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R44_SERIAL_BYTE_0_0_IC_1_Default );
 80089c8:	4b72      	ldr	r3, [pc, #456]	; (8008b94 <default_download_IC_1+0x42c>)
 80089ca:	2202      	movs	r2, #2
 80089cc:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 80089d0:	2000      	movs	r0, #0
 80089d2:	f000 fd27 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R45_SERIAL_BYTE_1_0_IC_1_Default );
 80089d6:	4b70      	ldr	r3, [pc, #448]	; (8008b98 <default_download_IC_1+0x430>)
 80089d8:	2202      	movs	r2, #2
 80089da:	f24f 2104 	movw	r1, #61956	; 0xf204
 80089de:	2000      	movs	r0, #0
 80089e0:	f000 fd20 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R46_SERIAL_BYTE_2_0_IC_1_Default );
 80089e4:	4b6d      	ldr	r3, [pc, #436]	; (8008b9c <default_download_IC_1+0x434>)
 80089e6:	2202      	movs	r2, #2
 80089e8:	f24f 2108 	movw	r1, #61960	; 0xf208
 80089ec:	2000      	movs	r0, #0
 80089ee:	f000 fd19 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R47_SERIAL_BYTE_3_0_IC_1_Default );
 80089f2:	4b6b      	ldr	r3, [pc, #428]	; (8008ba0 <default_download_IC_1+0x438>)
 80089f4:	2202      	movs	r2, #2
 80089f6:	f24f 210c 	movw	r1, #61964	; 0xf20c
 80089fa:	2000      	movs	r0, #0
 80089fc:	f000 fd12 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R48_SERIAL_BYTE_4_0_IC_1_Default );
 8008a00:	4b68      	ldr	r3, [pc, #416]	; (8008ba4 <default_download_IC_1+0x43c>)
 8008a02:	2202      	movs	r2, #2
 8008a04:	f24f 2110 	movw	r1, #61968	; 0xf210
 8008a08:	2000      	movs	r0, #0
 8008a0a:	f000 fd0b 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R49_SERIAL_BYTE_5_0_IC_1_Default );
 8008a0e:	4b66      	ldr	r3, [pc, #408]	; (8008ba8 <default_download_IC_1+0x440>)
 8008a10:	2202      	movs	r2, #2
 8008a12:	f24f 2114 	movw	r1, #61972	; 0xf214
 8008a16:	2000      	movs	r0, #0
 8008a18:	f000 fd04 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R50_SERIAL_BYTE_6_0_IC_1_Default );
 8008a1c:	4b63      	ldr	r3, [pc, #396]	; (8008bac <default_download_IC_1+0x444>)
 8008a1e:	2202      	movs	r2, #2
 8008a20:	f24f 2118 	movw	r1, #61976	; 0xf218
 8008a24:	2000      	movs	r0, #0
 8008a26:	f000 fcfd 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R51_SERIAL_BYTE_7_0_IC_1_Default );
 8008a2a:	4b61      	ldr	r3, [pc, #388]	; (8008bb0 <default_download_IC_1+0x448>)
 8008a2c:	2202      	movs	r2, #2
 8008a2e:	f24f 211c 	movw	r1, #61980	; 0xf21c
 8008a32:	2000      	movs	r0, #0
 8008a34:	f000 fcf6 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_RESTART_IC_1_ADDR, REG_SPDIF_RESTART_IC_1_BYTE, R52_SPDIF_RESTART_IC_1_Default );
 8008a38:	4b5e      	ldr	r3, [pc, #376]	; (8008bb4 <default_download_IC_1+0x44c>)
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	f24f 6104 	movw	r1, #62980	; 0xf604
 8008a40:	2000      	movs	r0, #0
 8008a42:	f000 fcef 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_TX_EN_IC_1_ADDR, REG_SPDIF_TX_EN_IC_1_BYTE, R53_SPDIF_TX_EN_IC_1_Default );
 8008a46:	4b5c      	ldr	r3, [pc, #368]	; (8008bb8 <default_download_IC_1+0x450>)
 8008a48:	2202      	movs	r2, #2
 8008a4a:	f24f 6190 	movw	r1, #63120	; 0xf690
 8008a4e:	2000      	movs	r0, #0
 8008a50:	f000 fce8 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
 8008a54:	4b59      	ldr	r3, [pc, #356]	; (8008bbc <default_download_IC_1+0x454>)
 8008a56:	f242 62bc 	movw	r2, #9916	; 0x26bc
 8008a5a:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8008a5e:	2000      	movs	r0, #0
 8008a60:	f000 fce0 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
 8008a64:	4b56      	ldr	r3, [pc, #344]	; (8008bc0 <default_download_IC_1+0x458>)
 8008a66:	f642 4234 	movw	r2, #11316	; 0x2c34
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	f000 fcd9 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
 8008a72:	4b54      	ldr	r3, [pc, #336]	; (8008bc4 <default_download_IC_1+0x45c>)
 8008a74:	f248 12a0 	movw	r2, #33184	; 0x81a0
 8008a78:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	f000 fcd1 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R57_KILL_CORE_IC_1_Default );
 8008a82:	4b51      	ldr	r3, [pc, #324]	; (8008bc8 <default_download_IC_1+0x460>)
 8008a84:	2202      	movs	r2, #2
 8008a86:	f24f 4103 	movw	r1, #62467	; 0xf403
 8008a8a:	2000      	movs	r0, #0
 8008a8c:	f000 fcca 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R58_START_ADDRESS_IC_1_Default );
 8008a90:	4b4e      	ldr	r3, [pc, #312]	; (8008bcc <default_download_IC_1+0x464>)
 8008a92:	2202      	movs	r2, #2
 8008a94:	f24f 4104 	movw	r1, #62468	; 0xf404
 8008a98:	2000      	movs	r0, #0
 8008a9a:	f000 fcc3 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R59_START_PULSE_IC_1_Default );
 8008a9e:	4b4c      	ldr	r3, [pc, #304]	; (8008bd0 <default_download_IC_1+0x468>)
 8008aa0:	2202      	movs	r2, #2
 8008aa2:	f24f 4101 	movw	r1, #62465	; 0xf401
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	f000 fcbc 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R60_START_CORE_IC_1_Default );
 8008aac:	4b49      	ldr	r3, [pc, #292]	; (8008bd4 <default_download_IC_1+0x46c>)
 8008aae:	2202      	movs	r2, #2
 8008ab0:	f24f 4102 	movw	r1, #62466	; 0xf402
 8008ab4:	2000      	movs	r0, #0
 8008ab6:	f000 fcb5 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R61_START_CORE_IC_1_Default );
 8008aba:	4b47      	ldr	r3, [pc, #284]	; (8008bd8 <default_download_IC_1+0x470>)
 8008abc:	2202      	movs	r2, #2
 8008abe:	f24f 4102 	movw	r1, #62466	; 0xf402
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	f000 fcae 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R62_START_DELAY_IC_1_SIZE, R62_START_DELAY_IC_1_Default );
 8008ac8:	4a44      	ldr	r2, [pc, #272]	; (8008bdc <default_download_IC_1+0x474>)
 8008aca:	2102      	movs	r1, #2
 8008acc:	2000      	movs	r0, #0
 8008ace:	f000 fcdc 	bl	800948a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R63_HIBERNATE_IC_1_Default );
 8008ad2:	4b43      	ldr	r3, [pc, #268]	; (8008be0 <default_download_IC_1+0x478>)
 8008ad4:	2202      	movs	r2, #2
 8008ad6:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8008ada:	2000      	movs	r0, #0
 8008adc:	f000 fca2 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
}
 8008ae0:	bf00      	nop
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	0801ee1c 	.word	0x0801ee1c
 8008ae8:	0801ee20 	.word	0x0801ee20
 8008aec:	0801ee24 	.word	0x0801ee24
 8008af0:	0801ee28 	.word	0x0801ee28
 8008af4:	0801ee2c 	.word	0x0801ee2c
 8008af8:	0801ee30 	.word	0x0801ee30
 8008afc:	0801ee34 	.word	0x0801ee34
 8008b00:	0801ee38 	.word	0x0801ee38
 8008b04:	0801ee3c 	.word	0x0801ee3c
 8008b08:	0801ee40 	.word	0x0801ee40
 8008b0c:	0801ee44 	.word	0x0801ee44
 8008b10:	0801ee48 	.word	0x0801ee48
 8008b14:	0801ee4c 	.word	0x0801ee4c
 8008b18:	0801ee50 	.word	0x0801ee50
 8008b1c:	0801ee54 	.word	0x0801ee54
 8008b20:	0801ee58 	.word	0x0801ee58
 8008b24:	0801ee5c 	.word	0x0801ee5c
 8008b28:	0801ee60 	.word	0x0801ee60
 8008b2c:	0801ee64 	.word	0x0801ee64
 8008b30:	0801ee68 	.word	0x0801ee68
 8008b34:	0801ee6c 	.word	0x0801ee6c
 8008b38:	0801ee70 	.word	0x0801ee70
 8008b3c:	0801ee74 	.word	0x0801ee74
 8008b40:	0801ee78 	.word	0x0801ee78
 8008b44:	0801ee7c 	.word	0x0801ee7c
 8008b48:	0801ee80 	.word	0x0801ee80
 8008b4c:	0801ee84 	.word	0x0801ee84
 8008b50:	0801ee88 	.word	0x0801ee88
 8008b54:	0801ee8c 	.word	0x0801ee8c
 8008b58:	0801ee90 	.word	0x0801ee90
 8008b5c:	0801ee94 	.word	0x0801ee94
 8008b60:	0801ee98 	.word	0x0801ee98
 8008b64:	0801ee9c 	.word	0x0801ee9c
 8008b68:	0801eea0 	.word	0x0801eea0
 8008b6c:	0801eea4 	.word	0x0801eea4
 8008b70:	0801eea8 	.word	0x0801eea8
 8008b74:	0801eeac 	.word	0x0801eeac
 8008b78:	0801eeb0 	.word	0x0801eeb0
 8008b7c:	0801eeb4 	.word	0x0801eeb4
 8008b80:	0801eeb8 	.word	0x0801eeb8
 8008b84:	0801eebc 	.word	0x0801eebc
 8008b88:	0801eec0 	.word	0x0801eec0
 8008b8c:	0801eec4 	.word	0x0801eec4
 8008b90:	0801eec8 	.word	0x0801eec8
 8008b94:	0801eecc 	.word	0x0801eecc
 8008b98:	0801eed0 	.word	0x0801eed0
 8008b9c:	0801eed4 	.word	0x0801eed4
 8008ba0:	0801eed8 	.word	0x0801eed8
 8008ba4:	0801eedc 	.word	0x0801eedc
 8008ba8:	0801eee0 	.word	0x0801eee0
 8008bac:	0801eee4 	.word	0x0801eee4
 8008bb0:	0801eee8 	.word	0x0801eee8
 8008bb4:	0801eeec 	.word	0x0801eeec
 8008bb8:	0801eef0 	.word	0x0801eef0
 8008bbc:	08019b2c 	.word	0x08019b2c
 8008bc0:	0801c1e8 	.word	0x0801c1e8
 8008bc4:	0801198c 	.word	0x0801198c
 8008bc8:	0801eef4 	.word	0x0801eef4
 8008bcc:	0801eef8 	.word	0x0801eef8
 8008bd0:	0801eefc 	.word	0x0801eefc
 8008bd4:	0801ef00 	.word	0x0801ef00
 8008bd8:	0801ef04 	.word	0x0801ef04
 8008bdc:	0801ef08 	.word	0x0801ef08
 8008be0:	0801ef0c 	.word	0x0801ef0c

08008be4 <Flash_Get_DspNum>:

const double Fs = 48000;///48K
const double pi = 3.1415926535898;
///===============================================
void Flash_Get_DspNum(void)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
	SCH_U32 Dsp_Num;
	Flash_Quick_RD(FLASH_DATA_DSPNUM, &Dsp_Num);
 8008bea:	1d3b      	adds	r3, r7, #4
 8008bec:	4619      	mov	r1, r3
 8008bee:	2003      	movs	r0, #3
 8008bf0:	f004 ff0e 	bl	800da10 <Flash_Quick_RD>
	App_Dsp.DspNum = (Dsp_Num <= DSP_MODE_CNT) ? Dsp_Num : 0x00;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2b08      	cmp	r3, #8
 8008bf8:	d802      	bhi.n	8008c00 <Flash_Get_DspNum+0x1c>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	e000      	b.n	8008c02 <Flash_Get_DspNum+0x1e>
 8008c00:	2300      	movs	r3, #0
 8008c02:	4a03      	ldr	r2, [pc, #12]	; (8008c10 <Flash_Get_DspNum+0x2c>)
 8008c04:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
}
 8008c08:	bf00      	nop
 8008c0a:	3708      	adds	r7, #8
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	20002c78 	.word	0x20002c78

08008c14 <Flash_Set_DspNum>:
void Flash_Set_DspNum(void)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_DSPNUM, (SCH_U32)App_Dsp.DspNum);
 8008c18:	4b04      	ldr	r3, [pc, #16]	; (8008c2c <Flash_Set_DspNum+0x18>)
 8008c1a:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 8008c1e:	4619      	mov	r1, r3
 8008c20:	2003      	movs	r0, #3
 8008c22:	f004 ff09 	bl	800da38 <Flash_Quick_WR>
}
 8008c26:	bf00      	nop
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	20002c78 	.word	0x20002c78

08008c30 <SIGMASTUDIOTYPE>:
{
	
}
///=======================================================================================================
void SIGMASTUDIOTYPE(double data,SCH_U8 *buff)
{
 8008c30:	b590      	push	{r4, r7, lr}
 8008c32:	b089      	sub	sp, #36	; 0x24
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
	SCH_S32 Data_S32;
	double Data_dbe;
	Data_dbe = data*0x1000000;
 8008c3c:	f04f 0200 	mov.w	r2, #0
 8008c40:	4b16      	ldr	r3, [pc, #88]	; (8008c9c <SIGMASTUDIOTYPE+0x6c>)
 8008c42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c46:	f7f7 fcaf 	bl	80005a8 <__aeabi_dmul>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	460c      	mov	r4, r1
 8008c4e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Data_S32 = Data_dbe;
 8008c52:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008c56:	f7f7 ff57 	bl	8000b08 <__aeabi_d2iz>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	617b      	str	r3, [r7, #20]
	*buff++ = Data_S32>>24;
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	1619      	asrs	r1, r3, #24
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	1c5a      	adds	r2, r3, #1
 8008c66:	607a      	str	r2, [r7, #4]
 8008c68:	b2ca      	uxtb	r2, r1
 8008c6a:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>16;
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	1419      	asrs	r1, r3, #16
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	1c5a      	adds	r2, r3, #1
 8008c74:	607a      	str	r2, [r7, #4]
 8008c76:	b2ca      	uxtb	r2, r1
 8008c78:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>8;
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	1219      	asrs	r1, r3, #8
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	1c5a      	adds	r2, r3, #1
 8008c82:	607a      	str	r2, [r7, #4]
 8008c84:	b2ca      	uxtb	r2, r1
 8008c86:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	1c5a      	adds	r2, r3, #1
 8008c8c:	607a      	str	r2, [r7, #4]
 8008c8e:	697a      	ldr	r2, [r7, #20]
 8008c90:	b2d2      	uxtb	r2, r2
 8008c92:	701a      	strb	r2, [r3, #0]
}
 8008c94:	bf00      	nop
 8008c96:	3724      	adds	r7, #36	; 0x24
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd90      	pop	{r4, r7, pc}
 8008c9c:	41700000 	.word	0x41700000

08008ca0 <Dsp_Delay_Init>:
	MOD_DELAY_6_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_7_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_8_DELAY1_ALG0_DELAYAMT_ADDR
};
void Dsp_Delay_Init(void)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	80fb      	strh	r3, [r7, #6]
 8008caa:	e009      	b.n	8008cc0 <Dsp_Delay_Init+0x20>
	{
		App_Dsp.Dsp_Data.DelayData[index] = 0x00;
 8008cac:	88fb      	ldrh	r3, [r7, #6]
 8008cae:	4a08      	ldr	r2, [pc, #32]	; (8008cd0 <Dsp_Delay_Init+0x30>)
 8008cb0:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008cba:	88fb      	ldrh	r3, [r7, #6]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	80fb      	strh	r3, [r7, #6]
 8008cc0:	88fb      	ldrh	r3, [r7, #6]
 8008cc2:	2b08      	cmp	r3, #8
 8008cc4:	d9f2      	bls.n	8008cac <Dsp_Delay_Init+0xc>
	}
}
 8008cc6:	bf00      	nop
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bc80      	pop	{r7}
 8008cce:	4770      	bx	lr
 8008cd0:	20002c78 	.word	0x20002c78

08008cd4 <Dsp_Delay>:
void Dsp_Delay(SCH_U8 Channel,SCH_U32 data)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	4603      	mov	r3, r0
 8008cdc:	6039      	str	r1, [r7, #0]
 8008cde:	71fb      	strb	r3, [r7, #7]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 8008ce4:	79fb      	ldrb	r3, [r7, #7]
 8008ce6:	2b08      	cmp	r3, #8
 8008ce8:	d824      	bhi.n	8008d34 <Dsp_Delay+0x60>
 8008cea:	79fb      	ldrb	r3, [r7, #7]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d021      	beq.n	8008d34 <Dsp_Delay+0x60>
		return;
	buff[0]=data>>24;
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	0e1b      	lsrs	r3, r3, #24
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	733b      	strb	r3, [r7, #12]
	buff[1]=data>>16;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	0c1b      	lsrs	r3, r3, #16
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	737b      	strb	r3, [r7, #13]
	buff[2]=data>>8;
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	0a1b      	lsrs	r3, r3, #8
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	73bb      	strb	r3, [r7, #14]
	buff[3]=data;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Delay_addr[Channel],   4, buff);
 8008d0e:	79fb      	ldrb	r3, [r7, #7]
 8008d10:	4a0a      	ldr	r2, [pc, #40]	; (8008d3c <Dsp_Delay+0x68>)
 8008d12:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8008d16:	f107 030c 	add.w	r3, r7, #12
 8008d1a:	2204      	movs	r2, #4
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	f000 fb81 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.DelayData[Channel] = data;
 8008d22:	79fb      	ldrb	r3, [r7, #7]
 8008d24:	683a      	ldr	r2, [r7, #0]
 8008d26:	b291      	uxth	r1, r2
 8008d28:	4a05      	ldr	r2, [pc, #20]	; (8008d40 <Dsp_Delay+0x6c>)
 8008d2a:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8008d2e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8008d32:	e000      	b.n	8008d36 <Dsp_Delay+0x62>
		return;
 8008d34:	bf00      	nop
}
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	0801ef20 	.word	0x0801ef20
 8008d40:	20002c78 	.word	0x20002c78

08008d44 <Dsp_OutPutChl_Init>:
	MOD_BOARD1_NX1_1_6_MONOMUXSIGMA300NS6INDEX_ADDR,
	MOD_BOARD1_NX1_1_7_MONOMUXSIGMA300NS7INDEX_ADDR,
	MOD_BOARD1_NX1_1_8_MONOMUXSIGMA300NS8INDEX_ADDR
};
void Dsp_OutPutChl_Init(void)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	80fb      	strh	r3, [r7, #6]
 8008d4e:	e00a      	b.n	8008d66 <Dsp_OutPutChl_Init+0x22>
	{
		App_Dsp.Dsp_Data.OutPutChl[index] = (DSP_CHANNEL_T)index;
 8008d50:	88fb      	ldrh	r3, [r7, #6]
 8008d52:	88fa      	ldrh	r2, [r7, #6]
 8008d54:	b2d1      	uxtb	r1, r2
 8008d56:	4a08      	ldr	r2, [pc, #32]	; (8008d78 <Dsp_OutPutChl_Init+0x34>)
 8008d58:	4413      	add	r3, r2
 8008d5a:	460a      	mov	r2, r1
 8008d5c:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 8008d60:	88fb      	ldrh	r3, [r7, #6]
 8008d62:	3301      	adds	r3, #1
 8008d64:	80fb      	strh	r3, [r7, #6]
 8008d66:	88fb      	ldrh	r3, [r7, #6]
 8008d68:	2b08      	cmp	r3, #8
 8008d6a:	d9f1      	bls.n	8008d50 <Dsp_OutPutChl_Init+0xc>
	}
}
 8008d6c:	bf00      	nop
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bc80      	pop	{r7}
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	20002c78 	.word	0x20002c78

08008d7c <Dsp_OutPutChl>:
void Dsp_OutPutChl(SCH_U8 OutPut,SCH_U8 data)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b084      	sub	sp, #16
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	4603      	mov	r3, r0
 8008d84:	460a      	mov	r2, r1
 8008d86:	71fb      	strb	r3, [r7, #7]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	71bb      	strb	r3, [r7, #6]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	60fb      	str	r3, [r7, #12]
	if(OutPut > DSP_OUTPUT_CNT || OutPut == 0x00)
 8008d90:	79fb      	ldrb	r3, [r7, #7]
 8008d92:	2b08      	cmp	r3, #8
 8008d94:	d825      	bhi.n	8008de2 <Dsp_OutPutChl+0x66>
 8008d96:	79fb      	ldrb	r3, [r7, #7]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d022      	beq.n	8008de2 <Dsp_OutPutChl+0x66>
		return;
	buff[3] = LimitMaxMin(0 , data, DSP_CHANNEL_CNT);
 8008d9c:	79bb      	ldrb	r3, [r7, #6]
 8008d9e:	2208      	movs	r2, #8
 8008da0:	4619      	mov	r1, r3
 8008da2:	2000      	movs	r0, #0
 8008da4:	f005 f826 	bl	800ddf4 <LimitMaxMin>
 8008da8:	4603      	mov	r3, r0
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	73fb      	strb	r3, [r7, #15]
	if(Sys.Dsp_Hardware_Mode == 1)///1708
 8008dae:	4b0f      	ldr	r3, [pc, #60]	; (8008dec <Dsp_OutPutChl+0x70>)
 8008db0:	785b      	ldrb	r3, [r3, #1]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d104      	bne.n	8008dc0 <Dsp_OutPutChl+0x44>
		buff[3] = OutPut_Hardware_1708[buff[3]];
 8008db6:	7bfb      	ldrb	r3, [r7, #15]
 8008db8:	461a      	mov	r2, r3
 8008dba:	4b0d      	ldr	r3, [pc, #52]	; (8008df0 <Dsp_OutPutChl+0x74>)
 8008dbc:	5c9b      	ldrb	r3, [r3, r2]
 8008dbe:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, OutPutChl_addr[OutPut],  4, buff);
 8008dc0:	79fb      	ldrb	r3, [r7, #7]
 8008dc2:	4a0c      	ldr	r2, [pc, #48]	; (8008df4 <Dsp_OutPutChl+0x78>)
 8008dc4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8008dc8:	f107 030c 	add.w	r3, r7, #12
 8008dcc:	2204      	movs	r2, #4
 8008dce:	2000      	movs	r0, #0
 8008dd0:	f000 fb28 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.OutPutChl[OutPut] = (DSP_CHANNEL_T)data;
 8008dd4:	79fb      	ldrb	r3, [r7, #7]
 8008dd6:	4a08      	ldr	r2, [pc, #32]	; (8008df8 <Dsp_OutPutChl+0x7c>)
 8008dd8:	4413      	add	r3, r2
 8008dda:	79ba      	ldrb	r2, [r7, #6]
 8008ddc:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
 8008de0:	e000      	b.n	8008de4 <Dsp_OutPutChl+0x68>
		return;
 8008de2:	bf00      	nop
}
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	200041ec 	.word	0x200041ec
 8008df0:	0801ef34 	.word	0x0801ef34
 8008df4:	0801ef40 	.word	0x0801ef40
 8008df8:	20002c78 	.word	0x20002c78

08008dfc <DspModeNameInit>:
	0x43,0x00,0x48,0x00,0x36,0x00,0x00,0x20,///CH6
	0x43,0x00,0x48,0x00,0x37,0x00,0x00,0x20,///CH7
	0x43,0x00,0x48,0x00,0x38,0x00,0x00,0x20,///CH8
};
void DspModeNameInit(void)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0x00; index<DSP_MODE_CNT; index++)
 8008e02:	2300      	movs	r3, #0
 8008e04:	71fb      	strb	r3, [r7, #7]
 8008e06:	e00e      	b.n	8008e26 <DspModeNameInit+0x2a>
	{
		sch_memcpy(App_Dsp.Dsp_ModeName.Name[index],Default_ReName[0],DSP_NAME_SIZE);
 8008e08:	79fb      	ldrb	r3, [r7, #7]
 8008e0a:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 8008e0e:	00db      	lsls	r3, r3, #3
 8008e10:	4a08      	ldr	r2, [pc, #32]	; (8008e34 <DspModeNameInit+0x38>)
 8008e12:	4413      	add	r3, r2
 8008e14:	3308      	adds	r3, #8
 8008e16:	2208      	movs	r2, #8
 8008e18:	4907      	ldr	r1, [pc, #28]	; (8008e38 <DspModeNameInit+0x3c>)
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f005 f819 	bl	800de52 <sch_memcpy>
	for(index=0x00; index<DSP_MODE_CNT; index++)
 8008e20:	79fb      	ldrb	r3, [r7, #7]
 8008e22:	3301      	adds	r3, #1
 8008e24:	71fb      	strb	r3, [r7, #7]
 8008e26:	79fb      	ldrb	r3, [r7, #7]
 8008e28:	2b07      	cmp	r3, #7
 8008e2a:	d9ed      	bls.n	8008e08 <DspModeNameInit+0xc>
	}	
}
 8008e2c:	bf00      	nop
 8008e2e:	3708      	adds	r7, #8
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	20002c78 	.word	0x20002c78
 8008e38:	0801ef54 	.word	0x0801ef54

08008e3c <Dsp_ReName_Init>:
void Dsp_ReName_Init(void)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008e42:	2300      	movs	r3, #0
 8008e44:	80fb      	strh	r3, [r7, #6]
 8008e46:	e00f      	b.n	8008e68 <Dsp_ReName_Init+0x2c>
	{
		sch_memcpy(App_Dsp.Dsp_Data.ReName[index],Default_ReName[index],DSP_NAME_SIZE);
 8008e48:	88fb      	ldrh	r3, [r7, #6]
 8008e4a:	00db      	lsls	r3, r3, #3
 8008e4c:	4a0a      	ldr	r2, [pc, #40]	; (8008e78 <Dsp_ReName_Init+0x3c>)
 8008e4e:	4413      	add	r3, r2
 8008e50:	1d18      	adds	r0, r3, #4
 8008e52:	88fb      	ldrh	r3, [r7, #6]
 8008e54:	00db      	lsls	r3, r3, #3
 8008e56:	4a09      	ldr	r2, [pc, #36]	; (8008e7c <Dsp_ReName_Init+0x40>)
 8008e58:	4413      	add	r3, r2
 8008e5a:	2208      	movs	r2, #8
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	f004 fff8 	bl	800de52 <sch_memcpy>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008e62:	88fb      	ldrh	r3, [r7, #6]
 8008e64:	3301      	adds	r3, #1
 8008e66:	80fb      	strh	r3, [r7, #6]
 8008e68:	88fb      	ldrh	r3, [r7, #6]
 8008e6a:	2b08      	cmp	r3, #8
 8008e6c:	d9ec      	bls.n	8008e48 <Dsp_ReName_Init+0xc>
	}
}
 8008e6e:	bf00      	nop
 8008e70:	3708      	adds	r7, #8
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	20002c78 	.word	0x20002c78
 8008e7c:	0801ef54 	.word	0x0801ef54

08008e80 <DspDataInit>:
}
///==========================================================================================Unite END============

///=======================================================================================Dsp=======
void DspDataInit(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{	
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	4603      	mov	r3, r0
 8008e88:	460a      	mov	r2, r1
 8008e8a:	71fb      	strb	r3, [r7, #7]
 8008e8c:	4613      	mov	r3, r2
 8008e8e:	71bb      	strb	r3, [r7, #6]
	Dsp_ReName_Init();
 8008e90:	f7ff ffd4 	bl	8008e3c <Dsp_ReName_Init>
	if(MixEnable)
 8008e94:	79fb      	ldrb	r3, [r7, #7]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d001      	beq.n	8008e9e <DspDataInit+0x1e>
	{
		Dsp_Mix_Init();
 8008e9a:	f002 faff 	bl	800b49c <Dsp_Mix_Init>
	}
	Dsp_Filter_Init();
 8008e9e:	f001 f835 	bl	8009f0c <Dsp_Filter_Init>
	Dsp_EQ_Init();
 8008ea2:	f000 fb15 	bl	80094d0 <Dsp_EQ_Init>
	Dsp_Delay_Init();
 8008ea6:	f7ff fefb 	bl	8008ca0 <Dsp_Delay_Init>
	if(MixEnable)
 8008eaa:	79fb      	ldrb	r3, [r7, #7]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d001      	beq.n	8008eb4 <DspDataInit+0x34>
	{
		Dsp_Single_Init();
 8008eb0:	f002 fd92 	bl	800b9d8 <Dsp_Single_Init>
	}
	Dsp_Mute_Init();
 8008eb4:	f002 fdb6 	bl	800ba24 <Dsp_Mute_Init>
	Dsp_OutPutChl_Init();
 8008eb8:	f7ff ff44 	bl	8008d44 <Dsp_OutPutChl_Init>
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <Dsp_Updata>:
void Dsp_Updata(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{
 8008ec4:	b590      	push	{r4, r7, lr}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	4603      	mov	r3, r0
 8008ecc:	460a      	mov	r2, r1
 8008ece:	71fb      	strb	r3, [r7, #7]
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	71bb      	strb	r3, [r7, #6]
	SCH_U16 index,index0;
	AudioMute(HARDON);
 8008ed4:	2002      	movs	r0, #2
 8008ed6:	f004 f949 	bl	800d16c <AudioMute>
	TurnOff_REM_EN;
	if(MixEnable)
 8008eda:	79fb      	ldrb	r3, [r7, #7]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d017      	beq.n	8008f10 <Dsp_Updata+0x4c>
	{
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	81fb      	strh	r3, [r7, #14]
 8008ee4:	e011      	b.n	8008f0a <Dsp_Updata+0x46>
		{
			Dsp_Mix_Mixer(index,&App_Dsp.Dsp_Data.MixData[index][1]);
 8008ee6:	89fb      	ldrh	r3, [r7, #14]
 8008ee8:	b2d8      	uxtb	r0, r3
 8008eea:	89fa      	ldrh	r2, [r7, #14]
 8008eec:	4613      	mov	r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	4413      	add	r3, r2
 8008ef2:	005b      	lsls	r3, r3, #1
 8008ef4:	4413      	add	r3, r2
 8008ef6:	3349      	adds	r3, #73	; 0x49
 8008ef8:	4a60      	ldr	r2, [pc, #384]	; (800907c <Dsp_Updata+0x1b8>)
 8008efa:	4413      	add	r3, r2
 8008efc:	3304      	adds	r3, #4
 8008efe:	4619      	mov	r1, r3
 8008f00:	f002 fb0e 	bl	800b520 <Dsp_Mix_Mixer>
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 8008f04:	89fb      	ldrh	r3, [r7, #14]
 8008f06:	3301      	adds	r3, #1
 8008f08:	81fb      	strh	r3, [r7, #14]
 8008f0a:	89fb      	ldrh	r3, [r7, #14]
 8008f0c:	2b08      	cmp	r3, #8
 8008f0e:	d9ea      	bls.n	8008ee6 <Dsp_Updata+0x22>
		}
	}
	Dsp_Mix_Input(150);
 8008f10:	2096      	movs	r0, #150	; 0x96
 8008f12:	f002 fb7b 	bl	800b60c <Dsp_Mix_Input>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8008f16:	2300      	movs	r3, #0
 8008f18:	81fb      	strh	r3, [r7, #14]
 8008f1a:	e020      	b.n	8008f5e <Dsp_Updata+0x9a>
	{
		FeedDog();
 8008f1c:	f004 fd22 	bl	800d964 <FeedDog>
		Dsp_GEN_Filter(index,HIGH_PASS_FILTER,&App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER]);
 8008f20:	89fb      	ldrh	r3, [r7, #14]
 8008f22:	b2d8      	uxtb	r0, r3
 8008f24:	89fa      	ldrh	r2, [r7, #14]
 8008f26:	4613      	mov	r3, r2
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	4413      	add	r3, r2
 8008f2c:	00db      	lsls	r3, r3, #3
 8008f2e:	33b0      	adds	r3, #176	; 0xb0
 8008f30:	4a52      	ldr	r2, [pc, #328]	; (800907c <Dsp_Updata+0x1b8>)
 8008f32:	4413      	add	r3, r2
 8008f34:	461a      	mov	r2, r3
 8008f36:	2100      	movs	r1, #0
 8008f38:	f001 ff8e 	bl	800ae58 <Dsp_GEN_Filter>
		Dsp_GEN_Filter(index,LOW_PASS_FILTER, &App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER]);
 8008f3c:	89fb      	ldrh	r3, [r7, #14]
 8008f3e:	b2d8      	uxtb	r0, r3
 8008f40:	89fa      	ldrh	r2, [r7, #14]
 8008f42:	4613      	mov	r3, r2
 8008f44:	005b      	lsls	r3, r3, #1
 8008f46:	4413      	add	r3, r2
 8008f48:	00db      	lsls	r3, r3, #3
 8008f4a:	33bc      	adds	r3, #188	; 0xbc
 8008f4c:	4a4b      	ldr	r2, [pc, #300]	; (800907c <Dsp_Updata+0x1b8>)
 8008f4e:	4413      	add	r3, r2
 8008f50:	461a      	mov	r2, r3
 8008f52:	2101      	movs	r1, #1
 8008f54:	f001 ff80 	bl	800ae58 <Dsp_GEN_Filter>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8008f58:	89fb      	ldrh	r3, [r7, #14]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	81fb      	strh	r3, [r7, #14]
 8008f5e:	89fb      	ldrh	r3, [r7, #14]
 8008f60:	2b07      	cmp	r3, #7
 8008f62:	d9db      	bls.n	8008f1c <Dsp_Updata+0x58>
	}
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 8008f64:	2301      	movs	r3, #1
 8008f66:	81fb      	strh	r3, [r7, #14]
 8008f68:	e00d      	b.n	8008f86 <Dsp_Updata+0xc2>
	{
		Dsp_Delay(index,App_Dsp.Dsp_Data.DelayData[index]);
 8008f6a:	89fb      	ldrh	r3, [r7, #14]
 8008f6c:	b2d8      	uxtb	r0, r3
 8008f6e:	89fb      	ldrh	r3, [r7, #14]
 8008f70:	4a42      	ldr	r2, [pc, #264]	; (800907c <Dsp_Updata+0x1b8>)
 8008f72:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8008f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	f7ff feaa 	bl	8008cd4 <Dsp_Delay>
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 8008f80:	89fb      	ldrh	r3, [r7, #14]
 8008f82:	3301      	adds	r3, #1
 8008f84:	81fb      	strh	r3, [r7, #14]
 8008f86:	89fb      	ldrh	r3, [r7, #14]
 8008f88:	2b08      	cmp	r3, #8
 8008f8a:	d9ee      	bls.n	8008f6a <Dsp_Updata+0xa6>
	}
	if(SingleEnable)
 8008f8c:	79bb      	ldrb	r3, [r7, #6]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d014      	beq.n	8008fbc <Dsp_Updata+0xf8>
	{
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008f92:	2300      	movs	r3, #0
 8008f94:	81fb      	strh	r3, [r7, #14]
 8008f96:	e00e      	b.n	8008fb6 <Dsp_Updata+0xf2>
		{
			Dsp_Single(index,App_Dsp.Dsp_Data.SingleData[index]);
 8008f98:	89fb      	ldrh	r3, [r7, #14]
 8008f9a:	b2d8      	uxtb	r0, r3
 8008f9c:	89fb      	ldrh	r3, [r7, #14]
 8008f9e:	4a37      	ldr	r2, [pc, #220]	; (800907c <Dsp_Updata+0x1b8>)
 8008fa0:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 8008fa4:	005b      	lsls	r3, r3, #1
 8008fa6:	4413      	add	r3, r2
 8008fa8:	885b      	ldrh	r3, [r3, #2]
 8008faa:	4619      	mov	r1, r3
 8008fac:	f002 fdc0 	bl	800bb30 <Dsp_Single>
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008fb0:	89fb      	ldrh	r3, [r7, #14]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	81fb      	strh	r3, [r7, #14]
 8008fb6:	89fb      	ldrh	r3, [r7, #14]
 8008fb8:	2b08      	cmp	r3, #8
 8008fba:	d9ed      	bls.n	8008f98 <Dsp_Updata+0xd4>
		}
	}
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	81fb      	strh	r3, [r7, #14]
 8008fc0:	e00c      	b.n	8008fdc <Dsp_Updata+0x118>
	{
		Dsp_Mute_Direct(index,App_Dsp.Dsp_Data.Mute[index]);
 8008fc2:	89fb      	ldrh	r3, [r7, #14]
 8008fc4:	b2d8      	uxtb	r0, r3
 8008fc6:	89fb      	ldrh	r3, [r7, #14]
 8008fc8:	4a2c      	ldr	r2, [pc, #176]	; (800907c <Dsp_Updata+0x1b8>)
 8008fca:	4413      	add	r3, r2
 8008fcc:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	f002 ff17 	bl	800be04 <Dsp_Mute_Direct>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8008fd6:	89fb      	ldrh	r3, [r7, #14]
 8008fd8:	3301      	adds	r3, #1
 8008fda:	81fb      	strh	r3, [r7, #14]
 8008fdc:	89fb      	ldrh	r3, [r7, #14]
 8008fde:	2b08      	cmp	r3, #8
 8008fe0:	d9ef      	bls.n	8008fc2 <Dsp_Updata+0xfe>
	}
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	81fb      	strh	r3, [r7, #14]
 8008fe6:	e00c      	b.n	8009002 <Dsp_Updata+0x13e>
	{
		Dsp_OutPutChl(index,App_Dsp.Dsp_Data.OutPutChl[index]);
 8008fe8:	89fb      	ldrh	r3, [r7, #14]
 8008fea:	b2d8      	uxtb	r0, r3
 8008fec:	89fb      	ldrh	r3, [r7, #14]
 8008fee:	4a23      	ldr	r2, [pc, #140]	; (800907c <Dsp_Updata+0x1b8>)
 8008ff0:	4413      	add	r3, r2
 8008ff2:	f893 3da1 	ldrb.w	r3, [r3, #3489]	; 0xda1
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	f7ff fec0 	bl	8008d7c <Dsp_OutPutChl>
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 8008ffc:	89fb      	ldrh	r3, [r7, #14]
 8008ffe:	3301      	adds	r3, #1
 8009000:	81fb      	strh	r3, [r7, #14]
 8009002:	89fb      	ldrh	r3, [r7, #14]
 8009004:	2b08      	cmp	r3, #8
 8009006:	d9ef      	bls.n	8008fe8 <Dsp_Updata+0x124>
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009008:	2300      	movs	r3, #0
 800900a:	81fb      	strh	r3, [r7, #14]
 800900c:	e025      	b.n	800905a <Dsp_Updata+0x196>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800900e:	2300      	movs	r3, #0
 8009010:	81bb      	strh	r3, [r7, #12]
 8009012:	e01c      	b.n	800904e <Dsp_Updata+0x18a>
		{
			FeedDog();
 8009014:	f004 fca6 	bl	800d964 <FeedDog>
			Dsp_EQ_Set(index,(EQ_NUM_T)index0,&App_Dsp.Dsp_Data.EQ_Data[index][index0]);
 8009018:	89fb      	ldrh	r3, [r7, #14]
 800901a:	b2d8      	uxtb	r0, r3
 800901c:	89bb      	ldrh	r3, [r7, #12]
 800901e:	b2dc      	uxtb	r4, r3
 8009020:	89f9      	ldrh	r1, [r7, #14]
 8009022:	89bb      	ldrh	r3, [r7, #12]
 8009024:	461a      	mov	r2, r3
 8009026:	0052      	lsls	r2, r2, #1
 8009028:	441a      	add	r2, r3
 800902a:	0093      	lsls	r3, r2, #2
 800902c:	461a      	mov	r2, r3
 800902e:	460b      	mov	r3, r1
 8009030:	005b      	lsls	r3, r3, #1
 8009032:	440b      	add	r3, r1
 8009034:	01db      	lsls	r3, r3, #7
 8009036:	4413      	add	r3, r2
 8009038:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800903c:	4a0f      	ldr	r2, [pc, #60]	; (800907c <Dsp_Updata+0x1b8>)
 800903e:	4413      	add	r3, r2
 8009040:	461a      	mov	r2, r3
 8009042:	4621      	mov	r1, r4
 8009044:	f000 fc60 	bl	8009908 <Dsp_EQ_Set>
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 8009048:	89bb      	ldrh	r3, [r7, #12]
 800904a:	3301      	adds	r3, #1
 800904c:	81bb      	strh	r3, [r7, #12]
 800904e:	89bb      	ldrh	r3, [r7, #12]
 8009050:	2b1f      	cmp	r3, #31
 8009052:	d9df      	bls.n	8009014 <Dsp_Updata+0x150>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009054:	89fb      	ldrh	r3, [r7, #14]
 8009056:	3301      	adds	r3, #1
 8009058:	81fb      	strh	r3, [r7, #14]
 800905a:	89fb      	ldrh	r3, [r7, #14]
 800905c:	2b07      	cmp	r3, #7
 800905e:	d9d6      	bls.n	800900e <Dsp_Updata+0x14a>
		}
	}
	CheckVol();
 8009060:	f002 fe32 	bl	800bcc8 <CheckVol>
	if(SysPower.nPowerState == POWER_NORMAL_RUN)
 8009064:	4b06      	ldr	r3, [pc, #24]	; (8009080 <Dsp_Updata+0x1bc>)
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	2b06      	cmp	r3, #6
 800906a:	d102      	bne.n	8009072 <Dsp_Updata+0x1ae>
	{
		AudioMute(HARDOFF);
 800906c:	2003      	movs	r0, #3
 800906e:	f004 f87d 	bl	800d16c <AudioMute>
		///TurnOn_REM_EN;
	}
}
 8009072:	bf00      	nop
 8009074:	3714      	adds	r7, #20
 8009076:	46bd      	mov	sp, r7
 8009078:	bd90      	pop	{r4, r7, pc}
 800907a:	bf00      	nop
 800907c:	20002c78 	.word	0x20002c78
 8009080:	20003ac8 	.word	0x20003ac8

08009084 <Dsp_Data_Reset>:
///=======================================================================================Dsp END=======
void Dsp_Data_Reset(void)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 8009088:	4b0d      	ldr	r3, [pc, #52]	; (80090c0 <Dsp_Data_Reset+0x3c>)
 800908a:	2200      	movs	r2, #0
 800908c:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	Flash_Set_DspNum();
 8009090:	f7ff fdc0 	bl	8008c14 <Flash_Set_DspNum>
	DspDataInit(ENABLE,ENABLE);
 8009094:	2101      	movs	r1, #1
 8009096:	2001      	movs	r0, #1
 8009098:	f7ff fef2 	bl	8008e80 <DspDataInit>
	Dsp_Updata(ENABLE,ENABLE);
 800909c:	2101      	movs	r1, #1
 800909e:	2001      	movs	r0, #1
 80090a0:	f7ff ff10 	bl	8008ec4 <Dsp_Updata>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 80090a4:	2200      	movs	r2, #0
 80090a6:	210a      	movs	r1, #10
 80090a8:	2003      	movs	r0, #3
 80090aa:	f004 fef1 	bl	800de90 <PostMessage>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 80090ae:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 80090b2:	210a      	movs	r1, #10
 80090b4:	2003      	movs	r0, #3
 80090b6:	f004 feeb 	bl	800de90 <PostMessage>
}
 80090ba:	bf00      	nop
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	20002c78 	.word	0x20002c78

080090c4 <Dsp_ON>:
	}
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
}
void Dsp_ON(void)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	af00      	add	r7, sp, #0
	App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 80090c8:	4b11      	ldr	r3, [pc, #68]	; (8009110 <Dsp_ON+0x4c>)
 80090ca:	2202      	movs	r2, #2
 80090cc:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 80090d0:	4b0f      	ldr	r3, [pc, #60]	; (8009110 <Dsp_ON+0x4c>)
 80090d2:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 80090d6:	4b0e      	ldr	r3, [pc, #56]	; (8009110 <Dsp_ON+0x4c>)
 80090d8:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x02,0x00));	
 80090dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090e0:	210a      	movs	r1, #10
 80090e2:	2003      	movs	r0, #3
 80090e4:	f004 fed4 	bl	800de90 <PostMessage>
	
	Dsp_Mute(7,1);/*turn off channel 7,8*/
 80090e8:	2101      	movs	r1, #1
 80090ea:	2007      	movs	r0, #7
 80090ec:	f002 fe68 	bl	800bdc0 <Dsp_Mute>
	Dsp_Mute(8,1);
 80090f0:	2101      	movs	r1, #1
 80090f2:	2008      	movs	r0, #8
 80090f4:	f002 fe64 	bl	800bdc0 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=1;
 80090f8:	4b05      	ldr	r3, [pc, #20]	; (8009110 <Dsp_ON+0x4c>)
 80090fa:	2201      	movs	r2, #1
 80090fc:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 8009100:	4b03      	ldr	r3, [pc, #12]	; (8009110 <Dsp_ON+0x4c>)
 8009102:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 8009106:	4b02      	ldr	r3, [pc, #8]	; (8009110 <Dsp_ON+0x4c>)
 8009108:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
}
 800910c:	bf00      	nop
 800910e:	bd80      	pop	{r7, pc}
 8009110:	20002c78 	.word	0x20002c78

08009114 <Dsp_OFF>:
void Dsp_OFF(void)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
	SCH_U16 index;
	DspDataInit(DISABLE,DISABLE);
 800911a:	2100      	movs	r1, #0
 800911c:	2000      	movs	r0, #0
 800911e:	f7ff feaf 	bl	8008e80 <DspDataInit>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009122:	2300      	movs	r3, #0
 8009124:	80fb      	strh	r3, [r7, #6]
 8009126:	e016      	b.n	8009156 <Dsp_OFF+0x42>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 8009128:	88fa      	ldrh	r2, [r7, #6]
 800912a:	4924      	ldr	r1, [pc, #144]	; (80091bc <Dsp_OFF+0xa8>)
 800912c:	4613      	mov	r3, r2
 800912e:	005b      	lsls	r3, r3, #1
 8009130:	4413      	add	r3, r2
 8009132:	00db      	lsls	r3, r3, #3
 8009134:	440b      	add	r3, r1
 8009136:	33b0      	adds	r3, #176	; 0xb0
 8009138:	2200      	movs	r2, #0
 800913a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800913c:	88fa      	ldrh	r2, [r7, #6]
 800913e:	491f      	ldr	r1, [pc, #124]	; (80091bc <Dsp_OFF+0xa8>)
 8009140:	4613      	mov	r3, r2
 8009142:	005b      	lsls	r3, r3, #1
 8009144:	4413      	add	r3, r2
 8009146:	00db      	lsls	r3, r3, #3
 8009148:	440b      	add	r3, r1
 800914a:	33bc      	adds	r3, #188	; 0xbc
 800914c:	2200      	movs	r2, #0
 800914e:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009150:	88fb      	ldrh	r3, [r7, #6]
 8009152:	3301      	adds	r3, #1
 8009154:	80fb      	strh	r3, [r7, #6]
 8009156:	88fb      	ldrh	r3, [r7, #6]
 8009158:	2b07      	cmp	r3, #7
 800915a:	d9e5      	bls.n	8009128 <Dsp_OFF+0x14>
	}
	Dsp_Mute(7,0);/*turn off channel 7,8*/
 800915c:	2100      	movs	r1, #0
 800915e:	2007      	movs	r0, #7
 8009160:	f002 fe2e 	bl	800bdc0 <Dsp_Mute>
	Dsp_Mute(8,0);
 8009164:	2100      	movs	r1, #0
 8009166:	2008      	movs	r0, #8
 8009168:	f002 fe2a 	bl	800bdc0 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=0;
 800916c:	4b13      	ldr	r3, [pc, #76]	; (80091bc <Dsp_OFF+0xa8>)
 800916e:	2200      	movs	r2, #0
 8009170:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 8009174:	4b11      	ldr	r3, [pc, #68]	; (80091bc <Dsp_OFF+0xa8>)
 8009176:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800917a:	4b10      	ldr	r3, [pc, #64]	; (80091bc <Dsp_OFF+0xa8>)
 800917c:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
	
	Dsp_Updata(DISABLE,DISABLE);
 8009180:	2100      	movs	r1, #0
 8009182:	2000      	movs	r0, #0
 8009184:	f7ff fe9e 	bl	8008ec4 <Dsp_Updata>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009188:	2300      	movs	r3, #0
 800918a:	80fb      	strh	r3, [r7, #6]
 800918c:	e00c      	b.n	80091a8 <Dsp_OFF+0x94>
	{
		FeedDog();
 800918e:	f004 fbe9 	bl	800d964 <FeedDog>
		Dsp_EQ_Direct(index+1,SCH_ENABLE);
 8009192:	88fb      	ldrh	r3, [r7, #6]
 8009194:	b2db      	uxtb	r3, r3
 8009196:	3301      	adds	r3, #1
 8009198:	b2db      	uxtb	r3, r3
 800919a:	2101      	movs	r1, #1
 800919c:	4618      	mov	r0, r3
 800919e:	f000 fcb9 	bl	8009b14 <Dsp_EQ_Direct>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 80091a2:	88fb      	ldrh	r3, [r7, #6]
 80091a4:	3301      	adds	r3, #1
 80091a6:	80fb      	strh	r3, [r7, #6]
 80091a8:	88fb      	ldrh	r3, [r7, #6]
 80091aa:	2b07      	cmp	r3, #7
 80091ac:	d9ef      	bls.n	800918e <Dsp_OFF+0x7a>
	}
	Dsp_Mix_Input(146);
 80091ae:	2092      	movs	r0, #146	; 0x92
 80091b0:	f002 fa2c 	bl	800b60c <Dsp_Mix_Input>
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	20002c78 	.word	0x20002c78

080091c0 <Dsp_PowerOnInit>:
///=====================================================================================
void Dsp_PowerOnInit(void)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	af00      	add	r7, sp, #0
	switch(App_Dsp.DspPwrState)
 80091c4:	4b33      	ldr	r3, [pc, #204]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 80091c6:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 80091ca:	2b05      	cmp	r3, #5
 80091cc:	d85c      	bhi.n	8009288 <Dsp_PowerOnInit+0xc8>
 80091ce:	a201      	add	r2, pc, #4	; (adr r2, 80091d4 <Dsp_PowerOnInit+0x14>)
 80091d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d4:	08009289 	.word	0x08009289
 80091d8:	080091ed 	.word	0x080091ed
 80091dc:	08009231 	.word	0x08009231
 80091e0:	08009289 	.word	0x08009289
 80091e4:	08009275 	.word	0x08009275
 80091e8:	0800927f 	.word	0x0800927f
	{
		case DSP_INIT_IDLE:
			break;
		case DSP_POWER_EN:
			default_download_IC_1();
 80091ec:	f7ff fabc 	bl	8008768 <default_download_IC_1>
			Flash_Get_DspNum();
 80091f0:	f7ff fcf8 	bl	8008be4 <Flash_Get_DspNum>
			if(App_Dsp.DspNum)
 80091f4:	4b27      	ldr	r3, [pc, #156]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 80091f6:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00a      	beq.n	8009214 <Dsp_PowerOnInit+0x54>
			{
				App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 80091fe:	4b25      	ldr	r3, [pc, #148]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009200:	2202      	movs	r2, #2
 8009202:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 8009206:	4b23      	ldr	r3, [pc, #140]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009208:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800920c:	4b21      	ldr	r3, [pc, #132]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 800920e:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
 8009212:	e008      	b.n	8009226 <Dsp_PowerOnInit+0x66>
			}
			else
			{
				Dsp_Updata(ENABLE,ENABLE);
 8009214:	2101      	movs	r1, #1
 8009216:	2001      	movs	r0, #1
 8009218:	f7ff fe54 	bl	8008ec4 <Dsp_Updata>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800921c:	2200      	movs	r2, #0
 800921e:	210a      	movs	r1, #10
 8009220:	2003      	movs	r0, #3
 8009222:	f004 fe35 	bl	800de90 <PostMessage>
			}
			App_Dsp.DspPwrState = DSP_INIT;
 8009226:	4b1b      	ldr	r3, [pc, #108]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009228:	2202      	movs	r2, #2
 800922a:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800922e:	e02e      	b.n	800928e <Dsp_PowerOnInit+0xce>
		case DSP_INIT:
			if(App_Dsp.DSP_Updata_State == UpData_Idle)
 8009230:	4b18      	ldr	r3, [pc, #96]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009232:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 8009236:	2b00      	cmp	r3, #0
 8009238:	d128      	bne.n	800928c <Dsp_PowerOnInit+0xcc>
			{
				App_Dsp.DSP_Updata_State = Load_Mode_Name;
 800923a:	4b16      	ldr	r3, [pc, #88]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 800923c:	2205      	movs	r2, #5
 800923e:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				///PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 8009242:	4b15      	ldr	r3, [pc, #84]	; (8009298 <Dsp_PowerOnInit+0xd8>)
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d10f      	bne.n	800926a <Dsp_PowerOnInit+0xaa>
				{
				PostMessage(BT_MODULE,M2A_SYS_CMD, M2A_MCU_VER);
 800924a:	2203      	movs	r2, #3
 800924c:	2101      	movs	r1, #1
 800924e:	2003      	movs	r0, #3
 8009250:	f004 fe1e 	bl	800de90 <PostMessage>

				if(App_Dsp.DspNum==0x00)
 8009254:	4b0f      	ldr	r3, [pc, #60]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009256:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800925a:	2b00      	cmp	r3, #0
 800925c:	d105      	bne.n	800926a <Dsp_PowerOnInit+0xaa>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800925e:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8009262:	210a      	movs	r1, #10
 8009264:	2003      	movs	r0, #3
 8009266:	f004 fe13 	bl	800de90 <PostMessage>
			  }
				App_Dsp.DspPwrState = DSP_NORMAL;
 800926a:	4b0a      	ldr	r3, [pc, #40]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 800926c:	2203      	movs	r2, #3
 800926e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			}
			break;
 8009272:	e00b      	b.n	800928c <Dsp_PowerOnInit+0xcc>
		case DSP_NORMAL:
			break; 
		case DSP_CLOSE:
			///App_Dsp.DSP_Updata_State = Store_Mode_Name;
			App_Dsp.DspPwrState = DSP_POWER_DIS;
 8009274:	4b07      	ldr	r3, [pc, #28]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009276:	2205      	movs	r2, #5
 8009278:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800927c:	e007      	b.n	800928e <Dsp_PowerOnInit+0xce>
		case DSP_POWER_DIS:
			App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800927e:	4b05      	ldr	r3, [pc, #20]	; (8009294 <Dsp_PowerOnInit+0xd4>)
 8009280:	2200      	movs	r2, #0
 8009282:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 8009286:	e002      	b.n	800928e <Dsp_PowerOnInit+0xce>
		default:break;
 8009288:	bf00      	nop
 800928a:	e000      	b.n	800928e <Dsp_PowerOnInit+0xce>
			break;
 800928c:	bf00      	nop
	}
}
 800928e:	bf00      	nop
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	20002c78 	.word	0x20002c78
 8009298:	20002871 	.word	0x20002871

0800929c <TASK_Dsp_Pro>:
	DspModeNameInit();
	DspDataInit(ENABLE,ENABLE);
}
///===================================================================================
void TASK_Dsp_Pro(void)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	af00      	add	r7, sp, #0
	Dsp_PowerOnInit();
 80092a0:	f7ff ff8e 	bl	80091c0 <Dsp_PowerOnInit>
	Dsp_EQ_Left_Req();
 80092a4:	f000 fc9e 	bl	8009be4 <Dsp_EQ_Left_Req>
	Dsp_EQ_Right_Req();
 80092a8:	f000 fd66 	bl	8009d78 <Dsp_EQ_Right_Req>
	Dsp_StoreLoadPro();
 80092ac:	f002 ffbc 	bl	800c228 <Dsp_StoreLoadPro>
	Dsp_Info_Det();
 80092b0:	f002 fb04 	bl	800b8bc <Dsp_Info_Det>
	///M2D_TxService();
}
 80092b4:	bf00      	nop
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <DSP_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void DSP_IO_Init(void)
{///===
 80092b8:	b480      	push	{r7}
 80092ba:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_REM_EN_CTL,    GPIO_PinOutput);
	//GPIO_PinInit(SPI_DSP_SS,         GPIO_PinOutput);
	//DSP_SS_HIGH();
}
 80092bc:	bf00      	nop
 80092be:	46bd      	mov	sp, r7
 80092c0:	bc80      	pop	{r7}
 80092c2:	4770      	bx	lr

080092c4 <SIGMA_READ>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_READ(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 80092c4:	b590      	push	{r4, r7, lr}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	4603      	mov	r3, r0
 80092cc:	603a      	str	r2, [r7, #0]
 80092ce:	71fb      	strb	r3, [r7, #7]
 80092d0:	460b      	mov	r3, r1
 80092d2:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 80092d4:	2304      	movs	r3, #4
 80092d6:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 80092d8:	79fb      	ldrb	r3, [r7, #7]
 80092da:	4619      	mov	r1, r3
 80092dc:	2000      	movs	r0, #0
 80092de:	f004 fc77 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 80092e2:	88bb      	ldrh	r3, [r7, #4]
 80092e4:	0a1b      	lsrs	r3, r3, #8
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	b2db      	uxtb	r3, r3
 80092ea:	4619      	mov	r1, r3
 80092ec:	2000      	movs	r0, #0
 80092ee:	f004 fc6f 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 80092f2:	88bb      	ldrh	r3, [r7, #4]
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	4619      	mov	r1, r3
 80092f8:	2000      	movs	r0, #0
 80092fa:	f004 fc69 	bl	800dbd0 <SPI_RW>
	while(length--)
 80092fe:	e008      	b.n	8009312 <SIGMA_READ+0x4e>
	{
		*pData++ = SPI_RW(Spi_DSP,0xFF);
 8009300:	683c      	ldr	r4, [r7, #0]
 8009302:	1c63      	adds	r3, r4, #1
 8009304:	603b      	str	r3, [r7, #0]
 8009306:	21ff      	movs	r1, #255	; 0xff
 8009308:	2000      	movs	r0, #0
 800930a:	f004 fc61 	bl	800dbd0 <SPI_RW>
 800930e:	4603      	mov	r3, r0
 8009310:	7023      	strb	r3, [r4, #0]
	while(length--)
 8009312:	7bfb      	ldrb	r3, [r7, #15]
 8009314:	1e5a      	subs	r2, r3, #1
 8009316:	73fa      	strb	r2, [r7, #15]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1f1      	bne.n	8009300 <SIGMA_READ+0x3c>
	}
	DSP_SS_HIGH();
}
 800931c:	bf00      	nop
 800931e:	3714      	adds	r7, #20
 8009320:	46bd      	mov	sp, r7
 8009322:	bd90      	pop	{r4, r7, pc}

08009324 <SIGMA_WRITE>:
void SIGMA_WRITE(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	4603      	mov	r3, r0
 800932c:	603a      	str	r2, [r7, #0]
 800932e:	71fb      	strb	r3, [r7, #7]
 8009330:	460b      	mov	r3, r1
 8009332:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 8009334:	2304      	movs	r3, #4
 8009336:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 8009338:	79fb      	ldrb	r3, [r7, #7]
 800933a:	4619      	mov	r1, r3
 800933c:	2000      	movs	r0, #0
 800933e:	f004 fc47 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 8009342:	88bb      	ldrh	r3, [r7, #4]
 8009344:	0a1b      	lsrs	r3, r3, #8
 8009346:	b29b      	uxth	r3, r3
 8009348:	b2db      	uxtb	r3, r3
 800934a:	4619      	mov	r1, r3
 800934c:	2000      	movs	r0, #0
 800934e:	f004 fc3f 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 8009352:	88bb      	ldrh	r3, [r7, #4]
 8009354:	b2db      	uxtb	r3, r3
 8009356:	4619      	mov	r1, r3
 8009358:	2000      	movs	r0, #0
 800935a:	f004 fc39 	bl	800dbd0 <SPI_RW>
	while(length--)
 800935e:	e007      	b.n	8009370 <SIGMA_WRITE+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	1c5a      	adds	r2, r3, #1
 8009364:	603a      	str	r2, [r7, #0]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	4619      	mov	r1, r3
 800936a:	2000      	movs	r0, #0
 800936c:	f004 fc30 	bl	800dbd0 <SPI_RW>
	while(length--)
 8009370:	7bfb      	ldrb	r3, [r7, #15]
 8009372:	1e5a      	subs	r2, r3, #1
 8009374:	73fa      	strb	r2, [r7, #15]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d1f2      	bne.n	8009360 <SIGMA_WRITE+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(50);
 800937a:	2032      	movs	r0, #50	; 0x32
 800937c:	f004 fcfa 	bl	800dd74 <SysWaitUs>
}
 8009380:	bf00      	nop
 8009382:	3710      	adds	r7, #16
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <SIGMA_SAFELOAD_WRITE_REGISTER>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_SAFELOAD_WRITE_REGISTER(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, SCH_U8 *pData)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b086      	sub	sp, #24
 800938c:	af00      	add	r7, sp, #0
 800938e:	607b      	str	r3, [r7, #4]
 8009390:	4603      	mov	r3, r0
 8009392:	73fb      	strb	r3, [r7, #15]
 8009394:	460b      	mov	r3, r1
 8009396:	81bb      	strh	r3, [r7, #12]
 8009398:	4613      	mov	r3, r2
 800939a:	817b      	strh	r3, [r7, #10]
	SCH_U8 spiBuff[4];
	SCH_U8 index;
	for(index=0;index<length;index++)
 800939c:	2300      	movs	r3, #0
 800939e:	75fb      	strb	r3, [r7, #23]
 80093a0:	e00f      	b.n	80093c2 <SIGMA_SAFELOAD_WRITE_REGISTER+0x3a>
	{
		SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR+index,  pData);
 80093a2:	7dfb      	ldrb	r3, [r7, #23]
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80093aa:	b299      	uxth	r1, r3
 80093ac:	7bfb      	ldrb	r3, [r7, #15]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	4618      	mov	r0, r3
 80093b2:	f7ff ffb7 	bl	8009324 <SIGMA_WRITE>
		pData+=4;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	3304      	adds	r3, #4
 80093ba:	607b      	str	r3, [r7, #4]
	for(index=0;index<length;index++)
 80093bc:	7dfb      	ldrb	r3, [r7, #23]
 80093be:	3301      	adds	r3, #1
 80093c0:	75fb      	strb	r3, [r7, #23]
 80093c2:	7dfb      	ldrb	r3, [r7, #23]
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	897a      	ldrh	r2, [r7, #10]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d8ea      	bhi.n	80093a2 <SIGMA_SAFELOAD_WRITE_REGISTER+0x1a>
	}
	spiBuff[0] = 0x00;
 80093cc:	2300      	movs	r3, #0
 80093ce:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 80093d0:	2300      	movs	r3, #0
 80093d2:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = address>>8;
 80093d4:	89bb      	ldrh	r3, [r7, #12]
 80093d6:	0a1b      	lsrs	r3, r3, #8
 80093d8:	b29b      	uxth	r3, r3
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = address;
 80093de:	89bb      	ldrh	r3, [r7, #12]
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR,spiBuff);
 80093e4:	f107 0210 	add.w	r2, r7, #16
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	f246 0105 	movw	r1, #24581	; 0x6005
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7ff ff98 	bl	8009324 <SIGMA_WRITE>
	spiBuff[0] = 0x00;
 80093f4:	2300      	movs	r3, #0
 80093f6:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 80093f8:	2300      	movs	r3, #0
 80093fa:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = 0x00;
 80093fc:	2300      	movs	r3, #0
 80093fe:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = length;
 8009400:	897b      	ldrh	r3, [r7, #10]
 8009402:	b2db      	uxtb	r3, r3
 8009404:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR,spiBuff);
 8009406:	f107 0210 	add.w	r2, r7, #16
 800940a:	7bfb      	ldrb	r3, [r7, #15]
 800940c:	f246 0106 	movw	r1, #24582	; 0x6006
 8009410:	4618      	mov	r0, r3
 8009412:	f7ff ff87 	bl	8009324 <SIGMA_WRITE>
	SysWaitUs(50);
 8009416:	2032      	movs	r0, #50	; 0x32
 8009418:	f004 fcac 	bl	800dd74 <SysWaitUs>
}
 800941c:	bf00      	nop
 800941e:	3718      	adds	r7, #24
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <SIGMA_WRITE_REGISTER_BLOCK>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_WRITE_REGISTER_BLOCK(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, const SCH_U8 *pData)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	607b      	str	r3, [r7, #4]
 800942c:	4603      	mov	r3, r0
 800942e:	73fb      	strb	r3, [r7, #15]
 8009430:	460b      	mov	r3, r1
 8009432:	81bb      	strh	r3, [r7, #12]
 8009434:	4613      	mov	r3, r2
 8009436:	817b      	strh	r3, [r7, #10]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 8009438:	7bfb      	ldrb	r3, [r7, #15]
 800943a:	4619      	mov	r1, r3
 800943c:	2000      	movs	r0, #0
 800943e:	f004 fbc7 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 8009442:	89bb      	ldrh	r3, [r7, #12]
 8009444:	0a1b      	lsrs	r3, r3, #8
 8009446:	b29b      	uxth	r3, r3
 8009448:	b2db      	uxtb	r3, r3
 800944a:	4619      	mov	r1, r3
 800944c:	2000      	movs	r0, #0
 800944e:	f004 fbbf 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 8009452:	89bb      	ldrh	r3, [r7, #12]
 8009454:	b2db      	uxtb	r3, r3
 8009456:	4619      	mov	r1, r3
 8009458:	2000      	movs	r0, #0
 800945a:	f004 fbb9 	bl	800dbd0 <SPI_RW>
	while(length--)
 800945e:	e007      	b.n	8009470 <SIGMA_WRITE_REGISTER_BLOCK+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	1c5a      	adds	r2, r3, #1
 8009464:	607a      	str	r2, [r7, #4]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	4619      	mov	r1, r3
 800946a:	2000      	movs	r0, #0
 800946c:	f004 fbb0 	bl	800dbd0 <SPI_RW>
	while(length--)
 8009470:	897b      	ldrh	r3, [r7, #10]
 8009472:	1e5a      	subs	r2, r3, #1
 8009474:	817a      	strh	r2, [r7, #10]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1f2      	bne.n	8009460 <SIGMA_WRITE_REGISTER_BLOCK+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800947a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800947e:	f004 fc79 	bl	800dd74 <SysWaitUs>
}
 8009482:	bf00      	nop
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(SCH_U8 devAddress, SCH_U16 length, const SCH_U8 *pData)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b082      	sub	sp, #8
 800948e:	af00      	add	r7, sp, #0
 8009490:	4603      	mov	r3, r0
 8009492:	603a      	str	r2, [r7, #0]
 8009494:	71fb      	strb	r3, [r7, #7]
 8009496:	460b      	mov	r3, r1
 8009498:	80bb      	strh	r3, [r7, #4]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800949a:	79fb      	ldrb	r3, [r7, #7]
 800949c:	4619      	mov	r1, r3
 800949e:	2000      	movs	r0, #0
 80094a0:	f004 fb96 	bl	800dbd0 <SPI_RW>
	while(length--)
 80094a4:	e007      	b.n	80094b6 <SIGMA_WRITE_DELAY+0x2c>
	{
		SPI_RW(Spi_DSP,*pData++);
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	1c5a      	adds	r2, r3, #1
 80094aa:	603a      	str	r2, [r7, #0]
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	4619      	mov	r1, r3
 80094b0:	2000      	movs	r0, #0
 80094b2:	f004 fb8d 	bl	800dbd0 <SPI_RW>
	while(length--)
 80094b6:	88bb      	ldrh	r3, [r7, #4]
 80094b8:	1e5a      	subs	r2, r3, #1
 80094ba:	80ba      	strh	r2, [r7, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1f2      	bne.n	80094a6 <SIGMA_WRITE_DELAY+0x1c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 80094c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80094c4:	f004 fc56 	bl	800dd74 <SysWaitUs>
}
 80094c8:	bf00      	nop
 80094ca:	3708      	adds	r7, #8
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <Dsp_EQ_Init>:
{
	  20,   25,   32,   40,   50,   63,   80,  100,  125,  160,  200,  250,  315,  400,  500, 630,
	 800, 1000, 1250, 1600, 2000, 2500, 3150, 4000, 5000, 6300, 8000,10000,12500,16000,20000
};
void Dsp_EQ_Init(void)
{
 80094d0:	b490      	push	{r4, r7}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 80094d6:	2300      	movs	r3, #0
 80094d8:	80fb      	strh	r3, [r7, #6]
 80094da:	e091      	b.n	8009600 <Dsp_EQ_Init+0x130>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 80094dc:	2300      	movs	r3, #0
 80094de:	80bb      	strh	r3, [r7, #4]
 80094e0:	e087      	b.n	80095f2 <Dsp_EQ_Init+0x122>
		{
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.byte = 0x00;
 80094e2:	88f9      	ldrh	r1, [r7, #6]
 80094e4:	88bb      	ldrh	r3, [r7, #4]
 80094e6:	484b      	ldr	r0, [pc, #300]	; (8009614 <Dsp_EQ_Init+0x144>)
 80094e8:	461a      	mov	r2, r3
 80094ea:	0052      	lsls	r2, r2, #1
 80094ec:	441a      	add	r2, r3
 80094ee:	0093      	lsls	r3, r2, #2
 80094f0:	461a      	mov	r2, r3
 80094f2:	460b      	mov	r3, r1
 80094f4:	005b      	lsls	r3, r3, #1
 80094f6:	440b      	add	r3, r1
 80094f8:	01db      	lsls	r3, r3, #7
 80094fa:	4413      	add	r3, r2
 80094fc:	4403      	add	r3, r0
 80094fe:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009502:	2200      	movs	r2, #0
 8009504:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.bit.EN_DIS = 1;
 8009506:	88f9      	ldrh	r1, [r7, #6]
 8009508:	88bb      	ldrh	r3, [r7, #4]
 800950a:	4842      	ldr	r0, [pc, #264]	; (8009614 <Dsp_EQ_Init+0x144>)
 800950c:	461a      	mov	r2, r3
 800950e:	0052      	lsls	r2, r2, #1
 8009510:	441a      	add	r2, r3
 8009512:	0093      	lsls	r3, r2, #2
 8009514:	461a      	mov	r2, r3
 8009516:	460b      	mov	r3, r1
 8009518:	005b      	lsls	r3, r3, #1
 800951a:	440b      	add	r3, r1
 800951c:	01db      	lsls	r3, r3, #7
 800951e:	4413      	add	r3, r2
 8009520:	4403      	add	r3, r0
 8009522:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 8009526:	7813      	ldrb	r3, [r2, #0]
 8009528:	f043 0301 	orr.w	r3, r3, #1
 800952c:	7013      	strb	r3, [r2, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].MODE0 = PEAKING_EQ;
 800952e:	88f9      	ldrh	r1, [r7, #6]
 8009530:	88bb      	ldrh	r3, [r7, #4]
 8009532:	4838      	ldr	r0, [pc, #224]	; (8009614 <Dsp_EQ_Init+0x144>)
 8009534:	461a      	mov	r2, r3
 8009536:	0052      	lsls	r2, r2, #1
 8009538:	441a      	add	r2, r3
 800953a:	0093      	lsls	r3, r2, #2
 800953c:	461a      	mov	r2, r3
 800953e:	460b      	mov	r3, r1
 8009540:	005b      	lsls	r3, r3, #1
 8009542:	440b      	add	r3, r1
 8009544:	01db      	lsls	r3, r3, #7
 8009546:	4413      	add	r3, r2
 8009548:	4403      	add	r3, r0
 800954a:	f203 1371 	addw	r3, r3, #369	; 0x171
 800954e:	2200      	movs	r2, #0
 8009550:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Boost = DSP_BOOST_DEFAULT;
 8009552:	88f9      	ldrh	r1, [r7, #6]
 8009554:	88bb      	ldrh	r3, [r7, #4]
 8009556:	482f      	ldr	r0, [pc, #188]	; (8009614 <Dsp_EQ_Init+0x144>)
 8009558:	461a      	mov	r2, r3
 800955a:	0052      	lsls	r2, r2, #1
 800955c:	441a      	add	r2, r3
 800955e:	0093      	lsls	r3, r2, #2
 8009560:	461a      	mov	r2, r3
 8009562:	460b      	mov	r3, r1
 8009564:	005b      	lsls	r3, r3, #1
 8009566:	440b      	add	r3, r1
 8009568:	01db      	lsls	r3, r3, #7
 800956a:	4413      	add	r3, r2
 800956c:	4403      	add	r3, r0
 800956e:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 8009572:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8009576:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Freq  = Default_Freq[index0];
 8009578:	88ba      	ldrh	r2, [r7, #4]
 800957a:	88f9      	ldrh	r1, [r7, #6]
 800957c:	88bb      	ldrh	r3, [r7, #4]
 800957e:	4826      	ldr	r0, [pc, #152]	; (8009618 <Dsp_EQ_Init+0x148>)
 8009580:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8009584:	4c23      	ldr	r4, [pc, #140]	; (8009614 <Dsp_EQ_Init+0x144>)
 8009586:	461a      	mov	r2, r3
 8009588:	0052      	lsls	r2, r2, #1
 800958a:	441a      	add	r2, r3
 800958c:	0093      	lsls	r3, r2, #2
 800958e:	461a      	mov	r2, r3
 8009590:	460b      	mov	r3, r1
 8009592:	005b      	lsls	r3, r3, #1
 8009594:	440b      	add	r3, r1
 8009596:	01db      	lsls	r3, r3, #7
 8009598:	4413      	add	r3, r2
 800959a:	4423      	add	r3, r4
 800959c:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 80095a0:	6018      	str	r0, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Gain  = DSP_GAIN_DEFAULT;
 80095a2:	88f9      	ldrh	r1, [r7, #6]
 80095a4:	88bb      	ldrh	r3, [r7, #4]
 80095a6:	481b      	ldr	r0, [pc, #108]	; (8009614 <Dsp_EQ_Init+0x144>)
 80095a8:	461a      	mov	r2, r3
 80095aa:	0052      	lsls	r2, r2, #1
 80095ac:	441a      	add	r2, r3
 80095ae:	0093      	lsls	r3, r2, #2
 80095b0:	461a      	mov	r2, r3
 80095b2:	460b      	mov	r3, r1
 80095b4:	005b      	lsls	r3, r3, #1
 80095b6:	440b      	add	r3, r1
 80095b8:	01db      	lsls	r3, r3, #7
 80095ba:	4413      	add	r3, r2
 80095bc:	4403      	add	r3, r0
 80095be:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80095c2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80095c6:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Q_Factor  = DSP_Q_FACTOR_DEFAULT;
 80095c8:	88f9      	ldrh	r1, [r7, #6]
 80095ca:	88bb      	ldrh	r3, [r7, #4]
 80095cc:	4811      	ldr	r0, [pc, #68]	; (8009614 <Dsp_EQ_Init+0x144>)
 80095ce:	461a      	mov	r2, r3
 80095d0:	0052      	lsls	r2, r2, #1
 80095d2:	441a      	add	r2, r3
 80095d4:	0093      	lsls	r3, r2, #2
 80095d6:	461a      	mov	r2, r3
 80095d8:	460b      	mov	r3, r1
 80095da:	005b      	lsls	r3, r3, #1
 80095dc:	440b      	add	r3, r1
 80095de:	01db      	lsls	r3, r3, #7
 80095e0:	4413      	add	r3, r2
 80095e2:	4403      	add	r3, r0
 80095e4:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 80095e8:	228d      	movs	r2, #141	; 0x8d
 80095ea:	801a      	strh	r2, [r3, #0]
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 80095ec:	88bb      	ldrh	r3, [r7, #4]
 80095ee:	3301      	adds	r3, #1
 80095f0:	80bb      	strh	r3, [r7, #4]
 80095f2:	88bb      	ldrh	r3, [r7, #4]
 80095f4:	2b1f      	cmp	r3, #31
 80095f6:	f67f af74 	bls.w	80094e2 <Dsp_EQ_Init+0x12>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 80095fa:	88fb      	ldrh	r3, [r7, #6]
 80095fc:	3301      	adds	r3, #1
 80095fe:	80fb      	strh	r3, [r7, #6]
 8009600:	88fb      	ldrh	r3, [r7, #6]
 8009602:	2b07      	cmp	r3, #7
 8009604:	f67f af6a 	bls.w	80094dc <Dsp_EQ_Init+0xc>
		}
	}
}
 8009608:	bf00      	nop
 800960a:	3708      	adds	r7, #8
 800960c:	46bd      	mov	sp, r7
 800960e:	bc90      	pop	{r4, r7}
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop
 8009614:	20002c78 	.word	0x20002c78
 8009618:	0801ef9c 	.word	0x0801ef9c
 800961c:	00000000 	.word	0x00000000

08009620 <EQ_Algorithm>:
	MOD_EQ_6_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_6_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_7_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_7_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_8_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_8_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR
};
void EQ_Algorithm(double *buff_double, SCH_U32 Boost,SCH_U32 Freq,SCH_U16 Gain,SCH_U16 Q_Factor)
{
 8009620:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009624:	b097      	sub	sp, #92	; 0x5c
 8009626:	af00      	add	r7, sp, #0
 8009628:	60f8      	str	r0, [r7, #12]
 800962a:	60b9      	str	r1, [r7, #8]
 800962c:	607a      	str	r2, [r7, #4]
 800962e:	807b      	strh	r3, [r7, #2]
	double gain,Q,boost,f0;
	double A,w0,alpha,gainLinear;
	double a0;
	gain = ((double)Gain-1500)/100;
 8009630:	887b      	ldrh	r3, [r7, #2]
 8009632:	4618      	mov	r0, r3
 8009634:	f7f6 ff3e 	bl	80004b4 <__aeabi_ui2d>
 8009638:	a3a9      	add	r3, pc, #676	; (adr r3, 80098e0 <EQ_Algorithm+0x2c0>)
 800963a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800963e:	f7f6 fdfb 	bl	8000238 <__aeabi_dsub>
 8009642:	4603      	mov	r3, r0
 8009644:	460c      	mov	r4, r1
 8009646:	4618      	mov	r0, r3
 8009648:	4621      	mov	r1, r4
 800964a:	f04f 0200 	mov.w	r2, #0
 800964e:	4ba6      	ldr	r3, [pc, #664]	; (80098e8 <EQ_Algorithm+0x2c8>)
 8009650:	f7f7 f8d4 	bl	80007fc <__aeabi_ddiv>
 8009654:	4603      	mov	r3, r0
 8009656:	460c      	mov	r4, r1
 8009658:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	Q = (double)Q_Factor/100;
 800965c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8009660:	4618      	mov	r0, r3
 8009662:	f7f6 ff27 	bl	80004b4 <__aeabi_ui2d>
 8009666:	f04f 0200 	mov.w	r2, #0
 800966a:	4b9f      	ldr	r3, [pc, #636]	; (80098e8 <EQ_Algorithm+0x2c8>)
 800966c:	f7f7 f8c6 	bl	80007fc <__aeabi_ddiv>
 8009670:	4603      	mov	r3, r0
 8009672:	460c      	mov	r4, r1
 8009674:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	boost = ((double)Boost-2400)/100;
 8009678:	68b8      	ldr	r0, [r7, #8]
 800967a:	f7f6 ff1b 	bl	80004b4 <__aeabi_ui2d>
 800967e:	f04f 0200 	mov.w	r2, #0
 8009682:	4b9a      	ldr	r3, [pc, #616]	; (80098ec <EQ_Algorithm+0x2cc>)
 8009684:	f7f6 fdd8 	bl	8000238 <__aeabi_dsub>
 8009688:	4603      	mov	r3, r0
 800968a:	460c      	mov	r4, r1
 800968c:	4618      	mov	r0, r3
 800968e:	4621      	mov	r1, r4
 8009690:	f04f 0200 	mov.w	r2, #0
 8009694:	4b94      	ldr	r3, [pc, #592]	; (80098e8 <EQ_Algorithm+0x2c8>)
 8009696:	f7f7 f8b1 	bl	80007fc <__aeabi_ddiv>
 800969a:	4603      	mov	r3, r0
 800969c:	460c      	mov	r4, r1
 800969e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	f0 = Freq;
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7f6 ff06 	bl	80004b4 <__aeabi_ui2d>
 80096a8:	4603      	mov	r3, r0
 80096aa:	460c      	mov	r4, r1
 80096ac:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	A = pow(10,(boost/40));	
 80096b0:	f04f 0200 	mov.w	r2, #0
 80096b4:	4b8e      	ldr	r3, [pc, #568]	; (80098f0 <EQ_Algorithm+0x2d0>)
 80096b6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80096ba:	f7f7 f89f 	bl	80007fc <__aeabi_ddiv>
 80096be:	4603      	mov	r3, r0
 80096c0:	460c      	mov	r4, r1
 80096c2:	461a      	mov	r2, r3
 80096c4:	4623      	mov	r3, r4
 80096c6:	f04f 0000 	mov.w	r0, #0
 80096ca:	498a      	ldr	r1, [pc, #552]	; (80098f4 <EQ_Algorithm+0x2d4>)
 80096cc:	f006 f8a0 	bl	800f810 <pow>
 80096d0:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	w0 = 2 * pi * f0 /Fs;
 80096d4:	4b88      	ldr	r3, [pc, #544]	; (80098f8 <EQ_Algorithm+0x2d8>)
 80096d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80096da:	4602      	mov	r2, r0
 80096dc:	460b      	mov	r3, r1
 80096de:	f7f6 fdad 	bl	800023c <__adddf3>
 80096e2:	4603      	mov	r3, r0
 80096e4:	460c      	mov	r4, r1
 80096e6:	4618      	mov	r0, r3
 80096e8:	4621      	mov	r1, r4
 80096ea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80096ee:	f7f6 ff5b 	bl	80005a8 <__aeabi_dmul>
 80096f2:	4603      	mov	r3, r0
 80096f4:	460c      	mov	r4, r1
 80096f6:	4618      	mov	r0, r3
 80096f8:	4621      	mov	r1, r4
 80096fa:	4b80      	ldr	r3, [pc, #512]	; (80098fc <EQ_Algorithm+0x2dc>)
 80096fc:	cb18      	ldmia	r3, {r3, r4}
 80096fe:	461a      	mov	r2, r3
 8009700:	4623      	mov	r3, r4
 8009702:	f7f7 f87b 	bl	80007fc <__aeabi_ddiv>
 8009706:	4603      	mov	r3, r0
 8009708:	460c      	mov	r4, r1
 800970a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	alpha = sin(w0) / (2*Q);
 800970e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009712:	f006 f843 	bl	800f79c <sin>
 8009716:	4680      	mov	r8, r0
 8009718:	4689      	mov	r9, r1
 800971a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	f7f6 fd8b 	bl	800023c <__adddf3>
 8009726:	4603      	mov	r3, r0
 8009728:	460c      	mov	r4, r1
 800972a:	461a      	mov	r2, r3
 800972c:	4623      	mov	r3, r4
 800972e:	4640      	mov	r0, r8
 8009730:	4649      	mov	r1, r9
 8009732:	f7f7 f863 	bl	80007fc <__aeabi_ddiv>
 8009736:	4603      	mov	r3, r0
 8009738:	460c      	mov	r4, r1
 800973a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(gain/20));
 800973e:	f04f 0200 	mov.w	r2, #0
 8009742:	4b6f      	ldr	r3, [pc, #444]	; (8009900 <EQ_Algorithm+0x2e0>)
 8009744:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009748:	f7f7 f858 	bl	80007fc <__aeabi_ddiv>
 800974c:	4603      	mov	r3, r0
 800974e:	460c      	mov	r4, r1
 8009750:	461a      	mov	r2, r3
 8009752:	4623      	mov	r3, r4
 8009754:	f04f 0000 	mov.w	r0, #0
 8009758:	4966      	ldr	r1, [pc, #408]	; (80098f4 <EQ_Algorithm+0x2d4>)
 800975a:	f006 f859 	bl	800f810 <pow>
 800975e:	e9c7 0106 	strd	r0, r1, [r7, #24]
	a0 = 1 + alpha / A;
 8009762:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009766:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800976a:	f7f7 f847 	bl	80007fc <__aeabi_ddiv>
 800976e:	4603      	mov	r3, r0
 8009770:	460c      	mov	r4, r1
 8009772:	4618      	mov	r0, r3
 8009774:	4621      	mov	r1, r4
 8009776:	f04f 0200 	mov.w	r2, #0
 800977a:	4b62      	ldr	r3, [pc, #392]	; (8009904 <EQ_Algorithm+0x2e4>)
 800977c:	f7f6 fd5e 	bl	800023c <__adddf3>
 8009780:	4603      	mov	r3, r0
 8009782:	460c      	mov	r4, r1
 8009784:	e9c7 3404 	strd	r3, r4, [r7, #16]
	*buff_double++ = ((1 - alpha * A) * gainLinear) / a0;     ///b2
 8009788:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800978c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009790:	f7f6 ff0a 	bl	80005a8 <__aeabi_dmul>
 8009794:	4603      	mov	r3, r0
 8009796:	460c      	mov	r4, r1
 8009798:	461a      	mov	r2, r3
 800979a:	4623      	mov	r3, r4
 800979c:	f04f 0000 	mov.w	r0, #0
 80097a0:	4958      	ldr	r1, [pc, #352]	; (8009904 <EQ_Algorithm+0x2e4>)
 80097a2:	f7f6 fd49 	bl	8000238 <__aeabi_dsub>
 80097a6:	4603      	mov	r3, r0
 80097a8:	460c      	mov	r4, r1
 80097aa:	4618      	mov	r0, r3
 80097ac:	4621      	mov	r1, r4
 80097ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80097b2:	f7f6 fef9 	bl	80005a8 <__aeabi_dmul>
 80097b6:	4603      	mov	r3, r0
 80097b8:	460c      	mov	r4, r1
 80097ba:	4618      	mov	r0, r3
 80097bc:	4621      	mov	r1, r4
 80097be:	68fc      	ldr	r4, [r7, #12]
 80097c0:	f104 0308 	add.w	r3, r4, #8
 80097c4:	60fb      	str	r3, [r7, #12]
 80097c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80097ca:	f7f7 f817 	bl	80007fc <__aeabi_ddiv>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (-(2 * cos(w0)) * gainLinear) / a0;    ///b1
 80097d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80097da:	f005 ffa9 	bl	800f730 <cos>
 80097de:	4602      	mov	r2, r0
 80097e0:	460b      	mov	r3, r1
 80097e2:	f7f6 fd2b 	bl	800023c <__adddf3>
 80097e6:	4603      	mov	r3, r0
 80097e8:	460c      	mov	r4, r1
 80097ea:	461d      	mov	r5, r3
 80097ec:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 80097f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80097f4:	4628      	mov	r0, r5
 80097f6:	4631      	mov	r1, r6
 80097f8:	f7f6 fed6 	bl	80005a8 <__aeabi_dmul>
 80097fc:	4603      	mov	r3, r0
 80097fe:	460c      	mov	r4, r1
 8009800:	4618      	mov	r0, r3
 8009802:	4621      	mov	r1, r4
 8009804:	68fc      	ldr	r4, [r7, #12]
 8009806:	f104 0308 	add.w	r3, r4, #8
 800980a:	60fb      	str	r3, [r7, #12]
 800980c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009810:	f7f6 fff4 	bl	80007fc <__aeabi_ddiv>
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = ((1 + alpha *A) * gainLinear) / a0;     ///b0
 800981c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009820:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009824:	f7f6 fec0 	bl	80005a8 <__aeabi_dmul>
 8009828:	4603      	mov	r3, r0
 800982a:	460c      	mov	r4, r1
 800982c:	4618      	mov	r0, r3
 800982e:	4621      	mov	r1, r4
 8009830:	f04f 0200 	mov.w	r2, #0
 8009834:	4b33      	ldr	r3, [pc, #204]	; (8009904 <EQ_Algorithm+0x2e4>)
 8009836:	f7f6 fd01 	bl	800023c <__adddf3>
 800983a:	4603      	mov	r3, r0
 800983c:	460c      	mov	r4, r1
 800983e:	4618      	mov	r0, r3
 8009840:	4621      	mov	r1, r4
 8009842:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009846:	f7f6 feaf 	bl	80005a8 <__aeabi_dmul>
 800984a:	4603      	mov	r3, r0
 800984c:	460c      	mov	r4, r1
 800984e:	4618      	mov	r0, r3
 8009850:	4621      	mov	r1, r4
 8009852:	68fc      	ldr	r4, [r7, #12]
 8009854:	f104 0308 	add.w	r3, r4, #8
 8009858:	60fb      	str	r3, [r7, #12]
 800985a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800985e:	f7f6 ffcd 	bl	80007fc <__aeabi_ddiv>
 8009862:	4602      	mov	r2, r0
 8009864:	460b      	mov	r3, r1
 8009866:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (alpha /A - 1) / a0;                    ///a2
 800986a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800986e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009872:	f7f6 ffc3 	bl	80007fc <__aeabi_ddiv>
 8009876:	4603      	mov	r3, r0
 8009878:	460c      	mov	r4, r1
 800987a:	4618      	mov	r0, r3
 800987c:	4621      	mov	r1, r4
 800987e:	f04f 0200 	mov.w	r2, #0
 8009882:	4b20      	ldr	r3, [pc, #128]	; (8009904 <EQ_Algorithm+0x2e4>)
 8009884:	f7f6 fcd8 	bl	8000238 <__aeabi_dsub>
 8009888:	4603      	mov	r3, r0
 800988a:	460c      	mov	r4, r1
 800988c:	4618      	mov	r0, r3
 800988e:	4621      	mov	r1, r4
 8009890:	68fc      	ldr	r4, [r7, #12]
 8009892:	f104 0308 	add.w	r3, r4, #8
 8009896:	60fb      	str	r3, [r7, #12]
 8009898:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800989c:	f7f6 ffae 	bl	80007fc <__aeabi_ddiv>
 80098a0:	4602      	mov	r2, r0
 80098a2:	460b      	mov	r3, r1
 80098a4:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double   = (2 * cos(w0)) / a0;                     ////a1
 80098a8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80098ac:	f005 ff40 	bl	800f730 <cos>
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	f7f6 fcc2 	bl	800023c <__adddf3>
 80098b8:	4603      	mov	r3, r0
 80098ba:	460c      	mov	r4, r1
 80098bc:	4618      	mov	r0, r3
 80098be:	4621      	mov	r1, r4
 80098c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80098c4:	f7f6 ff9a 	bl	80007fc <__aeabi_ddiv>
 80098c8:	4603      	mov	r3, r0
 80098ca:	460c      	mov	r4, r1
 80098cc:	68fa      	ldr	r2, [r7, #12]
 80098ce:	e9c2 3400 	strd	r3, r4, [r2]
}
 80098d2:	bf00      	nop
 80098d4:	375c      	adds	r7, #92	; 0x5c
 80098d6:	46bd      	mov	sp, r7
 80098d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098dc:	f3af 8000 	nop.w
 80098e0:	00000000 	.word	0x00000000
 80098e4:	40977000 	.word	0x40977000
 80098e8:	40590000 	.word	0x40590000
 80098ec:	40a2c000 	.word	0x40a2c000
 80098f0:	40440000 	.word	0x40440000
 80098f4:	40240000 	.word	0x40240000
 80098f8:	0801ef18 	.word	0x0801ef18
 80098fc:	0801ef10 	.word	0x0801ef10
 8009900:	40340000 	.word	0x40340000
 8009904:	3ff00000 	.word	0x3ff00000

08009908 <Dsp_EQ_Set>:
SCH_BOOL Dsp_EQ_Set(SCH_U8 Channel,EQ_NUM_T EQ_NUM,EQ_T *P_EQ)
{
 8009908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800990c:	b097      	sub	sp, #92	; 0x5c
 800990e:	af02      	add	r7, sp, #8
 8009910:	4603      	mov	r3, r0
 8009912:	603a      	str	r2, [r7, #0]
 8009914:	71fb      	strb	r3, [r7, #7]
 8009916:	460b      	mov	r3, r1
 8009918:	71bb      	strb	r3, [r7, #6]
	SCH_U16 Addr;
	double buff_double[5];
	SCH_U8 buff[20];
	if(Channel >= DSP_CHANNEL_CNT || EQ_NUM >= EQ_NUM_31)
 800991a:	79fb      	ldrb	r3, [r7, #7]
 800991c:	2b07      	cmp	r3, #7
 800991e:	d802      	bhi.n	8009926 <Dsp_EQ_Set+0x1e>
 8009920:	79bb      	ldrb	r3, [r7, #6]
 8009922:	2b1e      	cmp	r3, #30
 8009924:	d901      	bls.n	800992a <Dsp_EQ_Set+0x22>
		return FALSE;
 8009926:	2300      	movs	r3, #0
 8009928:	e0e6      	b.n	8009af8 <Dsp_EQ_Set+0x1f0>
	P_EQ->Boost    = LimitMaxMin(DSP_BOOST_MIN,   P_EQ->Boost,   DSP_BOOST_MAX);
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	885b      	ldrh	r3, [r3, #2]
 800992e:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8009932:	4619      	mov	r1, r3
 8009934:	2000      	movs	r0, #0
 8009936:	f004 fa5d 	bl	800ddf4 <LimitMaxMin>
 800993a:	4603      	mov	r3, r0
 800993c:	b29a      	uxth	r2, r3
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	805a      	strh	r2, [r3, #2]
	P_EQ->Freq     = LimitMaxMin(DSP_FREQ_MIN,    P_EQ->Freq,    DSP_FREQ_MAX);
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	4a6f      	ldr	r2, [pc, #444]	; (8009b04 <Dsp_EQ_Set+0x1fc>)
 8009948:	4619      	mov	r1, r3
 800994a:	2000      	movs	r0, #0
 800994c:	f004 fa52 	bl	800ddf4 <LimitMaxMin>
 8009950:	4602      	mov	r2, r0
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	605a      	str	r2, [r3, #4]
	P_EQ->Gain     = LimitMaxMin(DSP_GAIN_MIN,    P_EQ->Gain,    DSP_GAIN_MAX);
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	891b      	ldrh	r3, [r3, #8]
 800995a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800995e:	4619      	mov	r1, r3
 8009960:	2000      	movs	r0, #0
 8009962:	f004 fa47 	bl	800ddf4 <LimitMaxMin>
 8009966:	4603      	mov	r3, r0
 8009968:	b29a      	uxth	r2, r3
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	811a      	strh	r2, [r3, #8]
	P_EQ->Q_Factor = LimitMaxMin(DSP_Q_FACTOR_MIN,P_EQ->Q_Factor,DSP_Q_FACTOR_MAX);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	895b      	ldrh	r3, [r3, #10]
 8009972:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8009976:	4619      	mov	r1, r3
 8009978:	2000      	movs	r0, #0
 800997a:	f004 fa3b 	bl	800ddf4 <LimitMaxMin>
 800997e:	4603      	mov	r3, r0
 8009980:	b29a      	uxth	r2, r3
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	815a      	strh	r2, [r3, #10]
	Addr = EQ_Set_addr[Channel*2+EQ_NUM/16]+EQ_NUM%16*5;
 8009986:	79fb      	ldrb	r3, [r7, #7]
 8009988:	005b      	lsls	r3, r3, #1
 800998a:	79ba      	ldrb	r2, [r7, #6]
 800998c:	0912      	lsrs	r2, r2, #4
 800998e:	b2d2      	uxtb	r2, r2
 8009990:	4413      	add	r3, r2
 8009992:	4a5d      	ldr	r2, [pc, #372]	; (8009b08 <Dsp_EQ_Set+0x200>)
 8009994:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8009998:	79bb      	ldrb	r3, [r7, #6]
 800999a:	b29b      	uxth	r3, r3
 800999c:	f003 030f 	and.w	r3, r3, #15
 80099a0:	b29b      	uxth	r3, r3
 80099a2:	4619      	mov	r1, r3
 80099a4:	0089      	lsls	r1, r1, #2
 80099a6:	440b      	add	r3, r1
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	4413      	add	r3, r2
 80099ac:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	if(P_EQ->Other.bit.EN_DIS)//enable
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	f003 0301 	and.w	r3, r3, #1
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d016      	beq.n	80099ec <Dsp_EQ_Set+0xe4>
	{
		if(P_EQ->MODE0==PEAKING_EQ)
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	785b      	ldrb	r3, [r3, #1]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d110      	bne.n	80099e8 <Dsp_EQ_Set+0xe0>
		{
			EQ_Algorithm(buff_double,P_EQ->Boost,P_EQ->Freq,P_EQ->Gain,P_EQ->Q_Factor);
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	885b      	ldrh	r3, [r3, #2]
 80099ca:	461e      	mov	r6, r3
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	8919      	ldrh	r1, [r3, #8]
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	895b      	ldrh	r3, [r3, #10]
 80099d8:	f107 0020 	add.w	r0, r7, #32
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	460b      	mov	r3, r1
 80099e0:	4631      	mov	r1, r6
 80099e2:	f7ff fe1d 	bl	8009620 <EQ_Algorithm>
 80099e6:	e022      	b.n	8009a2e <Dsp_EQ_Set+0x126>
		}
		else
			return FALSE;
 80099e8:	2300      	movs	r3, #0
 80099ea:	e085      	b.n	8009af8 <Dsp_EQ_Set+0x1f0>
	}
	else///disable
	{
		SysWaitUs(300);
 80099ec:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80099f0:	f004 f9c0 	bl	800dd74 <SysWaitUs>
		buff_double[0] = 0;
 80099f4:	f04f 0200 	mov.w	r2, #0
 80099f8:	f04f 0300 	mov.w	r3, #0
 80099fc:	e9c7 2308 	strd	r2, r3, [r7, #32]
		buff_double[1] = 0;
 8009a00:	f04f 0200 	mov.w	r2, #0
 8009a04:	f04f 0300 	mov.w	r3, #0
 8009a08:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		buff_double[2] = 1;
 8009a0c:	f04f 0200 	mov.w	r2, #0
 8009a10:	4b3e      	ldr	r3, [pc, #248]	; (8009b0c <Dsp_EQ_Set+0x204>)
 8009a12:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		buff_double[3] = 0;
 8009a16:	f04f 0200 	mov.w	r2, #0
 8009a1a:	f04f 0300 	mov.w	r3, #0
 8009a1e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		buff_double[4] = 0;
 8009a22:	f04f 0200 	mov.w	r2, #0
 8009a26:	f04f 0300 	mov.w	r3, #0
 8009a2a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	}
	if(P_EQ->Other.bit.PHASE)///
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	f003 0310 	and.w	r3, r3, #16
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d014      	beq.n	8009a66 <Dsp_EQ_Set+0x15e>
	{
		buff_double[0] = -buff_double[0];
 8009a3c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009a40:	4692      	mov	sl, r2
 8009a42:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8009a46:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[1] = -buff_double[1];
 8009a4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009a4e:	4690      	mov	r8, r2
 8009a50:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8009a54:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[2] = -buff_double[2];
 8009a58:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009a5c:	4614      	mov	r4, r2
 8009a5e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8009a62:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	SIGMASTUDIOTYPE(buff_double[0],&buff[0]);
 8009a66:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009a6a:	f107 020c 	add.w	r2, r7, #12
 8009a6e:	4618      	mov	r0, r3
 8009a70:	4621      	mov	r1, r4
 8009a72:	f7ff f8dd 	bl	8008c30 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[1],&buff[4]);
 8009a76:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8009a7a:	f107 020c 	add.w	r2, r7, #12
 8009a7e:	3204      	adds	r2, #4
 8009a80:	4618      	mov	r0, r3
 8009a82:	4621      	mov	r1, r4
 8009a84:	f7ff f8d4 	bl	8008c30 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[2],&buff[8]);
 8009a88:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8009a8c:	f107 020c 	add.w	r2, r7, #12
 8009a90:	3208      	adds	r2, #8
 8009a92:	4618      	mov	r0, r3
 8009a94:	4621      	mov	r1, r4
 8009a96:	f7ff f8cb 	bl	8008c30 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[3],&buff[12]);
 8009a9a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8009a9e:	f107 020c 	add.w	r2, r7, #12
 8009aa2:	320c      	adds	r2, #12
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	4621      	mov	r1, r4
 8009aa8:	f7ff f8c2 	bl	8008c30 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[4],&buff[16]);
 8009aac:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8009ab0:	f107 020c 	add.w	r2, r7, #12
 8009ab4:	3210      	adds	r2, #16
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	4621      	mov	r1, r4
 8009aba:	f7ff f8b9 	bl	8008c30 <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Addr,   5, buff);
 8009abe:	f107 030c 	add.w	r3, r7, #12
 8009ac2:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 8009ac6:	2205      	movs	r2, #5
 8009ac8:	2000      	movs	r0, #0
 8009aca:	f7ff fc5d 	bl	8009388 <SIGMA_SAFELOAD_WRITE_REGISTER>
	App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM] = *P_EQ;
 8009ace:	79f9      	ldrb	r1, [r7, #7]
 8009ad0:	79bb      	ldrb	r3, [r7, #6]
 8009ad2:	480f      	ldr	r0, [pc, #60]	; (8009b10 <Dsp_EQ_Set+0x208>)
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	0052      	lsls	r2, r2, #1
 8009ad8:	441a      	add	r2, r3
 8009ada:	0093      	lsls	r3, r2, #2
 8009adc:	461a      	mov	r2, r3
 8009ade:	460b      	mov	r3, r1
 8009ae0:	005b      	lsls	r3, r3, #1
 8009ae2:	440b      	add	r3, r1
 8009ae4:	01db      	lsls	r3, r3, #7
 8009ae6:	4413      	add	r3, r2
 8009ae8:	4403      	add	r3, r0
 8009aea:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009aee:	683a      	ldr	r2, [r7, #0]
 8009af0:	ca07      	ldmia	r2, {r0, r1, r2}
 8009af2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 8009af6:	2301      	movs	r3, #1
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3754      	adds	r7, #84	; 0x54
 8009afc:	46bd      	mov	sp, r7
 8009afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b02:	bf00      	nop
 8009b04:	00017700 	.word	0x00017700
 8009b08:	0801f01c 	.word	0x0801f01c
 8009b0c:	3ff00000 	.word	0x3ff00000
 8009b10:	20002c78 	.word	0x20002c78

08009b14 <Dsp_EQ_Direct>:
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&EQ);
	}
	return TRUE;
}
SCH_BOOL Dsp_EQ_Direct(SCH_U8 Channel,SCH_U8 EnDis)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	460a      	mov	r2, r1
 8009b1e:	71fb      	strb	r3, [r7, #7]
 8009b20:	4613      	mov	r3, r2
 8009b22:	71bb      	strb	r3, [r7, #6]
	SCH_U8 index;
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 8009b24:	79fb      	ldrb	r3, [r7, #7]
 8009b26:	2b08      	cmp	r3, #8
 8009b28:	d802      	bhi.n	8009b30 <Dsp_EQ_Direct+0x1c>
 8009b2a:	79fb      	ldrb	r3, [r7, #7]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d101      	bne.n	8009b34 <Dsp_EQ_Direct+0x20>
		return FALSE;
 8009b30:	2300      	movs	r3, #0
 8009b32:	e050      	b.n	8009bd6 <Dsp_EQ_Direct+0xc2>
	Channel--;
 8009b34:	79fb      	ldrb	r3, [r7, #7]
 8009b36:	3b01      	subs	r3, #1
 8009b38:	71fb      	strb	r3, [r7, #7]
	for(index=0;index<EQ_NUM_CNT;index++)
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	73fb      	strb	r3, [r7, #15]
 8009b3e:	e046      	b.n	8009bce <Dsp_EQ_Direct+0xba>
	{
		if(EnDis == SCH_ENABLE)
 8009b40:	79bb      	ldrb	r3, [r7, #6]
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d117      	bne.n	8009b76 <Dsp_EQ_Direct+0x62>
		{
			SysWaitUs(100);
 8009b46:	2064      	movs	r0, #100	; 0x64
 8009b48:	f004 f914 	bl	800dd74 <SysWaitUs>
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 0;
 8009b4c:	79f9      	ldrb	r1, [r7, #7]
 8009b4e:	7bfb      	ldrb	r3, [r7, #15]
 8009b50:	4823      	ldr	r0, [pc, #140]	; (8009be0 <Dsp_EQ_Direct+0xcc>)
 8009b52:	461a      	mov	r2, r3
 8009b54:	0052      	lsls	r2, r2, #1
 8009b56:	441a      	add	r2, r3
 8009b58:	0093      	lsls	r3, r2, #2
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	005b      	lsls	r3, r3, #1
 8009b60:	440b      	add	r3, r1
 8009b62:	01db      	lsls	r3, r3, #7
 8009b64:	4413      	add	r3, r2
 8009b66:	4403      	add	r3, r0
 8009b68:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 8009b6c:	7813      	ldrb	r3, [r2, #0]
 8009b6e:	f36f 0300 	bfc	r3, #0, #1
 8009b72:	7013      	strb	r3, [r2, #0]
 8009b74:	e013      	b.n	8009b9e <Dsp_EQ_Direct+0x8a>
		}
		else
		{
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 1;
 8009b76:	79f9      	ldrb	r1, [r7, #7]
 8009b78:	7bfb      	ldrb	r3, [r7, #15]
 8009b7a:	4819      	ldr	r0, [pc, #100]	; (8009be0 <Dsp_EQ_Direct+0xcc>)
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	0052      	lsls	r2, r2, #1
 8009b80:	441a      	add	r2, r3
 8009b82:	0093      	lsls	r3, r2, #2
 8009b84:	461a      	mov	r2, r3
 8009b86:	460b      	mov	r3, r1
 8009b88:	005b      	lsls	r3, r3, #1
 8009b8a:	440b      	add	r3, r1
 8009b8c:	01db      	lsls	r3, r3, #7
 8009b8e:	4413      	add	r3, r2
 8009b90:	4403      	add	r3, r0
 8009b92:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 8009b96:	7813      	ldrb	r3, [r2, #0]
 8009b98:	f043 0301 	orr.w	r3, r3, #1
 8009b9c:	7013      	strb	r3, [r2, #0]
		}
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&App_Dsp.Dsp_Data.EQ_Data[Channel][index]);
 8009b9e:	79f9      	ldrb	r1, [r7, #7]
 8009ba0:	7bfb      	ldrb	r3, [r7, #15]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	0052      	lsls	r2, r2, #1
 8009ba6:	441a      	add	r2, r3
 8009ba8:	0093      	lsls	r3, r2, #2
 8009baa:	461a      	mov	r2, r3
 8009bac:	460b      	mov	r3, r1
 8009bae:	005b      	lsls	r3, r3, #1
 8009bb0:	440b      	add	r3, r1
 8009bb2:	01db      	lsls	r3, r3, #7
 8009bb4:	4413      	add	r3, r2
 8009bb6:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009bba:	4a09      	ldr	r2, [pc, #36]	; (8009be0 <Dsp_EQ_Direct+0xcc>)
 8009bbc:	441a      	add	r2, r3
 8009bbe:	7bf9      	ldrb	r1, [r7, #15]
 8009bc0:	79fb      	ldrb	r3, [r7, #7]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7ff fea0 	bl	8009908 <Dsp_EQ_Set>
	for(index=0;index<EQ_NUM_CNT;index++)
 8009bc8:	7bfb      	ldrb	r3, [r7, #15]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	73fb      	strb	r3, [r7, #15]
 8009bce:	7bfb      	ldrb	r3, [r7, #15]
 8009bd0:	2b1f      	cmp	r3, #31
 8009bd2:	d9b5      	bls.n	8009b40 <Dsp_EQ_Direct+0x2c>
	}
	return TRUE;
 8009bd4:	2301      	movs	r3, #1
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3710      	adds	r7, #16
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}
 8009bde:	bf00      	nop
 8009be0:	20002c78 	.word	0x20002c78

08009be4 <Dsp_EQ_Left_Req>:
///================================================================================================EQ END========

///=================================================================================================
void Dsp_EQ_Left_Req(void)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Left&0x8000)==0)
 8009be8:	4b5e      	ldr	r3, [pc, #376]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009bea:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009bee:	b21b      	sxth	r3, r3
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f280 80b2 	bge.w	8009d5a <Dsp_EQ_Left_Req+0x176>
		return;
	Timer++;
 8009bf6:	4b5c      	ldr	r3, [pc, #368]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	b2da      	uxtb	r2, r3
 8009bfe:	4b5a      	ldr	r3, [pc, #360]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009c00:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 8009c02:	4b5a      	ldr	r3, [pc, #360]	; (8009d6c <Dsp_EQ_Left_Req+0x188>)
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d103      	bne.n	8009c12 <Dsp_EQ_Left_Req+0x2e>
 8009c0a:	4b59      	ldr	r3, [pc, #356]	; (8009d70 <Dsp_EQ_Left_Req+0x18c>)
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d040      	beq.n	8009c94 <Dsp_EQ_Left_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009c12:	4b55      	ldr	r3, [pc, #340]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	2b03      	cmp	r3, #3
 8009c18:	d903      	bls.n	8009c22 <Dsp_EQ_Left_Req+0x3e>
 8009c1a:	4b56      	ldr	r3, [pc, #344]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d011      	beq.n	8009c46 <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 8009c22:	4b51      	ldr	r3, [pc, #324]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	d903      	bls.n	8009c32 <Dsp_EQ_Left_Req+0x4e>
 8009c2a:	4b52      	ldr	r3, [pc, #328]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d009      	beq.n	8009c46 <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 8009c32:	4b4d      	ldr	r3, [pc, #308]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	2b07      	cmp	r3, #7
 8009c38:	f240 8091 	bls.w	8009d5e <Dsp_EQ_Left_Req+0x17a>
 8009c3c:	4b4d      	ldr	r3, [pc, #308]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f040 808c 	bne.w	8009d5e <Dsp_EQ_Left_Req+0x17a>
		{
			Timer = 0;
 8009c46:	4b48      	ldr	r3, [pc, #288]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009c48:	2200      	movs	r2, #0
 8009c4a:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x04)))
 8009c4c:	4b45      	ldr	r3, [pc, #276]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009c4e:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009c52:	021b      	lsls	r3, r3, #8
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	3304      	adds	r3, #4
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	210a      	movs	r1, #10
 8009c5e:	2003      	movs	r0, #3
 8009c60:	f004 f916 	bl	800de90 <PostMessage>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d079      	beq.n	8009d5e <Dsp_EQ_Left_Req+0x17a>
			{	
				App_Dsp.RequestEQ_Left++;
 8009c6a:	4b3e      	ldr	r3, [pc, #248]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009c6c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009c70:	3301      	adds	r3, #1
 8009c72:	b29a      	uxth	r2, r3
 8009c74:	4b3b      	ldr	r3, [pc, #236]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009c76:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 8009c7a:	4b3a      	ldr	r3, [pc, #232]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009c7c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009c80:	f003 031f 	and.w	r3, r3, #31
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d169      	bne.n	8009d5e <Dsp_EQ_Left_Req+0x17a>
					App_Dsp.RequestEQ_Left = 0x0000;
 8009c8a:	4b36      	ldr	r3, [pc, #216]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009c92:	e064      	b.n	8009d5e <Dsp_EQ_Left_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009c94:	4b34      	ldr	r3, [pc, #208]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	d103      	bne.n	8009ca4 <Dsp_EQ_Left_Req+0xc0>
 8009c9c:	4b35      	ldr	r3, [pc, #212]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d00f      	beq.n	8009cc4 <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 8009ca4:	4b30      	ldr	r3, [pc, #192]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	2b04      	cmp	r3, #4
 8009caa:	d103      	bne.n	8009cb4 <Dsp_EQ_Left_Req+0xd0>
 8009cac:	4b31      	ldr	r3, [pc, #196]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	2b02      	cmp	r3, #2
 8009cb2:	d007      	beq.n	8009cc4 <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T320MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 8009cb4:	4b2c      	ldr	r3, [pc, #176]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	2b28      	cmp	r3, #40	; 0x28
 8009cba:	d10f      	bne.n	8009cdc <Dsp_EQ_Left_Req+0xf8>
 8009cbc:	4b2d      	ldr	r3, [pc, #180]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009cbe:	781b      	ldrb	r3, [r3, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10b      	bne.n	8009cdc <Dsp_EQ_Left_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x14)))
 8009cc4:	4b27      	ldr	r3, [pc, #156]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009cc6:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009cca:	021b      	lsls	r3, r3, #8
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	3314      	adds	r3, #20
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	210a      	movs	r1, #10
 8009cd6:	2003      	movs	r0, #3
 8009cd8:	f004 f8da 	bl	800de90 <PostMessage>
			{
		
			}
		
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009cdc:	4b22      	ldr	r3, [pc, #136]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	2b07      	cmp	r3, #7
 8009ce2:	d903      	bls.n	8009cec <Dsp_EQ_Left_Req+0x108>
 8009ce4:	4b23      	ldr	r3, [pc, #140]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d00f      	beq.n	8009d0c <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 8009cec:	4b1e      	ldr	r3, [pc, #120]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	2b07      	cmp	r3, #7
 8009cf2:	d903      	bls.n	8009cfc <Dsp_EQ_Left_Req+0x118>
 8009cf4:	4b1f      	ldr	r3, [pc, #124]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d007      	beq.n	8009d0c <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T480MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 8009cfc:	4b1a      	ldr	r3, [pc, #104]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009cfe:	781b      	ldrb	r3, [r3, #0]
 8009d00:	2b3b      	cmp	r3, #59	; 0x3b
 8009d02:	d92d      	bls.n	8009d60 <Dsp_EQ_Left_Req+0x17c>
 8009d04:	4b1b      	ldr	r3, [pc, #108]	; (8009d74 <Dsp_EQ_Left_Req+0x190>)
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d129      	bne.n	8009d60 <Dsp_EQ_Left_Req+0x17c>
		{
			Timer = 0;
 8009d0c:	4b16      	ldr	r3, [pc, #88]	; (8009d68 <Dsp_EQ_Left_Req+0x184>)
 8009d0e:	2200      	movs	r2, #0
 8009d10:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x15)))
 8009d12:	4b14      	ldr	r3, [pc, #80]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009d14:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009d18:	021b      	lsls	r3, r3, #8
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	3315      	adds	r3, #21
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	461a      	mov	r2, r3
 8009d22:	210a      	movs	r1, #10
 8009d24:	2003      	movs	r0, #3
 8009d26:	f004 f8b3 	bl	800de90 <PostMessage>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d017      	beq.n	8009d60 <Dsp_EQ_Left_Req+0x17c>
			{
				App_Dsp.RequestEQ_Left++;
 8009d30:	4b0c      	ldr	r3, [pc, #48]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009d32:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009d36:	3301      	adds	r3, #1
 8009d38:	b29a      	uxth	r2, r3
 8009d3a:	4b0a      	ldr	r3, [pc, #40]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009d3c:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 8009d40:	4b08      	ldr	r3, [pc, #32]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009d42:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 8009d46:	f003 031f 	and.w	r3, r3, #31
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d107      	bne.n	8009d60 <Dsp_EQ_Left_Req+0x17c>
					App_Dsp.RequestEQ_Left = 0x0000;
 8009d50:	4b04      	ldr	r3, [pc, #16]	; (8009d64 <Dsp_EQ_Left_Req+0x180>)
 8009d52:	2200      	movs	r2, #0
 8009d54:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
 8009d58:	e002      	b.n	8009d60 <Dsp_EQ_Left_Req+0x17c>
		return;
 8009d5a:	bf00      	nop
 8009d5c:	e000      	b.n	8009d60 <Dsp_EQ_Left_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009d5e:	bf00      	nop
	}
	

	

}
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	20002c78 	.word	0x20002c78
 8009d68:	20002872 	.word	0x20002872
 8009d6c:	20002c77 	.word	0x20002c77
 8009d70:	20002c75 	.word	0x20002c75
 8009d74:	20002870 	.word	0x20002870

08009d78 <Dsp_EQ_Right_Req>:
void Dsp_EQ_Right_Req(void)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Right&0x8000)==0)
 8009d7c:	4b5e      	ldr	r3, [pc, #376]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009d7e:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009d82:	b21b      	sxth	r3, r3
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f280 80b2 	bge.w	8009eee <Dsp_EQ_Right_Req+0x176>
		return;
	Timer++;
 8009d8a:	4b5c      	ldr	r3, [pc, #368]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	3301      	adds	r3, #1
 8009d90:	b2da      	uxtb	r2, r3
 8009d92:	4b5a      	ldr	r3, [pc, #360]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009d94:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 8009d96:	4b5a      	ldr	r3, [pc, #360]	; (8009f00 <Dsp_EQ_Right_Req+0x188>)
 8009d98:	781b      	ldrb	r3, [r3, #0]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d103      	bne.n	8009da6 <Dsp_EQ_Right_Req+0x2e>
 8009d9e:	4b59      	ldr	r3, [pc, #356]	; (8009f04 <Dsp_EQ_Right_Req+0x18c>)
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d040      	beq.n	8009e28 <Dsp_EQ_Right_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009da6:	4b55      	ldr	r3, [pc, #340]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	2b03      	cmp	r3, #3
 8009dac:	d903      	bls.n	8009db6 <Dsp_EQ_Right_Req+0x3e>
 8009dae:	4b56      	ldr	r3, [pc, #344]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	2b01      	cmp	r3, #1
 8009db4:	d011      	beq.n	8009dda <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 8009db6:	4b51      	ldr	r3, [pc, #324]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d903      	bls.n	8009dc6 <Dsp_EQ_Right_Req+0x4e>
 8009dbe:	4b52      	ldr	r3, [pc, #328]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	2b02      	cmp	r3, #2
 8009dc4:	d009      	beq.n	8009dda <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 8009dc6:	4b4d      	ldr	r3, [pc, #308]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	2b07      	cmp	r3, #7
 8009dcc:	f240 8091 	bls.w	8009ef2 <Dsp_EQ_Right_Req+0x17a>
 8009dd0:	4b4d      	ldr	r3, [pc, #308]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f040 808c 	bne.w	8009ef2 <Dsp_EQ_Right_Req+0x17a>
		{
			Timer = 0;
 8009dda:	4b48      	ldr	r3, [pc, #288]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009ddc:	2200      	movs	r2, #0
 8009dde:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x04)))
 8009de0:	4b45      	ldr	r3, [pc, #276]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009de2:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009de6:	021b      	lsls	r3, r3, #8
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	3304      	adds	r3, #4
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	461a      	mov	r2, r3
 8009df0:	210a      	movs	r1, #10
 8009df2:	2003      	movs	r0, #3
 8009df4:	f004 f84c 	bl	800de90 <PostMessage>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d079      	beq.n	8009ef2 <Dsp_EQ_Right_Req+0x17a>
			{
				App_Dsp.RequestEQ_Right++;
 8009dfe:	4b3e      	ldr	r3, [pc, #248]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009e00:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009e04:	3301      	adds	r3, #1
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	4b3b      	ldr	r3, [pc, #236]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009e0a:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 8009e0e:	4b3a      	ldr	r3, [pc, #232]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009e10:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009e14:	f003 031f 	and.w	r3, r3, #31
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d169      	bne.n	8009ef2 <Dsp_EQ_Right_Req+0x17a>
					App_Dsp.RequestEQ_Right = 0x0000;
 8009e1e:	4b36      	ldr	r3, [pc, #216]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009e20:	2200      	movs	r2, #0
 8009e22:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009e26:	e064      	b.n	8009ef2 <Dsp_EQ_Right_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009e28:	4b34      	ldr	r3, [pc, #208]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	2b04      	cmp	r3, #4
 8009e2e:	d103      	bne.n	8009e38 <Dsp_EQ_Right_Req+0xc0>
 8009e30:	4b35      	ldr	r3, [pc, #212]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d00f      	beq.n	8009e58 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 8009e38:	4b30      	ldr	r3, [pc, #192]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009e3a:	781b      	ldrb	r3, [r3, #0]
 8009e3c:	2b04      	cmp	r3, #4
 8009e3e:	d103      	bne.n	8009e48 <Dsp_EQ_Right_Req+0xd0>
 8009e40:	4b31      	ldr	r3, [pc, #196]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009e42:	781b      	ldrb	r3, [r3, #0]
 8009e44:	2b02      	cmp	r3, #2
 8009e46:	d007      	beq.n	8009e58 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T96MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 8009e48:	4b2c      	ldr	r3, [pc, #176]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	2b0c      	cmp	r3, #12
 8009e4e:	d10f      	bne.n	8009e70 <Dsp_EQ_Right_Req+0xf8>
 8009e50:	4b2d      	ldr	r3, [pc, #180]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10b      	bne.n	8009e70 <Dsp_EQ_Right_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x14)))
 8009e58:	4b27      	ldr	r3, [pc, #156]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009e5a:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009e5e:	021b      	lsls	r3, r3, #8
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	3314      	adds	r3, #20
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	461a      	mov	r2, r3
 8009e68:	210a      	movs	r1, #10
 8009e6a:	2003      	movs	r0, #3
 8009e6c:	f004 f810 	bl	800de90 <PostMessage>
			{
		
			}
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009e70:	4b22      	ldr	r3, [pc, #136]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	2b07      	cmp	r3, #7
 8009e76:	d903      	bls.n	8009e80 <Dsp_EQ_Right_Req+0x108>
 8009e78:	4b23      	ldr	r3, [pc, #140]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d00f      	beq.n	8009ea0 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 8009e80:	4b1e      	ldr	r3, [pc, #120]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	2b07      	cmp	r3, #7
 8009e86:	d903      	bls.n	8009e90 <Dsp_EQ_Right_Req+0x118>
 8009e88:	4b1f      	ldr	r3, [pc, #124]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009e8a:	781b      	ldrb	r3, [r3, #0]
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d007      	beq.n	8009ea0 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T200MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 8009e90:	4b1a      	ldr	r3, [pc, #104]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	2b18      	cmp	r3, #24
 8009e96:	d92d      	bls.n	8009ef4 <Dsp_EQ_Right_Req+0x17c>
 8009e98:	4b1b      	ldr	r3, [pc, #108]	; (8009f08 <Dsp_EQ_Right_Req+0x190>)
 8009e9a:	781b      	ldrb	r3, [r3, #0]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d129      	bne.n	8009ef4 <Dsp_EQ_Right_Req+0x17c>
		{
			Timer = 0;
 8009ea0:	4b16      	ldr	r3, [pc, #88]	; (8009efc <Dsp_EQ_Right_Req+0x184>)
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x15)))
 8009ea6:	4b14      	ldr	r3, [pc, #80]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009ea8:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009eac:	021b      	lsls	r3, r3, #8
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	3315      	adds	r3, #21
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	210a      	movs	r1, #10
 8009eb8:	2003      	movs	r0, #3
 8009eba:	f003 ffe9 	bl	800de90 <PostMessage>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d017      	beq.n	8009ef4 <Dsp_EQ_Right_Req+0x17c>
			{
				App_Dsp.RequestEQ_Right++;
 8009ec4:	4b0c      	ldr	r3, [pc, #48]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009ec6:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009eca:	3301      	adds	r3, #1
 8009ecc:	b29a      	uxth	r2, r3
 8009ece:	4b0a      	ldr	r3, [pc, #40]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009ed0:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 8009ed4:	4b08      	ldr	r3, [pc, #32]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009ed6:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 8009eda:	f003 031f 	and.w	r3, r3, #31
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d107      	bne.n	8009ef4 <Dsp_EQ_Right_Req+0x17c>
					App_Dsp.RequestEQ_Right = 0x0000;
 8009ee4:	4b04      	ldr	r3, [pc, #16]	; (8009ef8 <Dsp_EQ_Right_Req+0x180>)
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
 8009eec:	e002      	b.n	8009ef4 <Dsp_EQ_Right_Req+0x17c>
		return;
 8009eee:	bf00      	nop
 8009ef0:	e000      	b.n	8009ef4 <Dsp_EQ_Right_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 8009ef2:	bf00      	nop
		}

	}


}
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	20002c78 	.word	0x20002c78
 8009efc:	20002873 	.word	0x20002873
 8009f00:	20002c77 	.word	0x20002c77
 8009f04:	20002c75 	.word	0x20002c75
 8009f08:	20002870 	.word	0x20002870

08009f0c <Dsp_Filter_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Filter_Init(void)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009f12:	2300      	movs	r3, #0
 8009f14:	80fb      	strh	r3, [r7, #6]
 8009f16:	e081      	b.n	800a01c <Dsp_Filter_Init+0x110>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 8009f18:	88fa      	ldrh	r2, [r7, #6]
 8009f1a:	4945      	ldr	r1, [pc, #276]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	005b      	lsls	r3, r3, #1
 8009f20:	4413      	add	r3, r2
 8009f22:	00db      	lsls	r3, r3, #3
 8009f24:	440b      	add	r3, r1
 8009f26:	33b0      	adds	r3, #176	; 0xb0
 8009f28:	2200      	movs	r2, #0
 8009f2a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 8009f2c:	88fa      	ldrh	r2, [r7, #6]
 8009f2e:	4940      	ldr	r1, [pc, #256]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009f30:	4613      	mov	r3, r2
 8009f32:	005b      	lsls	r3, r3, #1
 8009f34:	4413      	add	r3, r2
 8009f36:	00db      	lsls	r3, r3, #3
 8009f38:	440b      	add	r3, r1
 8009f3a:	33bc      	adds	r3, #188	; 0xbc
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.bit.EN_DIS = 1;
 8009f40:	88fa      	ldrh	r2, [r7, #6]
 8009f42:	493b      	ldr	r1, [pc, #236]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009f44:	4613      	mov	r3, r2
 8009f46:	005b      	lsls	r3, r3, #1
 8009f48:	4413      	add	r3, r2
 8009f4a:	00db      	lsls	r3, r3, #3
 8009f4c:	440b      	add	r3, r1
 8009f4e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8009f52:	7813      	ldrb	r3, [r2, #0]
 8009f54:	f043 0301 	orr.w	r3, r3, #1
 8009f58:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.bit.EN_DIS  = 1;
 8009f5a:	88fa      	ldrh	r2, [r7, #6]
 8009f5c:	4934      	ldr	r1, [pc, #208]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009f5e:	4613      	mov	r3, r2
 8009f60:	005b      	lsls	r3, r3, #1
 8009f62:	4413      	add	r3, r2
 8009f64:	00db      	lsls	r3, r3, #3
 8009f66:	440b      	add	r3, r1
 8009f68:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8009f6c:	7813      	ldrb	r3, [r2, #0]
 8009f6e:	f043 0301 	orr.w	r3, r3, #1
 8009f72:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE0 = MODE0_BUTTERWORTH;
 8009f74:	88fa      	ldrh	r2, [r7, #6]
 8009f76:	492e      	ldr	r1, [pc, #184]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009f78:	4613      	mov	r3, r2
 8009f7a:	005b      	lsls	r3, r3, #1
 8009f7c:	4413      	add	r3, r2
 8009f7e:	00db      	lsls	r3, r3, #3
 8009f80:	440b      	add	r3, r1
 8009f82:	33b1      	adds	r3, #177	; 0xb1
 8009f84:	2203      	movs	r2, #3
 8009f86:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE0  = MODE0_BUTTERWORTH;
 8009f88:	88fa      	ldrh	r2, [r7, #6]
 8009f8a:	4929      	ldr	r1, [pc, #164]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	005b      	lsls	r3, r3, #1
 8009f90:	4413      	add	r3, r2
 8009f92:	00db      	lsls	r3, r3, #3
 8009f94:	440b      	add	r3, r1
 8009f96:	33bd      	adds	r3, #189	; 0xbd
 8009f98:	2203      	movs	r2, #3
 8009f9a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE1 = MODE1_24dB_Oct;
 8009f9c:	88fa      	ldrh	r2, [r7, #6]
 8009f9e:	4924      	ldr	r1, [pc, #144]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009fa0:	4613      	mov	r3, r2
 8009fa2:	005b      	lsls	r3, r3, #1
 8009fa4:	4413      	add	r3, r2
 8009fa6:	00db      	lsls	r3, r3, #3
 8009fa8:	440b      	add	r3, r1
 8009faa:	33b2      	adds	r3, #178	; 0xb2
 8009fac:	2203      	movs	r2, #3
 8009fae:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE1  = MODE1_24dB_Oct;
 8009fb0:	88fa      	ldrh	r2, [r7, #6]
 8009fb2:	491f      	ldr	r1, [pc, #124]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	005b      	lsls	r3, r3, #1
 8009fb8:	4413      	add	r3, r2
 8009fba:	00db      	lsls	r3, r3, #3
 8009fbc:	440b      	add	r3, r1
 8009fbe:	33be      	adds	r3, #190	; 0xbe
 8009fc0:	2203      	movs	r2, #3
 8009fc2:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Freq  = DSP_FREQ_FILTER_MIN;
 8009fc4:	88fa      	ldrh	r2, [r7, #6]
 8009fc6:	491a      	ldr	r1, [pc, #104]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009fc8:	4613      	mov	r3, r2
 8009fca:	005b      	lsls	r3, r3, #1
 8009fcc:	4413      	add	r3, r2
 8009fce:	00db      	lsls	r3, r3, #3
 8009fd0:	440b      	add	r3, r1
 8009fd2:	33b4      	adds	r3, #180	; 0xb4
 8009fd4:	2214      	movs	r2, #20
 8009fd6:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Freq   = DSP_FREQ_FILTER_MAX;
 8009fd8:	88fa      	ldrh	r2, [r7, #6]
 8009fda:	4915      	ldr	r1, [pc, #84]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009fdc:	4613      	mov	r3, r2
 8009fde:	005b      	lsls	r3, r3, #1
 8009fe0:	4413      	add	r3, r2
 8009fe2:	00db      	lsls	r3, r3, #3
 8009fe4:	440b      	add	r3, r1
 8009fe6:	33c0      	adds	r3, #192	; 0xc0
 8009fe8:	f644 6220 	movw	r2, #20000	; 0x4e20
 8009fec:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Gain  = 0x0000;
 8009fee:	88fa      	ldrh	r2, [r7, #6]
 8009ff0:	490f      	ldr	r1, [pc, #60]	; (800a030 <Dsp_Filter_Init+0x124>)
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	005b      	lsls	r3, r3, #1
 8009ff6:	4413      	add	r3, r2
 8009ff8:	00db      	lsls	r3, r3, #3
 8009ffa:	440b      	add	r3, r1
 8009ffc:	33b8      	adds	r3, #184	; 0xb8
 8009ffe:	2200      	movs	r2, #0
 800a000:	801a      	strh	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Gain   = 0x0000;
 800a002:	88fa      	ldrh	r2, [r7, #6]
 800a004:	490a      	ldr	r1, [pc, #40]	; (800a030 <Dsp_Filter_Init+0x124>)
 800a006:	4613      	mov	r3, r2
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	4413      	add	r3, r2
 800a00c:	00db      	lsls	r3, r3, #3
 800a00e:	440b      	add	r3, r1
 800a010:	33c4      	adds	r3, #196	; 0xc4
 800a012:	2200      	movs	r2, #0
 800a014:	801a      	strh	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a016:	88fb      	ldrh	r3, [r7, #6]
 800a018:	3301      	adds	r3, #1
 800a01a:	80fb      	strh	r3, [r7, #6]
 800a01c:	88fb      	ldrh	r3, [r7, #6]
 800a01e:	2b07      	cmp	r3, #7
 800a020:	f67f af7a 	bls.w	8009f18 <Dsp_Filter_Init+0xc>
	}
}
 800a024:	bf00      	nop
 800a026:	370c      	adds	r7, #12
 800a028:	46bd      	mov	sp, r7
 800a02a:	bc80      	pop	{r7}
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	20002c78 	.word	0x20002c78

0800a034 <Filter_Bypassed>:
			MOD_FILTER_8_GENFILTER1_64_ALG0_STAGE0_B2_ADDR
		}
	}
};
void Filter_Bypassed(double *buff_double)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
	*buff_double++ = 0;  ///b2
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f103 0208 	add.w	r2, r3, #8
 800a042:	607a      	str	r2, [r7, #4]
 800a044:	f04f 0100 	mov.w	r1, #0
 800a048:	f04f 0200 	mov.w	r2, #0
 800a04c:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///b1 
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f103 0208 	add.w	r2, r3, #8
 800a056:	607a      	str	r2, [r7, #4]
 800a058:	f04f 0100 	mov.w	r1, #0
 800a05c:	f04f 0200 	mov.w	r2, #0
 800a060:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 1;  ///b0 
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f103 0208 	add.w	r2, r3, #8
 800a06a:	607a      	str	r2, [r7, #4]
 800a06c:	f04f 0100 	mov.w	r1, #0
 800a070:	4a0d      	ldr	r2, [pc, #52]	; (800a0a8 <Filter_Bypassed+0x74>)
 800a072:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a2
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f103 0208 	add.w	r2, r3, #8
 800a07c:	607a      	str	r2, [r7, #4]
 800a07e:	f04f 0100 	mov.w	r1, #0
 800a082:	f04f 0200 	mov.w	r2, #0
 800a086:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a1
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f103 0208 	add.w	r2, r3, #8
 800a090:	607a      	str	r2, [r7, #4]
 800a092:	f04f 0100 	mov.w	r1, #0
 800a096:	f04f 0200 	mov.w	r2, #0
 800a09a:	e9c3 1200 	strd	r1, r2, [r3]
}
 800a09e:	bf00      	nop
 800a0a0:	370c      	adds	r7, #12
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bc80      	pop	{r7}
 800a0a6:	4770      	bx	lr
 800a0a8:	3ff00000 	.word	0x3ff00000

0800a0ac <Filter_1st_Order_Butterworth>:
	*buff_double++ = (-(1 + cos(w0)) * gainLinear / 2) / a0;     ///b0
	*buff_double++ = (alpha - 1) / a0;                           ///a2
	*buff_double   = (2 * cos(w0)) / a0;                         ////a1
}
void Filter_1st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800a0ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0b0:	b090      	sub	sp, #64	; 0x40
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6178      	str	r0, [r7, #20]
 800a0b6:	60fa      	str	r2, [r7, #12]
 800a0b8:	461a      	mov	r2, r3
 800a0ba:	460b      	mov	r3, r1
 800a0bc:	74fb      	strb	r3, [r7, #19]
 800a0be:	4613      	mov	r3, r2
 800a0c0:	823b      	strh	r3, [r7, #16]
	double gainLinear,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800a0c2:	4b98      	ldr	r3, [pc, #608]	; (800a324 <Filter_1st_Order_Butterworth+0x278>)
 800a0c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	f7f6 f8b6 	bl	800023c <__adddf3>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	460b      	mov	r3, r1
 800a0d4:	e9c7 2300 	strd	r2, r3, [r7]
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f7f6 f9eb 	bl	80004b4 <__aeabi_ui2d>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	460b      	mov	r3, r1
 800a0e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0e6:	f7f6 fa5f 	bl	80005a8 <__aeabi_dmul>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	4b8d      	ldr	r3, [pc, #564]	; (800a328 <Filter_1st_Order_Butterworth+0x27c>)
 800a0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f8:	f7f6 fb80 	bl	80007fc <__aeabi_ddiv>
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	460b      	mov	r3, r1
 800a100:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	sn = sin(omega);
 800a104:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a108:	f005 fb48 	bl	800f79c <sin>
 800a10c:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800a110:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a114:	f005 fb0c 	bl	800f730 <cos>
 800a118:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	a0 = sn + cs + 1;
 800a11c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a120:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a124:	f7f6 f88a 	bl	800023c <__adddf3>
 800a128:	4602      	mov	r2, r0
 800a12a:	460b      	mov	r3, r1
 800a12c:	4610      	mov	r0, r2
 800a12e:	4619      	mov	r1, r3
 800a130:	f04f 0200 	mov.w	r2, #0
 800a134:	4b7d      	ldr	r3, [pc, #500]	; (800a32c <Filter_1st_Order_Butterworth+0x280>)
 800a136:	f7f6 f881 	bl	800023c <__adddf3>
 800a13a:	4602      	mov	r2, r0
 800a13c:	460b      	mov	r3, r1
 800a13e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800a142:	8a3b      	ldrh	r3, [r7, #16]
 800a144:	4a7a      	ldr	r2, [pc, #488]	; (800a330 <Filter_1st_Order_Butterworth+0x284>)
 800a146:	fba2 2303 	umull	r2, r3, r2, r3
 800a14a:	091b      	lsrs	r3, r3, #4
 800a14c:	b29b      	uxth	r3, r3
 800a14e:	4618      	mov	r0, r3
 800a150:	f7f6 f9c0 	bl	80004d4 <__aeabi_i2d>
 800a154:	4602      	mov	r2, r0
 800a156:	460b      	mov	r3, r1
 800a158:	f04f 0000 	mov.w	r0, #0
 800a15c:	4975      	ldr	r1, [pc, #468]	; (800a334 <Filter_1st_Order_Butterworth+0x288>)
 800a15e:	f005 fb57 	bl	800f810 <pow>
 800a162:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800a166:	7cfb      	ldrb	r3, [r7, #19]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d173      	bne.n	800a254 <Filter_1st_Order_Butterworth+0x1a8>
	{
		*buff_double++ = 0;  ///b2
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	f103 0208 	add.w	r2, r3, #8
 800a172:	617a      	str	r2, [r7, #20]
 800a174:	f04f 0100 	mov.w	r1, #0
 800a178:	f04f 0200 	mov.w	r2, #0
 800a17c:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = -gainLinear * (1 + cs) / a0;  ///b1 
 800a180:	69bc      	ldr	r4, [r7, #24]
 800a182:	69fb      	ldr	r3, [r7, #28]
 800a184:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800a188:	f04f 0200 	mov.w	r2, #0
 800a18c:	4b67      	ldr	r3, [pc, #412]	; (800a32c <Filter_1st_Order_Butterworth+0x280>)
 800a18e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a192:	f7f6 f853 	bl	800023c <__adddf3>
 800a196:	4602      	mov	r2, r0
 800a198:	460b      	mov	r3, r1
 800a19a:	4620      	mov	r0, r4
 800a19c:	4629      	mov	r1, r5
 800a19e:	f7f6 fa03 	bl	80005a8 <__aeabi_dmul>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	460c      	mov	r4, r1
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	4621      	mov	r1, r4
 800a1aa:	697c      	ldr	r4, [r7, #20]
 800a1ac:	f104 0308 	add.w	r3, r4, #8
 800a1b0:	617b      	str	r3, [r7, #20]
 800a1b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a1b6:	f7f6 fb21 	bl	80007fc <__aeabi_ddiv>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	460b      	mov	r3, r1
 800a1be:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * (1 + cs) / a0;  ///b0 
 800a1c2:	f04f 0200 	mov.w	r2, #0
 800a1c6:	4b59      	ldr	r3, [pc, #356]	; (800a32c <Filter_1st_Order_Butterworth+0x280>)
 800a1c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a1cc:	f7f6 f836 	bl	800023c <__adddf3>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	460c      	mov	r4, r1
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	4621      	mov	r1, r4
 800a1d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a1dc:	f7f6 f9e4 	bl	80005a8 <__aeabi_dmul>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	460c      	mov	r4, r1
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	4621      	mov	r1, r4
 800a1e8:	697c      	ldr	r4, [r7, #20]
 800a1ea:	f104 0308 	add.w	r3, r4, #8
 800a1ee:	617b      	str	r3, [r7, #20]
 800a1f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a1f4:	f7f6 fb02 	bl	80007fc <__aeabi_ddiv>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	f103 0208 	add.w	r2, r3, #8
 800a206:	617a      	str	r2, [r7, #20]
 800a208:	f04f 0100 	mov.w	r1, #0
 800a20c:	f04f 0200 	mov.w	r2, #0
 800a210:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800a214:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a218:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a21c:	f7f6 f80c 	bl	8000238 <__aeabi_dsub>
 800a220:	4603      	mov	r3, r0
 800a222:	460c      	mov	r4, r1
 800a224:	4618      	mov	r0, r3
 800a226:	4621      	mov	r1, r4
 800a228:	f04f 0200 	mov.w	r2, #0
 800a22c:	4b3f      	ldr	r3, [pc, #252]	; (800a32c <Filter_1st_Order_Butterworth+0x280>)
 800a22e:	f7f6 f803 	bl	8000238 <__aeabi_dsub>
 800a232:	4603      	mov	r3, r0
 800a234:	460c      	mov	r4, r1
 800a236:	469a      	mov	sl, r3
 800a238:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800a23c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a240:	4650      	mov	r0, sl
 800a242:	4659      	mov	r1, fp
 800a244:	f7f6 fada 	bl	80007fc <__aeabi_ddiv>
 800a248:	4603      	mov	r3, r0
 800a24a:	460c      	mov	r4, r1
 800a24c:	697a      	ldr	r2, [r7, #20]
 800a24e:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
		*buff_double++ = gainLinear * sn / a0;  ///b0 
		*buff_double++ = 0;  ///a2
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
	}
}
 800a252:	e061      	b.n	800a318 <Filter_1st_Order_Butterworth+0x26c>
	else if(HPLP == LOW_PASS_FILTER)
 800a254:	7cfb      	ldrb	r3, [r7, #19]
 800a256:	2b01      	cmp	r3, #1
 800a258:	d15e      	bne.n	800a318 <Filter_1st_Order_Butterworth+0x26c>
		*buff_double++ = 0;  ///b2
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	f103 0208 	add.w	r2, r3, #8
 800a260:	617a      	str	r2, [r7, #20]
 800a262:	f04f 0100 	mov.w	r1, #0
 800a266:	f04f 0200 	mov.w	r2, #0
 800a26a:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
 800a26e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a272:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a276:	f7f6 f997 	bl	80005a8 <__aeabi_dmul>
 800a27a:	4603      	mov	r3, r0
 800a27c:	460c      	mov	r4, r1
 800a27e:	4618      	mov	r0, r3
 800a280:	4621      	mov	r1, r4
 800a282:	697c      	ldr	r4, [r7, #20]
 800a284:	f104 0308 	add.w	r3, r4, #8
 800a288:	617b      	str	r3, [r7, #20]
 800a28a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a28e:	f7f6 fab5 	bl	80007fc <__aeabi_ddiv>
 800a292:	4602      	mov	r2, r0
 800a294:	460b      	mov	r3, r1
 800a296:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * sn / a0;  ///b0 
 800a29a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a29e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a2a2:	f7f6 f981 	bl	80005a8 <__aeabi_dmul>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	460c      	mov	r4, r1
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	4621      	mov	r1, r4
 800a2ae:	697c      	ldr	r4, [r7, #20]
 800a2b0:	f104 0308 	add.w	r3, r4, #8
 800a2b4:	617b      	str	r3, [r7, #20]
 800a2b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a2ba:	f7f6 fa9f 	bl	80007fc <__aeabi_ddiv>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	f103 0208 	add.w	r2, r3, #8
 800a2cc:	617a      	str	r2, [r7, #20]
 800a2ce:	f04f 0100 	mov.w	r1, #0
 800a2d2:	f04f 0200 	mov.w	r2, #0
 800a2d6:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800a2da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a2de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a2e2:	f7f5 ffa9 	bl	8000238 <__aeabi_dsub>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	460c      	mov	r4, r1
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	4621      	mov	r1, r4
 800a2ee:	f04f 0200 	mov.w	r2, #0
 800a2f2:	4b0e      	ldr	r3, [pc, #56]	; (800a32c <Filter_1st_Order_Butterworth+0x280>)
 800a2f4:	f7f5 ffa0 	bl	8000238 <__aeabi_dsub>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	460c      	mov	r4, r1
 800a2fc:	4698      	mov	r8, r3
 800a2fe:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800a302:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a306:	4640      	mov	r0, r8
 800a308:	4649      	mov	r1, r9
 800a30a:	f7f6 fa77 	bl	80007fc <__aeabi_ddiv>
 800a30e:	4603      	mov	r3, r0
 800a310:	460c      	mov	r4, r1
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	e9c2 3400 	strd	r3, r4, [r2]
}
 800a318:	bf00      	nop
 800a31a:	3740      	adds	r7, #64	; 0x40
 800a31c:	46bd      	mov	sp, r7
 800a31e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a322:	bf00      	nop
 800a324:	0801ef18 	.word	0x0801ef18
 800a328:	0801ef10 	.word	0x0801ef10
 800a32c:	3ff00000 	.word	0x3ff00000
 800a330:	cccccccd 	.word	0xcccccccd
 800a334:	40240000 	.word	0x40240000

0800a338 <Filter_2st_Order_Butterworth>:
void Filter_2st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800a338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33c:	b093      	sub	sp, #76	; 0x4c
 800a33e:	af00      	add	r7, sp, #0
 800a340:	60f8      	str	r0, [r7, #12]
 800a342:	607a      	str	r2, [r7, #4]
 800a344:	461a      	mov	r2, r3
 800a346:	460b      	mov	r3, r1
 800a348:	72fb      	strb	r3, [r7, #11]
 800a34a:	4613      	mov	r3, r2
 800a34c:	813b      	strh	r3, [r7, #8]
	double gainLinear,alpha,omega,sn,cs,a0,f0;	
	f0 = Freq;
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f7f6 f8b0 	bl	80004b4 <__aeabi_ui2d>
 800a354:	4603      	mov	r3, r0
 800a356:	460c      	mov	r4, r1
 800a358:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	omega = 2 * pi * f0 /Fs;
 800a35c:	4b7e      	ldr	r3, [pc, #504]	; (800a558 <Filter_2st_Order_Butterworth+0x220>)
 800a35e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a362:	4602      	mov	r2, r0
 800a364:	460b      	mov	r3, r1
 800a366:	f7f5 ff69 	bl	800023c <__adddf3>
 800a36a:	4603      	mov	r3, r0
 800a36c:	460c      	mov	r4, r1
 800a36e:	4618      	mov	r0, r3
 800a370:	4621      	mov	r1, r4
 800a372:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a376:	f7f6 f917 	bl	80005a8 <__aeabi_dmul>
 800a37a:	4603      	mov	r3, r0
 800a37c:	460c      	mov	r4, r1
 800a37e:	4618      	mov	r0, r3
 800a380:	4621      	mov	r1, r4
 800a382:	4b76      	ldr	r3, [pc, #472]	; (800a55c <Filter_2st_Order_Butterworth+0x224>)
 800a384:	cb18      	ldmia	r3, {r3, r4}
 800a386:	461a      	mov	r2, r3
 800a388:	4623      	mov	r3, r4
 800a38a:	f7f6 fa37 	bl	80007fc <__aeabi_ddiv>
 800a38e:	4603      	mov	r3, r0
 800a390:	460c      	mov	r4, r1
 800a392:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	sn = sin(omega);
 800a396:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a39a:	f005 f9ff 	bl	800f79c <sin>
 800a39e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800a3a2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a3a6:	f005 f9c3 	bl	800f730 <cos>
 800a3aa:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	alpha = sn / (2 * (1/ sqrt(2)));
 800a3ae:	a368      	add	r3, pc, #416	; (adr r3, 800a550 <Filter_2st_Order_Butterworth+0x218>)
 800a3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a3b8:	f7f6 fa20 	bl	80007fc <__aeabi_ddiv>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	460c      	mov	r4, r1
 800a3c0:	e9c7 3408 	strd	r3, r4, [r7, #32]
	a0 = 1 + alpha; 
 800a3c4:	f04f 0200 	mov.w	r2, #0
 800a3c8:	4b65      	ldr	r3, [pc, #404]	; (800a560 <Filter_2st_Order_Butterworth+0x228>)
 800a3ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a3ce:	f7f5 ff35 	bl	800023c <__adddf3>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	460c      	mov	r4, r1
 800a3d6:	e9c7 3406 	strd	r3, r4, [r7, #24]
	gainLinear = pow(10,(Gain/20));
 800a3da:	893b      	ldrh	r3, [r7, #8]
 800a3dc:	4a61      	ldr	r2, [pc, #388]	; (800a564 <Filter_2st_Order_Butterworth+0x22c>)
 800a3de:	fba2 2303 	umull	r2, r3, r2, r3
 800a3e2:	091b      	lsrs	r3, r3, #4
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7f6 f874 	bl	80004d4 <__aeabi_i2d>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	4623      	mov	r3, r4
 800a3f4:	f04f 0000 	mov.w	r0, #0
 800a3f8:	495b      	ldr	r1, [pc, #364]	; (800a568 <Filter_2st_Order_Butterworth+0x230>)
 800a3fa:	f005 fa09 	bl	800f810 <pow>
 800a3fe:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if(HPLP == HIGH_PASS_FILTER)
 800a402:	7afb      	ldrb	r3, [r7, #11]
 800a404:	2b00      	cmp	r3, #0
 800a406:	f040 80b1 	bne.w	800a56c <Filter_2st_Order_Butterworth+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800a40a:	f04f 0200 	mov.w	r2, #0
 800a40e:	4b54      	ldr	r3, [pc, #336]	; (800a560 <Filter_2st_Order_Butterworth+0x228>)
 800a410:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a414:	f7f5 ff12 	bl	800023c <__adddf3>
 800a418:	4603      	mov	r3, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	4618      	mov	r0, r3
 800a41e:	4621      	mov	r1, r4
 800a420:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a424:	f7f6 f9ea 	bl	80007fc <__aeabi_ddiv>
 800a428:	4603      	mov	r3, r0
 800a42a:	460c      	mov	r4, r1
 800a42c:	4618      	mov	r0, r3
 800a42e:	4621      	mov	r1, r4
 800a430:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a434:	f7f6 f8b8 	bl	80005a8 <__aeabi_dmul>
 800a438:	4603      	mov	r3, r0
 800a43a:	460c      	mov	r4, r1
 800a43c:	4618      	mov	r0, r3
 800a43e:	4621      	mov	r1, r4
 800a440:	68fc      	ldr	r4, [r7, #12]
 800a442:	f104 0308 	add.w	r3, r4, #8
 800a446:	60fb      	str	r3, [r7, #12]
 800a448:	f04f 0200 	mov.w	r2, #0
 800a44c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a450:	f7f6 f9d4 	bl	80007fc <__aeabi_ddiv>
 800a454:	4602      	mov	r2, r0
 800a456:	460b      	mov	r3, r1
 800a458:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800a45c:	f04f 0200 	mov.w	r2, #0
 800a460:	4b3f      	ldr	r3, [pc, #252]	; (800a560 <Filter_2st_Order_Butterworth+0x228>)
 800a462:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a466:	f7f5 fee9 	bl	800023c <__adddf3>
 800a46a:	4603      	mov	r3, r0
 800a46c:	460c      	mov	r4, r1
 800a46e:	469a      	mov	sl, r3
 800a470:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800a474:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a478:	4650      	mov	r0, sl
 800a47a:	4659      	mov	r1, fp
 800a47c:	f7f6 f9be 	bl	80007fc <__aeabi_ddiv>
 800a480:	4603      	mov	r3, r0
 800a482:	460c      	mov	r4, r1
 800a484:	4618      	mov	r0, r3
 800a486:	4621      	mov	r1, r4
 800a488:	68fc      	ldr	r4, [r7, #12]
 800a48a:	f104 0308 	add.w	r3, r4, #8
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a494:	f7f6 f888 	bl	80005a8 <__aeabi_dmul>
 800a498:	4602      	mov	r2, r0
 800a49a:	460b      	mov	r3, r1
 800a49c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800a4a0:	f04f 0200 	mov.w	r2, #0
 800a4a4:	4b2e      	ldr	r3, [pc, #184]	; (800a560 <Filter_2st_Order_Butterworth+0x228>)
 800a4a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a4aa:	f7f5 fec7 	bl	800023c <__adddf3>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a4ba:	f7f6 f99f 	bl	80007fc <__aeabi_ddiv>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	460c      	mov	r4, r1
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a4ca:	f7f6 f86d 	bl	80005a8 <__aeabi_dmul>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	4621      	mov	r1, r4
 800a4d6:	68fc      	ldr	r4, [r7, #12]
 800a4d8:	f104 0308 	add.w	r3, r4, #8
 800a4dc:	60fb      	str	r3, [r7, #12]
 800a4de:	f04f 0200 	mov.w	r2, #0
 800a4e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a4e6:	f7f6 f989 	bl	80007fc <__aeabi_ddiv>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	460b      	mov	r3, r1
 800a4ee:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800a4f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a4f6:	f04f 0000 	mov.w	r0, #0
 800a4fa:	4919      	ldr	r1, [pc, #100]	; (800a560 <Filter_2st_Order_Butterworth+0x228>)
 800a4fc:	f7f5 fe9c 	bl	8000238 <__aeabi_dsub>
 800a500:	4603      	mov	r3, r0
 800a502:	460c      	mov	r4, r1
 800a504:	4698      	mov	r8, r3
 800a506:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800a50a:	68fc      	ldr	r4, [r7, #12]
 800a50c:	f104 0308 	add.w	r3, r4, #8
 800a510:	60fb      	str	r3, [r7, #12]
 800a512:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a516:	4640      	mov	r0, r8
 800a518:	4649      	mov	r1, r9
 800a51a:	f7f6 f96f 	bl	80007fc <__aeabi_ddiv>
 800a51e:	4602      	mov	r2, r0
 800a520:	460b      	mov	r3, r1
 800a522:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800a526:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a52a:	4602      	mov	r2, r0
 800a52c:	460b      	mov	r3, r1
 800a52e:	f7f5 fe85 	bl	800023c <__adddf3>
 800a532:	4603      	mov	r3, r0
 800a534:	460c      	mov	r4, r1
 800a536:	4618      	mov	r0, r3
 800a538:	4621      	mov	r1, r4
 800a53a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a53e:	f7f6 f95d 	bl	80007fc <__aeabi_ddiv>
 800a542:	4603      	mov	r3, r0
 800a544:	460c      	mov	r4, r1
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800a54c:	e0b0      	b.n	800a6b0 <Filter_2st_Order_Butterworth+0x378>
 800a54e:	bf00      	nop
 800a550:	667f3bcc 	.word	0x667f3bcc
 800a554:	3ff6a09e 	.word	0x3ff6a09e
 800a558:	0801ef18 	.word	0x0801ef18
 800a55c:	0801ef10 	.word	0x0801ef10
 800a560:	3ff00000 	.word	0x3ff00000
 800a564:	cccccccd 	.word	0xcccccccd
 800a568:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800a56c:	7afb      	ldrb	r3, [r7, #11]
 800a56e:	2b01      	cmp	r3, #1
 800a570:	f040 809e 	bne.w	800a6b0 <Filter_2st_Order_Butterworth+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800a574:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a578:	f04f 0000 	mov.w	r0, #0
 800a57c:	494f      	ldr	r1, [pc, #316]	; (800a6bc <Filter_2st_Order_Butterworth+0x384>)
 800a57e:	f7f5 fe5b 	bl	8000238 <__aeabi_dsub>
 800a582:	4603      	mov	r3, r0
 800a584:	460c      	mov	r4, r1
 800a586:	4618      	mov	r0, r3
 800a588:	4621      	mov	r1, r4
 800a58a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a58e:	f7f6 f935 	bl	80007fc <__aeabi_ddiv>
 800a592:	4603      	mov	r3, r0
 800a594:	460c      	mov	r4, r1
 800a596:	4618      	mov	r0, r3
 800a598:	4621      	mov	r1, r4
 800a59a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a59e:	f7f6 f803 	bl	80005a8 <__aeabi_dmul>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	460c      	mov	r4, r1
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	4621      	mov	r1, r4
 800a5aa:	68fc      	ldr	r4, [r7, #12]
 800a5ac:	f104 0308 	add.w	r3, r4, #8
 800a5b0:	60fb      	str	r3, [r7, #12]
 800a5b2:	f04f 0200 	mov.w	r2, #0
 800a5b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a5ba:	f7f6 f91f 	bl	80007fc <__aeabi_ddiv>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800a5c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a5ca:	f04f 0000 	mov.w	r0, #0
 800a5ce:	493b      	ldr	r1, [pc, #236]	; (800a6bc <Filter_2st_Order_Butterworth+0x384>)
 800a5d0:	f7f5 fe32 	bl	8000238 <__aeabi_dsub>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	4618      	mov	r0, r3
 800a5da:	4621      	mov	r1, r4
 800a5dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a5e0:	f7f6 f90c 	bl	80007fc <__aeabi_ddiv>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	4621      	mov	r1, r4
 800a5ec:	68fc      	ldr	r4, [r7, #12]
 800a5ee:	f104 0308 	add.w	r3, r4, #8
 800a5f2:	60fb      	str	r3, [r7, #12]
 800a5f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a5f8:	f7f5 ffd6 	bl	80005a8 <__aeabi_dmul>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	460b      	mov	r3, r1
 800a600:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800a604:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a608:	f04f 0000 	mov.w	r0, #0
 800a60c:	492b      	ldr	r1, [pc, #172]	; (800a6bc <Filter_2st_Order_Butterworth+0x384>)
 800a60e:	f7f5 fe13 	bl	8000238 <__aeabi_dsub>
 800a612:	4603      	mov	r3, r0
 800a614:	460c      	mov	r4, r1
 800a616:	4618      	mov	r0, r3
 800a618:	4621      	mov	r1, r4
 800a61a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a61e:	f7f6 f8ed 	bl	80007fc <__aeabi_ddiv>
 800a622:	4603      	mov	r3, r0
 800a624:	460c      	mov	r4, r1
 800a626:	4618      	mov	r0, r3
 800a628:	4621      	mov	r1, r4
 800a62a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a62e:	f7f5 ffbb 	bl	80005a8 <__aeabi_dmul>
 800a632:	4603      	mov	r3, r0
 800a634:	460c      	mov	r4, r1
 800a636:	4618      	mov	r0, r3
 800a638:	4621      	mov	r1, r4
 800a63a:	68fc      	ldr	r4, [r7, #12]
 800a63c:	f104 0308 	add.w	r3, r4, #8
 800a640:	60fb      	str	r3, [r7, #12]
 800a642:	f04f 0200 	mov.w	r2, #0
 800a646:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a64a:	f7f6 f8d7 	bl	80007fc <__aeabi_ddiv>
 800a64e:	4602      	mov	r2, r0
 800a650:	460b      	mov	r3, r1
 800a652:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800a656:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a65a:	f04f 0000 	mov.w	r0, #0
 800a65e:	4917      	ldr	r1, [pc, #92]	; (800a6bc <Filter_2st_Order_Butterworth+0x384>)
 800a660:	f7f5 fdea 	bl	8000238 <__aeabi_dsub>
 800a664:	4603      	mov	r3, r0
 800a666:	460c      	mov	r4, r1
 800a668:	461d      	mov	r5, r3
 800a66a:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800a66e:	68fc      	ldr	r4, [r7, #12]
 800a670:	f104 0308 	add.w	r3, r4, #8
 800a674:	60fb      	str	r3, [r7, #12]
 800a676:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a67a:	4628      	mov	r0, r5
 800a67c:	4631      	mov	r1, r6
 800a67e:	f7f6 f8bd 	bl	80007fc <__aeabi_ddiv>
 800a682:	4602      	mov	r2, r0
 800a684:	460b      	mov	r3, r1
 800a686:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800a68a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a68e:	4602      	mov	r2, r0
 800a690:	460b      	mov	r3, r1
 800a692:	f7f5 fdd3 	bl	800023c <__adddf3>
 800a696:	4603      	mov	r3, r0
 800a698:	460c      	mov	r4, r1
 800a69a:	4618      	mov	r0, r3
 800a69c:	4621      	mov	r1, r4
 800a69e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a6a2:	f7f6 f8ab 	bl	80007fc <__aeabi_ddiv>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	460c      	mov	r4, r1
 800a6aa:	68fa      	ldr	r2, [r7, #12]
 800a6ac:	e9c2 3400 	strd	r3, r4, [r2]
}
 800a6b0:	bf00      	nop
 800a6b2:	374c      	adds	r7, #76	; 0x4c
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ba:	bf00      	nop
 800a6bc:	3ff00000 	.word	0x3ff00000

0800a6c0 <Filter_Higher_Order_Butterworth>:
void Filter_Higher_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain, SCH_U8 orderindex,SCH_U8 i)
{
 800a6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c4:	b095      	sub	sp, #84	; 0x54
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6178      	str	r0, [r7, #20]
 800a6ca:	60fa      	str	r2, [r7, #12]
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	460b      	mov	r3, r1
 800a6d0:	74fb      	strb	r3, [r7, #19]
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0,orderangle;
	omega = 2 * pi * Freq /Fs;
 800a6d6:	4ba2      	ldr	r3, [pc, #648]	; (800a960 <Filter_Higher_Order_Butterworth+0x2a0>)
 800a6d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a6dc:	4602      	mov	r2, r0
 800a6de:	460b      	mov	r3, r1
 800a6e0:	f7f5 fdac 	bl	800023c <__adddf3>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	460c      	mov	r4, r1
 800a6e8:	e9c7 3400 	strd	r3, r4, [r7]
 800a6ec:	68f8      	ldr	r0, [r7, #12]
 800a6ee:	f7f5 fee1 	bl	80004b4 <__aeabi_ui2d>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	460c      	mov	r4, r1
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	4623      	mov	r3, r4
 800a6fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a6fe:	f7f5 ff53 	bl	80005a8 <__aeabi_dmul>
 800a702:	4603      	mov	r3, r0
 800a704:	460c      	mov	r4, r1
 800a706:	4618      	mov	r0, r3
 800a708:	4621      	mov	r1, r4
 800a70a:	4b96      	ldr	r3, [pc, #600]	; (800a964 <Filter_Higher_Order_Butterworth+0x2a4>)
 800a70c:	cb18      	ldmia	r3, {r3, r4}
 800a70e:	461a      	mov	r2, r3
 800a710:	4623      	mov	r3, r4
 800a712:	f7f6 f873 	bl	80007fc <__aeabi_ddiv>
 800a716:	4603      	mov	r3, r0
 800a718:	460c      	mov	r4, r1
 800a71a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	sn = sin(omega);
 800a71e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a722:	f005 f83b 	bl	800f79c <sin>
 800a726:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	cs = cos(omega);
 800a72a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a72e:	f004 ffff 	bl	800f730 <cos>
 800a732:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	orderangle = (pi / orderindex) * (i + 0.5);
 800a736:	4b8a      	ldr	r3, [pc, #552]	; (800a960 <Filter_Higher_Order_Butterworth+0x2a0>)
 800a738:	cb18      	ldmia	r3, {r3, r4}
 800a73a:	e9c7 3400 	strd	r3, r4, [r7]
 800a73e:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800a742:	4618      	mov	r0, r3
 800a744:	f7f5 fec6 	bl	80004d4 <__aeabi_i2d>
 800a748:	4603      	mov	r3, r0
 800a74a:	460c      	mov	r4, r1
 800a74c:	461a      	mov	r2, r3
 800a74e:	4623      	mov	r3, r4
 800a750:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a754:	f7f6 f852 	bl	80007fc <__aeabi_ddiv>
 800a758:	4603      	mov	r3, r0
 800a75a:	460c      	mov	r4, r1
 800a75c:	e9c7 3400 	strd	r3, r4, [r7]
 800a760:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800a764:	4618      	mov	r0, r3
 800a766:	f7f5 feb5 	bl	80004d4 <__aeabi_i2d>
 800a76a:	f04f 0200 	mov.w	r2, #0
 800a76e:	4b7e      	ldr	r3, [pc, #504]	; (800a968 <Filter_Higher_Order_Butterworth+0x2a8>)
 800a770:	f7f5 fd64 	bl	800023c <__adddf3>
 800a774:	4603      	mov	r3, r0
 800a776:	460c      	mov	r4, r1
 800a778:	461a      	mov	r2, r3
 800a77a:	4623      	mov	r3, r4
 800a77c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a780:	f7f5 ff12 	bl	80005a8 <__aeabi_dmul>
 800a784:	4603      	mov	r3, r0
 800a786:	460c      	mov	r4, r1
 800a788:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / (2 * sin(orderangle))));
 800a78c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a790:	f005 f804 	bl	800f79c <sin>
 800a794:	4602      	mov	r2, r0
 800a796:	460b      	mov	r3, r1
 800a798:	f7f5 fd50 	bl	800023c <__adddf3>
 800a79c:	4603      	mov	r3, r0
 800a79e:	460c      	mov	r4, r1
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	4623      	mov	r3, r4
 800a7a4:	f04f 0000 	mov.w	r0, #0
 800a7a8:	4970      	ldr	r1, [pc, #448]	; (800a96c <Filter_Higher_Order_Butterworth+0x2ac>)
 800a7aa:	f7f6 f827 	bl	80007fc <__aeabi_ddiv>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	460c      	mov	r4, r1
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	4621      	mov	r1, r4
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	f7f5 fd3f 	bl	800023c <__adddf3>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	4623      	mov	r3, r4
 800a7c6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800a7ca:	f7f6 f817 	bl	80007fc <__aeabi_ddiv>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800a7d6:	f04f 0200 	mov.w	r2, #0
 800a7da:	4b64      	ldr	r3, [pc, #400]	; (800a96c <Filter_Higher_Order_Butterworth+0x2ac>)
 800a7dc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a7e0:	f7f5 fd2c 	bl	800023c <__adddf3>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	460c      	mov	r4, r1
 800a7e8:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));	
 800a7ec:	8a3b      	ldrh	r3, [r7, #16]
 800a7ee:	4a60      	ldr	r2, [pc, #384]	; (800a970 <Filter_Higher_Order_Butterworth+0x2b0>)
 800a7f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a7f4:	091b      	lsrs	r3, r3, #4
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f7f5 fe6b 	bl	80004d4 <__aeabi_i2d>
 800a7fe:	4603      	mov	r3, r0
 800a800:	460c      	mov	r4, r1
 800a802:	461a      	mov	r2, r3
 800a804:	4623      	mov	r3, r4
 800a806:	f04f 0000 	mov.w	r0, #0
 800a80a:	495a      	ldr	r1, [pc, #360]	; (800a974 <Filter_Higher_Order_Butterworth+0x2b4>)
 800a80c:	f005 f800 	bl	800f810 <pow>
 800a810:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800a814:	7cfb      	ldrb	r3, [r7, #19]
 800a816:	2b00      	cmp	r3, #0
 800a818:	f040 80ae 	bne.w	800a978 <Filter_Higher_Order_Butterworth+0x2b8>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800a81c:	f04f 0200 	mov.w	r2, #0
 800a820:	4b52      	ldr	r3, [pc, #328]	; (800a96c <Filter_Higher_Order_Butterworth+0x2ac>)
 800a822:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a826:	f7f5 fd09 	bl	800023c <__adddf3>
 800a82a:	4603      	mov	r3, r0
 800a82c:	460c      	mov	r4, r1
 800a82e:	4618      	mov	r0, r3
 800a830:	4621      	mov	r1, r4
 800a832:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a836:	f7f5 ffe1 	bl	80007fc <__aeabi_ddiv>
 800a83a:	4603      	mov	r3, r0
 800a83c:	460c      	mov	r4, r1
 800a83e:	4618      	mov	r0, r3
 800a840:	4621      	mov	r1, r4
 800a842:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a846:	f7f5 feaf 	bl	80005a8 <__aeabi_dmul>
 800a84a:	4603      	mov	r3, r0
 800a84c:	460c      	mov	r4, r1
 800a84e:	4618      	mov	r0, r3
 800a850:	4621      	mov	r1, r4
 800a852:	697c      	ldr	r4, [r7, #20]
 800a854:	f104 0308 	add.w	r3, r4, #8
 800a858:	617b      	str	r3, [r7, #20]
 800a85a:	f04f 0200 	mov.w	r2, #0
 800a85e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a862:	f7f5 ffcb 	bl	80007fc <__aeabi_ddiv>
 800a866:	4602      	mov	r2, r0
 800a868:	460b      	mov	r3, r1
 800a86a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800a86e:	f04f 0200 	mov.w	r2, #0
 800a872:	4b3e      	ldr	r3, [pc, #248]	; (800a96c <Filter_Higher_Order_Butterworth+0x2ac>)
 800a874:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a878:	f7f5 fce0 	bl	800023c <__adddf3>
 800a87c:	4603      	mov	r3, r0
 800a87e:	460c      	mov	r4, r1
 800a880:	469a      	mov	sl, r3
 800a882:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800a886:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a88a:	4650      	mov	r0, sl
 800a88c:	4659      	mov	r1, fp
 800a88e:	f7f5 ffb5 	bl	80007fc <__aeabi_ddiv>
 800a892:	4603      	mov	r3, r0
 800a894:	460c      	mov	r4, r1
 800a896:	4618      	mov	r0, r3
 800a898:	4621      	mov	r1, r4
 800a89a:	697c      	ldr	r4, [r7, #20]
 800a89c:	f104 0308 	add.w	r3, r4, #8
 800a8a0:	617b      	str	r3, [r7, #20]
 800a8a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a8a6:	f7f5 fe7f 	bl	80005a8 <__aeabi_dmul>
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	460b      	mov	r3, r1
 800a8ae:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800a8b2:	f04f 0200 	mov.w	r2, #0
 800a8b6:	4b2d      	ldr	r3, [pc, #180]	; (800a96c <Filter_Higher_Order_Butterworth+0x2ac>)
 800a8b8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a8bc:	f7f5 fcbe 	bl	800023c <__adddf3>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	4621      	mov	r1, r4
 800a8c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a8cc:	f7f5 ff96 	bl	80007fc <__aeabi_ddiv>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	460c      	mov	r4, r1
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	4621      	mov	r1, r4
 800a8d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a8dc:	f7f5 fe64 	bl	80005a8 <__aeabi_dmul>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	460c      	mov	r4, r1
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	4621      	mov	r1, r4
 800a8e8:	697c      	ldr	r4, [r7, #20]
 800a8ea:	f104 0308 	add.w	r3, r4, #8
 800a8ee:	617b      	str	r3, [r7, #20]
 800a8f0:	f04f 0200 	mov.w	r2, #0
 800a8f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a8f8:	f7f5 ff80 	bl	80007fc <__aeabi_ddiv>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800a904:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a908:	f04f 0000 	mov.w	r0, #0
 800a90c:	4917      	ldr	r1, [pc, #92]	; (800a96c <Filter_Higher_Order_Butterworth+0x2ac>)
 800a90e:	f7f5 fc93 	bl	8000238 <__aeabi_dsub>
 800a912:	4603      	mov	r3, r0
 800a914:	460c      	mov	r4, r1
 800a916:	4698      	mov	r8, r3
 800a918:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800a91c:	697c      	ldr	r4, [r7, #20]
 800a91e:	f104 0308 	add.w	r3, r4, #8
 800a922:	617b      	str	r3, [r7, #20]
 800a924:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a928:	4640      	mov	r0, r8
 800a92a:	4649      	mov	r1, r9
 800a92c:	f7f5 ff66 	bl	80007fc <__aeabi_ddiv>
 800a930:	4602      	mov	r2, r0
 800a932:	460b      	mov	r3, r1
 800a934:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800a938:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a93c:	4602      	mov	r2, r0
 800a93e:	460b      	mov	r3, r1
 800a940:	f7f5 fc7c 	bl	800023c <__adddf3>
 800a944:	4603      	mov	r3, r0
 800a946:	460c      	mov	r4, r1
 800a948:	4618      	mov	r0, r3
 800a94a:	4621      	mov	r1, r4
 800a94c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a950:	f7f5 ff54 	bl	80007fc <__aeabi_ddiv>
 800a954:	4603      	mov	r3, r0
 800a956:	460c      	mov	r4, r1
 800a958:	697a      	ldr	r2, [r7, #20]
 800a95a:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800a95e:	e0ad      	b.n	800aabc <Filter_Higher_Order_Butterworth+0x3fc>
 800a960:	0801ef18 	.word	0x0801ef18
 800a964:	0801ef10 	.word	0x0801ef10
 800a968:	3fe00000 	.word	0x3fe00000
 800a96c:	3ff00000 	.word	0x3ff00000
 800a970:	cccccccd 	.word	0xcccccccd
 800a974:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800a978:	7cfb      	ldrb	r3, [r7, #19]
 800a97a:	2b01      	cmp	r3, #1
 800a97c:	f040 809e 	bne.w	800aabc <Filter_Higher_Order_Butterworth+0x3fc>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800a980:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a984:	f04f 0000 	mov.w	r0, #0
 800a988:	494f      	ldr	r1, [pc, #316]	; (800aac8 <Filter_Higher_Order_Butterworth+0x408>)
 800a98a:	f7f5 fc55 	bl	8000238 <__aeabi_dsub>
 800a98e:	4603      	mov	r3, r0
 800a990:	460c      	mov	r4, r1
 800a992:	4618      	mov	r0, r3
 800a994:	4621      	mov	r1, r4
 800a996:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a99a:	f7f5 ff2f 	bl	80007fc <__aeabi_ddiv>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	4621      	mov	r1, r4
 800a9a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a9aa:	f7f5 fdfd 	bl	80005a8 <__aeabi_dmul>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	4621      	mov	r1, r4
 800a9b6:	697c      	ldr	r4, [r7, #20]
 800a9b8:	f104 0308 	add.w	r3, r4, #8
 800a9bc:	617b      	str	r3, [r7, #20]
 800a9be:	f04f 0200 	mov.w	r2, #0
 800a9c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9c6:	f7f5 ff19 	bl	80007fc <__aeabi_ddiv>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800a9d2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a9d6:	f04f 0000 	mov.w	r0, #0
 800a9da:	493b      	ldr	r1, [pc, #236]	; (800aac8 <Filter_Higher_Order_Butterworth+0x408>)
 800a9dc:	f7f5 fc2c 	bl	8000238 <__aeabi_dsub>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	460c      	mov	r4, r1
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	4621      	mov	r1, r4
 800a9e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a9ec:	f7f5 ff06 	bl	80007fc <__aeabi_ddiv>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	460c      	mov	r4, r1
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	697c      	ldr	r4, [r7, #20]
 800a9fa:	f104 0308 	add.w	r3, r4, #8
 800a9fe:	617b      	str	r3, [r7, #20]
 800aa00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa04:	f7f5 fdd0 	bl	80005a8 <__aeabi_dmul>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800aa10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aa14:	f04f 0000 	mov.w	r0, #0
 800aa18:	492b      	ldr	r1, [pc, #172]	; (800aac8 <Filter_Higher_Order_Butterworth+0x408>)
 800aa1a:	f7f5 fc0d 	bl	8000238 <__aeabi_dsub>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	460c      	mov	r4, r1
 800aa22:	4618      	mov	r0, r3
 800aa24:	4621      	mov	r1, r4
 800aa26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa2a:	f7f5 fee7 	bl	80007fc <__aeabi_ddiv>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	460c      	mov	r4, r1
 800aa32:	4618      	mov	r0, r3
 800aa34:	4621      	mov	r1, r4
 800aa36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa3a:	f7f5 fdb5 	bl	80005a8 <__aeabi_dmul>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	460c      	mov	r4, r1
 800aa42:	4618      	mov	r0, r3
 800aa44:	4621      	mov	r1, r4
 800aa46:	697c      	ldr	r4, [r7, #20]
 800aa48:	f104 0308 	add.w	r3, r4, #8
 800aa4c:	617b      	str	r3, [r7, #20]
 800aa4e:	f04f 0200 	mov.w	r2, #0
 800aa52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aa56:	f7f5 fed1 	bl	80007fc <__aeabi_ddiv>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800aa62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa66:	f04f 0000 	mov.w	r0, #0
 800aa6a:	4917      	ldr	r1, [pc, #92]	; (800aac8 <Filter_Higher_Order_Butterworth+0x408>)
 800aa6c:	f7f5 fbe4 	bl	8000238 <__aeabi_dsub>
 800aa70:	4603      	mov	r3, r0
 800aa72:	460c      	mov	r4, r1
 800aa74:	461d      	mov	r5, r3
 800aa76:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800aa7a:	697c      	ldr	r4, [r7, #20]
 800aa7c:	f104 0308 	add.w	r3, r4, #8
 800aa80:	617b      	str	r3, [r7, #20]
 800aa82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa86:	4628      	mov	r0, r5
 800aa88:	4631      	mov	r1, r6
 800aa8a:	f7f5 feb7 	bl	80007fc <__aeabi_ddiv>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	460b      	mov	r3, r1
 800aa92:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800aa96:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	f7f5 fbcd 	bl	800023c <__adddf3>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	460c      	mov	r4, r1
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	4621      	mov	r1, r4
 800aaaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aaae:	f7f5 fea5 	bl	80007fc <__aeabi_ddiv>
 800aab2:	4603      	mov	r3, r0
 800aab4:	460c      	mov	r4, r1
 800aab6:	697a      	ldr	r2, [r7, #20]
 800aab8:	e9c2 3400 	strd	r3, r4, [r2]
}
 800aabc:	bf00      	nop
 800aabe:	3754      	adds	r7, #84	; 0x54
 800aac0:	46bd      	mov	sp, r7
 800aac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac6:	bf00      	nop
 800aac8:	3ff00000 	.word	0x3ff00000
 800aacc:	00000000 	.word	0x00000000

0800aad0 <Filter_2st_Order_Bessel>:
void Filter_2st_Order_Bessel(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800aad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aad4:	b093      	sub	sp, #76	; 0x4c
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6178      	str	r0, [r7, #20]
 800aada:	60fa      	str	r2, [r7, #12]
 800aadc:	461a      	mov	r2, r3
 800aade:	460b      	mov	r3, r1
 800aae0:	74fb      	strb	r3, [r7, #19]
 800aae2:	4613      	mov	r3, r2
 800aae4:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800aae6:	4b82      	ldr	r3, [pc, #520]	; (800acf0 <Filter_2st_Order_Bessel+0x220>)
 800aae8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800aaec:	4602      	mov	r2, r0
 800aaee:	460b      	mov	r3, r1
 800aaf0:	f7f5 fba4 	bl	800023c <__adddf3>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	460c      	mov	r4, r1
 800aaf8:	e9c7 3400 	strd	r3, r4, [r7]
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f7f5 fcd9 	bl	80004b4 <__aeabi_ui2d>
 800ab02:	4603      	mov	r3, r0
 800ab04:	460c      	mov	r4, r1
 800ab06:	461a      	mov	r2, r3
 800ab08:	4623      	mov	r3, r4
 800ab0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ab0e:	f7f5 fd4b 	bl	80005a8 <__aeabi_dmul>
 800ab12:	4603      	mov	r3, r0
 800ab14:	460c      	mov	r4, r1
 800ab16:	4618      	mov	r0, r3
 800ab18:	4621      	mov	r1, r4
 800ab1a:	4b76      	ldr	r3, [pc, #472]	; (800acf4 <Filter_2st_Order_Bessel+0x224>)
 800ab1c:	cb18      	ldmia	r3, {r3, r4}
 800ab1e:	461a      	mov	r2, r3
 800ab20:	4623      	mov	r3, r4
 800ab22:	f7f5 fe6b 	bl	80007fc <__aeabi_ddiv>
 800ab26:	4603      	mov	r3, r0
 800ab28:	460c      	mov	r4, r1
 800ab2a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	sn = sin(omega);
 800ab2e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800ab32:	f004 fe33 	bl	800f79c <sin>
 800ab36:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	cs = cos(omega);
 800ab3a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800ab3e:	f004 fdf7 	bl	800f730 <cos>
 800ab42:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / sqrt(3)));
 800ab46:	a368      	add	r3, pc, #416	; (adr r3, 800ace8 <Filter_2st_Order_Bessel+0x218>)
 800ab48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab4c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ab50:	f7f5 fe54 	bl	80007fc <__aeabi_ddiv>
 800ab54:	4603      	mov	r3, r0
 800ab56:	460c      	mov	r4, r1
 800ab58:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800ab5c:	f04f 0200 	mov.w	r2, #0
 800ab60:	4b65      	ldr	r3, [pc, #404]	; (800acf8 <Filter_2st_Order_Bessel+0x228>)
 800ab62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ab66:	f7f5 fb69 	bl	800023c <__adddf3>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	460c      	mov	r4, r1
 800ab6e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800ab72:	8a3b      	ldrh	r3, [r7, #16]
 800ab74:	4a61      	ldr	r2, [pc, #388]	; (800acfc <Filter_2st_Order_Bessel+0x22c>)
 800ab76:	fba2 2303 	umull	r2, r3, r2, r3
 800ab7a:	091b      	lsrs	r3, r3, #4
 800ab7c:	b29b      	uxth	r3, r3
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7f5 fca8 	bl	80004d4 <__aeabi_i2d>
 800ab84:	4603      	mov	r3, r0
 800ab86:	460c      	mov	r4, r1
 800ab88:	461a      	mov	r2, r3
 800ab8a:	4623      	mov	r3, r4
 800ab8c:	f04f 0000 	mov.w	r0, #0
 800ab90:	495b      	ldr	r1, [pc, #364]	; (800ad00 <Filter_2st_Order_Bessel+0x230>)
 800ab92:	f004 fe3d 	bl	800f810 <pow>
 800ab96:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800ab9a:	7cfb      	ldrb	r3, [r7, #19]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f040 80b1 	bne.w	800ad04 <Filter_2st_Order_Bessel+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800aba2:	f04f 0200 	mov.w	r2, #0
 800aba6:	4b54      	ldr	r3, [pc, #336]	; (800acf8 <Filter_2st_Order_Bessel+0x228>)
 800aba8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800abac:	f7f5 fb46 	bl	800023c <__adddf3>
 800abb0:	4603      	mov	r3, r0
 800abb2:	460c      	mov	r4, r1
 800abb4:	4618      	mov	r0, r3
 800abb6:	4621      	mov	r1, r4
 800abb8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800abbc:	f7f5 fe1e 	bl	80007fc <__aeabi_ddiv>
 800abc0:	4603      	mov	r3, r0
 800abc2:	460c      	mov	r4, r1
 800abc4:	4618      	mov	r0, r3
 800abc6:	4621      	mov	r1, r4
 800abc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800abcc:	f7f5 fcec 	bl	80005a8 <__aeabi_dmul>
 800abd0:	4603      	mov	r3, r0
 800abd2:	460c      	mov	r4, r1
 800abd4:	4618      	mov	r0, r3
 800abd6:	4621      	mov	r1, r4
 800abd8:	697c      	ldr	r4, [r7, #20]
 800abda:	f104 0308 	add.w	r3, r4, #8
 800abde:	617b      	str	r3, [r7, #20]
 800abe0:	f04f 0200 	mov.w	r2, #0
 800abe4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800abe8:	f7f5 fe08 	bl	80007fc <__aeabi_ddiv>
 800abec:	4602      	mov	r2, r0
 800abee:	460b      	mov	r3, r1
 800abf0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800abf4:	f04f 0200 	mov.w	r2, #0
 800abf8:	4b3f      	ldr	r3, [pc, #252]	; (800acf8 <Filter_2st_Order_Bessel+0x228>)
 800abfa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800abfe:	f7f5 fb1d 	bl	800023c <__adddf3>
 800ac02:	4603      	mov	r3, r0
 800ac04:	460c      	mov	r4, r1
 800ac06:	469a      	mov	sl, r3
 800ac08:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800ac0c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ac10:	4650      	mov	r0, sl
 800ac12:	4659      	mov	r1, fp
 800ac14:	f7f5 fdf2 	bl	80007fc <__aeabi_ddiv>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	4621      	mov	r1, r4
 800ac20:	697c      	ldr	r4, [r7, #20]
 800ac22:	f104 0308 	add.w	r3, r4, #8
 800ac26:	617b      	str	r3, [r7, #20]
 800ac28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ac2c:	f7f5 fcbc 	bl	80005a8 <__aeabi_dmul>
 800ac30:	4602      	mov	r2, r0
 800ac32:	460b      	mov	r3, r1
 800ac34:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800ac38:	f04f 0200 	mov.w	r2, #0
 800ac3c:	4b2e      	ldr	r3, [pc, #184]	; (800acf8 <Filter_2st_Order_Bessel+0x228>)
 800ac3e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ac42:	f7f5 fafb 	bl	800023c <__adddf3>
 800ac46:	4603      	mov	r3, r0
 800ac48:	460c      	mov	r4, r1
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	4621      	mov	r1, r4
 800ac4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ac52:	f7f5 fdd3 	bl	80007fc <__aeabi_ddiv>
 800ac56:	4603      	mov	r3, r0
 800ac58:	460c      	mov	r4, r1
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	4621      	mov	r1, r4
 800ac5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ac62:	f7f5 fca1 	bl	80005a8 <__aeabi_dmul>
 800ac66:	4603      	mov	r3, r0
 800ac68:	460c      	mov	r4, r1
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	4621      	mov	r1, r4
 800ac6e:	697c      	ldr	r4, [r7, #20]
 800ac70:	f104 0308 	add.w	r3, r4, #8
 800ac74:	617b      	str	r3, [r7, #20]
 800ac76:	f04f 0200 	mov.w	r2, #0
 800ac7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ac7e:	f7f5 fdbd 	bl	80007fc <__aeabi_ddiv>
 800ac82:	4602      	mov	r2, r0
 800ac84:	460b      	mov	r3, r1
 800ac86:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ac8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ac8e:	f04f 0000 	mov.w	r0, #0
 800ac92:	4919      	ldr	r1, [pc, #100]	; (800acf8 <Filter_2st_Order_Bessel+0x228>)
 800ac94:	f7f5 fad0 	bl	8000238 <__aeabi_dsub>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	460c      	mov	r4, r1
 800ac9c:	4698      	mov	r8, r3
 800ac9e:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800aca2:	697c      	ldr	r4, [r7, #20]
 800aca4:	f104 0308 	add.w	r3, r4, #8
 800aca8:	617b      	str	r3, [r7, #20]
 800acaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800acae:	4640      	mov	r0, r8
 800acb0:	4649      	mov	r1, r9
 800acb2:	f7f5 fda3 	bl	80007fc <__aeabi_ddiv>
 800acb6:	4602      	mov	r2, r0
 800acb8:	460b      	mov	r3, r1
 800acba:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800acbe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800acc2:	4602      	mov	r2, r0
 800acc4:	460b      	mov	r3, r1
 800acc6:	f7f5 fab9 	bl	800023c <__adddf3>
 800acca:	4603      	mov	r3, r0
 800accc:	460c      	mov	r4, r1
 800acce:	4618      	mov	r0, r3
 800acd0:	4621      	mov	r1, r4
 800acd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800acd6:	f7f5 fd91 	bl	80007fc <__aeabi_ddiv>
 800acda:	4603      	mov	r3, r0
 800acdc:	460c      	mov	r4, r1
 800acde:	697a      	ldr	r2, [r7, #20]
 800ace0:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800ace4:	e0b0      	b.n	800ae48 <Filter_2st_Order_Bessel+0x378>
 800ace6:	bf00      	nop
 800ace8:	4590331d 	.word	0x4590331d
 800acec:	3ff279a7 	.word	0x3ff279a7
 800acf0:	0801ef18 	.word	0x0801ef18
 800acf4:	0801ef10 	.word	0x0801ef10
 800acf8:	3ff00000 	.word	0x3ff00000
 800acfc:	cccccccd 	.word	0xcccccccd
 800ad00:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800ad04:	7cfb      	ldrb	r3, [r7, #19]
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	f040 809e 	bne.w	800ae48 <Filter_2st_Order_Bessel+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800ad0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ad10:	f04f 0000 	mov.w	r0, #0
 800ad14:	494f      	ldr	r1, [pc, #316]	; (800ae54 <Filter_2st_Order_Bessel+0x384>)
 800ad16:	f7f5 fa8f 	bl	8000238 <__aeabi_dsub>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	460c      	mov	r4, r1
 800ad1e:	4618      	mov	r0, r3
 800ad20:	4621      	mov	r1, r4
 800ad22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad26:	f7f5 fd69 	bl	80007fc <__aeabi_ddiv>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	460c      	mov	r4, r1
 800ad2e:	4618      	mov	r0, r3
 800ad30:	4621      	mov	r1, r4
 800ad32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad36:	f7f5 fc37 	bl	80005a8 <__aeabi_dmul>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	460c      	mov	r4, r1
 800ad3e:	4618      	mov	r0, r3
 800ad40:	4621      	mov	r1, r4
 800ad42:	697c      	ldr	r4, [r7, #20]
 800ad44:	f104 0308 	add.w	r3, r4, #8
 800ad48:	617b      	str	r3, [r7, #20]
 800ad4a:	f04f 0200 	mov.w	r2, #0
 800ad4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ad52:	f7f5 fd53 	bl	80007fc <__aeabi_ddiv>
 800ad56:	4602      	mov	r2, r0
 800ad58:	460b      	mov	r3, r1
 800ad5a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800ad5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ad62:	f04f 0000 	mov.w	r0, #0
 800ad66:	493b      	ldr	r1, [pc, #236]	; (800ae54 <Filter_2st_Order_Bessel+0x384>)
 800ad68:	f7f5 fa66 	bl	8000238 <__aeabi_dsub>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	460c      	mov	r4, r1
 800ad70:	4618      	mov	r0, r3
 800ad72:	4621      	mov	r1, r4
 800ad74:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad78:	f7f5 fd40 	bl	80007fc <__aeabi_ddiv>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	460c      	mov	r4, r1
 800ad80:	4618      	mov	r0, r3
 800ad82:	4621      	mov	r1, r4
 800ad84:	697c      	ldr	r4, [r7, #20]
 800ad86:	f104 0308 	add.w	r3, r4, #8
 800ad8a:	617b      	str	r3, [r7, #20]
 800ad8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad90:	f7f5 fc0a 	bl	80005a8 <__aeabi_dmul>
 800ad94:	4602      	mov	r2, r0
 800ad96:	460b      	mov	r3, r1
 800ad98:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800ad9c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ada0:	f04f 0000 	mov.w	r0, #0
 800ada4:	492b      	ldr	r1, [pc, #172]	; (800ae54 <Filter_2st_Order_Bessel+0x384>)
 800ada6:	f7f5 fa47 	bl	8000238 <__aeabi_dsub>
 800adaa:	4603      	mov	r3, r0
 800adac:	460c      	mov	r4, r1
 800adae:	4618      	mov	r0, r3
 800adb0:	4621      	mov	r1, r4
 800adb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800adb6:	f7f5 fd21 	bl	80007fc <__aeabi_ddiv>
 800adba:	4603      	mov	r3, r0
 800adbc:	460c      	mov	r4, r1
 800adbe:	4618      	mov	r0, r3
 800adc0:	4621      	mov	r1, r4
 800adc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800adc6:	f7f5 fbef 	bl	80005a8 <__aeabi_dmul>
 800adca:	4603      	mov	r3, r0
 800adcc:	460c      	mov	r4, r1
 800adce:	4618      	mov	r0, r3
 800add0:	4621      	mov	r1, r4
 800add2:	697c      	ldr	r4, [r7, #20]
 800add4:	f104 0308 	add.w	r3, r4, #8
 800add8:	617b      	str	r3, [r7, #20]
 800adda:	f04f 0200 	mov.w	r2, #0
 800adde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ade2:	f7f5 fd0b 	bl	80007fc <__aeabi_ddiv>
 800ade6:	4602      	mov	r2, r0
 800ade8:	460b      	mov	r3, r1
 800adea:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800adee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800adf2:	f04f 0000 	mov.w	r0, #0
 800adf6:	4917      	ldr	r1, [pc, #92]	; (800ae54 <Filter_2st_Order_Bessel+0x384>)
 800adf8:	f7f5 fa1e 	bl	8000238 <__aeabi_dsub>
 800adfc:	4603      	mov	r3, r0
 800adfe:	460c      	mov	r4, r1
 800ae00:	461d      	mov	r5, r3
 800ae02:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800ae06:	697c      	ldr	r4, [r7, #20]
 800ae08:	f104 0308 	add.w	r3, r4, #8
 800ae0c:	617b      	str	r3, [r7, #20]
 800ae0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ae12:	4628      	mov	r0, r5
 800ae14:	4631      	mov	r1, r6
 800ae16:	f7f5 fcf1 	bl	80007fc <__aeabi_ddiv>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	460b      	mov	r3, r1
 800ae1e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800ae22:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ae26:	4602      	mov	r2, r0
 800ae28:	460b      	mov	r3, r1
 800ae2a:	f7f5 fa07 	bl	800023c <__adddf3>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	460c      	mov	r4, r1
 800ae32:	4618      	mov	r0, r3
 800ae34:	4621      	mov	r1, r4
 800ae36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ae3a:	f7f5 fcdf 	bl	80007fc <__aeabi_ddiv>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	460c      	mov	r4, r1
 800ae42:	697a      	ldr	r2, [r7, #20]
 800ae44:	e9c2 3400 	strd	r3, r4, [r2]
}
 800ae48:	bf00      	nop
 800ae4a:	374c      	adds	r7, #76	; 0x4c
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae52:	bf00      	nop
 800ae54:	3ff00000 	.word	0x3ff00000

0800ae58 <Dsp_GEN_Filter>:
SCH_BOOL Dsp_GEN_Filter(SCH_U8 Channel,Filter_HPLP HPLP,Filters_T *P_Filter)
{
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	b0b5      	sub	sp, #212	; 0xd4
 800ae5e:	af02      	add	r7, sp, #8
 800ae60:	4603      	mov	r3, r0
 800ae62:	603a      	str	r2, [r7, #0]
 800ae64:	71fb      	strb	r3, [r7, #7]
 800ae66:	460b      	mov	r3, r1
 800ae68:	71bb      	strb	r3, [r7, #6]
	double buff_double[4][5];
	SCH_U8 index,buff[20] = {0x00};
 800ae6a:	f107 030c 	add.w	r3, r7, #12
 800ae6e:	2200      	movs	r2, #0
 800ae70:	601a      	str	r2, [r3, #0]
 800ae72:	605a      	str	r2, [r3, #4]
 800ae74:	609a      	str	r2, [r3, #8]
 800ae76:	60da      	str	r2, [r3, #12]
 800ae78:	611a      	str	r2, [r3, #16]
	SCH_BOOL PHASE_Flag;
	if(Channel >= DSP_CHANNEL_CNT || HPLP>= HPLP_FILTER_CNT)
 800ae7a:	79fb      	ldrb	r3, [r7, #7]
 800ae7c:	2b07      	cmp	r3, #7
 800ae7e:	d802      	bhi.n	800ae86 <Dsp_GEN_Filter+0x2e>
 800ae80:	79bb      	ldrb	r3, [r7, #6]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d901      	bls.n	800ae8a <Dsp_GEN_Filter+0x32>
		return FALSE;
 800ae86:	2300      	movs	r3, #0
 800ae88:	e2fe      	b.n	800b488 <Dsp_GEN_Filter+0x630>
	PHASE_Flag = (P_Filter->Other.bit.PHASE != App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.bit.PHASE) ? TRUE : FALSE;
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	781b      	ldrb	r3, [r3, #0]
 800ae8e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ae92:	b2d8      	uxtb	r0, r3
 800ae94:	79f9      	ldrb	r1, [r7, #7]
 800ae96:	79bb      	ldrb	r3, [r7, #6]
 800ae98:	4ea8      	ldr	r6, [pc, #672]	; (800b13c <Dsp_GEN_Filter+0x2e4>)
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	0052      	lsls	r2, r2, #1
 800ae9e:	441a      	add	r2, r3
 800aea0:	0093      	lsls	r3, r2, #2
 800aea2:	461a      	mov	r2, r3
 800aea4:	460b      	mov	r3, r1
 800aea6:	005b      	lsls	r3, r3, #1
 800aea8:	440b      	add	r3, r1
 800aeaa:	00db      	lsls	r3, r3, #3
 800aeac:	4413      	add	r3, r2
 800aeae:	4433      	add	r3, r6
 800aeb0:	33b0      	adds	r3, #176	; 0xb0
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800aeb8:	b2db      	uxtb	r3, r3
 800aeba:	4298      	cmp	r0, r3
 800aebc:	bf14      	ite	ne
 800aebe:	2301      	movne	r3, #1
 800aec0:	2300      	moveq	r3, #0
 800aec2:	b2db      	uxtb	r3, r3
 800aec4:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	P_Filter->Freq = LimitMaxMin(DSP_FREQ_MIN, P_Filter->Freq, DSP_FREQ_MAX);
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	4a9c      	ldr	r2, [pc, #624]	; (800b140 <Dsp_GEN_Filter+0x2e8>)
 800aece:	4619      	mov	r1, r3
 800aed0:	2000      	movs	r0, #0
 800aed2:	f002 ff8f 	bl	800ddf4 <LimitMaxMin>
 800aed6:	4602      	mov	r2, r0
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	605a      	str	r2, [r3, #4]
	if(P_Filter->Other.bit.EN_DIS)//enable
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	f003 0301 	and.w	r3, r3, #1
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f000 81de 	beq.w	800b2a8 <Dsp_GEN_Filter+0x450>
	{
		if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	785b      	ldrb	r3, [r3, #1]
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d125      	bne.n	800af40 <Dsp_GEN_Filter+0xe8>
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	789b      	ldrb	r3, [r3, #2]
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d121      	bne.n	800af40 <Dsp_GEN_Filter+0xe8>
		{
			Filter_1st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	685a      	ldr	r2, [r3, #4]
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	891b      	ldrh	r3, [r3, #8]
 800af04:	79b9      	ldrb	r1, [r7, #6]
 800af06:	f107 0020 	add.w	r0, r7, #32
 800af0a:	f7ff f8cf 	bl	800a0ac <Filter_1st_Order_Butterworth>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	685a      	ldr	r2, [r3, #4]
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	891e      	ldrh	r6, [r3, #8]
 800af16:	79b9      	ldrb	r1, [r7, #6]
 800af18:	f107 0320 	add.w	r3, r7, #32
 800af1c:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800af20:	4633      	mov	r3, r6
 800af22:	f7ff f8c3 	bl	800a0ac <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800af26:	f107 0320 	add.w	r3, r7, #32
 800af2a:	3350      	adds	r3, #80	; 0x50
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7ff f881 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800af32:	f107 0320 	add.w	r3, r7, #32
 800af36:	3378      	adds	r3, #120	; 0x78
 800af38:	4618      	mov	r0, r3
 800af3a:	f7ff f87b 	bl	800a034 <Filter_Bypassed>
 800af3e:	e1ce      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	785b      	ldrb	r3, [r3, #1]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d125      	bne.n	800af94 <Dsp_GEN_Filter+0x13c>
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	789b      	ldrb	r3, [r3, #2]
 800af4c:	2b03      	cmp	r3, #3
 800af4e:	d121      	bne.n	800af94 <Dsp_GEN_Filter+0x13c>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	685a      	ldr	r2, [r3, #4]
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	891b      	ldrh	r3, [r3, #8]
 800af58:	79b9      	ldrb	r1, [r7, #6]
 800af5a:	f107 0020 	add.w	r0, r7, #32
 800af5e:	f7ff f9eb 	bl	800a338 <Filter_2st_Order_Butterworth>
			Filter_2st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	685a      	ldr	r2, [r3, #4]
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	891e      	ldrh	r6, [r3, #8]
 800af6a:	79b9      	ldrb	r1, [r7, #6]
 800af6c:	f107 0320 	add.w	r3, r7, #32
 800af70:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800af74:	4633      	mov	r3, r6
 800af76:	f7ff f9df 	bl	800a338 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800af7a:	f107 0320 	add.w	r3, r7, #32
 800af7e:	3350      	adds	r3, #80	; 0x50
 800af80:	4618      	mov	r0, r3
 800af82:	f7ff f857 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800af86:	f107 0320 	add.w	r3, r7, #32
 800af8a:	3378      	adds	r3, #120	; 0x78
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7ff f851 	bl	800a034 <Filter_Bypassed>
 800af92:	e1a4      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_36dB_Oct))
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	785b      	ldrb	r3, [r3, #1]
 800af98:	2b01      	cmp	r3, #1
 800af9a:	d13a      	bne.n	800b012 <Dsp_GEN_Filter+0x1ba>
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	789b      	ldrb	r3, [r3, #2]
 800afa0:	2b05      	cmp	r3, #5
 800afa2:	d136      	bne.n	800b012 <Dsp_GEN_Filter+0x1ba>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	685a      	ldr	r2, [r3, #4]
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	891e      	ldrh	r6, [r3, #8]
 800afac:	79b9      	ldrb	r1, [r7, #6]
 800afae:	f107 0020 	add.w	r0, r7, #32
 800afb2:	2300      	movs	r3, #0
 800afb4:	9301      	str	r3, [sp, #4]
 800afb6:	2303      	movs	r3, #3
 800afb8:	9300      	str	r3, [sp, #0]
 800afba:	4633      	mov	r3, r6
 800afbc:	f7ff fb80 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	685a      	ldr	r2, [r3, #4]
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	891e      	ldrh	r6, [r3, #8]
 800afc8:	79b9      	ldrb	r1, [r7, #6]
 800afca:	f107 0320 	add.w	r3, r7, #32
 800afce:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800afd2:	4633      	mov	r3, r6
 800afd4:	f7ff f86a 	bl	800a0ac <Filter_1st_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	685a      	ldr	r2, [r3, #4]
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	891e      	ldrh	r6, [r3, #8]
 800afe0:	79b9      	ldrb	r1, [r7, #6]
 800afe2:	f107 0320 	add.w	r3, r7, #32
 800afe6:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800afea:	2300      	movs	r3, #0
 800afec:	9301      	str	r3, [sp, #4]
 800afee:	2303      	movs	r3, #3
 800aff0:	9300      	str	r3, [sp, #0]
 800aff2:	4633      	mov	r3, r6
 800aff4:	f7ff fb64 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain);
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	685a      	ldr	r2, [r3, #4]
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	891e      	ldrh	r6, [r3, #8]
 800b000:	79b9      	ldrb	r1, [r7, #6]
 800b002:	f107 0320 	add.w	r3, r7, #32
 800b006:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800b00a:	4633      	mov	r3, r6
 800b00c:	f7ff f84e 	bl	800a0ac <Filter_1st_Order_Butterworth>
 800b010:	e165      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_48dB_Oct))
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	785b      	ldrb	r3, [r3, #1]
 800b016:	2b01      	cmp	r3, #1
 800b018:	d142      	bne.n	800b0a0 <Dsp_GEN_Filter+0x248>
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	789b      	ldrb	r3, [r3, #2]
 800b01e:	2b07      	cmp	r3, #7
 800b020:	d13e      	bne.n	800b0a0 <Dsp_GEN_Filter+0x248>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	685a      	ldr	r2, [r3, #4]
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	891e      	ldrh	r6, [r3, #8]
 800b02a:	79b9      	ldrb	r1, [r7, #6]
 800b02c:	f107 0020 	add.w	r0, r7, #32
 800b030:	2300      	movs	r3, #0
 800b032:	9301      	str	r3, [sp, #4]
 800b034:	2304      	movs	r3, #4
 800b036:	9300      	str	r3, [sp, #0]
 800b038:	4633      	mov	r3, r6
 800b03a:	f7ff fb41 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	685a      	ldr	r2, [r3, #4]
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	891e      	ldrh	r6, [r3, #8]
 800b046:	79b9      	ldrb	r1, [r7, #6]
 800b048:	f107 0320 	add.w	r3, r7, #32
 800b04c:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b050:	2301      	movs	r3, #1
 800b052:	9301      	str	r3, [sp, #4]
 800b054:	2304      	movs	r3, #4
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	4633      	mov	r3, r6
 800b05a:	f7ff fb31 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	891e      	ldrh	r6, [r3, #8]
 800b066:	79b9      	ldrb	r1, [r7, #6]
 800b068:	f107 0320 	add.w	r3, r7, #32
 800b06c:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800b070:	2300      	movs	r3, #0
 800b072:	9301      	str	r3, [sp, #4]
 800b074:	2304      	movs	r3, #4
 800b076:	9300      	str	r3, [sp, #0]
 800b078:	4633      	mov	r3, r6
 800b07a:	f7ff fb21 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	685a      	ldr	r2, [r3, #4]
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	891e      	ldrh	r6, [r3, #8]
 800b086:	79b9      	ldrb	r1, [r7, #6]
 800b088:	f107 0320 	add.w	r3, r7, #32
 800b08c:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800b090:	2301      	movs	r3, #1
 800b092:	9301      	str	r3, [sp, #4]
 800b094:	2304      	movs	r3, #4
 800b096:	9300      	str	r3, [sp, #0]
 800b098:	4633      	mov	r3, r6
 800b09a:	f7ff fb11 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
 800b09e:	e11e      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	785b      	ldrb	r3, [r3, #1]
 800b0a4:	2b02      	cmp	r3, #2
 800b0a6:	d11f      	bne.n	800b0e8 <Dsp_GEN_Filter+0x290>
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	789b      	ldrb	r3, [r3, #2]
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d11b      	bne.n	800b0e8 <Dsp_GEN_Filter+0x290>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	685a      	ldr	r2, [r3, #4]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	891b      	ldrh	r3, [r3, #8]
 800b0b8:	79b9      	ldrb	r1, [r7, #6]
 800b0ba:	f107 0020 	add.w	r0, r7, #32
 800b0be:	f7ff fd07 	bl	800aad0 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[1]);
 800b0c2:	f107 0320 	add.w	r3, r7, #32
 800b0c6:	3328      	adds	r3, #40	; 0x28
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7fe ffb3 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800b0ce:	f107 0320 	add.w	r3, r7, #32
 800b0d2:	3350      	adds	r3, #80	; 0x50
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f7fe ffad 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b0da:	f107 0320 	add.w	r3, r7, #32
 800b0de:	3378      	adds	r3, #120	; 0x78
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7fe ffa7 	bl	800a034 <Filter_Bypassed>
 800b0e6:	e0fa      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	785b      	ldrb	r3, [r3, #1]
 800b0ec:	2b02      	cmp	r3, #2
 800b0ee:	d129      	bne.n	800b144 <Dsp_GEN_Filter+0x2ec>
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	789b      	ldrb	r3, [r3, #2]
 800b0f4:	2b02      	cmp	r3, #2
 800b0f6:	d125      	bne.n	800b144 <Dsp_GEN_Filter+0x2ec>
		{
			Filter_2st_Order_Bessel(     buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	685a      	ldr	r2, [r3, #4]
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	891b      	ldrh	r3, [r3, #8]
 800b100:	79b9      	ldrb	r1, [r7, #6]
 800b102:	f107 0020 	add.w	r0, r7, #32
 800b106:	f7ff fce3 	bl	800aad0 <Filter_2st_Order_Bessel>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	685a      	ldr	r2, [r3, #4]
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	891e      	ldrh	r6, [r3, #8]
 800b112:	79b9      	ldrb	r1, [r7, #6]
 800b114:	f107 0320 	add.w	r3, r7, #32
 800b118:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b11c:	4633      	mov	r3, r6
 800b11e:	f7fe ffc5 	bl	800a0ac <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b122:	f107 0320 	add.w	r3, r7, #32
 800b126:	3350      	adds	r3, #80	; 0x50
 800b128:	4618      	mov	r0, r3
 800b12a:	f7fe ff83 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b12e:	f107 0320 	add.w	r3, r7, #32
 800b132:	3378      	adds	r3, #120	; 0x78
 800b134:	4618      	mov	r0, r3
 800b136:	f7fe ff7d 	bl	800a034 <Filter_Bypassed>
 800b13a:	e0d0      	b.n	800b2de <Dsp_GEN_Filter+0x486>
 800b13c:	20002c78 	.word	0x20002c78
 800b140:	00017700 	.word	0x00017700
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	785b      	ldrb	r3, [r3, #1]
 800b148:	2b02      	cmp	r3, #2
 800b14a:	d125      	bne.n	800b198 <Dsp_GEN_Filter+0x340>
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	789b      	ldrb	r3, [r3, #2]
 800b150:	2b03      	cmp	r3, #3
 800b152:	d121      	bne.n	800b198 <Dsp_GEN_Filter+0x340>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	685a      	ldr	r2, [r3, #4]
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	891b      	ldrh	r3, [r3, #8]
 800b15c:	79b9      	ldrb	r1, [r7, #6]
 800b15e:	f107 0020 	add.w	r0, r7, #32
 800b162:	f7ff fcb5 	bl	800aad0 <Filter_2st_Order_Bessel>
			Filter_2st_Order_Bessel(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	685a      	ldr	r2, [r3, #4]
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	891e      	ldrh	r6, [r3, #8]
 800b16e:	79b9      	ldrb	r1, [r7, #6]
 800b170:	f107 0320 	add.w	r3, r7, #32
 800b174:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b178:	4633      	mov	r3, r6
 800b17a:	f7ff fca9 	bl	800aad0 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[2]);
 800b17e:	f107 0320 	add.w	r3, r7, #32
 800b182:	3350      	adds	r3, #80	; 0x50
 800b184:	4618      	mov	r0, r3
 800b186:	f7fe ff55 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b18a:	f107 0320 	add.w	r3, r7, #32
 800b18e:	3378      	adds	r3, #120	; 0x78
 800b190:	4618      	mov	r0, r3
 800b192:	f7fe ff4f 	bl	800a034 <Filter_Bypassed>
 800b196:	e0a2      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	785b      	ldrb	r3, [r3, #1]
 800b19c:	2b03      	cmp	r3, #3
 800b19e:	d11f      	bne.n	800b1e0 <Dsp_GEN_Filter+0x388>
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	789b      	ldrb	r3, [r3, #2]
 800b1a4:	2b01      	cmp	r3, #1
 800b1a6:	d11b      	bne.n	800b1e0 <Dsp_GEN_Filter+0x388>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	685a      	ldr	r2, [r3, #4]
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	891b      	ldrh	r3, [r3, #8]
 800b1b0:	79b9      	ldrb	r1, [r7, #6]
 800b1b2:	f107 0020 	add.w	r0, r7, #32
 800b1b6:	f7ff f8bf 	bl	800a338 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[1]);
 800b1ba:	f107 0320 	add.w	r3, r7, #32
 800b1be:	3328      	adds	r3, #40	; 0x28
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f7fe ff37 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800b1c6:	f107 0320 	add.w	r3, r7, #32
 800b1ca:	3350      	adds	r3, #80	; 0x50
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f7fe ff31 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b1d2:	f107 0320 	add.w	r3, r7, #32
 800b1d6:	3378      	adds	r3, #120	; 0x78
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fe ff2b 	bl	800a034 <Filter_Bypassed>
 800b1de:	e07e      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	785b      	ldrb	r3, [r3, #1]
 800b1e4:	2b03      	cmp	r3, #3
 800b1e6:	d12a      	bne.n	800b23e <Dsp_GEN_Filter+0x3e6>
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	789b      	ldrb	r3, [r3, #2]
 800b1ec:	2b02      	cmp	r3, #2
 800b1ee:	d126      	bne.n	800b23e <Dsp_GEN_Filter+0x3e6>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	685a      	ldr	r2, [r3, #4]
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	891e      	ldrh	r6, [r3, #8]
 800b1f8:	79b9      	ldrb	r1, [r7, #6]
 800b1fa:	f107 0020 	add.w	r0, r7, #32
 800b1fe:	2300      	movs	r3, #0
 800b200:	9301      	str	r3, [sp, #4]
 800b202:	2303      	movs	r3, #3
 800b204:	9300      	str	r3, [sp, #0]
 800b206:	4633      	mov	r3, r6
 800b208:	f7ff fa5a 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	685a      	ldr	r2, [r3, #4]
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	891e      	ldrh	r6, [r3, #8]
 800b214:	79b9      	ldrb	r1, [r7, #6]
 800b216:	f107 0320 	add.w	r3, r7, #32
 800b21a:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b21e:	4633      	mov	r3, r6
 800b220:	f7fe ff44 	bl	800a0ac <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b224:	f107 0320 	add.w	r3, r7, #32
 800b228:	3350      	adds	r3, #80	; 0x50
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7fe ff02 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b230:	f107 0320 	add.w	r3, r7, #32
 800b234:	3378      	adds	r3, #120	; 0x78
 800b236:	4618      	mov	r0, r3
 800b238:	f7fe fefc 	bl	800a034 <Filter_Bypassed>
 800b23c:	e04f      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	785b      	ldrb	r3, [r3, #1]
 800b242:	2b03      	cmp	r3, #3
 800b244:	d12e      	bne.n	800b2a4 <Dsp_GEN_Filter+0x44c>
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	789b      	ldrb	r3, [r3, #2]
 800b24a:	2b03      	cmp	r3, #3
 800b24c:	d12a      	bne.n	800b2a4 <Dsp_GEN_Filter+0x44c>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	685a      	ldr	r2, [r3, #4]
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	891e      	ldrh	r6, [r3, #8]
 800b256:	79b9      	ldrb	r1, [r7, #6]
 800b258:	f107 0020 	add.w	r0, r7, #32
 800b25c:	2300      	movs	r3, #0
 800b25e:	9301      	str	r3, [sp, #4]
 800b260:	2304      	movs	r3, #4
 800b262:	9300      	str	r3, [sp, #0]
 800b264:	4633      	mov	r3, r6
 800b266:	f7ff fa2b 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	685a      	ldr	r2, [r3, #4]
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	891e      	ldrh	r6, [r3, #8]
 800b272:	79b9      	ldrb	r1, [r7, #6]
 800b274:	f107 0320 	add.w	r3, r7, #32
 800b278:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b27c:	2301      	movs	r3, #1
 800b27e:	9301      	str	r3, [sp, #4]
 800b280:	2304      	movs	r3, #4
 800b282:	9300      	str	r3, [sp, #0]
 800b284:	4633      	mov	r3, r6
 800b286:	f7ff fa1b 	bl	800a6c0 <Filter_Higher_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b28a:	f107 0320 	add.w	r3, r7, #32
 800b28e:	3350      	adds	r3, #80	; 0x50
 800b290:	4618      	mov	r0, r3
 800b292:	f7fe fecf 	bl	800a034 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b296:	f107 0320 	add.w	r3, r7, #32
 800b29a:	3378      	adds	r3, #120	; 0x78
 800b29c:	4618      	mov	r0, r3
 800b29e:	f7fe fec9 	bl	800a034 <Filter_Bypassed>
 800b2a2:	e01c      	b.n	800b2de <Dsp_GEN_Filter+0x486>
		}
		else
			return FALSE;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	e0ef      	b.n	800b488 <Dsp_GEN_Filter+0x630>
	}
	else///disable
	{
		SysWaitUs(300);
 800b2a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800b2ac:	f002 fd62 	bl	800dd74 <SysWaitUs>
		Filter_Bypassed(buff_double[0]);
 800b2b0:	f107 0320 	add.w	r3, r7, #32
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f7fe febd 	bl	800a034 <Filter_Bypassed>
		Filter_Bypassed(buff_double[1]);
 800b2ba:	f107 0320 	add.w	r3, r7, #32
 800b2be:	3328      	adds	r3, #40	; 0x28
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	f7fe feb7 	bl	800a034 <Filter_Bypassed>
		Filter_Bypassed(buff_double[2]);
 800b2c6:	f107 0320 	add.w	r3, r7, #32
 800b2ca:	3350      	adds	r3, #80	; 0x50
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f7fe feb1 	bl	800a034 <Filter_Bypassed>
		Filter_Bypassed(buff_double[3]);
 800b2d2:	f107 0320 	add.w	r3, r7, #32
 800b2d6:	3378      	adds	r3, #120	; 0x78
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f7fe feab 	bl	800a034 <Filter_Bypassed>
	}
	if(P_Filter->Other.bit.PHASE)///
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	781b      	ldrb	r3, [r3, #0]
 800b2e2:	f003 0310 	and.w	r3, r3, #16
 800b2e6:	b2db      	uxtb	r3, r3
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d014      	beq.n	800b316 <Dsp_GEN_Filter+0x4be>
	{
		buff_double[0][0] = -buff_double[0][0];
 800b2ec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b2f0:	4692      	mov	sl, r2
 800b2f2:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800b2f6:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[0][1] = -buff_double[0][1];
 800b2fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b2fe:	4690      	mov	r8, r2
 800b300:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800b304:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[0][2] = -buff_double[0][2];
 800b308:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b30c:	4614      	mov	r4, r2
 800b30e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800b312:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800b316:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d012      	beq.n	800b344 <Dsp_GEN_Filter+0x4ec>
 800b31e:	79fb      	ldrb	r3, [r7, #7]
 800b320:	3301      	adds	r3, #1
 800b322:	4a5c      	ldr	r2, [pc, #368]	; (800b494 <Dsp_GEN_Filter+0x63c>)
 800b324:	4413      	add	r3, r2
 800b326:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d10a      	bne.n	800b344 <Dsp_GEN_Filter+0x4ec>
	{
		Dsp_Mute_A(Channel+1,DSP_MUTE,0);
 800b32e:	79fb      	ldrb	r3, [r7, #7]
 800b330:	3301      	adds	r3, #1
 800b332:	b2db      	uxtb	r3, r3
 800b334:	2200      	movs	r2, #0
 800b336:	2100      	movs	r1, #0
 800b338:	4618      	mov	r0, r3
 800b33a:	f000 fced 	bl	800bd18 <Dsp_Mute_A>
		SysWaitMs(10);
 800b33e:	200a      	movs	r0, #10
 800b340:	f002 fd28 	bl	800dd94 <SysWaitMs>
	}
	for(index=0;index<4;index++)
 800b344:	2300      	movs	r3, #0
 800b346:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800b34a:	e06e      	b.n	800b42a <Dsp_GEN_Filter+0x5d2>
	{
		SIGMASTUDIOTYPE(buff_double[index][0],&buff[0]);
 800b34c:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b350:	4613      	mov	r3, r2
 800b352:	009b      	lsls	r3, r3, #2
 800b354:	4413      	add	r3, r2
 800b356:	00db      	lsls	r3, r3, #3
 800b358:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b35c:	4413      	add	r3, r2
 800b35e:	3ba8      	subs	r3, #168	; 0xa8
 800b360:	cb18      	ldmia	r3, {r3, r4}
 800b362:	f107 020c 	add.w	r2, r7, #12
 800b366:	4618      	mov	r0, r3
 800b368:	4621      	mov	r1, r4
 800b36a:	f7fd fc61 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][1],&buff[4]);
 800b36e:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b372:	4613      	mov	r3, r2
 800b374:	009b      	lsls	r3, r3, #2
 800b376:	4413      	add	r3, r2
 800b378:	00db      	lsls	r3, r3, #3
 800b37a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b37e:	4413      	add	r3, r2
 800b380:	3ba0      	subs	r3, #160	; 0xa0
 800b382:	cb18      	ldmia	r3, {r3, r4}
 800b384:	f107 020c 	add.w	r2, r7, #12
 800b388:	3204      	adds	r2, #4
 800b38a:	4618      	mov	r0, r3
 800b38c:	4621      	mov	r1, r4
 800b38e:	f7fd fc4f 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][2],&buff[8]);
 800b392:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b396:	4613      	mov	r3, r2
 800b398:	009b      	lsls	r3, r3, #2
 800b39a:	4413      	add	r3, r2
 800b39c:	00db      	lsls	r3, r3, #3
 800b39e:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b3a2:	4413      	add	r3, r2
 800b3a4:	3b98      	subs	r3, #152	; 0x98
 800b3a6:	cb18      	ldmia	r3, {r3, r4}
 800b3a8:	f107 020c 	add.w	r2, r7, #12
 800b3ac:	3208      	adds	r2, #8
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	4621      	mov	r1, r4
 800b3b2:	f7fd fc3d 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][3],&buff[12]);
 800b3b6:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	009b      	lsls	r3, r3, #2
 800b3be:	4413      	add	r3, r2
 800b3c0:	00db      	lsls	r3, r3, #3
 800b3c2:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b3c6:	4413      	add	r3, r2
 800b3c8:	3b90      	subs	r3, #144	; 0x90
 800b3ca:	cb18      	ldmia	r3, {r3, r4}
 800b3cc:	f107 020c 	add.w	r2, r7, #12
 800b3d0:	320c      	adds	r2, #12
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	4621      	mov	r1, r4
 800b3d6:	f7fd fc2b 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][4],&buff[16]);
 800b3da:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b3de:	4613      	mov	r3, r2
 800b3e0:	009b      	lsls	r3, r3, #2
 800b3e2:	4413      	add	r3, r2
 800b3e4:	00db      	lsls	r3, r3, #3
 800b3e6:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b3ea:	4413      	add	r3, r2
 800b3ec:	3b88      	subs	r3, #136	; 0x88
 800b3ee:	cb18      	ldmia	r3, {r3, r4}
 800b3f0:	f107 020c 	add.w	r2, r7, #12
 800b3f4:	3210      	adds	r2, #16
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	4621      	mov	r1, r4
 800b3fa:	f7fd fc19 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, GEN_Filter_addr[Channel][HPLP][index],   5, buff);
 800b3fe:	79f9      	ldrb	r1, [r7, #7]
 800b400:	79ba      	ldrb	r2, [r7, #6]
 800b402:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b406:	4824      	ldr	r0, [pc, #144]	; (800b498 <Dsp_GEN_Filter+0x640>)
 800b408:	0049      	lsls	r1, r1, #1
 800b40a:	440a      	add	r2, r1
 800b40c:	0092      	lsls	r2, r2, #2
 800b40e:	4413      	add	r3, r2
 800b410:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800b414:	f107 030c 	add.w	r3, r7, #12
 800b418:	2205      	movs	r2, #5
 800b41a:	2000      	movs	r0, #0
 800b41c:	f7fd ffb4 	bl	8009388 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<4;index++)
 800b420:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b424:	3301      	adds	r3, #1
 800b426:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800b42a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b42e:	2b03      	cmp	r3, #3
 800b430:	d98c      	bls.n	800b34c <Dsp_GEN_Filter+0x4f4>
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800b432:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800b436:	2b00      	cmp	r3, #0
 800b438:	d012      	beq.n	800b460 <Dsp_GEN_Filter+0x608>
 800b43a:	79fb      	ldrb	r3, [r7, #7]
 800b43c:	3301      	adds	r3, #1
 800b43e:	4a15      	ldr	r2, [pc, #84]	; (800b494 <Dsp_GEN_Filter+0x63c>)
 800b440:	4413      	add	r3, r2
 800b442:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800b446:	2b01      	cmp	r3, #1
 800b448:	d10a      	bne.n	800b460 <Dsp_GEN_Filter+0x608>
	{
		SysWaitMs(30);
 800b44a:	201e      	movs	r0, #30
 800b44c:	f002 fca2 	bl	800dd94 <SysWaitMs>
		Dsp_Mute_A(Channel+1,DSP_UNMUTE,0);
 800b450:	79fb      	ldrb	r3, [r7, #7]
 800b452:	3301      	adds	r3, #1
 800b454:	b2db      	uxtb	r3, r3
 800b456:	2200      	movs	r2, #0
 800b458:	2101      	movs	r1, #1
 800b45a:	4618      	mov	r0, r3
 800b45c:	f000 fc5c 	bl	800bd18 <Dsp_Mute_A>
	}
	App_Dsp.Dsp_Data.FiltersData[Channel][HPLP] = *P_Filter;
 800b460:	79f9      	ldrb	r1, [r7, #7]
 800b462:	79bb      	ldrb	r3, [r7, #6]
 800b464:	480b      	ldr	r0, [pc, #44]	; (800b494 <Dsp_GEN_Filter+0x63c>)
 800b466:	461a      	mov	r2, r3
 800b468:	0052      	lsls	r2, r2, #1
 800b46a:	441a      	add	r2, r3
 800b46c:	0093      	lsls	r3, r2, #2
 800b46e:	461a      	mov	r2, r3
 800b470:	460b      	mov	r3, r1
 800b472:	005b      	lsls	r3, r3, #1
 800b474:	440b      	add	r3, r1
 800b476:	00db      	lsls	r3, r3, #3
 800b478:	4413      	add	r3, r2
 800b47a:	4403      	add	r3, r0
 800b47c:	33b0      	adds	r3, #176	; 0xb0
 800b47e:	683a      	ldr	r2, [r7, #0]
 800b480:	ca07      	ldmia	r2, {r0, r1, r2}
 800b482:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800b486:	2301      	movs	r3, #1
}
 800b488:	4618      	mov	r0, r3
 800b48a:	37cc      	adds	r7, #204	; 0xcc
 800b48c:	46bd      	mov	sp, r7
 800b48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b492:	bf00      	nop
 800b494:	20002c78 	.word	0x20002c78
 800b498:	0801f03c 	.word	0x0801f03c

0800b49c <Dsp_Mix_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Mix_Init(void)
{
 800b49c:	b480      	push	{r7}
 800b49e:	b083      	sub	sp, #12
 800b4a0:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	80fb      	strh	r3, [r7, #6]
 800b4a6:	e030      	b.n	800b50a <Dsp_Mix_Init+0x6e>
	{
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	80bb      	strh	r3, [r7, #4]
 800b4ac:	e027      	b.n	800b4fe <Dsp_Mix_Init+0x62>
		{
			if((index==0x00)||(index0==0x00)||(index==index0))
 800b4ae:	88fb      	ldrh	r3, [r7, #6]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d006      	beq.n	800b4c2 <Dsp_Mix_Init+0x26>
 800b4b4:	88bb      	ldrh	r3, [r7, #4]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d003      	beq.n	800b4c2 <Dsp_Mix_Init+0x26>
 800b4ba:	88fa      	ldrh	r2, [r7, #6]
 800b4bc:	88bb      	ldrh	r3, [r7, #4]
 800b4be:	429a      	cmp	r2, r3
 800b4c0:	d10d      	bne.n	800b4de <Dsp_Mix_Init+0x42>
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_DEFAULT;
 800b4c2:	88fa      	ldrh	r2, [r7, #6]
 800b4c4:	88b9      	ldrh	r1, [r7, #4]
 800b4c6:	4815      	ldr	r0, [pc, #84]	; (800b51c <Dsp_Mix_Init+0x80>)
 800b4c8:	4613      	mov	r3, r2
 800b4ca:	009b      	lsls	r3, r3, #2
 800b4cc:	4413      	add	r3, r2
 800b4ce:	005b      	lsls	r3, r3, #1
 800b4d0:	4413      	add	r3, r2
 800b4d2:	4403      	add	r3, r0
 800b4d4:	440b      	add	r3, r1
 800b4d6:	334c      	adds	r3, #76	; 0x4c
 800b4d8:	2290      	movs	r2, #144	; 0x90
 800b4da:	701a      	strb	r2, [r3, #0]
 800b4dc:	e00c      	b.n	800b4f8 <Dsp_Mix_Init+0x5c>
			else
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_MIN;
 800b4de:	88fa      	ldrh	r2, [r7, #6]
 800b4e0:	88b9      	ldrh	r1, [r7, #4]
 800b4e2:	480e      	ldr	r0, [pc, #56]	; (800b51c <Dsp_Mix_Init+0x80>)
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	009b      	lsls	r3, r3, #2
 800b4e8:	4413      	add	r3, r2
 800b4ea:	005b      	lsls	r3, r3, #1
 800b4ec:	4413      	add	r3, r2
 800b4ee:	4403      	add	r3, r0
 800b4f0:	440b      	add	r3, r1
 800b4f2:	334c      	adds	r3, #76	; 0x4c
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	701a      	strb	r2, [r3, #0]
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800b4f8:	88bb      	ldrh	r3, [r7, #4]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	80bb      	strh	r3, [r7, #4]
 800b4fe:	88bb      	ldrh	r3, [r7, #4]
 800b500:	2b0a      	cmp	r3, #10
 800b502:	d9d4      	bls.n	800b4ae <Dsp_Mix_Init+0x12>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800b504:	88fb      	ldrh	r3, [r7, #6]
 800b506:	3301      	adds	r3, #1
 800b508:	80fb      	strh	r3, [r7, #6]
 800b50a:	88fb      	ldrh	r3, [r7, #6]
 800b50c:	2b08      	cmp	r3, #8
 800b50e:	d9cb      	bls.n	800b4a8 <Dsp_Mix_Init+0xc>
		}
	}
}
 800b510:	bf00      	nop
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	bc80      	pop	{r7}
 800b518:	4770      	bx	lr
 800b51a:	bf00      	nop
 800b51c:	20002c78 	.word	0x20002c78

0800b520 <Dsp_Mix_Mixer>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN50_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN60_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN70_ADDR
};
SCH_BOOL Dsp_Mix_Mixer(SCH_U8 Channel,SCH_U8 *data)
{
 800b520:	b590      	push	{r4, r7, lr}
 800b522:	b089      	sub	sp, #36	; 0x24
 800b524:	af00      	add	r7, sp, #0
 800b526:	4603      	mov	r3, r0
 800b528:	6039      	str	r1, [r7, #0]
 800b52a:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800b52c:	2300      	movs	r3, #0
 800b52e:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800b530:	79fb      	ldrb	r3, [r7, #7]
 800b532:	2b08      	cmp	r3, #8
 800b534:	d802      	bhi.n	800b53c <Dsp_Mix_Mixer+0x1c>
 800b536:	79fb      	ldrb	r3, [r7, #7]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d101      	bne.n	800b540 <Dsp_Mix_Mixer+0x20>
		return FALSE;
 800b53c:	2300      	movs	r3, #0
 800b53e:	e057      	b.n	800b5f0 <Dsp_Mix_Mixer+0xd0>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800b540:	2300      	movs	r3, #0
 800b542:	77fb      	strb	r3, [r7, #31]
 800b544:	e050      	b.n	800b5e8 <Dsp_Mix_Mixer+0xc8>
	{
		*data = LimitMaxMin(DSP_MIXER_MIN,*data,DSP_MIXER_MAX);
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	22ba      	movs	r2, #186	; 0xba
 800b54c:	4619      	mov	r1, r3
 800b54e:	2000      	movs	r0, #0
 800b550:	f002 fc50 	bl	800ddf4 <LimitMaxMin>
 800b554:	4603      	mov	r3, r0
 800b556:	b2da      	uxtb	r2, r3
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	701a      	strb	r2, [r3, #0]
		Data = (double)*data-144;
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	4618      	mov	r0, r3
 800b562:	f7f4 ffa7 	bl	80004b4 <__aeabi_ui2d>
 800b566:	f04f 0200 	mov.w	r2, #0
 800b56a:	4b23      	ldr	r3, [pc, #140]	; (800b5f8 <Dsp_Mix_Mixer+0xd8>)
 800b56c:	f7f4 fe64 	bl	8000238 <__aeabi_dsub>
 800b570:	4603      	mov	r3, r0
 800b572:	460c      	mov	r4, r1
 800b574:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800b578:	f04f 0200 	mov.w	r2, #0
 800b57c:	4b1f      	ldr	r3, [pc, #124]	; (800b5fc <Dsp_Mix_Mixer+0xdc>)
 800b57e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b582:	f7f5 f93b 	bl	80007fc <__aeabi_ddiv>
 800b586:	4603      	mov	r3, r0
 800b588:	460c      	mov	r4, r1
 800b58a:	461a      	mov	r2, r3
 800b58c:	4623      	mov	r3, r4
 800b58e:	f04f 0000 	mov.w	r0, #0
 800b592:	491b      	ldr	r1, [pc, #108]	; (800b600 <Dsp_Mix_Mixer+0xe0>)
 800b594:	f004 f93c 	bl	800f810 <pow>
 800b598:	f107 030c 	add.w	r3, r7, #12
 800b59c:	461a      	mov	r2, r3
 800b59e:	f7fd fb47 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_addr[Channel]+index, 1, buff);
 800b5a2:	79fb      	ldrb	r3, [r7, #7]
 800b5a4:	4a17      	ldr	r2, [pc, #92]	; (800b604 <Dsp_Mix_Mixer+0xe4>)
 800b5a6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800b5aa:	7ffb      	ldrb	r3, [r7, #31]
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	4413      	add	r3, r2
 800b5b0:	b299      	uxth	r1, r3
 800b5b2:	f107 030c 	add.w	r3, r7, #12
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	2000      	movs	r0, #0
 800b5ba:	f7fd fee5 	bl	8009388 <SIGMA_SAFELOAD_WRITE_REGISTER>
		App_Dsp.Dsp_Data.MixData[Channel][index+1] = *data++;
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	1c5a      	adds	r2, r3, #1
 800b5c2:	603a      	str	r2, [r7, #0]
 800b5c4:	79fa      	ldrb	r2, [r7, #7]
 800b5c6:	7ff9      	ldrb	r1, [r7, #31]
 800b5c8:	3101      	adds	r1, #1
 800b5ca:	781c      	ldrb	r4, [r3, #0]
 800b5cc:	480e      	ldr	r0, [pc, #56]	; (800b608 <Dsp_Mix_Mixer+0xe8>)
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	009b      	lsls	r3, r3, #2
 800b5d2:	4413      	add	r3, r2
 800b5d4:	005b      	lsls	r3, r3, #1
 800b5d6:	4413      	add	r3, r2
 800b5d8:	4403      	add	r3, r0
 800b5da:	440b      	add	r3, r1
 800b5dc:	334c      	adds	r3, #76	; 0x4c
 800b5de:	4622      	mov	r2, r4
 800b5e0:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800b5e2:	7ffb      	ldrb	r3, [r7, #31]
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	77fb      	strb	r3, [r7, #31]
 800b5e8:	7ffb      	ldrb	r3, [r7, #31]
 800b5ea:	2b09      	cmp	r3, #9
 800b5ec:	d9ab      	bls.n	800b546 <Dsp_Mix_Mixer+0x26>
	}
	return TRUE;
 800b5ee:	2301      	movs	r3, #1
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3724      	adds	r7, #36	; 0x24
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd90      	pop	{r4, r7, pc}
 800b5f8:	40620000 	.word	0x40620000
 800b5fc:	40340000 	.word	0x40340000
 800b600:	40240000 	.word	0x40240000
 800b604:	0801f0bc 	.word	0x0801f0bc
 800b608:	20002c78 	.word	0x20002c78

0800b60c <Dsp_Mix_Input>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN7_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN8_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN9_ADDR
};
SCH_BOOL Dsp_Mix_Input(SCH_U8 data)
{
 800b60c:	b590      	push	{r4, r7, lr}
 800b60e:	b089      	sub	sp, #36	; 0x24
 800b610:	af00      	add	r7, sp, #0
 800b612:	4603      	mov	r3, r0
 800b614:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800b616:	2300      	movs	r3, #0
 800b618:	60fb      	str	r3, [r7, #12]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800b61a:	2300      	movs	r3, #0
 800b61c:	77fb      	strb	r3, [r7, #31]
 800b61e:	e02e      	b.n	800b67e <Dsp_Mix_Input+0x72>
	{
		Data = (double)data-144;
 800b620:	79fb      	ldrb	r3, [r7, #7]
 800b622:	4618      	mov	r0, r3
 800b624:	f7f4 ff46 	bl	80004b4 <__aeabi_ui2d>
 800b628:	f04f 0200 	mov.w	r2, #0
 800b62c:	4b18      	ldr	r3, [pc, #96]	; (800b690 <Dsp_Mix_Input+0x84>)
 800b62e:	f7f4 fe03 	bl	8000238 <__aeabi_dsub>
 800b632:	4603      	mov	r3, r0
 800b634:	460c      	mov	r4, r1
 800b636:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800b63a:	f04f 0200 	mov.w	r2, #0
 800b63e:	4b15      	ldr	r3, [pc, #84]	; (800b694 <Dsp_Mix_Input+0x88>)
 800b640:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b644:	f7f5 f8da 	bl	80007fc <__aeabi_ddiv>
 800b648:	4603      	mov	r3, r0
 800b64a:	460c      	mov	r4, r1
 800b64c:	461a      	mov	r2, r3
 800b64e:	4623      	mov	r3, r4
 800b650:	f04f 0000 	mov.w	r0, #0
 800b654:	4910      	ldr	r1, [pc, #64]	; (800b698 <Dsp_Mix_Input+0x8c>)
 800b656:	f004 f8db 	bl	800f810 <pow>
 800b65a:	f107 030c 	add.w	r3, r7, #12
 800b65e:	461a      	mov	r2, r3
 800b660:	f7fd fae6 	bl	8008c30 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_Input_addr[index], 1, buff);
 800b664:	7ffb      	ldrb	r3, [r7, #31]
 800b666:	4a0d      	ldr	r2, [pc, #52]	; (800b69c <Dsp_Mix_Input+0x90>)
 800b668:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800b66c:	f107 030c 	add.w	r3, r7, #12
 800b670:	2201      	movs	r2, #1
 800b672:	2000      	movs	r0, #0
 800b674:	f7fd fe88 	bl	8009388 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800b678:	7ffb      	ldrb	r3, [r7, #31]
 800b67a:	3301      	adds	r3, #1
 800b67c:	77fb      	strb	r3, [r7, #31]
 800b67e:	7ffb      	ldrb	r3, [r7, #31]
 800b680:	2b09      	cmp	r3, #9
 800b682:	d9cd      	bls.n	800b620 <Dsp_Mix_Input+0x14>
	}
	return TRUE;
 800b684:	2301      	movs	r3, #1
}
 800b686:	4618      	mov	r0, r3
 800b688:	3724      	adds	r7, #36	; 0x24
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd90      	pop	{r4, r7, pc}
 800b68e:	bf00      	nop
 800b690:	40620000 	.word	0x40620000
 800b694:	40340000 	.word	0x40340000
 800b698:	40240000 	.word	0x40240000
 800b69c:	0801f0d0 	.word	0x0801f0d0

0800b6a0 <Dsp_Info_Data>:
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
};
void Dsp_Info_Data(SCH_U8 Channel,SCH_U8 *Cnt)
{
 800b6a0:	b5b0      	push	{r4, r5, r7, lr}
 800b6a2:	b084      	sub	sp, #16
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	6039      	str	r1, [r7, #0]
 800b6aa:	71fb      	strb	r3, [r7, #7]
	SCH_U8 DataBuff[4];
	SCH_S32 Data_S32;
	SIGMA_READ(DEVICE_ADDR_IC_1|0x01,Mix_READBACK_addr[Channel-1],DataBuff);
 800b6ac:	79fb      	ldrb	r3, [r7, #7]
 800b6ae:	3b01      	subs	r3, #1
 800b6b0:	4a7a      	ldr	r2, [pc, #488]	; (800b89c <Dsp_Info_Data+0x1fc>)
 800b6b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6b6:	f107 0208 	add.w	r2, r7, #8
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	2001      	movs	r0, #1
 800b6be:	f7fd fe01 	bl	80092c4 <SIGMA_READ>
	Data_S32 = (DataBuff[0]<<24)+(DataBuff[1]<<16)+(DataBuff[2]<<8)+DataBuff[3];
 800b6c2:	7a3b      	ldrb	r3, [r7, #8]
 800b6c4:	061a      	lsls	r2, r3, #24
 800b6c6:	7a7b      	ldrb	r3, [r7, #9]
 800b6c8:	041b      	lsls	r3, r3, #16
 800b6ca:	441a      	add	r2, r3
 800b6cc:	7abb      	ldrb	r3, [r7, #10]
 800b6ce:	021b      	lsls	r3, r3, #8
 800b6d0:	4413      	add	r3, r2
 800b6d2:	7afa      	ldrb	r2, [r7, #11]
 800b6d4:	4413      	add	r3, r2
 800b6d6:	60fb      	str	r3, [r7, #12]
	Data_dbe[Channel-1] = fabs((double)Data_S32/0x1000000);
 800b6d8:	68f8      	ldr	r0, [r7, #12]
 800b6da:	f7f4 fefb 	bl	80004d4 <__aeabi_i2d>
 800b6de:	f04f 0200 	mov.w	r2, #0
 800b6e2:	4b6f      	ldr	r3, [pc, #444]	; (800b8a0 <Dsp_Info_Data+0x200>)
 800b6e4:	f7f5 f88a 	bl	80007fc <__aeabi_ddiv>
 800b6e8:	4602      	mov	r2, r0
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	79f9      	ldrb	r1, [r7, #7]
 800b6ee:	3901      	subs	r1, #1
 800b6f0:	4614      	mov	r4, r2
 800b6f2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800b6f6:	4a6b      	ldr	r2, [pc, #428]	; (800b8a4 <Dsp_Info_Data+0x204>)
 800b6f8:	00cb      	lsls	r3, r1, #3
 800b6fa:	4413      	add	r3, r2
 800b6fc:	e9c3 4500 	strd	r4, r5, [r3]
	if(Data_dbe[Channel-1] == 0)
 800b700:	79fb      	ldrb	r3, [r7, #7]
 800b702:	3b01      	subs	r3, #1
 800b704:	4a67      	ldr	r2, [pc, #412]	; (800b8a4 <Dsp_Info_Data+0x204>)
 800b706:	00db      	lsls	r3, r3, #3
 800b708:	4413      	add	r3, r2
 800b70a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b70e:	f04f 0200 	mov.w	r2, #0
 800b712:	f04f 0300 	mov.w	r3, #0
 800b716:	f7f5 f9af 	bl	8000a78 <__aeabi_dcmpeq>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d005      	beq.n	800b72c <Dsp_Info_Data+0x8c>
	{
		Dsp_REM_Flag[Channel-1] = 0;
 800b720:	79fb      	ldrb	r3, [r7, #7]
 800b722:	3b01      	subs	r3, #1
 800b724:	4a60      	ldr	r2, [pc, #384]	; (800b8a8 <Dsp_Info_Data+0x208>)
 800b726:	2100      	movs	r1, #0
 800b728:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		*Cnt = 0;
	}
}
 800b72a:	e0b3      	b.n	800b894 <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] < Data_dbe_MaxMin[Channel-1][0])
 800b72c:	79fb      	ldrb	r3, [r7, #7]
 800b72e:	3b01      	subs	r3, #1
 800b730:	4a5c      	ldr	r2, [pc, #368]	; (800b8a4 <Dsp_Info_Data+0x204>)
 800b732:	00db      	lsls	r3, r3, #3
 800b734:	4413      	add	r3, r2
 800b736:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b73a:	79fb      	ldrb	r3, [r7, #7]
 800b73c:	1e5a      	subs	r2, r3, #1
 800b73e:	4c5b      	ldr	r4, [pc, #364]	; (800b8ac <Dsp_Info_Data+0x20c>)
 800b740:	4613      	mov	r3, r2
 800b742:	005b      	lsls	r3, r3, #1
 800b744:	4413      	add	r3, r2
 800b746:	00db      	lsls	r3, r3, #3
 800b748:	4423      	add	r3, r4
 800b74a:	cb18      	ldmia	r3, {r3, r4}
 800b74c:	461a      	mov	r2, r3
 800b74e:	4623      	mov	r3, r4
 800b750:	f7f5 f99c 	bl	8000a8c <__aeabi_dcmplt>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d033      	beq.n	800b7c2 <Dsp_Info_Data+0x122>
		if(*Cnt >= 50)
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	781b      	ldrb	r3, [r3, #0]
 800b75e:	2b31      	cmp	r3, #49	; 0x31
 800b760:	d904      	bls.n	800b76c <Dsp_Info_Data+0xcc>
			Dsp_REM_Flag[Channel-1] = 0;
 800b762:	79fb      	ldrb	r3, [r7, #7]
 800b764:	3b01      	subs	r3, #1
 800b766:	4a50      	ldr	r2, [pc, #320]	; (800b8a8 <Dsp_Info_Data+0x208>)
 800b768:	2100      	movs	r1, #0
 800b76a:	54d1      	strb	r1, [r2, r3]
		if(++*Cnt >= 100)
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	781b      	ldrb	r3, [r3, #0]
 800b770:	3301      	adds	r3, #1
 800b772:	b2da      	uxtb	r2, r3
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	701a      	strb	r2, [r3, #0]
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	2b63      	cmp	r3, #99	; 0x63
 800b77e:	d916      	bls.n	800b7ae <Dsp_Info_Data+0x10e>
			*Cnt = 0;
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	2200      	movs	r2, #0
 800b784:	701a      	strb	r2, [r3, #0]
			if(Dsp_Audio_Flag[Channel-1] == 0)
 800b786:	79fb      	ldrb	r3, [r7, #7]
 800b788:	3b01      	subs	r3, #1
 800b78a:	4a49      	ldr	r2, [pc, #292]	; (800b8b0 <Dsp_Info_Data+0x210>)
 800b78c:	5cd3      	ldrb	r3, [r2, r3]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d10d      	bne.n	800b7ae <Dsp_Info_Data+0x10e>
				Dsp_Audio_Flag[Channel-1] = 1;
 800b792:	79fb      	ldrb	r3, [r7, #7]
 800b794:	3b01      	subs	r3, #1
 800b796:	4a46      	ldr	r2, [pc, #280]	; (800b8b0 <Dsp_Info_Data+0x210>)
 800b798:	2101      	movs	r1, #1
 800b79a:	54d1      	strb	r1, [r2, r3]
				Dsp_Mute_A(Channel,DSP_MUTE,1);
 800b79c:	79fb      	ldrb	r3, [r7, #7]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	2100      	movs	r1, #0
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f000 fab8 	bl	800bd18 <Dsp_Mute_A>
				AudioMute(HARDON);
 800b7a8:	2002      	movs	r0, #2
 800b7aa:	f001 fcdf 	bl	800d16c <AudioMute>
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800b7ae:	79fb      	ldrb	r3, [r7, #7]
 800b7b0:	3b01      	subs	r3, #1
 800b7b2:	4a3f      	ldr	r2, [pc, #252]	; (800b8b0 <Dsp_Info_Data+0x210>)
 800b7b4:	5cd3      	ldrb	r3, [r2, r3]
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d16c      	bne.n	800b894 <Dsp_Info_Data+0x1f4>
			*Cnt = 0;
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	701a      	strb	r2, [r3, #0]
}
 800b7c0:	e068      	b.n	800b894 <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][1])
 800b7c2:	79fb      	ldrb	r3, [r7, #7]
 800b7c4:	3b01      	subs	r3, #1
 800b7c6:	4a37      	ldr	r2, [pc, #220]	; (800b8a4 <Dsp_Info_Data+0x204>)
 800b7c8:	00db      	lsls	r3, r3, #3
 800b7ca:	4413      	add	r3, r2
 800b7cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b7d0:	79fb      	ldrb	r3, [r7, #7]
 800b7d2:	1e5a      	subs	r2, r3, #1
 800b7d4:	4c35      	ldr	r4, [pc, #212]	; (800b8ac <Dsp_Info_Data+0x20c>)
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	005b      	lsls	r3, r3, #1
 800b7da:	4413      	add	r3, r2
 800b7dc:	00db      	lsls	r3, r3, #3
 800b7de:	4423      	add	r3, r4
 800b7e0:	3308      	adds	r3, #8
 800b7e2:	cb18      	ldmia	r3, {r3, r4}
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	4623      	mov	r3, r4
 800b7e8:	f7f5 f96e 	bl	8000ac8 <__aeabi_dcmpgt>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d04d      	beq.n	800b88e <Dsp_Info_Data+0x1ee>
		if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][2])
 800b7f2:	79fb      	ldrb	r3, [r7, #7]
 800b7f4:	3b01      	subs	r3, #1
 800b7f6:	4a2b      	ldr	r2, [pc, #172]	; (800b8a4 <Dsp_Info_Data+0x204>)
 800b7f8:	00db      	lsls	r3, r3, #3
 800b7fa:	4413      	add	r3, r2
 800b7fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b800:	79fb      	ldrb	r3, [r7, #7]
 800b802:	1e5a      	subs	r2, r3, #1
 800b804:	4c29      	ldr	r4, [pc, #164]	; (800b8ac <Dsp_Info_Data+0x20c>)
 800b806:	4613      	mov	r3, r2
 800b808:	005b      	lsls	r3, r3, #1
 800b80a:	4413      	add	r3, r2
 800b80c:	00db      	lsls	r3, r3, #3
 800b80e:	4423      	add	r3, r4
 800b810:	3310      	adds	r3, #16
 800b812:	cb18      	ldmia	r3, {r3, r4}
 800b814:	461a      	mov	r2, r3
 800b816:	4623      	mov	r3, r4
 800b818:	f7f5 f956 	bl	8000ac8 <__aeabi_dcmpgt>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d016      	beq.n	800b850 <Dsp_Info_Data+0x1b0>
			if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800b822:	4b24      	ldr	r3, [pc, #144]	; (800b8b4 <Dsp_Info_Data+0x214>)
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	2b06      	cmp	r3, #6
 800b828:	d115      	bne.n	800b856 <Dsp_Info_Data+0x1b6>
				if(++*Cnt >= 10)
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	781b      	ldrb	r3, [r3, #0]
 800b82e:	3301      	adds	r3, #1
 800b830:	b2da      	uxtb	r2, r3
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	701a      	strb	r2, [r3, #0]
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	781b      	ldrb	r3, [r3, #0]
 800b83a:	2b09      	cmp	r3, #9
 800b83c:	d90b      	bls.n	800b856 <Dsp_Info_Data+0x1b6>
					*Cnt = 0;
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	2200      	movs	r2, #0
 800b842:	701a      	strb	r2, [r3, #0]
					Dsp_REM_Flag[Channel-1] = 1;
 800b844:	79fb      	ldrb	r3, [r7, #7]
 800b846:	3b01      	subs	r3, #1
 800b848:	4a17      	ldr	r2, [pc, #92]	; (800b8a8 <Dsp_Info_Data+0x208>)
 800b84a:	2101      	movs	r1, #1
 800b84c:	54d1      	strb	r1, [r2, r3]
 800b84e:	e002      	b.n	800b856 <Dsp_Info_Data+0x1b6>
			*Cnt = 0;
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	2200      	movs	r2, #0
 800b854:	701a      	strb	r2, [r3, #0]
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800b856:	79fb      	ldrb	r3, [r7, #7]
 800b858:	3b01      	subs	r3, #1
 800b85a:	4a15      	ldr	r2, [pc, #84]	; (800b8b0 <Dsp_Info_Data+0x210>)
 800b85c:	5cd3      	ldrb	r3, [r2, r3]
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d118      	bne.n	800b894 <Dsp_Info_Data+0x1f4>
			Dsp_Audio_Flag[Channel-1] = 0;
 800b862:	79fb      	ldrb	r3, [r7, #7]
 800b864:	3b01      	subs	r3, #1
 800b866:	4a12      	ldr	r2, [pc, #72]	; (800b8b0 <Dsp_Info_Data+0x210>)
 800b868:	2100      	movs	r1, #0
 800b86a:	54d1      	strb	r1, [r2, r3]
			if(App_Dsp.Dsp_Data.Mute[Channel] == DSP_UNMUTE)
 800b86c:	79fb      	ldrb	r3, [r7, #7]
 800b86e:	4a12      	ldr	r2, [pc, #72]	; (800b8b8 <Dsp_Info_Data+0x218>)
 800b870:	4413      	add	r3, r2
 800b872:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800b876:	2b01      	cmp	r3, #1
 800b878:	d10c      	bne.n	800b894 <Dsp_Info_Data+0x1f4>
				Dsp_Mute_A(Channel,DSP_UNMUTE,1);
 800b87a:	79fb      	ldrb	r3, [r7, #7]
 800b87c:	2201      	movs	r2, #1
 800b87e:	2101      	movs	r1, #1
 800b880:	4618      	mov	r0, r3
 800b882:	f000 fa49 	bl	800bd18 <Dsp_Mute_A>
				AudioMute(HARDOFF);
 800b886:	2003      	movs	r0, #3
 800b888:	f001 fc70 	bl	800d16c <AudioMute>
}
 800b88c:	e002      	b.n	800b894 <Dsp_Info_Data+0x1f4>
		*Cnt = 0;
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	2200      	movs	r2, #0
 800b892:	701a      	strb	r2, [r3, #0]
}
 800b894:	bf00      	nop
 800b896:	3710      	adds	r7, #16
 800b898:	46bd      	mov	sp, r7
 800b89a:	bdb0      	pop	{r4, r5, r7, pc}
 800b89c:	0801f0e4 	.word	0x0801f0e4
 800b8a0:	41700000 	.word	0x41700000
 800b8a4:	20003a80 	.word	0x20003a80
 800b8a8:	200000e4 	.word	0x200000e4
 800b8ac:	0801f0f8 	.word	0x0801f0f8
 800b8b0:	20003ac0 	.word	0x20003ac0
 800b8b4:	20003ac8 	.word	0x20003ac8
 800b8b8:	20002c78 	.word	0x20002c78

0800b8bc <Dsp_Info_Det>:
void Dsp_Info_Det(void)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
	SCH_U8 index;
	static SCH_U8 Timer=0;
	static SCH_U8 Cnt[DSP_CHANNEL_CNT];
	if(App_Dsp.DspPwrState != DSP_NORMAL)
 800b8c2:	4b39      	ldr	r3, [pc, #228]	; (800b9a8 <Dsp_Info_Det+0xec>)
 800b8c4:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800b8c8:	2b03      	cmp	r3, #3
 800b8ca:	d162      	bne.n	800b992 <Dsp_Info_Det+0xd6>
		return;
	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800b8cc:	4b37      	ldr	r3, [pc, #220]	; (800b9ac <Dsp_Info_Det+0xf0>)
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	2b06      	cmp	r3, #6
 800b8d2:	d160      	bne.n	800b996 <Dsp_Info_Det+0xda>
		return;
	if(App_Dsp.DSP_Updata_State != UpData_Idle)
 800b8d4:	4b34      	ldr	r3, [pc, #208]	; (800b9a8 <Dsp_Info_Det+0xec>)
 800b8d6:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d15d      	bne.n	800b99a <Dsp_Info_Det+0xde>
		return;
	switch(Timer)
 800b8de:	4b34      	ldr	r3, [pc, #208]	; (800b9b0 <Dsp_Info_Det+0xf4>)
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	2b07      	cmp	r3, #7
 800b8e4:	d83a      	bhi.n	800b95c <Dsp_Info_Det+0xa0>
 800b8e6:	a201      	add	r2, pc, #4	; (adr r2, 800b8ec <Dsp_Info_Det+0x30>)
 800b8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8ec:	0800b90d 	.word	0x0800b90d
 800b8f0:	0800b917 	.word	0x0800b917
 800b8f4:	0800b921 	.word	0x0800b921
 800b8f8:	0800b92b 	.word	0x0800b92b
 800b8fc:	0800b935 	.word	0x0800b935
 800b900:	0800b93f 	.word	0x0800b93f
 800b904:	0800b949 	.word	0x0800b949
 800b908:	0800b953 	.word	0x0800b953
	{
		case 0:
			Dsp_Info_Data(1,&Cnt[0]);
 800b90c:	4929      	ldr	r1, [pc, #164]	; (800b9b4 <Dsp_Info_Det+0xf8>)
 800b90e:	2001      	movs	r0, #1
 800b910:	f7ff fec6 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b914:	e023      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 1:
			Dsp_Info_Data(2,&Cnt[1]);
 800b916:	4928      	ldr	r1, [pc, #160]	; (800b9b8 <Dsp_Info_Det+0xfc>)
 800b918:	2002      	movs	r0, #2
 800b91a:	f7ff fec1 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b91e:	e01e      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 2:
			Dsp_Info_Data(3,&Cnt[2]);
 800b920:	4926      	ldr	r1, [pc, #152]	; (800b9bc <Dsp_Info_Det+0x100>)
 800b922:	2003      	movs	r0, #3
 800b924:	f7ff febc 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b928:	e019      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 3:
			Dsp_Info_Data(4,&Cnt[3]);
 800b92a:	4925      	ldr	r1, [pc, #148]	; (800b9c0 <Dsp_Info_Det+0x104>)
 800b92c:	2004      	movs	r0, #4
 800b92e:	f7ff feb7 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b932:	e014      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 4:
			Dsp_Info_Data(5,&Cnt[4]);
 800b934:	4923      	ldr	r1, [pc, #140]	; (800b9c4 <Dsp_Info_Det+0x108>)
 800b936:	2005      	movs	r0, #5
 800b938:	f7ff feb2 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b93c:	e00f      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 5:
			Dsp_Info_Data(6,&Cnt[5]);
 800b93e:	4922      	ldr	r1, [pc, #136]	; (800b9c8 <Dsp_Info_Det+0x10c>)
 800b940:	2006      	movs	r0, #6
 800b942:	f7ff fead 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b946:	e00a      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 6:
			Dsp_Info_Data(7,&Cnt[6]);
 800b948:	4920      	ldr	r1, [pc, #128]	; (800b9cc <Dsp_Info_Det+0x110>)
 800b94a:	2007      	movs	r0, #7
 800b94c:	f7ff fea8 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b950:	e005      	b.n	800b95e <Dsp_Info_Det+0xa2>
		case 7:
			Dsp_Info_Data(8,&Cnt[7]);
 800b952:	491f      	ldr	r1, [pc, #124]	; (800b9d0 <Dsp_Info_Det+0x114>)
 800b954:	2008      	movs	r0, #8
 800b956:	f7ff fea3 	bl	800b6a0 <Dsp_Info_Data>
			break;
 800b95a:	e000      	b.n	800b95e <Dsp_Info_Det+0xa2>
		default:break;
 800b95c:	bf00      	nop
	}
	if(Timer++ >= T96MS_8)
 800b95e:	4b14      	ldr	r3, [pc, #80]	; (800b9b0 <Dsp_Info_Det+0xf4>)
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	1c5a      	adds	r2, r3, #1
 800b964:	b2d1      	uxtb	r1, r2
 800b966:	4a12      	ldr	r2, [pc, #72]	; (800b9b0 <Dsp_Info_Det+0xf4>)
 800b968:	7011      	strb	r1, [r2, #0]
 800b96a:	2b0b      	cmp	r3, #11
 800b96c:	d902      	bls.n	800b974 <Dsp_Info_Det+0xb8>
	{
		Timer = 0;
 800b96e:	4b10      	ldr	r3, [pc, #64]	; (800b9b0 <Dsp_Info_Det+0xf4>)
 800b970:	2200      	movs	r2, #0
 800b972:	701a      	strb	r2, [r3, #0]
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800b974:	2300      	movs	r3, #0
 800b976:	71fb      	strb	r3, [r7, #7]
 800b978:	e007      	b.n	800b98a <Dsp_Info_Det+0xce>
	{
		if(Dsp_REM_Flag[index] == 1)
 800b97a:	79fb      	ldrb	r3, [r7, #7]
 800b97c:	4a15      	ldr	r2, [pc, #84]	; (800b9d4 <Dsp_Info_Det+0x118>)
 800b97e:	5cd3      	ldrb	r3, [r2, r3]
 800b980:	2b01      	cmp	r3, #1
 800b982:	d00c      	beq.n	800b99e <Dsp_Info_Det+0xe2>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800b984:	79fb      	ldrb	r3, [r7, #7]
 800b986:	3301      	adds	r3, #1
 800b988:	71fb      	strb	r3, [r7, #7]
 800b98a:	79fb      	ldrb	r3, [r7, #7]
 800b98c:	2b07      	cmp	r3, #7
 800b98e:	d9f4      	bls.n	800b97a <Dsp_Info_Det+0xbe>
 800b990:	e006      	b.n	800b9a0 <Dsp_Info_Det+0xe4>
		return;
 800b992:	bf00      	nop
 800b994:	e004      	b.n	800b9a0 <Dsp_Info_Det+0xe4>
		return;
 800b996:	bf00      	nop
 800b998:	e002      	b.n	800b9a0 <Dsp_Info_Det+0xe4>
		return;
 800b99a:	bf00      	nop
 800b99c:	e000      	b.n	800b9a0 <Dsp_Info_Det+0xe4>
			break;
 800b99e:	bf00      	nop
	}
	if(index == DSP_CHANNEL_CNT)
		TurnOff_REM_EN;
}
 800b9a0:	3708      	adds	r7, #8
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop
 800b9a8:	20002c78 	.word	0x20002c78
 800b9ac:	20003ac8 	.word	0x20003ac8
 800b9b0:	20002874 	.word	0x20002874
 800b9b4:	20002878 	.word	0x20002878
 800b9b8:	20002879 	.word	0x20002879
 800b9bc:	2000287a 	.word	0x2000287a
 800b9c0:	2000287b 	.word	0x2000287b
 800b9c4:	2000287c 	.word	0x2000287c
 800b9c8:	2000287d 	.word	0x2000287d
 800b9cc:	2000287e 	.word	0x2000287e
 800b9d0:	2000287f 	.word	0x2000287f
 800b9d4:	200000e4 	.word	0x200000e4

0800b9d8 <Dsp_Single_Init>:

SCH_U8 VolData = DSP_VOL_DEFAULT;


void Dsp_Single_Init(void)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b083      	sub	sp, #12
 800b9dc:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] = DSP_SINGLE_ALL_DEFAULT;
 800b9de:	4b10      	ldr	r3, [pc, #64]	; (800ba20 <Dsp_Single_Init+0x48>)
 800b9e0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800b9e4:	f8a3 2d82 	strh.w	r2, [r3, #3458]	; 0xd82
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	80fb      	strh	r3, [r7, #6]
 800b9ec:	e00b      	b.n	800ba06 <Dsp_Single_Init+0x2e>
	{
		App_Dsp.Dsp_Data.SingleData[index] = DSP_SINGLE_DEFAULT;
 800b9ee:	88fb      	ldrh	r3, [r7, #6]
 800b9f0:	4a0b      	ldr	r2, [pc, #44]	; (800ba20 <Dsp_Single_Init+0x48>)
 800b9f2:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800b9f6:	005b      	lsls	r3, r3, #1
 800b9f8:	4413      	add	r3, r2
 800b9fa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800b9fe:	805a      	strh	r2, [r3, #2]
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800ba00:	88fb      	ldrh	r3, [r7, #6]
 800ba02:	3301      	adds	r3, #1
 800ba04:	80fb      	strh	r3, [r7, #6]
 800ba06:	88fb      	ldrh	r3, [r7, #6]
 800ba08:	2b08      	cmp	r3, #8
 800ba0a:	d9f0      	bls.n	800b9ee <Dsp_Single_Init+0x16>
	}
	App_Dsp.Dsp_Data.SingleMaxData = DSP_SINGLE_ALL_MAX;
 800ba0c:	4b04      	ldr	r3, [pc, #16]	; (800ba20 <Dsp_Single_Init+0x48>)
 800ba0e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ba12:	f8a3 2d96 	strh.w	r2, [r3, #3478]	; 0xd96
}
 800ba16:	bf00      	nop
 800ba18:	370c      	adds	r7, #12
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bc80      	pop	{r7}
 800ba1e:	4770      	bx	lr
 800ba20:	20002c78 	.word	0x20002c78

0800ba24 <Dsp_Mute_Init>:
void Dsp_Mute_Init(void)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b083      	sub	sp, #12
 800ba28:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	80fb      	strh	r3, [r7, #6]
 800ba2e:	e008      	b.n	800ba42 <Dsp_Mute_Init+0x1e>
	{
		App_Dsp.Dsp_Data.Mute[index] = DSP_UNMUTE;///unmute
 800ba30:	88fb      	ldrh	r3, [r7, #6]
 800ba32:	4a08      	ldr	r2, [pc, #32]	; (800ba54 <Dsp_Mute_Init+0x30>)
 800ba34:	4413      	add	r3, r2
 800ba36:	2201      	movs	r2, #1
 800ba38:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800ba3c:	88fb      	ldrh	r3, [r7, #6]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	80fb      	strh	r3, [r7, #6]
 800ba42:	88fb      	ldrh	r3, [r7, #6]
 800ba44:	2b08      	cmp	r3, #8
 800ba46:	d9f3      	bls.n	800ba30 <Dsp_Mute_Init+0xc>
	}
}
 800ba48:	bf00      	nop
 800ba4a:	370c      	adds	r7, #12
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bc80      	pop	{r7}
 800ba50:	4770      	bx	lr
 800ba52:	bf00      	nop
 800ba54:	20002c78 	.word	0x20002c78

0800ba58 <Dsp_Single_A>:
	MOD_DELAY_6_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_7_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_8_SINGLE1_ALG0_TARGET_ADDR
};
void Dsp_Single_A(SCH_U8 Channel,SCH_U16 data)
{
 800ba58:	b590      	push	{r4, r7, lr}
 800ba5a:	b089      	sub	sp, #36	; 0x24
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	4603      	mov	r3, r0
 800ba60:	460a      	mov	r2, r1
 800ba62:	71fb      	strb	r3, [r7, #7]
 800ba64:	4613      	mov	r3, r2
 800ba66:	80bb      	strh	r3, [r7, #4]
	double Data,index;
	SCH_U8 buff[4] = {0x00, 0x00, 0x20, 0x8A};
 800ba68:	4b2b      	ldr	r3, [pc, #172]	; (800bb18 <Dsp_Single_A+0xc0>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	60fb      	str	r3, [r7, #12]
	data = LimitMaxMin(DSP_SINGLE_MIN, data, DSP_SINGLE_MAX);
 800ba6e:	88bb      	ldrh	r3, [r7, #4]
 800ba70:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800ba74:	4619      	mov	r1, r3
 800ba76:	2000      	movs	r0, #0
 800ba78:	f002 f9bc 	bl	800ddf4 <LimitMaxMin>
 800ba7c:	4603      	mov	r3, r0
 800ba7e:	80bb      	strh	r3, [r7, #4]
	Data = ((double)data-8000)/100;
 800ba80:	88bb      	ldrh	r3, [r7, #4]
 800ba82:	4618      	mov	r0, r3
 800ba84:	f7f4 fd16 	bl	80004b4 <__aeabi_ui2d>
 800ba88:	f04f 0200 	mov.w	r2, #0
 800ba8c:	4b23      	ldr	r3, [pc, #140]	; (800bb1c <Dsp_Single_A+0xc4>)
 800ba8e:	f7f4 fbd3 	bl	8000238 <__aeabi_dsub>
 800ba92:	4603      	mov	r3, r0
 800ba94:	460c      	mov	r4, r1
 800ba96:	4618      	mov	r0, r3
 800ba98:	4621      	mov	r1, r4
 800ba9a:	f04f 0200 	mov.w	r2, #0
 800ba9e:	4b20      	ldr	r3, [pc, #128]	; (800bb20 <Dsp_Single_A+0xc8>)
 800baa0:	f7f4 feac 	bl	80007fc <__aeabi_ddiv>
 800baa4:	4603      	mov	r3, r0
 800baa6:	460c      	mov	r4, r1
 800baa8:	e9c7 3406 	strd	r3, r4, [r7, #24]
	index = pow(10,Data/20);
 800baac:	f04f 0200 	mov.w	r2, #0
 800bab0:	4b1c      	ldr	r3, [pc, #112]	; (800bb24 <Dsp_Single_A+0xcc>)
 800bab2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bab6:	f7f4 fea1 	bl	80007fc <__aeabi_ddiv>
 800baba:	4603      	mov	r3, r0
 800babc:	460c      	mov	r4, r1
 800babe:	461a      	mov	r2, r3
 800bac0:	4623      	mov	r3, r4
 800bac2:	f04f 0000 	mov.w	r0, #0
 800bac6:	4918      	ldr	r1, [pc, #96]	; (800bb28 <Dsp_Single_A+0xd0>)
 800bac8:	f003 fea2 	bl	800f810 <pow>
 800bacc:	e9c7 0104 	strd	r0, r1, [r7, #16]
	SIGMA_WRITE_REGISTER_BLOCK(    DEVICE_ADDR_IC_1, Single_addr[Channel]+1,  4, buff);
 800bad0:	79fb      	ldrb	r3, [r7, #7]
 800bad2:	4a16      	ldr	r2, [pc, #88]	; (800bb2c <Dsp_Single_A+0xd4>)
 800bad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bad8:	3301      	adds	r3, #1
 800bada:	b299      	uxth	r1, r3
 800badc:	f107 030c 	add.w	r3, r7, #12
 800bae0:	2204      	movs	r2, #4
 800bae2:	2000      	movs	r0, #0
 800bae4:	f7fd fc9e 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMASTUDIOTYPE(index,buff);
 800bae8:	f107 030c 	add.w	r3, r7, #12
 800baec:	461a      	mov	r2, r3
 800baee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800baf2:	f7fd f89d 	bl	8008c30 <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Single_addr[Channel],    1, buff);
 800baf6:	79fb      	ldrb	r3, [r7, #7]
 800baf8:	4a0c      	ldr	r2, [pc, #48]	; (800bb2c <Dsp_Single_A+0xd4>)
 800bafa:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bafe:	f107 030c 	add.w	r3, r7, #12
 800bb02:	2201      	movs	r2, #1
 800bb04:	2000      	movs	r0, #0
 800bb06:	f7fd fc3f 	bl	8009388 <SIGMA_SAFELOAD_WRITE_REGISTER>
	SysWaitMs(1);
 800bb0a:	2001      	movs	r0, #1
 800bb0c:	f002 f942 	bl	800dd94 <SysWaitMs>
}
 800bb10:	bf00      	nop
 800bb12:	3724      	adds	r7, #36	; 0x24
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd90      	pop	{r4, r7, pc}
 800bb18:	080118f4 	.word	0x080118f4
 800bb1c:	40bf4000 	.word	0x40bf4000
 800bb20:	40590000 	.word	0x40590000
 800bb24:	40340000 	.word	0x40340000
 800bb28:	40240000 	.word	0x40240000
 800bb2c:	0801f1b8 	.word	0x0801f1b8

0800bb30 <Dsp_Single>:
void Dsp_Single(SCH_U8 Channel,SCH_U16 data)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	4603      	mov	r3, r0
 800bb38:	460a      	mov	r2, r1
 800bb3a:	71fb      	strb	r3, [r7, #7]
 800bb3c:	4613      	mov	r3, r2
 800bb3e:	80bb      	strh	r3, [r7, #4]
	SCH_U16 startVol,targetVol;
	if(Channel > DSP_CHANNEL_CNT)
 800bb40:	79fb      	ldrb	r3, [r7, #7]
 800bb42:	2b08      	cmp	r3, #8
 800bb44:	d851      	bhi.n	800bbea <Dsp_Single+0xba>
		return;
	if(Channel == DSP_CHANNEL_ALL_NONE)
 800bb46:	79fb      	ldrb	r3, [r7, #7]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d109      	bne.n	800bb60 <Dsp_Single+0x30>
		data = LimitMaxMin(DSP_SINGLE_MIN, data, App_Dsp.Dsp_Data.SingleMaxData);
 800bb4c:	88b9      	ldrh	r1, [r7, #4]
 800bb4e:	4b29      	ldr	r3, [pc, #164]	; (800bbf4 <Dsp_Single+0xc4>)
 800bb50:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800bb54:	461a      	mov	r2, r3
 800bb56:	2000      	movs	r0, #0
 800bb58:	f002 f94c 	bl	800ddf4 <LimitMaxMin>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	80bb      	strh	r3, [r7, #4]
	startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800bb60:	79fb      	ldrb	r3, [r7, #7]
 800bb62:	4a24      	ldr	r2, [pc, #144]	; (800bbf4 <Dsp_Single+0xc4>)
 800bb64:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bb68:	005b      	lsls	r3, r3, #1
 800bb6a:	4413      	add	r3, r2
 800bb6c:	885b      	ldrh	r3, [r3, #2]
 800bb6e:	4a22      	ldr	r2, [pc, #136]	; (800bbf8 <Dsp_Single+0xc8>)
 800bb70:	fba2 2303 	umull	r2, r3, r2, r3
 800bb74:	095b      	lsrs	r3, r3, #5
 800bb76:	81fb      	strh	r3, [r7, #14]
	targetVol = data/100;
 800bb78:	88bb      	ldrh	r3, [r7, #4]
 800bb7a:	4a1f      	ldr	r2, [pc, #124]	; (800bbf8 <Dsp_Single+0xc8>)
 800bb7c:	fba2 2303 	umull	r2, r3, r2, r3
 800bb80:	095b      	lsrs	r3, r3, #5
 800bb82:	81bb      	strh	r3, [r7, #12]
	while(1)
	{	        
		if(startVol>targetVol)
 800bb84:	89fa      	ldrh	r2, [r7, #14]
 800bb86:	89bb      	ldrh	r3, [r7, #12]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d903      	bls.n	800bb94 <Dsp_Single+0x64>
			--startVol;       
 800bb8c:	89fb      	ldrh	r3, [r7, #14]
 800bb8e:	3b01      	subs	r3, #1
 800bb90:	81fb      	strh	r3, [r7, #14]
 800bb92:	e006      	b.n	800bba2 <Dsp_Single+0x72>
		else if(startVol<targetVol)
 800bb94:	89fa      	ldrh	r2, [r7, #14]
 800bb96:	89bb      	ldrh	r3, [r7, #12]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d202      	bcs.n	800bba2 <Dsp_Single+0x72>
			++startVol;
 800bb9c:	89fb      	ldrh	r3, [r7, #14]
 800bb9e:	3301      	adds	r3, #1
 800bba0:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800bba2:	89fb      	ldrh	r3, [r7, #14]
 800bba4:	461a      	mov	r2, r3
 800bba6:	0092      	lsls	r2, r2, #2
 800bba8:	4413      	add	r3, r2
 800bbaa:	461a      	mov	r2, r3
 800bbac:	0091      	lsls	r1, r2, #2
 800bbae:	461a      	mov	r2, r3
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	4413      	add	r3, r2
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	b29a      	uxth	r2, r3
 800bbb8:	79fb      	ldrb	r3, [r7, #7]
 800bbba:	4611      	mov	r1, r2
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f7ff ff4b 	bl	800ba58 <Dsp_Single_A>
		if(startVol==targetVol)
 800bbc2:	89fa      	ldrh	r2, [r7, #14]
 800bbc4:	89bb      	ldrh	r3, [r7, #12]
 800bbc6:	429a      	cmp	r2, r3
 800bbc8:	d1dc      	bne.n	800bb84 <Dsp_Single+0x54>
		{
			Dsp_Single_A(Channel,data);
 800bbca:	88ba      	ldrh	r2, [r7, #4]
 800bbcc:	79fb      	ldrb	r3, [r7, #7]
 800bbce:	4611      	mov	r1, r2
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f7ff ff41 	bl	800ba58 <Dsp_Single_A>
			break;
 800bbd6:	bf00      	nop
		}
	}
	App_Dsp.Dsp_Data.SingleData[Channel] = data;
 800bbd8:	79fb      	ldrb	r3, [r7, #7]
 800bbda:	4a06      	ldr	r2, [pc, #24]	; (800bbf4 <Dsp_Single+0xc4>)
 800bbdc:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bbe0:	005b      	lsls	r3, r3, #1
 800bbe2:	4413      	add	r3, r2
 800bbe4:	88ba      	ldrh	r2, [r7, #4]
 800bbe6:	805a      	strh	r2, [r3, #2]
 800bbe8:	e000      	b.n	800bbec <Dsp_Single+0xbc>
		return;
 800bbea:	bf00      	nop
}
 800bbec:	3710      	adds	r7, #16
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	20002c78 	.word	0x20002c78
 800bbf8:	51eb851f 	.word	0x51eb851f

0800bbfc <Dsp_VolUpdate>:
void Dsp_VolUpdate(SCH_U8 Channel,MUTE_T MUTE_Type)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	4603      	mov	r3, r0
 800bc04:	460a      	mov	r2, r1
 800bc06:	71fb      	strb	r3, [r7, #7]
 800bc08:	4613      	mov	r3, r2
 800bc0a:	71bb      	strb	r3, [r7, #6]
	SCH_U16 startVol,targetVol;
	if(MUTE_Type == SOFTON)
 800bc0c:	79bb      	ldrb	r3, [r7, #6]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d10e      	bne.n	800bc30 <Dsp_VolUpdate+0x34>
	{
		startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800bc12:	79fb      	ldrb	r3, [r7, #7]
 800bc14:	4a2a      	ldr	r2, [pc, #168]	; (800bcc0 <Dsp_VolUpdate+0xc4>)
 800bc16:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bc1a:	005b      	lsls	r3, r3, #1
 800bc1c:	4413      	add	r3, r2
 800bc1e:	885b      	ldrh	r3, [r3, #2]
 800bc20:	4a28      	ldr	r2, [pc, #160]	; (800bcc4 <Dsp_VolUpdate+0xc8>)
 800bc22:	fba2 2303 	umull	r2, r3, r2, r3
 800bc26:	095b      	lsrs	r3, r3, #5
 800bc28:	81fb      	strh	r3, [r7, #14]
		targetVol = 0x0000;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	81bb      	strh	r3, [r7, #12]
 800bc2e:	e010      	b.n	800bc52 <Dsp_VolUpdate+0x56>
	}
	else if(MUTE_Type == SOFTOFF)
 800bc30:	79bb      	ldrb	r3, [r7, #6]
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	d10d      	bne.n	800bc52 <Dsp_VolUpdate+0x56>
	{
		startVol = 0x0000;
 800bc36:	2300      	movs	r3, #0
 800bc38:	81fb      	strh	r3, [r7, #14]
		targetVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800bc3a:	79fb      	ldrb	r3, [r7, #7]
 800bc3c:	4a20      	ldr	r2, [pc, #128]	; (800bcc0 <Dsp_VolUpdate+0xc4>)
 800bc3e:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bc42:	005b      	lsls	r3, r3, #1
 800bc44:	4413      	add	r3, r2
 800bc46:	885b      	ldrh	r3, [r3, #2]
 800bc48:	4a1e      	ldr	r2, [pc, #120]	; (800bcc4 <Dsp_VolUpdate+0xc8>)
 800bc4a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc4e:	095b      	lsrs	r3, r3, #5
 800bc50:	81bb      	strh	r3, [r7, #12]
	}
	while(1)
	{	        
		if(startVol>targetVol)
 800bc52:	89fa      	ldrh	r2, [r7, #14]
 800bc54:	89bb      	ldrh	r3, [r7, #12]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d903      	bls.n	800bc62 <Dsp_VolUpdate+0x66>
			--startVol;       
 800bc5a:	89fb      	ldrh	r3, [r7, #14]
 800bc5c:	3b01      	subs	r3, #1
 800bc5e:	81fb      	strh	r3, [r7, #14]
 800bc60:	e006      	b.n	800bc70 <Dsp_VolUpdate+0x74>
		else if(startVol<targetVol)
 800bc62:	89fa      	ldrh	r2, [r7, #14]
 800bc64:	89bb      	ldrh	r3, [r7, #12]
 800bc66:	429a      	cmp	r2, r3
 800bc68:	d202      	bcs.n	800bc70 <Dsp_VolUpdate+0x74>
			++startVol;
 800bc6a:	89fb      	ldrh	r3, [r7, #14]
 800bc6c:	3301      	adds	r3, #1
 800bc6e:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800bc70:	89fb      	ldrh	r3, [r7, #14]
 800bc72:	461a      	mov	r2, r3
 800bc74:	0092      	lsls	r2, r2, #2
 800bc76:	4413      	add	r3, r2
 800bc78:	461a      	mov	r2, r3
 800bc7a:	0091      	lsls	r1, r2, #2
 800bc7c:	461a      	mov	r2, r3
 800bc7e:	460b      	mov	r3, r1
 800bc80:	4413      	add	r3, r2
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	b29a      	uxth	r2, r3
 800bc86:	79fb      	ldrb	r3, [r7, #7]
 800bc88:	4611      	mov	r1, r2
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f7ff fee4 	bl	800ba58 <Dsp_Single_A>
		if(startVol==targetVol)
 800bc90:	89fa      	ldrh	r2, [r7, #14]
 800bc92:	89bb      	ldrh	r3, [r7, #12]
 800bc94:	429a      	cmp	r2, r3
 800bc96:	d1dc      	bne.n	800bc52 <Dsp_VolUpdate+0x56>
		{
			if(MUTE_Type == SOFTOFF)
 800bc98:	79bb      	ldrb	r3, [r7, #6]
 800bc9a:	2b01      	cmp	r3, #1
 800bc9c:	d10b      	bne.n	800bcb6 <Dsp_VolUpdate+0xba>
				Dsp_Single_A(Channel,App_Dsp.Dsp_Data.SingleData[Channel]);
 800bc9e:	79fb      	ldrb	r3, [r7, #7]
 800bca0:	4a07      	ldr	r2, [pc, #28]	; (800bcc0 <Dsp_VolUpdate+0xc4>)
 800bca2:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bca6:	005b      	lsls	r3, r3, #1
 800bca8:	4413      	add	r3, r2
 800bcaa:	885a      	ldrh	r2, [r3, #2]
 800bcac:	79fb      	ldrb	r3, [r7, #7]
 800bcae:	4611      	mov	r1, r2
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7ff fed1 	bl	800ba58 <Dsp_Single_A>
			break;
 800bcb6:	bf00      	nop
		}
	}
}
 800bcb8:	bf00      	nop
 800bcba:	3710      	adds	r7, #16
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}
 800bcc0:	20002c78 	.word	0x20002c78
 800bcc4:	51eb851f 	.word	0x51eb851f

0800bcc8 <CheckVol>:
	3900, 4000, 4100, 4200, 4300, 4400, 4500, 4600, 4700, 4800,
	4900, 5000, 5200, 5400, 5600, 5800, 6000, 6200, 6400, 6600,
	6800, 7000, 7200, 7400, 7500, 7600, 7700, 7800, 7900, 8000,
};
void CheckVol(void)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b082      	sub	sp, #8
 800bccc:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0; index <= DSP_VOL_MAX; index++)
 800bcce:	2300      	movs	r3, #0
 800bcd0:	71fb      	strb	r3, [r7, #7]
 800bcd2:	e015      	b.n	800bd00 <CheckVol+0x38>
	{
		if(App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] < VolList[index])
 800bcd4:	4b0d      	ldr	r3, [pc, #52]	; (800bd0c <CheckVol+0x44>)
 800bcd6:	f8b3 2d82 	ldrh.w	r2, [r3, #3458]	; 0xd82
 800bcda:	79fb      	ldrb	r3, [r7, #7]
 800bcdc:	490c      	ldr	r1, [pc, #48]	; (800bd10 <CheckVol+0x48>)
 800bcde:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d209      	bcs.n	800bcfa <CheckVol+0x32>
		{
			VolData = index;
 800bce6:	4a0b      	ldr	r2, [pc, #44]	; (800bd14 <CheckVol+0x4c>)
 800bce8:	79fb      	ldrb	r3, [r7, #7]
 800bcea:	7013      	strb	r3, [r2, #0]
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x01,0x0D));
 800bcec:	f240 120d 	movw	r2, #269	; 0x10d
 800bcf0:	210a      	movs	r1, #10
 800bcf2:	2003      	movs	r0, #3
 800bcf4:	f002 f8cc 	bl	800de90 <PostMessage>
			return;
 800bcf8:	e005      	b.n	800bd06 <CheckVol+0x3e>
	for(index=0; index <= DSP_VOL_MAX; index++)
 800bcfa:	79fb      	ldrb	r3, [r7, #7]
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	71fb      	strb	r3, [r7, #7]
 800bd00:	79fb      	ldrb	r3, [r7, #7]
 800bd02:	2b28      	cmp	r3, #40	; 0x28
 800bd04:	d9e6      	bls.n	800bcd4 <CheckVol+0xc>
		}
	}
}
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	20002c78 	.word	0x20002c78
 800bd10:	0801f1cc 	.word	0x0801f1cc
 800bd14:	200000ec 	.word	0x200000ec

0800bd18 <Dsp_Mute_A>:
	MOD_MUTE4_3_MUTENOSLEWADAU145XALG6MUTE_ADDR,
	MOD_MUTE4_4_MUTENOSLEWADAU145XALG7MUTE_ADDR,
	MOD_MUTE4_5_MUTENOSLEWADAU145XALG8MUTE_ADDR
};
void Dsp_Mute_A(SCH_U8 Channel,SCH_U8 Data,SCH_U8 Direct)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	4603      	mov	r3, r0
 800bd20:	71fb      	strb	r3, [r7, #7]
 800bd22:	460b      	mov	r3, r1
 800bd24:	71bb      	strb	r3, [r7, #6]
 800bd26:	4613      	mov	r3, r2
 800bd28:	717b      	strb	r3, [r7, #5]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	60fb      	str	r3, [r7, #12]
	buff[3] = Data;
 800bd2e:	79bb      	ldrb	r3, [r7, #6]
 800bd30:	73fb      	strb	r3, [r7, #15]
	if(Channel > DSP_CHANNEL_CNT)
 800bd32:	79fb      	ldrb	r3, [r7, #7]
 800bd34:	2b08      	cmp	r3, #8
 800bd36:	d83a      	bhi.n	800bdae <Dsp_Mute_A+0x96>
		return;
	if(Data==DSP_MUTE&&Direct==0)
 800bd38:	79bb      	ldrb	r3, [r7, #6]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d10a      	bne.n	800bd54 <Dsp_Mute_A+0x3c>
 800bd3e:	797b      	ldrb	r3, [r7, #5]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d107      	bne.n	800bd54 <Dsp_Mute_A+0x3c>
	{
		Dsp_VolUpdate(Channel,SOFTON);
 800bd44:	79fb      	ldrb	r3, [r7, #7]
 800bd46:	2100      	movs	r1, #0
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f7ff ff57 	bl	800bbfc <Dsp_VolUpdate>
		SysWaitMs(10);
 800bd4e:	200a      	movs	r0, #10
 800bd50:	f002 f820 	bl	800dd94 <SysWaitMs>
	}
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[Channel],  4, buff);
 800bd54:	79fb      	ldrb	r3, [r7, #7]
 800bd56:	4a18      	ldr	r2, [pc, #96]	; (800bdb8 <Dsp_Mute_A+0xa0>)
 800bd58:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bd5c:	f107 030c 	add.w	r3, r7, #12
 800bd60:	2204      	movs	r2, #4
 800bd62:	2000      	movs	r0, #0
 800bd64:	f7fd fb5e 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
	if(Data==DSP_UNMUTE)
 800bd68:	79bb      	ldrb	r3, [r7, #6]
 800bd6a:	2b01      	cmp	r3, #1
 800bd6c:	d120      	bne.n	800bdb0 <Dsp_Mute_A+0x98>
	{
		if((Channel!=DSP_CHANNEL_ALL_NONE)&&(App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE]==DSP_MUTE))
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d010      	beq.n	800bd96 <Dsp_Mute_A+0x7e>
 800bd74:	4b11      	ldr	r3, [pc, #68]	; (800bdbc <Dsp_Mute_A+0xa4>)
 800bd76:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d10b      	bne.n	800bd96 <Dsp_Mute_A+0x7e>
		{
			SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[DSP_CHANNEL_ALL_NONE],  4, buff);
 800bd7e:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800bd82:	f107 030c 	add.w	r3, r7, #12
 800bd86:	2204      	movs	r2, #4
 800bd88:	2000      	movs	r0, #0
 800bd8a:	f7fd fb4b 	bl	8009424 <SIGMA_WRITE_REGISTER_BLOCK>
			App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE] = DSP_UNMUTE;
 800bd8e:	4b0b      	ldr	r3, [pc, #44]	; (800bdbc <Dsp_Mute_A+0xa4>)
 800bd90:	2201      	movs	r2, #1
 800bd92:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
		}
		if(Direct==0)
 800bd96:	797b      	ldrb	r3, [r7, #5]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d109      	bne.n	800bdb0 <Dsp_Mute_A+0x98>
		{
			SysWaitMs(10);
 800bd9c:	200a      	movs	r0, #10
 800bd9e:	f001 fff9 	bl	800dd94 <SysWaitMs>
			Dsp_VolUpdate(Channel,SOFTOFF);
 800bda2:	79fb      	ldrb	r3, [r7, #7]
 800bda4:	2101      	movs	r1, #1
 800bda6:	4618      	mov	r0, r3
 800bda8:	f7ff ff28 	bl	800bbfc <Dsp_VolUpdate>
 800bdac:	e000      	b.n	800bdb0 <Dsp_Mute_A+0x98>
		return;
 800bdae:	bf00      	nop
		}
	}
}
 800bdb0:	3710      	adds	r7, #16
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
 800bdb6:	bf00      	nop
 800bdb8:	0801f220 	.word	0x0801f220
 800bdbc:	20002c78 	.word	0x20002c78

0800bdc0 <Dsp_Mute>:
void Dsp_Mute(SCH_U8 Channel,SCH_U8 data)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	460a      	mov	r2, r1
 800bdca:	71fb      	strb	r3, [r7, #7]
 800bdcc:	4613      	mov	r3, r2
 800bdce:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800bdd0:	79bb      	ldrb	r3, [r7, #6]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	bf14      	ite	ne
 800bdd6:	2301      	movne	r3, #1
 800bdd8:	2300      	moveq	r3, #0
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,0);
 800bdde:	7bf9      	ldrb	r1, [r7, #15]
 800bde0:	79fb      	ldrb	r3, [r7, #7]
 800bde2:	2200      	movs	r2, #0
 800bde4:	4618      	mov	r0, r3
 800bde6:	f7ff ff97 	bl	800bd18 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800bdea:	79fb      	ldrb	r3, [r7, #7]
 800bdec:	4a04      	ldr	r2, [pc, #16]	; (800be00 <Dsp_Mute+0x40>)
 800bdee:	4413      	add	r3, r2
 800bdf0:	7bfa      	ldrb	r2, [r7, #15]
 800bdf2:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800bdf6:	bf00      	nop
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
 800bdfe:	bf00      	nop
 800be00:	20002c78 	.word	0x20002c78

0800be04 <Dsp_Mute_Direct>:
void Dsp_Mute_Direct(SCH_U8 Channel,SCH_U8 data)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	4603      	mov	r3, r0
 800be0c:	460a      	mov	r2, r1
 800be0e:	71fb      	strb	r3, [r7, #7]
 800be10:	4613      	mov	r3, r2
 800be12:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800be14:	79bb      	ldrb	r3, [r7, #6]
 800be16:	2b00      	cmp	r3, #0
 800be18:	bf14      	ite	ne
 800be1a:	2301      	movne	r3, #1
 800be1c:	2300      	moveq	r3, #0
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,1);
 800be22:	7bf9      	ldrb	r1, [r7, #15]
 800be24:	79fb      	ldrb	r3, [r7, #7]
 800be26:	2201      	movs	r2, #1
 800be28:	4618      	mov	r0, r3
 800be2a:	f7ff ff75 	bl	800bd18 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800be2e:	79fb      	ldrb	r3, [r7, #7]
 800be30:	4a04      	ldr	r2, [pc, #16]	; (800be44 <Dsp_Mute_Direct+0x40>)
 800be32:	4413      	add	r3, r2
 800be34:	7bfa      	ldrb	r2, [r7, #15]
 800be36:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800be3a:	bf00      	nop
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	20002c78 	.word	0x20002c78

0800be48 <Dsp_Store>:
*/
#include "include.h"
//#define NORMAL	1

SCH_BOOL Dsp_Store(SCH_U8 Num)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	4603      	mov	r3, r0
 800be50:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800be52:	79fb      	ldrb	r3, [r7, #7]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d101      	bne.n	800be5c <Dsp_Store+0x14>
		return FALSE;	
 800be58:	2300      	movs	r3, #0
 800be5a:	e019      	b.n	800be90 <Dsp_Store+0x48>
	if(Flash_Dsp_WR(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800be5c:	79fb      	ldrb	r3, [r7, #7]
 800be5e:	f640 52ac 	movw	r2, #3500	; 0xdac
 800be62:	490d      	ldr	r1, [pc, #52]	; (800be98 <Dsp_Store+0x50>)
 800be64:	4618      	mov	r0, r3
 800be66:	f000 fbb9 	bl	800c5dc <Flash_Dsp_WR>
 800be6a:	4603      	mov	r3, r0
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d101      	bne.n	800be74 <Dsp_Store+0x2c>
		return FALSE;
 800be70:	2300      	movs	r3, #0
 800be72:	e00d      	b.n	800be90 <Dsp_Store+0x48>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800be74:	79fb      	ldrb	r3, [r7, #7]
 800be76:	3b01      	subs	r3, #1
 800be78:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800be7c:	00db      	lsls	r3, r3, #3
 800be7e:	4a06      	ldr	r2, [pc, #24]	; (800be98 <Dsp_Store+0x50>)
 800be80:	4413      	add	r3, r2
 800be82:	3308      	adds	r3, #8
 800be84:	2208      	movs	r2, #8
 800be86:	4905      	ldr	r1, [pc, #20]	; (800be9c <Dsp_Store+0x54>)
 800be88:	4618      	mov	r0, r3
 800be8a:	f001 ffe2 	bl	800de52 <sch_memcpy>
	return TRUE;
 800be8e:	2301      	movs	r3, #1
}
 800be90:	4618      	mov	r0, r3
 800be92:	3708      	adds	r7, #8
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}
 800be98:	20002c78 	.word	0x20002c78
 800be9c:	20002c7c 	.word	0x20002c7c

0800bea0 <Dsp_Load>:
SCH_BOOL Dsp_Load(SCH_U8 Num)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b082      	sub	sp, #8
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	4603      	mov	r3, r0
 800bea8:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800beaa:	79fb      	ldrb	r3, [r7, #7]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d101      	bne.n	800beb4 <Dsp_Load+0x14>
		return FALSE;
 800beb0:	2300      	movs	r3, #0
 800beb2:	e01d      	b.n	800bef0 <Dsp_Load+0x50>
	if(Flash_Dsp_RD(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800beb4:	79fb      	ldrb	r3, [r7, #7]
 800beb6:	f640 52ac 	movw	r2, #3500	; 0xdac
 800beba:	490f      	ldr	r1, [pc, #60]	; (800bef8 <Dsp_Load+0x58>)
 800bebc:	4618      	mov	r0, r3
 800bebe:	f000 fe5d 	bl	800cb7c <Flash_Dsp_RD>
 800bec2:	4603      	mov	r3, r0
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d101      	bne.n	800becc <Dsp_Load+0x2c>
		return FALSE;
 800bec8:	2300      	movs	r3, #0
 800beca:	e011      	b.n	800bef0 <Dsp_Load+0x50>
	Dsp_Updata(ENABLE,ENABLE);
 800becc:	2101      	movs	r1, #1
 800bece:	2001      	movs	r0, #1
 800bed0:	f7fc fff8 	bl	8008ec4 <Dsp_Updata>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800bed4:	79fb      	ldrb	r3, [r7, #7]
 800bed6:	3b01      	subs	r3, #1
 800bed8:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800bedc:	00db      	lsls	r3, r3, #3
 800bede:	4a06      	ldr	r2, [pc, #24]	; (800bef8 <Dsp_Load+0x58>)
 800bee0:	4413      	add	r3, r2
 800bee2:	3308      	adds	r3, #8
 800bee4:	2208      	movs	r2, #8
 800bee6:	4905      	ldr	r1, [pc, #20]	; (800befc <Dsp_Load+0x5c>)
 800bee8:	4618      	mov	r0, r3
 800beea:	f001 ffb2 	bl	800de52 <sch_memcpy>
	return TRUE;
 800beee:	2301      	movs	r3, #1
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	3708      	adds	r7, #8
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bd80      	pop	{r7, pc}
 800bef8:	20002c78 	.word	0x20002c78
 800befc:	20002c7c 	.word	0x20002c7c

0800bf00 <Dsp_Flash_TO_File>:
SCH_BOOL Dsp_Flash_TO_File(SCH_U8 Num,SCH_U8 Clear)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b082      	sub	sp, #8
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	4603      	mov	r3, r0
 800bf08:	460a      	mov	r2, r1
 800bf0a:	71fb      	strb	r3, [r7, #7]
 800bf0c:	4613      	mov	r3, r2
 800bf0e:	71bb      	strb	r3, [r7, #6]
	static SCH_U8 State = 0;
	if(Clear == ERROR)
 800bf10:	79bb      	ldrb	r3, [r7, #6]
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	d102      	bne.n	800bf1c <Dsp_Flash_TO_File+0x1c>
		State = 0;
 800bf16:	4b19      	ldr	r3, [pc, #100]	; (800bf7c <Dsp_Flash_TO_File+0x7c>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	701a      	strb	r2, [r3, #0]
	switch(State)
 800bf1c:	4b17      	ldr	r3, [pc, #92]	; (800bf7c <Dsp_Flash_TO_File+0x7c>)
 800bf1e:	781b      	ldrb	r3, [r3, #0]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d002      	beq.n	800bf2a <Dsp_Flash_TO_File+0x2a>
 800bf24:	2b01      	cmp	r3, #1
 800bf26:	d017      	beq.n	800bf58 <Dsp_Flash_TO_File+0x58>
			{
				State = 0;
				return TRUE;
			}
			break;
		default:break;
 800bf28:	e023      	b.n	800bf72 <Dsp_Flash_TO_File+0x72>
			if(Dsp_Load(Num))
 800bf2a:	79fb      	ldrb	r3, [r7, #7]
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f7ff ffb7 	bl	800bea0 <Dsp_Load>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d019      	beq.n	800bf6c <Dsp_Flash_TO_File+0x6c>
				App_Dsp.DspNum = Num;
 800bf38:	4a11      	ldr	r2, [pc, #68]	; (800bf80 <Dsp_Flash_TO_File+0x80>)
 800bf3a:	79fb      	ldrb	r3, [r7, #7]
 800bf3c:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800bf40:	f7fc fe68 	bl	8008c14 <Flash_Set_DspNum>
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x01,0x00));
 800bf44:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bf48:	210b      	movs	r1, #11
 800bf4a:	2003      	movs	r0, #3
 800bf4c:	f001 ffa0 	bl	800de90 <PostMessage>
				State = 1;
 800bf50:	4b0a      	ldr	r3, [pc, #40]	; (800bf7c <Dsp_Flash_TO_File+0x7c>)
 800bf52:	2201      	movs	r2, #1
 800bf54:	701a      	strb	r2, [r3, #0]
			break;
 800bf56:	e009      	b.n	800bf6c <Dsp_Flash_TO_File+0x6c>
			if(App_Dsp.DspUpdataNum == 0x00)
 800bf58:	4b09      	ldr	r3, [pc, #36]	; (800bf80 <Dsp_Flash_TO_File+0x80>)
 800bf5a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d106      	bne.n	800bf70 <Dsp_Flash_TO_File+0x70>
				State = 0;
 800bf62:	4b06      	ldr	r3, [pc, #24]	; (800bf7c <Dsp_Flash_TO_File+0x7c>)
 800bf64:	2200      	movs	r2, #0
 800bf66:	701a      	strb	r2, [r3, #0]
				return TRUE;
 800bf68:	2301      	movs	r3, #1
 800bf6a:	e003      	b.n	800bf74 <Dsp_Flash_TO_File+0x74>
			break;
 800bf6c:	bf00      	nop
 800bf6e:	e000      	b.n	800bf72 <Dsp_Flash_TO_File+0x72>
			break;
 800bf70:	bf00      	nop
	}
	return FALSE;
 800bf72:	2300      	movs	r3, #0
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3708      	adds	r7, #8
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}
 800bf7c:	20002881 	.word	0x20002881
 800bf80:	20002c78 	.word	0x20002c78

0800bf84 <Dsp_File_TO_Flash>:
SCH_BOOL Dsp_File_TO_Flash(SCH_U8 Num)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b086      	sub	sp, #24
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	71fb      	strb	r3, [r7, #7]
	static SCH_U8 State = 0;
	static SCH_U8 Flash_Dsp_Timer = 0;
	Flash_Dsp_Timer++;
 800bf8e:	4b91      	ldr	r3, [pc, #580]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	3301      	adds	r3, #1
 800bf94:	b2da      	uxtb	r2, r3
 800bf96:	4b8f      	ldr	r3, [pc, #572]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800bf98:	701a      	strb	r2, [r3, #0]
	switch(State)
 800bf9a:	4b8f      	ldr	r3, [pc, #572]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	2b04      	cmp	r3, #4
 800bfa0:	f200 810c 	bhi.w	800c1bc <Dsp_File_TO_Flash+0x238>
 800bfa4:	a201      	add	r2, pc, #4	; (adr r2, 800bfac <Dsp_File_TO_Flash+0x28>)
 800bfa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfaa:	bf00      	nop
 800bfac:	0800bfc1 	.word	0x0800bfc1
 800bfb0:	0800bfe9 	.word	0x0800bfe9
 800bfb4:	0800c041 	.word	0x0800c041
 800bfb8:	0800c0d1 	.word	0x0800c0d1
 800bfbc:	0800c14d 	.word	0x0800c14d
	{
		case 0:
			PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800bfc0:	4b86      	ldr	r3, [pc, #536]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800bfc2:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	021b      	lsls	r3, r3, #8
 800bfca:	b29b      	uxth	r3, r3
 800bfcc:	3303      	adds	r3, #3
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	210b      	movs	r1, #11
 800bfd4:	2003      	movs	r0, #3
 800bfd6:	f001 ff5b 	bl	800de90 <PostMessage>
			Flash_Dsp_Timer = 0x00;
 800bfda:	4b7e      	ldr	r3, [pc, #504]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800bfdc:	2200      	movs	r2, #0
 800bfde:	701a      	strb	r2, [r3, #0]
			State = 1;
 800bfe0:	4b7d      	ldr	r3, [pc, #500]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	701a      	strb	r2, [r3, #0]
			break;
 800bfe6:	e0f0      	b.n	800c1ca <Dsp_File_TO_Flash+0x246>
		case 1:
			if(App_Dsp.DspUpdataLen)
 800bfe8:	4b7c      	ldr	r3, [pc, #496]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800bfea:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d010      	beq.n	800c014 <Dsp_File_TO_Flash+0x90>
			{
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800bff2:	4b7a      	ldr	r3, [pc, #488]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800bff4:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	021b      	lsls	r3, r3, #8
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	3304      	adds	r3, #4
 800c000:	b29b      	uxth	r3, r3
 800c002:	461a      	mov	r2, r3
 800c004:	210b      	movs	r1, #11
 800c006:	2003      	movs	r0, #3
 800c008:	f001 ff42 	bl	800de90 <PostMessage>
				State = 2;
 800c00c:	4b72      	ldr	r3, [pc, #456]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800c00e:	2202      	movs	r2, #2
 800c010:	701a      	strb	r2, [r3, #0]
			else if(Flash_Dsp_Timer >= T80MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
			}
			break;
 800c012:	e0d5      	b.n	800c1c0 <Dsp_File_TO_Flash+0x23c>
			else if(Flash_Dsp_Timer >= T80MS_8)
 800c014:	4b6f      	ldr	r3, [pc, #444]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	2b09      	cmp	r3, #9
 800c01a:	f240 80d1 	bls.w	800c1c0 <Dsp_File_TO_Flash+0x23c>
				Flash_Dsp_Timer = 0x00;
 800c01e:	4b6d      	ldr	r3, [pc, #436]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800c020:	2200      	movs	r2, #0
 800c022:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800c024:	4b6d      	ldr	r3, [pc, #436]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c026:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c02a:	b29b      	uxth	r3, r3
 800c02c:	021b      	lsls	r3, r3, #8
 800c02e:	b29b      	uxth	r3, r3
 800c030:	3303      	adds	r3, #3
 800c032:	b29b      	uxth	r3, r3
 800c034:	461a      	mov	r2, r3
 800c036:	210b      	movs	r1, #11
 800c038:	2003      	movs	r0, #3
 800c03a:	f001 ff29 	bl	800de90 <PostMessage>
			break;
 800c03e:	e0bf      	b.n	800c1c0 <Dsp_File_TO_Flash+0x23c>
		case 2:
			if(App_Dsp.DspUpdata_DataOk)
 800c040:	4b66      	ldr	r3, [pc, #408]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c042:	f893 3dfa 	ldrb.w	r3, [r3, #3578]	; 0xdfa
 800c046:	2b00      	cmp	r3, #0
 800c048:	d02c      	beq.n	800c0a4 <Dsp_File_TO_Flash+0x120>
			{
				if((App_Dsp.DspUpdataSn+1) >= (App_Dsp.DspUpdataLen+63)/64)
 800c04a:	4b64      	ldr	r3, [pc, #400]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c04c:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800c050:	3301      	adds	r3, #1
 800c052:	461a      	mov	r2, r3
 800c054:	4b61      	ldr	r3, [pc, #388]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c056:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c05a:	333f      	adds	r3, #63	; 0x3f
 800c05c:	099b      	lsrs	r3, r3, #6
 800c05e:	429a      	cmp	r2, r3
 800c060:	d303      	bcc.n	800c06a <Dsp_File_TO_Flash+0xe6>
				{
					State = 3;
 800c062:	4b5d      	ldr	r3, [pc, #372]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800c064:	2203      	movs	r2, #3
 800c066:	701a      	strb	r2, [r3, #0]
 800c068:	e017      	b.n	800c09a <Dsp_File_TO_Flash+0x116>
				}
				else
				{	
					Flash_Dsp_Timer = 0x00;
 800c06a:	4b5a      	ldr	r3, [pc, #360]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800c06c:	2200      	movs	r2, #0
 800c06e:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataSn++;
 800c070:	4b5a      	ldr	r3, [pc, #360]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c072:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800c076:	3301      	adds	r3, #1
 800c078:	b2da      	uxtb	r2, r3
 800c07a:	4b58      	ldr	r3, [pc, #352]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c07c:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800c080:	4b56      	ldr	r3, [pc, #344]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c082:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c086:	b29b      	uxth	r3, r3
 800c088:	021b      	lsls	r3, r3, #8
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	3304      	adds	r3, #4
 800c08e:	b29b      	uxth	r3, r3
 800c090:	461a      	mov	r2, r3
 800c092:	210b      	movs	r1, #11
 800c094:	2003      	movs	r0, #3
 800c096:	f001 fefb 	bl	800de90 <PostMessage>
				}
				App_Dsp.DspUpdata_DataOk = 0x00;
 800c09a:	4b50      	ldr	r3, [pc, #320]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c09c:	2200      	movs	r2, #0
 800c09e:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
			else if(Flash_Dsp_Timer >= T400MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
			}
			break;
 800c0a2:	e08f      	b.n	800c1c4 <Dsp_File_TO_Flash+0x240>
			else if(Flash_Dsp_Timer >= T400MS_8)
 800c0a4:	4b4b      	ldr	r3, [pc, #300]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	2b31      	cmp	r3, #49	; 0x31
 800c0aa:	f240 808b 	bls.w	800c1c4 <Dsp_File_TO_Flash+0x240>
				Flash_Dsp_Timer = 0x00;
 800c0ae:	4b49      	ldr	r3, [pc, #292]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800c0b4:	4b49      	ldr	r3, [pc, #292]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c0b6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	021b      	lsls	r3, r3, #8
 800c0be:	b29b      	uxth	r3, r3
 800c0c0:	3304      	adds	r3, #4
 800c0c2:	b29b      	uxth	r3, r3
 800c0c4:	461a      	mov	r2, r3
 800c0c6:	210b      	movs	r1, #11
 800c0c8:	2003      	movs	r0, #3
 800c0ca:	f001 fee1 	bl	800de90 <PostMessage>
			break;
 800c0ce:	e079      	b.n	800c1c4 <Dsp_File_TO_Flash+0x240>
		case 3:
			{
				SCH_U32 i,Checksum = 0x00000000;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	613b      	str	r3, [r7, #16]
				SCH_U8 *pData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800c0d4:	4b41      	ldr	r3, [pc, #260]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c0d6:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800c0d8:	2300      	movs	r3, #0
 800c0da:	617b      	str	r3, [r7, #20]
 800c0dc:	e00b      	b.n	800c0f6 <Dsp_File_TO_Flash+0x172>
				{
					Checksum += *pData;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	4413      	add	r3, r2
 800c0e8:	613b      	str	r3, [r7, #16]
					pData++;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800c0f0:	697b      	ldr	r3, [r7, #20]
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	617b      	str	r3, [r7, #20]
 800c0f6:	4b39      	ldr	r3, [pc, #228]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c0f8:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c0fc:	697a      	ldr	r2, [r7, #20]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	d3ed      	bcc.n	800c0de <Dsp_File_TO_Flash+0x15a>
				}
				if(Checksum == App_Dsp.DspUpdataChecksum)
 800c102:	4b36      	ldr	r3, [pc, #216]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c104:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800c108:	693a      	ldr	r2, [r7, #16]
 800c10a:	429a      	cmp	r2, r3
 800c10c:	d103      	bne.n	800c116 <Dsp_File_TO_Flash+0x192>
				{
					State = 4;
 800c10e:	4b32      	ldr	r3, [pc, #200]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800c110:	2204      	movs	r2, #4
 800c112:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataCnt = 0x00; 
					App_Dsp.DspUpdata_DataOk  = 0x00;
					App_Dsp.DspUpdataChecksum = 0x00;
				}
			}
			break;
 800c114:	e059      	b.n	800c1ca <Dsp_File_TO_Flash+0x246>
					State = 0;
 800c116:	4b30      	ldr	r3, [pc, #192]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800c118:	2200      	movs	r2, #0
 800c11a:	701a      	strb	r2, [r3, #0]
					Flash_Dsp_Timer = 0x00;
 800c11c:	4b2d      	ldr	r3, [pc, #180]	; (800c1d4 <Dsp_File_TO_Flash+0x250>)
 800c11e:	2200      	movs	r2, #0
 800c120:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataLen = 0x00000000;
 800c122:	4b2e      	ldr	r3, [pc, #184]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c124:	2200      	movs	r2, #0
 800c126:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
					App_Dsp.DspUpdataSn  = 0x00;
 800c12a:	4b2c      	ldr	r3, [pc, #176]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c12c:	2200      	movs	r2, #0
 800c12e:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					App_Dsp.DspUpdataCnt = 0x00; 
 800c132:	4b2a      	ldr	r3, [pc, #168]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c134:	2200      	movs	r2, #0
 800c136:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
					App_Dsp.DspUpdata_DataOk  = 0x00;
 800c13a:	4b28      	ldr	r3, [pc, #160]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c13c:	2200      	movs	r2, #0
 800c13e:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
					App_Dsp.DspUpdataChecksum = 0x00;
 800c142:	4b26      	ldr	r3, [pc, #152]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c144:	2200      	movs	r2, #0
 800c146:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
			break;
 800c14a:	e03e      	b.n	800c1ca <Dsp_File_TO_Flash+0x246>
		case 4:
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800c14c:	4b23      	ldr	r3, [pc, #140]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c14e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c152:	4618      	mov	r0, r3
 800c154:	f7ff fe78 	bl	800be48 <Dsp_Store>
 800c158:	4603      	mov	r3, r0
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d034      	beq.n	800c1c8 <Dsp_File_TO_Flash+0x244>
			{
				State = 0;
 800c15e:	4b1e      	ldr	r3, [pc, #120]	; (800c1d8 <Dsp_File_TO_Flash+0x254>)
 800c160:	2200      	movs	r2, #0
 800c162:	701a      	strb	r2, [r3, #0]
				Dsp_Updata(ENABLE,ENABLE);
 800c164:	2101      	movs	r1, #1
 800c166:	2001      	movs	r0, #1
 800c168:	f7fc feac 	bl	8008ec4 <Dsp_Updata>
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800c16c:	4b1b      	ldr	r3, [pc, #108]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c16e:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800c172:	4b1a      	ldr	r3, [pc, #104]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c174:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c178:	f7fc fd4c 	bl	8008c14 <Flash_Set_DspNum>
				App_Dsp.DspUpdataNum = 0x00;
 800c17c:	4b17      	ldr	r3, [pc, #92]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c17e:	2200      	movs	r2, #0
 800c180:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
				App_Dsp.DspUpdataLen = 0x00000000;
 800c184:	4b15      	ldr	r3, [pc, #84]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c186:	2200      	movs	r2, #0
 800c188:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
				App_Dsp.DspUpdataSn  = 0x00;
 800c18c:	4b13      	ldr	r3, [pc, #76]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
				App_Dsp.DspUpdataCnt = 0x00;
 800c194:	4b11      	ldr	r3, [pc, #68]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c196:	2200      	movs	r2, #0
 800c198:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
				App_Dsp.DspUpdata_DataOk  = 0x00;
 800c19c:	4b0f      	ldr	r3, [pc, #60]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
				App_Dsp.DspUpdataChecksum = 0x00;
 800c1a4:	4b0d      	ldr	r3, [pc, #52]	; (800c1dc <Dsp_File_TO_Flash+0x258>)
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x82,0x00));
 800c1ac:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800c1b0:	210b      	movs	r1, #11
 800c1b2:	2003      	movs	r0, #3
 800c1b4:	f001 fe6c 	bl	800de90 <PostMessage>
				return TRUE;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e007      	b.n	800c1cc <Dsp_File_TO_Flash+0x248>
			}
			break;
		default:break;
 800c1bc:	bf00      	nop
 800c1be:	e004      	b.n	800c1ca <Dsp_File_TO_Flash+0x246>
			break;
 800c1c0:	bf00      	nop
 800c1c2:	e002      	b.n	800c1ca <Dsp_File_TO_Flash+0x246>
			break;
 800c1c4:	bf00      	nop
 800c1c6:	e000      	b.n	800c1ca <Dsp_File_TO_Flash+0x246>
			break;
 800c1c8:	bf00      	nop
	}
	return FALSE;
 800c1ca:	2300      	movs	r3, #0
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3718      	adds	r7, #24
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}
 800c1d4:	20002882 	.word	0x20002882
 800c1d8:	20002883 	.word	0x20002883
 800c1dc:	20002c78 	.word	0x20002c78

0800c1e0 <Dsp_Load_Mode_Name>:
SCH_BOOL Dsp_Load_Mode_Name(void)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	af00      	add	r7, sp, #0
	if(Flash_Dsp_RD(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800c1e4:	2244      	movs	r2, #68	; 0x44
 800c1e6:	4906      	ldr	r1, [pc, #24]	; (800c200 <Dsp_Load_Mode_Name+0x20>)
 800c1e8:	2000      	movs	r0, #0
 800c1ea:	f000 fcc7 	bl	800cb7c <Flash_Dsp_RD>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d101      	bne.n	800c1f8 <Dsp_Load_Mode_Name+0x18>
		return FALSE;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	e000      	b.n	800c1fa <Dsp_Load_Mode_Name+0x1a>
	return TRUE;
 800c1f8:	2301      	movs	r3, #1
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	bd80      	pop	{r7, pc}
 800c1fe:	bf00      	nop
 800c200:	20003a24 	.word	0x20003a24

0800c204 <Dsp_Store_Mode_Name>:
SCH_BOOL Dsp_Store_Mode_Name(void)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	af00      	add	r7, sp, #0
	if(Flash_Dsp_WR(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800c208:	2244      	movs	r2, #68	; 0x44
 800c20a:	4906      	ldr	r1, [pc, #24]	; (800c224 <Dsp_Store_Mode_Name+0x20>)
 800c20c:	2000      	movs	r0, #0
 800c20e:	f000 f9e5 	bl	800c5dc <Flash_Dsp_WR>
 800c212:	4603      	mov	r3, r0
 800c214:	2b00      	cmp	r3, #0
 800c216:	d101      	bne.n	800c21c <Dsp_Store_Mode_Name+0x18>
		return FALSE;
 800c218:	2300      	movs	r3, #0
 800c21a:	e000      	b.n	800c21e <Dsp_Store_Mode_Name+0x1a>
	return TRUE;
 800c21c:	2301      	movs	r3, #1
}
 800c21e:	4618      	mov	r0, r3
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	20003a24 	.word	0x20003a24

0800c228 <Dsp_StoreLoadPro>:
void Dsp_StoreLoadPro(void)
{	
 800c228:	b580      	push	{r7, lr}
 800c22a:	af00      	add	r7, sp, #0
	static SCH_U16 Flash_Dsp_Timer;
	Flash_Dsp_Timer++;
 800c22c:	4b91      	ldr	r3, [pc, #580]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c22e:	881b      	ldrh	r3, [r3, #0]
 800c230:	3301      	adds	r3, #1
 800c232:	b29a      	uxth	r2, r3
 800c234:	4b8f      	ldr	r3, [pc, #572]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c236:	801a      	strh	r2, [r3, #0]
	switch(App_Dsp.DSP_Updata_State)
 800c238:	4b8f      	ldr	r3, [pc, #572]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c23a:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800c23e:	2b06      	cmp	r3, #6
 800c240:	f200 8108 	bhi.w	800c454 <Dsp_StoreLoadPro+0x22c>
 800c244:	a201      	add	r2, pc, #4	; (adr r2, 800c24c <Dsp_StoreLoadPro+0x24>)
 800c246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c24a:	bf00      	nop
 800c24c:	0800c269 	.word	0x0800c269
 800c250:	0800c271 	.word	0x0800c271
 800c254:	0800c2c7 	.word	0x0800c2c7
 800c258:	0800c33f 	.word	0x0800c33f
 800c25c:	0800c3a3 	.word	0x0800c3a3
 800c260:	0800c3f3 	.word	0x0800c3f3
 800c264:	0800c421 	.word	0x0800c421
	{
		case UpData_Idle:
			Flash_Dsp_Timer = T_NOW;
 800c268:	4b82      	ldr	r3, [pc, #520]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c26a:	2200      	movs	r2, #0
 800c26c:	801a      	strh	r2, [r3, #0]
			break;
 800c26e:	e0fe      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
		case Curr_TO_Flash:///1--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800c270:	4b80      	ldr	r3, [pc, #512]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c272:	881b      	ldrh	r3, [r3, #0]
 800c274:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c278:	d30b      	bcc.n	800c292 <Dsp_StoreLoadPro+0x6a>
			{
				Flash_WR_State_Clear();
 800c27a:	f000 f9a3 	bl	800c5c4 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c27e:	4b7e      	ldr	r3, [pc, #504]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c280:	2200      	movs	r2, #0
 800c282:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800c286:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c28a:	210a      	movs	r1, #10
 800c28c:	2003      	movs	r0, #3
 800c28e:	f001 fdff 	bl	800de90 <PostMessage>
			}
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800c292:	4b79      	ldr	r3, [pc, #484]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c294:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c298:	4618      	mov	r0, r3
 800c29a:	f7ff fdd5 	bl	800be48 <Dsp_Store>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	f000 80d9 	beq.w	800c458 <Dsp_StoreLoadPro+0x230>
			{
				Flash_Dsp_Timer = T_NOW;
 800c2a6:	4b73      	ldr	r3, [pc, #460]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800c2ac:	4b72      	ldr	r3, [pc, #456]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c2ae:	2206      	movs	r2, #6
 800c2b0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800c2b4:	4b70      	ldr	r3, [pc, #448]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c2b6:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800c2ba:	4b6f      	ldr	r3, [pc, #444]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c2bc:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c2c0:	f7fc fca8 	bl	8008c14 <Flash_Set_DspNum>
			}
			break;
 800c2c4:	e0c8      	b.n	800c458 <Dsp_StoreLoadPro+0x230>
		case Flash_TO_Curr:///2--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800c2c6:	4b6b      	ldr	r3, [pc, #428]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c2c8:	881b      	ldrh	r3, [r3, #0]
 800c2ca:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c2ce:	d30d      	bcc.n	800c2ec <Dsp_StoreLoadPro+0xc4>
			{
				Flash_RD_State_Clear();
 800c2d0:	f000 fc48 	bl	800cb64 <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c2d4:	4b68      	ldr	r3, [pc, #416]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800c2dc:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c2e0:	210a      	movs	r1, #10
 800c2e2:	2003      	movs	r0, #3
 800c2e4:	f001 fdd4 	bl	800de90 <PostMessage>
				Dsp_Data_Reset();
 800c2e8:	f7fc fecc 	bl	8009084 <Dsp_Data_Reset>
			}
			if(Dsp_Load(App_Dsp.DspUpdataNum))
 800c2ec:	4b62      	ldr	r3, [pc, #392]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c2ee:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7ff fdd4 	bl	800bea0 <Dsp_Load>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	f000 80ae 	beq.w	800c45c <Dsp_StoreLoadPro+0x234>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c300:	4b5d      	ldr	r3, [pc, #372]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c302:	2200      	movs	r2, #0
 800c304:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800c308:	4b5b      	ldr	r3, [pc, #364]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c30a:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800c30e:	4b5a      	ldr	r3, [pc, #360]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c310:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c314:	f7fc fc7e 	bl	8008c14 <Flash_Set_DspNum>
				CheckVol();
 800c318:	f7ff fcd6 	bl	800bcc8 <CheckVol>
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800c31c:	4b57      	ldr	r3, [pc, #348]	; (800c47c <Dsp_StoreLoadPro+0x254>)
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	2b00      	cmp	r3, #0
 800c322:	f040 809b 	bne.w	800c45c <Dsp_StoreLoadPro+0x234>
				{
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c326:	2200      	movs	r2, #0
 800c328:	210a      	movs	r1, #10
 800c32a:	2003      	movs	r0, #3
 800c32c:	f001 fdb0 	bl	800de90 <PostMessage>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800c330:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c334:	210a      	movs	r1, #10
 800c336:	2003      	movs	r0, #3
 800c338:	f001 fdaa 	bl	800de90 <PostMessage>
				}
			}
			break;
 800c33c:	e08e      	b.n	800c45c <Dsp_StoreLoadPro+0x234>
		case Flash_TO_File:///3--FLASHFILE
			if(Flash_Dsp_Timer > T8S_8)
 800c33e:	4b4d      	ldr	r3, [pc, #308]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c340:	881b      	ldrh	r3, [r3, #0]
 800c342:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c346:	d912      	bls.n	800c36e <Dsp_StoreLoadPro+0x146>
			{
				Flash_RD_State_Clear();
 800c348:	f000 fc0c 	bl	800cb64 <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c34c:	4b4a      	ldr	r3, [pc, #296]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c34e:	2200      	movs	r2, #0
 800c350:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800c354:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c358:	210b      	movs	r1, #11
 800c35a:	2003      	movs	r0, #3
 800c35c:	f001 fd98 	bl	800de90 <PostMessage>
				Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,ERROR);
 800c360:	4b45      	ldr	r3, [pc, #276]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c362:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c366:	2101      	movs	r1, #1
 800c368:	4618      	mov	r0, r3
 800c36a:	f7ff fdc9 	bl	800bf00 <Dsp_Flash_TO_File>
			}
			if(Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,NORMAL))
 800c36e:	4b42      	ldr	r3, [pc, #264]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c370:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c374:	2100      	movs	r1, #0
 800c376:	4618      	mov	r0, r3
 800c378:	f7ff fdc2 	bl	800bf00 <Dsp_Flash_TO_File>
 800c37c:	4603      	mov	r3, r0
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d06e      	beq.n	800c460 <Dsp_StoreLoadPro+0x238>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c382:	4b3d      	ldr	r3, [pc, #244]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c384:	2200      	movs	r2, #0
 800c386:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c38a:	2200      	movs	r2, #0
 800c38c:	210a      	movs	r1, #10
 800c38e:	2003      	movs	r0, #3
 800c390:	f001 fd7e 	bl	800de90 <PostMessage>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800c394:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c398:	210a      	movs	r1, #10
 800c39a:	2003      	movs	r0, #3
 800c39c:	f001 fd78 	bl	800de90 <PostMessage>
			}
			break;
 800c3a0:	e05e      	b.n	800c460 <Dsp_StoreLoadPro+0x238>
		case File_TO_Flash:///4--FILEFLASH
			if(Flash_Dsp_Timer > T8S_8)
 800c3a2:	4b34      	ldr	r3, [pc, #208]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c3a4:	881b      	ldrh	r3, [r3, #0]
 800c3a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c3aa:	d90b      	bls.n	800c3c4 <Dsp_StoreLoadPro+0x19c>
			{
				Flash_WR_State_Clear();
 800c3ac:	f000 f90a 	bl	800c5c4 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c3b0:	4b31      	ldr	r3, [pc, #196]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800c3b8:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c3bc:	210b      	movs	r1, #11
 800c3be:	2003      	movs	r0, #3
 800c3c0:	f001 fd66 	bl	800de90 <PostMessage>
			}
			if(Dsp_File_TO_Flash(App_Dsp.DspUpdataNum))
 800c3c4:	4b2c      	ldr	r3, [pc, #176]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c3c6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f7ff fdda 	bl	800bf84 <Dsp_File_TO_Flash>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d046      	beq.n	800c464 <Dsp_StoreLoadPro+0x23c>
			{
				Flash_Dsp_Timer = T_NOW;
 800c3d6:	4b27      	ldr	r3, [pc, #156]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c3d8:	2200      	movs	r2, #0
 800c3da:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800c3dc:	4b26      	ldr	r3, [pc, #152]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c3de:	2206      	movs	r2, #6
 800c3e0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800c3e4:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c3e8:	210a      	movs	r1, #10
 800c3ea:	2003      	movs	r0, #3
 800c3ec:	f001 fd50 	bl	800de90 <PostMessage>
			}
			break;
 800c3f0:	e038      	b.n	800c464 <Dsp_StoreLoadPro+0x23c>
		case Load_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800c3f2:	4b20      	ldr	r3, [pc, #128]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c3f4:	881b      	ldrh	r3, [r3, #0]
 800c3f6:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c3fa:	d307      	bcc.n	800c40c <Dsp_StoreLoadPro+0x1e4>
			{
				Flash_RD_State_Clear();
 800c3fc:	f000 fbb2 	bl	800cb64 <Flash_RD_State_Clear>
				DspModeNameInit();
 800c400:	f7fc fcfc 	bl	8008dfc <DspModeNameInit>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c404:	4b1c      	ldr	r3, [pc, #112]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c406:	2200      	movs	r2, #0
 800c408:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Load_Mode_Name())
 800c40c:	f7ff fee8 	bl	800c1e0 <Dsp_Load_Mode_Name>
 800c410:	4603      	mov	r3, r0
 800c412:	2b00      	cmp	r3, #0
 800c414:	d028      	beq.n	800c468 <Dsp_StoreLoadPro+0x240>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c416:	4b18      	ldr	r3, [pc, #96]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c418:	2200      	movs	r2, #0
 800c41a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			break;
 800c41e:	e023      	b.n	800c468 <Dsp_StoreLoadPro+0x240>
		case Store_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800c420:	4b14      	ldr	r3, [pc, #80]	; (800c474 <Dsp_StoreLoadPro+0x24c>)
 800c422:	881b      	ldrh	r3, [r3, #0]
 800c424:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c428:	d305      	bcc.n	800c436 <Dsp_StoreLoadPro+0x20e>
			{
				Flash_WR_State_Clear();
 800c42a:	f000 f8cb 	bl	800c5c4 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c42e:	4b12      	ldr	r3, [pc, #72]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c430:	2200      	movs	r2, #0
 800c432:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Store_Mode_Name())
 800c436:	f7ff fee5 	bl	800c204 <Dsp_Store_Mode_Name>
 800c43a:	4603      	mov	r3, r0
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d015      	beq.n	800c46c <Dsp_StoreLoadPro+0x244>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c440:	4b0d      	ldr	r3, [pc, #52]	; (800c478 <Dsp_StoreLoadPro+0x250>)
 800c442:	2200      	movs	r2, #0
 800c444:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c448:	2200      	movs	r2, #0
 800c44a:	210a      	movs	r1, #10
 800c44c:	2003      	movs	r0, #3
 800c44e:	f001 fd1f 	bl	800de90 <PostMessage>
			}		
			break;
 800c452:	e00b      	b.n	800c46c <Dsp_StoreLoadPro+0x244>
		default:break;
 800c454:	bf00      	nop
 800c456:	e00a      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
			break;
 800c458:	bf00      	nop
 800c45a:	e008      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
			break;
 800c45c:	bf00      	nop
 800c45e:	e006      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
			break;
 800c460:	bf00      	nop
 800c462:	e004      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
			break;
 800c464:	bf00      	nop
 800c466:	e002      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
			break;
 800c468:	bf00      	nop
 800c46a:	e000      	b.n	800c46e <Dsp_StoreLoadPro+0x246>
			break;
 800c46c:	bf00      	nop
	}
}
 800c46e:	bf00      	nop
 800c470:	bd80      	pop	{r7, pc}
 800c472:	bf00      	nop
 800c474:	20002884 	.word	0x20002884
 800c478:	20002c78 	.word	0x20002c78
 800c47c:	20002880 	.word	0x20002880

0800c480 <Eprom_IO_Init>:
#define FLASH_REMS2      0xEF
#define FLASH_REMS4      0xDF
#define FLASH_REMS4D     0xCF
///=============================================
void Eprom_IO_Init(void)
{
 800c480:	b480      	push	{r7}
 800c482:	af00      	add	r7, sp, #0
	//GPIO_PinInit(SPI_EEPROM_CS, GPIO_PinOutput);
	EEPROM_CS_HIGH();
}
 800c484:	bf00      	nop
 800c486:	46bd      	mov	sp, r7
 800c488:	bc80      	pop	{r7}
 800c48a:	4770      	bx	lr

0800c48c <Eprom_WR_Order>:
///=====================================
void Eprom_WR_Order(SCH_U8 Ctl)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b082      	sub	sp, #8
 800c490:	af00      	add	r7, sp, #0
 800c492:	4603      	mov	r3, r0
 800c494:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c496:	79fb      	ldrb	r3, [r7, #7]
 800c498:	4619      	mov	r1, r3
 800c49a:	2000      	movs	r0, #0
 800c49c:	f001 fb98 	bl	800dbd0 <SPI_RW>
	EEPROM_CS_HIGH();
}
 800c4a0:	bf00      	nop
 800c4a2:	3708      	adds	r7, #8
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	bd80      	pop	{r7, pc}

0800c4a8 <Eprom_WR_Command>:
void Eprom_WR_Command(SCH_U8 Ctl, SCH_U32 addr)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b082      	sub	sp, #8
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	6039      	str	r1, [r7, #0]
 800c4b2:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c4b4:	79fb      	ldrb	r3, [r7, #7]
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	2000      	movs	r0, #0
 800c4ba:	f001 fb89 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	0c1b      	lsrs	r3, r3, #16
 800c4c2:	b2db      	uxtb	r3, r3
 800c4c4:	4619      	mov	r1, r3
 800c4c6:	2000      	movs	r0, #0
 800c4c8:	f001 fb82 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	0a1b      	lsrs	r3, r3, #8
 800c4d0:	b2db      	uxtb	r3, r3
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	2000      	movs	r0, #0
 800c4d6:	f001 fb7b 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	b2db      	uxtb	r3, r3
 800c4de:	4619      	mov	r1, r3
 800c4e0:	2000      	movs	r0, #0
 800c4e2:	f001 fb75 	bl	800dbd0 <SPI_RW>
	EEPROM_CS_HIGH();
}
 800c4e6:	bf00      	nop
 800c4e8:	3708      	adds	r7, #8
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}

0800c4ee <Eprom_WR_Data>:
		SPI_RW(Spi_FLASH,Data);
	}
	EEPROM_CS_HIGH();
}
void Eprom_WR_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800c4ee:	b580      	push	{r7, lr}
 800c4f0:	b084      	sub	sp, #16
 800c4f2:	af00      	add	r7, sp, #0
 800c4f4:	60b9      	str	r1, [r7, #8]
 800c4f6:	607a      	str	r2, [r7, #4]
 800c4f8:	461a      	mov	r2, r3
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	73fb      	strb	r3, [r7, #15]
 800c4fe:	4613      	mov	r3, r2
 800c500:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c502:	7bfb      	ldrb	r3, [r7, #15]
 800c504:	4619      	mov	r1, r3
 800c506:	2000      	movs	r0, #0
 800c508:	f001 fb62 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	0c1b      	lsrs	r3, r3, #16
 800c510:	b2db      	uxtb	r3, r3
 800c512:	4619      	mov	r1, r3
 800c514:	2000      	movs	r0, #0
 800c516:	f001 fb5b 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	0a1b      	lsrs	r3, r3, #8
 800c51e:	b2db      	uxtb	r3, r3
 800c520:	4619      	mov	r1, r3
 800c522:	2000      	movs	r0, #0
 800c524:	f001 fb54 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	b2db      	uxtb	r3, r3
 800c52c:	4619      	mov	r1, r3
 800c52e:	2000      	movs	r0, #0
 800c530:	f001 fb4e 	bl	800dbd0 <SPI_RW>
	while(length--)
 800c534:	e007      	b.n	800c546 <Eprom_WR_Data+0x58>
	{
		SPI_RW(Spi_FLASH,*pData++);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	1c5a      	adds	r2, r3, #1
 800c53a:	607a      	str	r2, [r7, #4]
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	4619      	mov	r1, r3
 800c540:	2000      	movs	r0, #0
 800c542:	f001 fb45 	bl	800dbd0 <SPI_RW>
	while(length--)
 800c546:	89bb      	ldrh	r3, [r7, #12]
 800c548:	1e5a      	subs	r2, r3, #1
 800c54a:	81ba      	strh	r2, [r7, #12]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d1f2      	bne.n	800c536 <Eprom_WR_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800c550:	bf00      	nop
 800c552:	3710      	adds	r7, #16
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}

0800c558 <Eprom_RD_Data>:
void Eprom_RD_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800c558:	b590      	push	{r4, r7, lr}
 800c55a:	b085      	sub	sp, #20
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	60b9      	str	r1, [r7, #8]
 800c560:	607a      	str	r2, [r7, #4]
 800c562:	461a      	mov	r2, r3
 800c564:	4603      	mov	r3, r0
 800c566:	73fb      	strb	r3, [r7, #15]
 800c568:	4613      	mov	r3, r2
 800c56a:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c56c:	7bfb      	ldrb	r3, [r7, #15]
 800c56e:	4619      	mov	r1, r3
 800c570:	2000      	movs	r0, #0
 800c572:	f001 fb2d 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	0c1b      	lsrs	r3, r3, #16
 800c57a:	b2db      	uxtb	r3, r3
 800c57c:	4619      	mov	r1, r3
 800c57e:	2000      	movs	r0, #0
 800c580:	f001 fb26 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800c584:	68bb      	ldr	r3, [r7, #8]
 800c586:	0a1b      	lsrs	r3, r3, #8
 800c588:	b2db      	uxtb	r3, r3
 800c58a:	4619      	mov	r1, r3
 800c58c:	2000      	movs	r0, #0
 800c58e:	f001 fb1f 	bl	800dbd0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	b2db      	uxtb	r3, r3
 800c596:	4619      	mov	r1, r3
 800c598:	2000      	movs	r0, #0
 800c59a:	f001 fb19 	bl	800dbd0 <SPI_RW>
	while(length--)
 800c59e:	e008      	b.n	800c5b2 <Eprom_RD_Data+0x5a>
	{
		*pData++ = SPI_RW(Spi_FLASH,0xFF);
 800c5a0:	687c      	ldr	r4, [r7, #4]
 800c5a2:	1c63      	adds	r3, r4, #1
 800c5a4:	607b      	str	r3, [r7, #4]
 800c5a6:	21ff      	movs	r1, #255	; 0xff
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	f001 fb11 	bl	800dbd0 <SPI_RW>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	7023      	strb	r3, [r4, #0]
	while(length--)
 800c5b2:	89bb      	ldrh	r3, [r7, #12]
 800c5b4:	1e5a      	subs	r2, r3, #1
 800c5b6:	81ba      	strh	r2, [r7, #12]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d1f1      	bne.n	800c5a0 <Eprom_RD_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800c5bc:	bf00      	nop
 800c5be:	3714      	adds	r7, #20
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd90      	pop	{r4, r7, pc}

0800c5c4 <Flash_WR_State_Clear>:
///=======================================================================Flash_Dsp_WR/RD/CP===========
void Flash_WR_State_Clear(void)
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	af00      	add	r7, sp, #0
	WR_STATE = 0;
 800c5c8:	4b03      	ldr	r3, [pc, #12]	; (800c5d8 <Flash_WR_State_Clear+0x14>)
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	709a      	strb	r2, [r3, #2]
}
 800c5ce:	bf00      	nop
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bc80      	pop	{r7}
 800c5d4:	4770      	bx	lr
 800c5d6:	bf00      	nop
 800c5d8:	20002888 	.word	0x20002888

0800c5dc <Flash_Dsp_WR>:
SCH_BOOL Flash_Dsp_WR(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b086      	sub	sp, #24
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	6039      	str	r1, [r7, #0]
 800c5e6:	71fb      	strb	r3, [r7, #7]
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	80bb      	strh	r3, [r7, #4]
	static SCH_U8 Flash_Dsp_Timer = 0;
	SCH_U8 *u8data = (SCH_U8 *)data;
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	617b      	str	r3, [r7, #20]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	if(Flash_Dsp_Timer)
 800c5f0:	4b1e      	ldr	r3, [pc, #120]	; (800c66c <Flash_Dsp_WR+0x90>)
 800c5f2:	781b      	ldrb	r3, [r3, #0]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d005      	beq.n	800c604 <Flash_Dsp_WR+0x28>
		Flash_Dsp_Timer--;
 800c5f8:	4b1c      	ldr	r3, [pc, #112]	; (800c66c <Flash_Dsp_WR+0x90>)
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	3b01      	subs	r3, #1
 800c5fe:	b2da      	uxtb	r2, r3
 800c600:	4b1a      	ldr	r3, [pc, #104]	; (800c66c <Flash_Dsp_WR+0x90>)
 800c602:	701a      	strb	r2, [r3, #0]
	if(Flash_Dsp_Timer)
 800c604:	4b19      	ldr	r3, [pc, #100]	; (800c66c <Flash_Dsp_WR+0x90>)
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d001      	beq.n	800c610 <Flash_Dsp_WR+0x34>
		return FALSE;
 800c60c:	2300      	movs	r3, #0
 800c60e:	e2a0      	b.n	800cb52 <Flash_Dsp_WR+0x576>
	if(WR_STATE/2)
 800c610:	4b17      	ldr	r3, [pc, #92]	; (800c670 <Flash_Dsp_WR+0x94>)
 800c612:	789b      	ldrb	r3, [r3, #2]
 800c614:	2b01      	cmp	r3, #1
 800c616:	d92d      	bls.n	800c674 <Flash_Dsp_WR+0x98>
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE + (WR_STATE/2-1)*256;
 800c618:	79fb      	ldrb	r3, [r7, #7]
 800c61a:	011a      	lsls	r2, r3, #4
 800c61c:	4b14      	ldr	r3, [pc, #80]	; (800c670 <Flash_Dsp_WR+0x94>)
 800c61e:	789b      	ldrb	r3, [r3, #2]
 800c620:	085b      	lsrs	r3, r3, #1
 800c622:	b2db      	uxtb	r3, r3
 800c624:	3b01      	subs	r3, #1
 800c626:	4413      	add	r3, r2
 800c628:	021b      	lsls	r3, r3, #8
 800c62a:	60fb      	str	r3, [r7, #12]
		u8data = u8data + (WR_STATE/2-1)*256;
 800c62c:	4b10      	ldr	r3, [pc, #64]	; (800c670 <Flash_Dsp_WR+0x94>)
 800c62e:	789b      	ldrb	r3, [r3, #2]
 800c630:	085b      	lsrs	r3, r3, #1
 800c632:	b2db      	uxtb	r3, r3
 800c634:	3b01      	subs	r3, #1
 800c636:	021b      	lsls	r3, r3, #8
 800c638:	461a      	mov	r2, r3
 800c63a:	697b      	ldr	r3, [r7, #20]
 800c63c:	4413      	add	r3, r2
 800c63e:	617b      	str	r3, [r7, #20]
		Tx_Cnt = (WR_STATE/2 < (Cnt+255)/256)?256:(Cnt%256);
 800c640:	4b0b      	ldr	r3, [pc, #44]	; (800c670 <Flash_Dsp_WR+0x94>)
 800c642:	789b      	ldrb	r3, [r3, #2]
 800c644:	085b      	lsrs	r3, r3, #1
 800c646:	b2db      	uxtb	r3, r3
 800c648:	461a      	mov	r2, r3
 800c64a:	88bb      	ldrh	r3, [r7, #4]
 800c64c:	33ff      	adds	r3, #255	; 0xff
 800c64e:	2b00      	cmp	r3, #0
 800c650:	da00      	bge.n	800c654 <Flash_Dsp_WR+0x78>
 800c652:	33ff      	adds	r3, #255	; 0xff
 800c654:	121b      	asrs	r3, r3, #8
 800c656:	429a      	cmp	r2, r3
 800c658:	db03      	blt.n	800c662 <Flash_Dsp_WR+0x86>
 800c65a:	88bb      	ldrh	r3, [r7, #4]
 800c65c:	b2db      	uxtb	r3, r3
 800c65e:	b29b      	uxth	r3, r3
 800c660:	e001      	b.n	800c666 <Flash_Dsp_WR+0x8a>
 800c662:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c666:	827b      	strh	r3, [r7, #18]
 800c668:	e007      	b.n	800c67a <Flash_Dsp_WR+0x9e>
 800c66a:	bf00      	nop
 800c66c:	2000288c 	.word	0x2000288c
 800c670:	20002888 	.word	0x20002888
	}
	else
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE;
 800c674:	79fb      	ldrb	r3, [r7, #7]
 800c676:	031b      	lsls	r3, r3, #12
 800c678:	60fb      	str	r3, [r7, #12]
	}
	switch(WR_STATE)
 800c67a:	4b01      	ldr	r3, [pc, #4]	; (800c680 <Flash_Dsp_WR+0xa4>)
 800c67c:	789b      	ldrb	r3, [r3, #2]
 800c67e:	e001      	b.n	800c684 <Flash_Dsp_WR+0xa8>
 800c680:	20002888 	.word	0x20002888
 800c684:	2bff      	cmp	r3, #255	; 0xff
 800c686:	f200 8262 	bhi.w	800cb4e <Flash_Dsp_WR+0x572>
 800c68a:	a201      	add	r2, pc, #4	; (adr r2, 800c690 <Flash_Dsp_WR+0xb4>)
 800c68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c690:	0800ca91 	.word	0x0800ca91
 800c694:	0800cad9 	.word	0x0800cad9
 800c698:	0800caef 	.word	0x0800caef
 800c69c:	0800cb03 	.word	0x0800cb03
 800c6a0:	0800caef 	.word	0x0800caef
 800c6a4:	0800cb03 	.word	0x0800cb03
 800c6a8:	0800caef 	.word	0x0800caef
 800c6ac:	0800cb03 	.word	0x0800cb03
 800c6b0:	0800caef 	.word	0x0800caef
 800c6b4:	0800cb03 	.word	0x0800cb03
 800c6b8:	0800caef 	.word	0x0800caef
 800c6bc:	0800cb03 	.word	0x0800cb03
 800c6c0:	0800caef 	.word	0x0800caef
 800c6c4:	0800cb03 	.word	0x0800cb03
 800c6c8:	0800caef 	.word	0x0800caef
 800c6cc:	0800cb03 	.word	0x0800cb03
 800c6d0:	0800caef 	.word	0x0800caef
 800c6d4:	0800cb03 	.word	0x0800cb03
 800c6d8:	0800caef 	.word	0x0800caef
 800c6dc:	0800cb03 	.word	0x0800cb03
 800c6e0:	0800caef 	.word	0x0800caef
 800c6e4:	0800cb03 	.word	0x0800cb03
 800c6e8:	0800caef 	.word	0x0800caef
 800c6ec:	0800cb03 	.word	0x0800cb03
 800c6f0:	0800caef 	.word	0x0800caef
 800c6f4:	0800cb03 	.word	0x0800cb03
 800c6f8:	0800caef 	.word	0x0800caef
 800c6fc:	0800cb03 	.word	0x0800cb03
 800c700:	0800caef 	.word	0x0800caef
 800c704:	0800cb03 	.word	0x0800cb03
 800c708:	0800caef 	.word	0x0800caef
 800c70c:	0800cb03 	.word	0x0800cb03
 800c710:	0800caef 	.word	0x0800caef
 800c714:	0800cb03 	.word	0x0800cb03
 800c718:	0800cb4f 	.word	0x0800cb4f
 800c71c:	0800cb4f 	.word	0x0800cb4f
 800c720:	0800cb4f 	.word	0x0800cb4f
 800c724:	0800cb4f 	.word	0x0800cb4f
 800c728:	0800cb4f 	.word	0x0800cb4f
 800c72c:	0800cb4f 	.word	0x0800cb4f
 800c730:	0800cb4f 	.word	0x0800cb4f
 800c734:	0800cb4f 	.word	0x0800cb4f
 800c738:	0800cb4f 	.word	0x0800cb4f
 800c73c:	0800cb4f 	.word	0x0800cb4f
 800c740:	0800cb4f 	.word	0x0800cb4f
 800c744:	0800cb4f 	.word	0x0800cb4f
 800c748:	0800cb4f 	.word	0x0800cb4f
 800c74c:	0800cb4f 	.word	0x0800cb4f
 800c750:	0800cb4f 	.word	0x0800cb4f
 800c754:	0800cb4f 	.word	0x0800cb4f
 800c758:	0800cb4f 	.word	0x0800cb4f
 800c75c:	0800cb4f 	.word	0x0800cb4f
 800c760:	0800cb4f 	.word	0x0800cb4f
 800c764:	0800cb4f 	.word	0x0800cb4f
 800c768:	0800cb4f 	.word	0x0800cb4f
 800c76c:	0800cb4f 	.word	0x0800cb4f
 800c770:	0800cb4f 	.word	0x0800cb4f
 800c774:	0800cb4f 	.word	0x0800cb4f
 800c778:	0800cb4f 	.word	0x0800cb4f
 800c77c:	0800cb4f 	.word	0x0800cb4f
 800c780:	0800cb4f 	.word	0x0800cb4f
 800c784:	0800cb4f 	.word	0x0800cb4f
 800c788:	0800cb4f 	.word	0x0800cb4f
 800c78c:	0800cb4f 	.word	0x0800cb4f
 800c790:	0800cb4f 	.word	0x0800cb4f
 800c794:	0800cb4f 	.word	0x0800cb4f
 800c798:	0800cb4f 	.word	0x0800cb4f
 800c79c:	0800cb4f 	.word	0x0800cb4f
 800c7a0:	0800cb4f 	.word	0x0800cb4f
 800c7a4:	0800cb4f 	.word	0x0800cb4f
 800c7a8:	0800cb4f 	.word	0x0800cb4f
 800c7ac:	0800cb4f 	.word	0x0800cb4f
 800c7b0:	0800cb4f 	.word	0x0800cb4f
 800c7b4:	0800cb4f 	.word	0x0800cb4f
 800c7b8:	0800cb4f 	.word	0x0800cb4f
 800c7bc:	0800cb4f 	.word	0x0800cb4f
 800c7c0:	0800cb4f 	.word	0x0800cb4f
 800c7c4:	0800cb4f 	.word	0x0800cb4f
 800c7c8:	0800cb4f 	.word	0x0800cb4f
 800c7cc:	0800cb4f 	.word	0x0800cb4f
 800c7d0:	0800cb4f 	.word	0x0800cb4f
 800c7d4:	0800cb4f 	.word	0x0800cb4f
 800c7d8:	0800cb4f 	.word	0x0800cb4f
 800c7dc:	0800cb4f 	.word	0x0800cb4f
 800c7e0:	0800cb4f 	.word	0x0800cb4f
 800c7e4:	0800cb4f 	.word	0x0800cb4f
 800c7e8:	0800cb4f 	.word	0x0800cb4f
 800c7ec:	0800cb4f 	.word	0x0800cb4f
 800c7f0:	0800cb4f 	.word	0x0800cb4f
 800c7f4:	0800cb4f 	.word	0x0800cb4f
 800c7f8:	0800cb4f 	.word	0x0800cb4f
 800c7fc:	0800cb4f 	.word	0x0800cb4f
 800c800:	0800cb4f 	.word	0x0800cb4f
 800c804:	0800cb4f 	.word	0x0800cb4f
 800c808:	0800cb4f 	.word	0x0800cb4f
 800c80c:	0800cb4f 	.word	0x0800cb4f
 800c810:	0800cb4f 	.word	0x0800cb4f
 800c814:	0800cb4f 	.word	0x0800cb4f
 800c818:	0800cb4f 	.word	0x0800cb4f
 800c81c:	0800cb4f 	.word	0x0800cb4f
 800c820:	0800cb4f 	.word	0x0800cb4f
 800c824:	0800cb4f 	.word	0x0800cb4f
 800c828:	0800cb4f 	.word	0x0800cb4f
 800c82c:	0800cb4f 	.word	0x0800cb4f
 800c830:	0800cb4f 	.word	0x0800cb4f
 800c834:	0800cb4f 	.word	0x0800cb4f
 800c838:	0800cb4f 	.word	0x0800cb4f
 800c83c:	0800cb4f 	.word	0x0800cb4f
 800c840:	0800cb4f 	.word	0x0800cb4f
 800c844:	0800cb4f 	.word	0x0800cb4f
 800c848:	0800cb4f 	.word	0x0800cb4f
 800c84c:	0800cb4f 	.word	0x0800cb4f
 800c850:	0800cb4f 	.word	0x0800cb4f
 800c854:	0800cb4f 	.word	0x0800cb4f
 800c858:	0800cb4f 	.word	0x0800cb4f
 800c85c:	0800cb4f 	.word	0x0800cb4f
 800c860:	0800cb4f 	.word	0x0800cb4f
 800c864:	0800cb4f 	.word	0x0800cb4f
 800c868:	0800cb4f 	.word	0x0800cb4f
 800c86c:	0800cb4f 	.word	0x0800cb4f
 800c870:	0800cb4f 	.word	0x0800cb4f
 800c874:	0800cb4f 	.word	0x0800cb4f
 800c878:	0800cb4f 	.word	0x0800cb4f
 800c87c:	0800cb4f 	.word	0x0800cb4f
 800c880:	0800cb4f 	.word	0x0800cb4f
 800c884:	0800cb4f 	.word	0x0800cb4f
 800c888:	0800cb4f 	.word	0x0800cb4f
 800c88c:	0800cb4f 	.word	0x0800cb4f
 800c890:	0800cb4f 	.word	0x0800cb4f
 800c894:	0800cb4f 	.word	0x0800cb4f
 800c898:	0800cb4f 	.word	0x0800cb4f
 800c89c:	0800cb4f 	.word	0x0800cb4f
 800c8a0:	0800cb4f 	.word	0x0800cb4f
 800c8a4:	0800cb4f 	.word	0x0800cb4f
 800c8a8:	0800cb4f 	.word	0x0800cb4f
 800c8ac:	0800cb4f 	.word	0x0800cb4f
 800c8b0:	0800cb4f 	.word	0x0800cb4f
 800c8b4:	0800cb4f 	.word	0x0800cb4f
 800c8b8:	0800cb4f 	.word	0x0800cb4f
 800c8bc:	0800cb4f 	.word	0x0800cb4f
 800c8c0:	0800cb4f 	.word	0x0800cb4f
 800c8c4:	0800cb4f 	.word	0x0800cb4f
 800c8c8:	0800cb4f 	.word	0x0800cb4f
 800c8cc:	0800cb4f 	.word	0x0800cb4f
 800c8d0:	0800cb4f 	.word	0x0800cb4f
 800c8d4:	0800cb4f 	.word	0x0800cb4f
 800c8d8:	0800cb4f 	.word	0x0800cb4f
 800c8dc:	0800cb4f 	.word	0x0800cb4f
 800c8e0:	0800cb4f 	.word	0x0800cb4f
 800c8e4:	0800cb4f 	.word	0x0800cb4f
 800c8e8:	0800cb4f 	.word	0x0800cb4f
 800c8ec:	0800cb4f 	.word	0x0800cb4f
 800c8f0:	0800cb4f 	.word	0x0800cb4f
 800c8f4:	0800cb4f 	.word	0x0800cb4f
 800c8f8:	0800cb4f 	.word	0x0800cb4f
 800c8fc:	0800cb4f 	.word	0x0800cb4f
 800c900:	0800cb4f 	.word	0x0800cb4f
 800c904:	0800cb4f 	.word	0x0800cb4f
 800c908:	0800cb4f 	.word	0x0800cb4f
 800c90c:	0800cb4f 	.word	0x0800cb4f
 800c910:	0800cb4f 	.word	0x0800cb4f
 800c914:	0800cb4f 	.word	0x0800cb4f
 800c918:	0800cb4f 	.word	0x0800cb4f
 800c91c:	0800cb4f 	.word	0x0800cb4f
 800c920:	0800cb4f 	.word	0x0800cb4f
 800c924:	0800cb4f 	.word	0x0800cb4f
 800c928:	0800cb4f 	.word	0x0800cb4f
 800c92c:	0800cb4f 	.word	0x0800cb4f
 800c930:	0800cb4f 	.word	0x0800cb4f
 800c934:	0800cb4f 	.word	0x0800cb4f
 800c938:	0800cb4f 	.word	0x0800cb4f
 800c93c:	0800cb4f 	.word	0x0800cb4f
 800c940:	0800cb4f 	.word	0x0800cb4f
 800c944:	0800cb4f 	.word	0x0800cb4f
 800c948:	0800cb4f 	.word	0x0800cb4f
 800c94c:	0800cb4f 	.word	0x0800cb4f
 800c950:	0800cb4f 	.word	0x0800cb4f
 800c954:	0800cb4f 	.word	0x0800cb4f
 800c958:	0800cb4f 	.word	0x0800cb4f
 800c95c:	0800cb4f 	.word	0x0800cb4f
 800c960:	0800cb4f 	.word	0x0800cb4f
 800c964:	0800cb4f 	.word	0x0800cb4f
 800c968:	0800cb4f 	.word	0x0800cb4f
 800c96c:	0800cb4f 	.word	0x0800cb4f
 800c970:	0800cb4f 	.word	0x0800cb4f
 800c974:	0800cb4f 	.word	0x0800cb4f
 800c978:	0800cb4f 	.word	0x0800cb4f
 800c97c:	0800cb4f 	.word	0x0800cb4f
 800c980:	0800cb4f 	.word	0x0800cb4f
 800c984:	0800cb4f 	.word	0x0800cb4f
 800c988:	0800cb4f 	.word	0x0800cb4f
 800c98c:	0800cb4f 	.word	0x0800cb4f
 800c990:	0800cb4f 	.word	0x0800cb4f
 800c994:	0800cb4f 	.word	0x0800cb4f
 800c998:	0800cb4f 	.word	0x0800cb4f
 800c99c:	0800cb4f 	.word	0x0800cb4f
 800c9a0:	0800cb4f 	.word	0x0800cb4f
 800c9a4:	0800cb4f 	.word	0x0800cb4f
 800c9a8:	0800cb4f 	.word	0x0800cb4f
 800c9ac:	0800cb4f 	.word	0x0800cb4f
 800c9b0:	0800cb4f 	.word	0x0800cb4f
 800c9b4:	0800cb4f 	.word	0x0800cb4f
 800c9b8:	0800cb4f 	.word	0x0800cb4f
 800c9bc:	0800cb4f 	.word	0x0800cb4f
 800c9c0:	0800cb4f 	.word	0x0800cb4f
 800c9c4:	0800cb4f 	.word	0x0800cb4f
 800c9c8:	0800cb4f 	.word	0x0800cb4f
 800c9cc:	0800cb4f 	.word	0x0800cb4f
 800c9d0:	0800cb4f 	.word	0x0800cb4f
 800c9d4:	0800cb4f 	.word	0x0800cb4f
 800c9d8:	0800cb4f 	.word	0x0800cb4f
 800c9dc:	0800cb4f 	.word	0x0800cb4f
 800c9e0:	0800cb4f 	.word	0x0800cb4f
 800c9e4:	0800cb4f 	.word	0x0800cb4f
 800c9e8:	0800cb4f 	.word	0x0800cb4f
 800c9ec:	0800cb4f 	.word	0x0800cb4f
 800c9f0:	0800cb4f 	.word	0x0800cb4f
 800c9f4:	0800cb4f 	.word	0x0800cb4f
 800c9f8:	0800cb4f 	.word	0x0800cb4f
 800c9fc:	0800cb4f 	.word	0x0800cb4f
 800ca00:	0800cb4f 	.word	0x0800cb4f
 800ca04:	0800cb4f 	.word	0x0800cb4f
 800ca08:	0800cb4f 	.word	0x0800cb4f
 800ca0c:	0800cb4f 	.word	0x0800cb4f
 800ca10:	0800cb4f 	.word	0x0800cb4f
 800ca14:	0800cb4f 	.word	0x0800cb4f
 800ca18:	0800cb4f 	.word	0x0800cb4f
 800ca1c:	0800cb4f 	.word	0x0800cb4f
 800ca20:	0800cb4f 	.word	0x0800cb4f
 800ca24:	0800cb4f 	.word	0x0800cb4f
 800ca28:	0800cb4f 	.word	0x0800cb4f
 800ca2c:	0800cb4f 	.word	0x0800cb4f
 800ca30:	0800cb4f 	.word	0x0800cb4f
 800ca34:	0800cb4f 	.word	0x0800cb4f
 800ca38:	0800cb4f 	.word	0x0800cb4f
 800ca3c:	0800cb4f 	.word	0x0800cb4f
 800ca40:	0800cb4f 	.word	0x0800cb4f
 800ca44:	0800cb4f 	.word	0x0800cb4f
 800ca48:	0800cb4f 	.word	0x0800cb4f
 800ca4c:	0800cb4f 	.word	0x0800cb4f
 800ca50:	0800cb4f 	.word	0x0800cb4f
 800ca54:	0800cb4f 	.word	0x0800cb4f
 800ca58:	0800cb4f 	.word	0x0800cb4f
 800ca5c:	0800cb4f 	.word	0x0800cb4f
 800ca60:	0800cb4f 	.word	0x0800cb4f
 800ca64:	0800cb4f 	.word	0x0800cb4f
 800ca68:	0800cb4f 	.word	0x0800cb4f
 800ca6c:	0800cb4f 	.word	0x0800cb4f
 800ca70:	0800cb4f 	.word	0x0800cb4f
 800ca74:	0800cb4f 	.word	0x0800cb4f
 800ca78:	0800cb4f 	.word	0x0800cb4f
 800ca7c:	0800cb4f 	.word	0x0800cb4f
 800ca80:	0800cb4f 	.word	0x0800cb4f
 800ca84:	0800cb4f 	.word	0x0800cb4f
 800ca88:	0800cb4f 	.word	0x0800cb4f
 800ca8c:	0800cb45 	.word	0x0800cb45
	{
		case 0:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	60bb      	str	r3, [r7, #8]
				*CheckSum = 0x00000000;
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	2200      	movs	r2, #0
 800ca98:	601a      	str	r2, [r3, #0]
				u8data = u8data+4;
 800ca9a:	697b      	ldr	r3, [r7, #20]
 800ca9c:	3304      	adds	r3, #4
 800ca9e:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800caa0:	2300      	movs	r3, #0
 800caa2:	823b      	strh	r3, [r7, #16]
 800caa4:	e00c      	b.n	800cac0 <Flash_Dsp_WR+0x4e4>
				{
					*CheckSum += *u8data;
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	697a      	ldr	r2, [r7, #20]
 800caac:	7812      	ldrb	r2, [r2, #0]
 800caae:	441a      	add	r2, r3
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	601a      	str	r2, [r3, #0]
					u8data++;
 800cab4:	697b      	ldr	r3, [r7, #20]
 800cab6:	3301      	adds	r3, #1
 800cab8:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800caba:	8a3b      	ldrh	r3, [r7, #16]
 800cabc:	3301      	adds	r3, #1
 800cabe:	823b      	strh	r3, [r7, #16]
 800cac0:	8a3a      	ldrh	r2, [r7, #16]
 800cac2:	88bb      	ldrh	r3, [r7, #4]
 800cac4:	3b04      	subs	r3, #4
 800cac6:	429a      	cmp	r2, r3
 800cac8:	dbed      	blt.n	800caa6 <Flash_Dsp_WR+0x4ca>
				}
				Eprom_WR_Order(FLASH_WREN);
 800caca:	2006      	movs	r0, #6
 800cacc:	f7ff fcde 	bl	800c48c <Eprom_WR_Order>
				WR_STATE = 1;
 800cad0:	4b22      	ldr	r3, [pc, #136]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cad2:	2201      	movs	r2, #1
 800cad4:	709a      	strb	r2, [r3, #2]
			}
			break;
 800cad6:	e03b      	b.n	800cb50 <Flash_Dsp_WR+0x574>
		case 1:
			Eprom_WR_Command(FLASH_SE,addr);
 800cad8:	68f9      	ldr	r1, [r7, #12]
 800cada:	2020      	movs	r0, #32
 800cadc:	f7ff fce4 	bl	800c4a8 <Eprom_WR_Command>
			Flash_Dsp_Timer = T200MS_8;
 800cae0:	4b1f      	ldr	r3, [pc, #124]	; (800cb60 <Flash_Dsp_WR+0x584>)
 800cae2:	2219      	movs	r2, #25
 800cae4:	701a      	strb	r2, [r3, #0]
			WR_STATE = 2;
 800cae6:	4b1d      	ldr	r3, [pc, #116]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cae8:	2202      	movs	r2, #2
 800caea:	709a      	strb	r2, [r3, #2]
			break;
 800caec:	e030      	b.n	800cb50 <Flash_Dsp_WR+0x574>
		case 24:
		case 26:
		case 28:
		case 30:
		case 32:
			Eprom_WR_Order(FLASH_WREN);
 800caee:	2006      	movs	r0, #6
 800caf0:	f7ff fccc 	bl	800c48c <Eprom_WR_Order>
			WR_STATE++;
 800caf4:	4b19      	ldr	r3, [pc, #100]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800caf6:	789b      	ldrb	r3, [r3, #2]
 800caf8:	3301      	adds	r3, #1
 800cafa:	b2da      	uxtb	r2, r3
 800cafc:	4b17      	ldr	r3, [pc, #92]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cafe:	709a      	strb	r2, [r3, #2]
			break;
 800cb00:	e026      	b.n	800cb50 <Flash_Dsp_WR+0x574>
		case 25:
		case 27:
		case 29:
		case 31:
		case 33:
			Eprom_WR_Data(FLASH_PP,addr,u8data,Tx_Cnt);
 800cb02:	8a7b      	ldrh	r3, [r7, #18]
 800cb04:	697a      	ldr	r2, [r7, #20]
 800cb06:	68f9      	ldr	r1, [r7, #12]
 800cb08:	2002      	movs	r0, #2
 800cb0a:	f7ff fcf0 	bl	800c4ee <Eprom_WR_Data>
			if((WR_STATE/2 == (Cnt+255)/256))
 800cb0e:	4b13      	ldr	r3, [pc, #76]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cb10:	789b      	ldrb	r3, [r3, #2]
 800cb12:	085b      	lsrs	r3, r3, #1
 800cb14:	b2db      	uxtb	r3, r3
 800cb16:	461a      	mov	r2, r3
 800cb18:	88bb      	ldrh	r3, [r7, #4]
 800cb1a:	33ff      	adds	r3, #255	; 0xff
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	da00      	bge.n	800cb22 <Flash_Dsp_WR+0x546>
 800cb20:	33ff      	adds	r3, #255	; 0xff
 800cb22:	121b      	asrs	r3, r3, #8
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d103      	bne.n	800cb30 <Flash_Dsp_WR+0x554>
				WR_STATE = 0xFF;
 800cb28:	4b0c      	ldr	r3, [pc, #48]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cb2a:	22ff      	movs	r2, #255	; 0xff
 800cb2c:	709a      	strb	r2, [r3, #2]
 800cb2e:	e005      	b.n	800cb3c <Flash_Dsp_WR+0x560>
			else
				WR_STATE++;
 800cb30:	4b0a      	ldr	r3, [pc, #40]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cb32:	789b      	ldrb	r3, [r3, #2]
 800cb34:	3301      	adds	r3, #1
 800cb36:	b2da      	uxtb	r2, r3
 800cb38:	4b08      	ldr	r3, [pc, #32]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cb3a:	709a      	strb	r2, [r3, #2]
			Flash_Dsp_Timer = T48MS_8;
 800cb3c:	4b08      	ldr	r3, [pc, #32]	; (800cb60 <Flash_Dsp_WR+0x584>)
 800cb3e:	2206      	movs	r2, #6
 800cb40:	701a      	strb	r2, [r3, #0]
			break;
 800cb42:	e005      	b.n	800cb50 <Flash_Dsp_WR+0x574>
		case 0xFF:
			WR_STATE = 0x00;
 800cb44:	4b05      	ldr	r3, [pc, #20]	; (800cb5c <Flash_Dsp_WR+0x580>)
 800cb46:	2200      	movs	r2, #0
 800cb48:	709a      	strb	r2, [r3, #2]
			return TRUE;
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e001      	b.n	800cb52 <Flash_Dsp_WR+0x576>
		default:break;
 800cb4e:	bf00      	nop
	}
	return FALSE;
 800cb50:	2300      	movs	r3, #0
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	3718      	adds	r7, #24
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
 800cb5a:	bf00      	nop
 800cb5c:	20002888 	.word	0x20002888
 800cb60:	2000288c 	.word	0x2000288c

0800cb64 <Flash_RD_State_Clear>:
void Flash_RD_State_Clear(void)
{
 800cb64:	b480      	push	{r7}
 800cb66:	af00      	add	r7, sp, #0
	RD_STATE = 0;
 800cb68:	4b03      	ldr	r3, [pc, #12]	; (800cb78 <Flash_RD_State_Clear+0x14>)
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	705a      	strb	r2, [r3, #1]
}
 800cb6e:	bf00      	nop
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bc80      	pop	{r7}
 800cb74:	4770      	bx	lr
 800cb76:	bf00      	nop
 800cb78:	20002888 	.word	0x20002888

0800cb7c <Flash_Dsp_RD>:
SCH_BOOL Flash_Dsp_RD(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b088      	sub	sp, #32
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	4603      	mov	r3, r0
 800cb84:	6039      	str	r1, [r7, #0]
 800cb86:	71fb      	strb	r3, [r7, #7]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	80bb      	strh	r3, [r7, #4]
	SCH_U8 *u8data = (SCH_U8 *)data;
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	61fb      	str	r3, [r7, #28]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	addr = Num*FLASH_SPI_SECTOR_SIZE + (RD_STATE/2)*256;
 800cb90:	79fb      	ldrb	r3, [r7, #7]
 800cb92:	011b      	lsls	r3, r3, #4
 800cb94:	4a12      	ldr	r2, [pc, #72]	; (800cbe0 <Flash_Dsp_RD+0x64>)
 800cb96:	7852      	ldrb	r2, [r2, #1]
 800cb98:	0852      	lsrs	r2, r2, #1
 800cb9a:	b2d2      	uxtb	r2, r2
 800cb9c:	4413      	add	r3, r2
 800cb9e:	021b      	lsls	r3, r3, #8
 800cba0:	613b      	str	r3, [r7, #16]
	if(RD_STATE!=0xFF)
 800cba2:	4b0f      	ldr	r3, [pc, #60]	; (800cbe0 <Flash_Dsp_RD+0x64>)
 800cba4:	785b      	ldrb	r3, [r3, #1]
 800cba6:	2bff      	cmp	r3, #255	; 0xff
 800cba8:	d008      	beq.n	800cbbc <Flash_Dsp_RD+0x40>
		u8data = u8data + (RD_STATE/2)*256;
 800cbaa:	4b0d      	ldr	r3, [pc, #52]	; (800cbe0 <Flash_Dsp_RD+0x64>)
 800cbac:	785b      	ldrb	r3, [r3, #1]
 800cbae:	085b      	lsrs	r3, r3, #1
 800cbb0:	b2db      	uxtb	r3, r3
 800cbb2:	021b      	lsls	r3, r3, #8
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	69fb      	ldr	r3, [r7, #28]
 800cbb8:	4413      	add	r3, r2
 800cbba:	61fb      	str	r3, [r7, #28]
	Tx_Cnt = ((RD_STATE/2+1) < (Cnt+255)/256)?256:(Cnt%256);
 800cbbc:	4b08      	ldr	r3, [pc, #32]	; (800cbe0 <Flash_Dsp_RD+0x64>)
 800cbbe:	785b      	ldrb	r3, [r3, #1]
 800cbc0:	085b      	lsrs	r3, r3, #1
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	1c5a      	adds	r2, r3, #1
 800cbc6:	88bb      	ldrh	r3, [r7, #4]
 800cbc8:	33ff      	adds	r3, #255	; 0xff
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	da00      	bge.n	800cbd0 <Flash_Dsp_RD+0x54>
 800cbce:	33ff      	adds	r3, #255	; 0xff
 800cbd0:	121b      	asrs	r3, r3, #8
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	db06      	blt.n	800cbe4 <Flash_Dsp_RD+0x68>
 800cbd6:	88bb      	ldrh	r3, [r7, #4]
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	e004      	b.n	800cbe8 <Flash_Dsp_RD+0x6c>
 800cbde:	bf00      	nop
 800cbe0:	20002888 	.word	0x20002888
 800cbe4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cbe8:	81fb      	strh	r3, [r7, #14]
	switch(RD_STATE)
 800cbea:	4b01      	ldr	r3, [pc, #4]	; (800cbf0 <Flash_Dsp_RD+0x74>)
 800cbec:	785b      	ldrb	r3, [r3, #1]
 800cbee:	e001      	b.n	800cbf4 <Flash_Dsp_RD+0x78>
 800cbf0:	20002888 	.word	0x20002888
 800cbf4:	2bff      	cmp	r3, #255	; 0xff
 800cbf6:	f200 8252 	bhi.w	800d09e <Flash_Dsp_RD+0x522>
 800cbfa:	a201      	add	r2, pc, #4	; (adr r2, 800cc00 <Flash_Dsp_RD+0x84>)
 800cbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc00:	0800d001 	.word	0x0800d001
 800cc04:	0800d015 	.word	0x0800d015
 800cc08:	0800d001 	.word	0x0800d001
 800cc0c:	0800d015 	.word	0x0800d015
 800cc10:	0800d001 	.word	0x0800d001
 800cc14:	0800d015 	.word	0x0800d015
 800cc18:	0800d001 	.word	0x0800d001
 800cc1c:	0800d015 	.word	0x0800d015
 800cc20:	0800d001 	.word	0x0800d001
 800cc24:	0800d015 	.word	0x0800d015
 800cc28:	0800d001 	.word	0x0800d001
 800cc2c:	0800d015 	.word	0x0800d015
 800cc30:	0800d001 	.word	0x0800d001
 800cc34:	0800d015 	.word	0x0800d015
 800cc38:	0800d001 	.word	0x0800d001
 800cc3c:	0800d015 	.word	0x0800d015
 800cc40:	0800d001 	.word	0x0800d001
 800cc44:	0800d015 	.word	0x0800d015
 800cc48:	0800d001 	.word	0x0800d001
 800cc4c:	0800d015 	.word	0x0800d015
 800cc50:	0800d001 	.word	0x0800d001
 800cc54:	0800d015 	.word	0x0800d015
 800cc58:	0800d001 	.word	0x0800d001
 800cc5c:	0800d015 	.word	0x0800d015
 800cc60:	0800d001 	.word	0x0800d001
 800cc64:	0800d015 	.word	0x0800d015
 800cc68:	0800d001 	.word	0x0800d001
 800cc6c:	0800d015 	.word	0x0800d015
 800cc70:	0800d001 	.word	0x0800d001
 800cc74:	0800d015 	.word	0x0800d015
 800cc78:	0800d001 	.word	0x0800d001
 800cc7c:	0800d015 	.word	0x0800d015
 800cc80:	0800d09f 	.word	0x0800d09f
 800cc84:	0800d09f 	.word	0x0800d09f
 800cc88:	0800d09f 	.word	0x0800d09f
 800cc8c:	0800d09f 	.word	0x0800d09f
 800cc90:	0800d09f 	.word	0x0800d09f
 800cc94:	0800d09f 	.word	0x0800d09f
 800cc98:	0800d09f 	.word	0x0800d09f
 800cc9c:	0800d09f 	.word	0x0800d09f
 800cca0:	0800d09f 	.word	0x0800d09f
 800cca4:	0800d09f 	.word	0x0800d09f
 800cca8:	0800d09f 	.word	0x0800d09f
 800ccac:	0800d09f 	.word	0x0800d09f
 800ccb0:	0800d09f 	.word	0x0800d09f
 800ccb4:	0800d09f 	.word	0x0800d09f
 800ccb8:	0800d09f 	.word	0x0800d09f
 800ccbc:	0800d09f 	.word	0x0800d09f
 800ccc0:	0800d09f 	.word	0x0800d09f
 800ccc4:	0800d09f 	.word	0x0800d09f
 800ccc8:	0800d09f 	.word	0x0800d09f
 800cccc:	0800d09f 	.word	0x0800d09f
 800ccd0:	0800d09f 	.word	0x0800d09f
 800ccd4:	0800d09f 	.word	0x0800d09f
 800ccd8:	0800d09f 	.word	0x0800d09f
 800ccdc:	0800d09f 	.word	0x0800d09f
 800cce0:	0800d09f 	.word	0x0800d09f
 800cce4:	0800d09f 	.word	0x0800d09f
 800cce8:	0800d09f 	.word	0x0800d09f
 800ccec:	0800d09f 	.word	0x0800d09f
 800ccf0:	0800d09f 	.word	0x0800d09f
 800ccf4:	0800d09f 	.word	0x0800d09f
 800ccf8:	0800d09f 	.word	0x0800d09f
 800ccfc:	0800d09f 	.word	0x0800d09f
 800cd00:	0800d09f 	.word	0x0800d09f
 800cd04:	0800d09f 	.word	0x0800d09f
 800cd08:	0800d09f 	.word	0x0800d09f
 800cd0c:	0800d09f 	.word	0x0800d09f
 800cd10:	0800d09f 	.word	0x0800d09f
 800cd14:	0800d09f 	.word	0x0800d09f
 800cd18:	0800d09f 	.word	0x0800d09f
 800cd1c:	0800d09f 	.word	0x0800d09f
 800cd20:	0800d09f 	.word	0x0800d09f
 800cd24:	0800d09f 	.word	0x0800d09f
 800cd28:	0800d09f 	.word	0x0800d09f
 800cd2c:	0800d09f 	.word	0x0800d09f
 800cd30:	0800d09f 	.word	0x0800d09f
 800cd34:	0800d09f 	.word	0x0800d09f
 800cd38:	0800d09f 	.word	0x0800d09f
 800cd3c:	0800d09f 	.word	0x0800d09f
 800cd40:	0800d09f 	.word	0x0800d09f
 800cd44:	0800d09f 	.word	0x0800d09f
 800cd48:	0800d09f 	.word	0x0800d09f
 800cd4c:	0800d09f 	.word	0x0800d09f
 800cd50:	0800d09f 	.word	0x0800d09f
 800cd54:	0800d09f 	.word	0x0800d09f
 800cd58:	0800d09f 	.word	0x0800d09f
 800cd5c:	0800d09f 	.word	0x0800d09f
 800cd60:	0800d09f 	.word	0x0800d09f
 800cd64:	0800d09f 	.word	0x0800d09f
 800cd68:	0800d09f 	.word	0x0800d09f
 800cd6c:	0800d09f 	.word	0x0800d09f
 800cd70:	0800d09f 	.word	0x0800d09f
 800cd74:	0800d09f 	.word	0x0800d09f
 800cd78:	0800d09f 	.word	0x0800d09f
 800cd7c:	0800d09f 	.word	0x0800d09f
 800cd80:	0800d09f 	.word	0x0800d09f
 800cd84:	0800d09f 	.word	0x0800d09f
 800cd88:	0800d09f 	.word	0x0800d09f
 800cd8c:	0800d09f 	.word	0x0800d09f
 800cd90:	0800d09f 	.word	0x0800d09f
 800cd94:	0800d09f 	.word	0x0800d09f
 800cd98:	0800d09f 	.word	0x0800d09f
 800cd9c:	0800d09f 	.word	0x0800d09f
 800cda0:	0800d09f 	.word	0x0800d09f
 800cda4:	0800d09f 	.word	0x0800d09f
 800cda8:	0800d09f 	.word	0x0800d09f
 800cdac:	0800d09f 	.word	0x0800d09f
 800cdb0:	0800d09f 	.word	0x0800d09f
 800cdb4:	0800d09f 	.word	0x0800d09f
 800cdb8:	0800d09f 	.word	0x0800d09f
 800cdbc:	0800d09f 	.word	0x0800d09f
 800cdc0:	0800d09f 	.word	0x0800d09f
 800cdc4:	0800d09f 	.word	0x0800d09f
 800cdc8:	0800d09f 	.word	0x0800d09f
 800cdcc:	0800d09f 	.word	0x0800d09f
 800cdd0:	0800d09f 	.word	0x0800d09f
 800cdd4:	0800d09f 	.word	0x0800d09f
 800cdd8:	0800d09f 	.word	0x0800d09f
 800cddc:	0800d09f 	.word	0x0800d09f
 800cde0:	0800d09f 	.word	0x0800d09f
 800cde4:	0800d09f 	.word	0x0800d09f
 800cde8:	0800d09f 	.word	0x0800d09f
 800cdec:	0800d09f 	.word	0x0800d09f
 800cdf0:	0800d09f 	.word	0x0800d09f
 800cdf4:	0800d09f 	.word	0x0800d09f
 800cdf8:	0800d09f 	.word	0x0800d09f
 800cdfc:	0800d09f 	.word	0x0800d09f
 800ce00:	0800d09f 	.word	0x0800d09f
 800ce04:	0800d09f 	.word	0x0800d09f
 800ce08:	0800d09f 	.word	0x0800d09f
 800ce0c:	0800d09f 	.word	0x0800d09f
 800ce10:	0800d09f 	.word	0x0800d09f
 800ce14:	0800d09f 	.word	0x0800d09f
 800ce18:	0800d09f 	.word	0x0800d09f
 800ce1c:	0800d09f 	.word	0x0800d09f
 800ce20:	0800d09f 	.word	0x0800d09f
 800ce24:	0800d09f 	.word	0x0800d09f
 800ce28:	0800d09f 	.word	0x0800d09f
 800ce2c:	0800d09f 	.word	0x0800d09f
 800ce30:	0800d09f 	.word	0x0800d09f
 800ce34:	0800d09f 	.word	0x0800d09f
 800ce38:	0800d09f 	.word	0x0800d09f
 800ce3c:	0800d09f 	.word	0x0800d09f
 800ce40:	0800d09f 	.word	0x0800d09f
 800ce44:	0800d09f 	.word	0x0800d09f
 800ce48:	0800d09f 	.word	0x0800d09f
 800ce4c:	0800d09f 	.word	0x0800d09f
 800ce50:	0800d09f 	.word	0x0800d09f
 800ce54:	0800d09f 	.word	0x0800d09f
 800ce58:	0800d09f 	.word	0x0800d09f
 800ce5c:	0800d09f 	.word	0x0800d09f
 800ce60:	0800d09f 	.word	0x0800d09f
 800ce64:	0800d09f 	.word	0x0800d09f
 800ce68:	0800d09f 	.word	0x0800d09f
 800ce6c:	0800d09f 	.word	0x0800d09f
 800ce70:	0800d09f 	.word	0x0800d09f
 800ce74:	0800d09f 	.word	0x0800d09f
 800ce78:	0800d09f 	.word	0x0800d09f
 800ce7c:	0800d09f 	.word	0x0800d09f
 800ce80:	0800d09f 	.word	0x0800d09f
 800ce84:	0800d09f 	.word	0x0800d09f
 800ce88:	0800d09f 	.word	0x0800d09f
 800ce8c:	0800d09f 	.word	0x0800d09f
 800ce90:	0800d09f 	.word	0x0800d09f
 800ce94:	0800d09f 	.word	0x0800d09f
 800ce98:	0800d09f 	.word	0x0800d09f
 800ce9c:	0800d09f 	.word	0x0800d09f
 800cea0:	0800d09f 	.word	0x0800d09f
 800cea4:	0800d09f 	.word	0x0800d09f
 800cea8:	0800d09f 	.word	0x0800d09f
 800ceac:	0800d09f 	.word	0x0800d09f
 800ceb0:	0800d09f 	.word	0x0800d09f
 800ceb4:	0800d09f 	.word	0x0800d09f
 800ceb8:	0800d09f 	.word	0x0800d09f
 800cebc:	0800d09f 	.word	0x0800d09f
 800cec0:	0800d09f 	.word	0x0800d09f
 800cec4:	0800d09f 	.word	0x0800d09f
 800cec8:	0800d09f 	.word	0x0800d09f
 800cecc:	0800d09f 	.word	0x0800d09f
 800ced0:	0800d09f 	.word	0x0800d09f
 800ced4:	0800d09f 	.word	0x0800d09f
 800ced8:	0800d09f 	.word	0x0800d09f
 800cedc:	0800d09f 	.word	0x0800d09f
 800cee0:	0800d09f 	.word	0x0800d09f
 800cee4:	0800d09f 	.word	0x0800d09f
 800cee8:	0800d09f 	.word	0x0800d09f
 800ceec:	0800d09f 	.word	0x0800d09f
 800cef0:	0800d09f 	.word	0x0800d09f
 800cef4:	0800d09f 	.word	0x0800d09f
 800cef8:	0800d09f 	.word	0x0800d09f
 800cefc:	0800d09f 	.word	0x0800d09f
 800cf00:	0800d09f 	.word	0x0800d09f
 800cf04:	0800d09f 	.word	0x0800d09f
 800cf08:	0800d09f 	.word	0x0800d09f
 800cf0c:	0800d09f 	.word	0x0800d09f
 800cf10:	0800d09f 	.word	0x0800d09f
 800cf14:	0800d09f 	.word	0x0800d09f
 800cf18:	0800d09f 	.word	0x0800d09f
 800cf1c:	0800d09f 	.word	0x0800d09f
 800cf20:	0800d09f 	.word	0x0800d09f
 800cf24:	0800d09f 	.word	0x0800d09f
 800cf28:	0800d09f 	.word	0x0800d09f
 800cf2c:	0800d09f 	.word	0x0800d09f
 800cf30:	0800d09f 	.word	0x0800d09f
 800cf34:	0800d09f 	.word	0x0800d09f
 800cf38:	0800d09f 	.word	0x0800d09f
 800cf3c:	0800d09f 	.word	0x0800d09f
 800cf40:	0800d09f 	.word	0x0800d09f
 800cf44:	0800d09f 	.word	0x0800d09f
 800cf48:	0800d09f 	.word	0x0800d09f
 800cf4c:	0800d09f 	.word	0x0800d09f
 800cf50:	0800d09f 	.word	0x0800d09f
 800cf54:	0800d09f 	.word	0x0800d09f
 800cf58:	0800d09f 	.word	0x0800d09f
 800cf5c:	0800d09f 	.word	0x0800d09f
 800cf60:	0800d09f 	.word	0x0800d09f
 800cf64:	0800d09f 	.word	0x0800d09f
 800cf68:	0800d09f 	.word	0x0800d09f
 800cf6c:	0800d09f 	.word	0x0800d09f
 800cf70:	0800d09f 	.word	0x0800d09f
 800cf74:	0800d09f 	.word	0x0800d09f
 800cf78:	0800d09f 	.word	0x0800d09f
 800cf7c:	0800d09f 	.word	0x0800d09f
 800cf80:	0800d09f 	.word	0x0800d09f
 800cf84:	0800d09f 	.word	0x0800d09f
 800cf88:	0800d09f 	.word	0x0800d09f
 800cf8c:	0800d09f 	.word	0x0800d09f
 800cf90:	0800d09f 	.word	0x0800d09f
 800cf94:	0800d09f 	.word	0x0800d09f
 800cf98:	0800d09f 	.word	0x0800d09f
 800cf9c:	0800d09f 	.word	0x0800d09f
 800cfa0:	0800d09f 	.word	0x0800d09f
 800cfa4:	0800d09f 	.word	0x0800d09f
 800cfa8:	0800d09f 	.word	0x0800d09f
 800cfac:	0800d09f 	.word	0x0800d09f
 800cfb0:	0800d09f 	.word	0x0800d09f
 800cfb4:	0800d09f 	.word	0x0800d09f
 800cfb8:	0800d09f 	.word	0x0800d09f
 800cfbc:	0800d09f 	.word	0x0800d09f
 800cfc0:	0800d09f 	.word	0x0800d09f
 800cfc4:	0800d09f 	.word	0x0800d09f
 800cfc8:	0800d09f 	.word	0x0800d09f
 800cfcc:	0800d09f 	.word	0x0800d09f
 800cfd0:	0800d09f 	.word	0x0800d09f
 800cfd4:	0800d09f 	.word	0x0800d09f
 800cfd8:	0800d09f 	.word	0x0800d09f
 800cfdc:	0800d09f 	.word	0x0800d09f
 800cfe0:	0800d09f 	.word	0x0800d09f
 800cfe4:	0800d09f 	.word	0x0800d09f
 800cfe8:	0800d09f 	.word	0x0800d09f
 800cfec:	0800d09f 	.word	0x0800d09f
 800cff0:	0800d09f 	.word	0x0800d09f
 800cff4:	0800d09f 	.word	0x0800d09f
 800cff8:	0800d09f 	.word	0x0800d09f
 800cffc:	0800d051 	.word	0x0800d051
		case 22:
		case 24:
		case 26:
		case 28:
		case 30:
			Eprom_WR_Order(FLASH_WREN);
 800d000:	2006      	movs	r0, #6
 800d002:	f7ff fa43 	bl	800c48c <Eprom_WR_Order>
			RD_STATE++;
 800d006:	4b29      	ldr	r3, [pc, #164]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d008:	785b      	ldrb	r3, [r3, #1]
 800d00a:	3301      	adds	r3, #1
 800d00c:	b2da      	uxtb	r2, r3
 800d00e:	4b27      	ldr	r3, [pc, #156]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d010:	705a      	strb	r2, [r3, #1]
			break;
 800d012:	e045      	b.n	800d0a0 <Flash_Dsp_RD+0x524>
		case 23:
		case 25:
		case 27:
		case 29:
		case 31:
			Eprom_RD_Data(FLASH_READ,addr,u8data,Tx_Cnt);
 800d014:	89fb      	ldrh	r3, [r7, #14]
 800d016:	69fa      	ldr	r2, [r7, #28]
 800d018:	6939      	ldr	r1, [r7, #16]
 800d01a:	2003      	movs	r0, #3
 800d01c:	f7ff fa9c 	bl	800c558 <Eprom_RD_Data>
			if((RD_STATE/2+1) == (Cnt+255)/256)
 800d020:	4b22      	ldr	r3, [pc, #136]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d022:	785b      	ldrb	r3, [r3, #1]
 800d024:	085b      	lsrs	r3, r3, #1
 800d026:	b2db      	uxtb	r3, r3
 800d028:	1c5a      	adds	r2, r3, #1
 800d02a:	88bb      	ldrh	r3, [r7, #4]
 800d02c:	33ff      	adds	r3, #255	; 0xff
 800d02e:	2b00      	cmp	r3, #0
 800d030:	da00      	bge.n	800d034 <Flash_Dsp_RD+0x4b8>
 800d032:	33ff      	adds	r3, #255	; 0xff
 800d034:	121b      	asrs	r3, r3, #8
 800d036:	429a      	cmp	r2, r3
 800d038:	d103      	bne.n	800d042 <Flash_Dsp_RD+0x4c6>
				RD_STATE = 0xFF;
 800d03a:	4b1c      	ldr	r3, [pc, #112]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d03c:	22ff      	movs	r2, #255	; 0xff
 800d03e:	705a      	strb	r2, [r3, #1]
			else
				RD_STATE++;
			break;
 800d040:	e02e      	b.n	800d0a0 <Flash_Dsp_RD+0x524>
				RD_STATE++;
 800d042:	4b1a      	ldr	r3, [pc, #104]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d044:	785b      	ldrb	r3, [r3, #1]
 800d046:	3301      	adds	r3, #1
 800d048:	b2da      	uxtb	r2, r3
 800d04a:	4b18      	ldr	r3, [pc, #96]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d04c:	705a      	strb	r2, [r3, #1]
			break;
 800d04e:	e027      	b.n	800d0a0 <Flash_Dsp_RD+0x524>
		case 0xFF:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800d050:	683b      	ldr	r3, [r7, #0]
 800d052:	60bb      	str	r3, [r7, #8]
				SCH_U32 checksum = 0x00000000;
 800d054:	2300      	movs	r3, #0
 800d056:	617b      	str	r3, [r7, #20]
				u8data = u8data+4;
 800d058:	69fb      	ldr	r3, [r7, #28]
 800d05a:	3304      	adds	r3, #4
 800d05c:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 800d05e:	2300      	movs	r3, #0
 800d060:	837b      	strh	r3, [r7, #26]
 800d062:	e00b      	b.n	800d07c <Flash_Dsp_RD+0x500>
				{
					checksum += *u8data;
 800d064:	69fb      	ldr	r3, [r7, #28]
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	461a      	mov	r2, r3
 800d06a:	697b      	ldr	r3, [r7, #20]
 800d06c:	4413      	add	r3, r2
 800d06e:	617b      	str	r3, [r7, #20]
					u8data ++;
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	3301      	adds	r3, #1
 800d074:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 800d076:	8b7b      	ldrh	r3, [r7, #26]
 800d078:	3301      	adds	r3, #1
 800d07a:	837b      	strh	r3, [r7, #26]
 800d07c:	8b7a      	ldrh	r2, [r7, #26]
 800d07e:	88bb      	ldrh	r3, [r7, #4]
 800d080:	3b04      	subs	r3, #4
 800d082:	429a      	cmp	r2, r3
 800d084:	dbee      	blt.n	800d064 <Flash_Dsp_RD+0x4e8>
				}
				RD_STATE = 0x00;
 800d086:	4b09      	ldr	r3, [pc, #36]	; (800d0ac <Flash_Dsp_RD+0x530>)
 800d088:	2200      	movs	r2, #0
 800d08a:	705a      	strb	r2, [r3, #1]
				if(*CheckSum == checksum)
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	697a      	ldr	r2, [r7, #20]
 800d092:	429a      	cmp	r2, r3
 800d094:	d101      	bne.n	800d09a <Flash_Dsp_RD+0x51e>
					return TRUE;
 800d096:	2301      	movs	r3, #1
 800d098:	e003      	b.n	800d0a2 <Flash_Dsp_RD+0x526>
				else
					return FALSE;
 800d09a:	2300      	movs	r3, #0
 800d09c:	e001      	b.n	800d0a2 <Flash_Dsp_RD+0x526>
			}
		default:break;
 800d09e:	bf00      	nop
	}
	return FALSE;
 800d0a0:	2300      	movs	r3, #0
}
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	3720      	adds	r7, #32
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	bd80      	pop	{r7, pc}
 800d0aa:	bf00      	nop
 800d0ac:	20002888 	.word	0x20002888

0800d0b0 <TASK_Eeprom_Pro>:
	}
}


void TASK_Eeprom_Pro(void)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	af00      	add	r7, sp, #0
	
}
 800d0b4:	bf00      	nop
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bc80      	pop	{r7}
 800d0ba:	4770      	bx	lr

0800d0bc <LED_IO_Init>:
**  Created on	: 20180723
**  Description	:
**  Return		: 
********************************************************************************/
void LED_IO_Init(void)
{///===
 800d0bc:	b480      	push	{r7}
 800d0be:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_LED_CTL, GPIO_PinOutput);
}
 800d0c0:	bf00      	nop
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bc80      	pop	{r7}
 800d0c6:	4770      	bx	lr

0800d0c8 <LED_Ctl>:
void LED_Ctl(SCH_BOOL OnOff)
{
 800d0c8:	b480      	push	{r7}
 800d0ca:	b083      	sub	sp, #12
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_LED;
	}
}
 800d0d2:	bf00      	nop
 800d0d4:	370c      	adds	r7, #12
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bc80      	pop	{r7}
 800d0da:	4770      	bx	lr

0800d0dc <TASK_LED_pro>:
**  Created on	: 20180723
**  Description	:100ms
**  Return		: 
********************************************************************************/
void TASK_LED_pro(void)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	af00      	add	r7, sp, #0
	if(Get_SysPower_Flag)
 800d0e0:	4b07      	ldr	r3, [pc, #28]	; (800d100 <TASK_LED_pro+0x24>)
 800d0e2:	795b      	ldrb	r3, [r3, #5]
 800d0e4:	f003 0308 	and.w	r3, r3, #8
 800d0e8:	b2db      	uxtb	r3, r3
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d003      	beq.n	800d0f6 <TASK_LED_pro+0x1a>
	{
		LED_Ctl(ON);
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	f7ff ffea 	bl	800d0c8 <LED_Ctl>
	}
	else
	{
		LED_Ctl(OFF);
	}
}
 800d0f4:	e002      	b.n	800d0fc <TASK_LED_pro+0x20>
		LED_Ctl(OFF);
 800d0f6:	2000      	movs	r0, #0
 800d0f8:	f7ff ffe6 	bl	800d0c8 <LED_Ctl>
}
 800d0fc:	bf00      	nop
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	200041ec 	.word	0x200041ec

0800d104 <MUTE_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void MUTE_IO_Init(void)
{///===
 800d104:	b480      	push	{r7}
 800d106:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_MUTE_CTL, GPIO_PinOutput);
}
 800d108:	bf00      	nop
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bc80      	pop	{r7}
 800d10e:	4770      	bx	lr

0800d110 <MUTE_Ctl>:
void MUTE_Ctl(SCH_BOOL OnOff)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	4603      	mov	r3, r0
 800d118:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 800d11a:	79fb      	ldrb	r3, [r7, #7]
 800d11c:	2b01      	cmp	r3, #1
 800d11e:	d10f      	bne.n	800d140 <MUTE_Ctl+0x30>
	{
		TurnOn_MUTE;
		if(!Get_MUTE_Flag)
 800d120:	4b11      	ldr	r3, [pc, #68]	; (800d168 <MUTE_Ctl+0x58>)
 800d122:	795b      	ldrb	r3, [r3, #5]
 800d124:	f003 0320 	and.w	r3, r3, #32
 800d128:	b2db      	uxtb	r3, r3
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d102      	bne.n	800d134 <MUTE_Ctl+0x24>
			AmpMute(ON);
 800d12e:	2001      	movs	r0, #1
 800d130:	f7fb faf6 	bl	8008720 <AmpMute>
		Set_MUTE_Flag;
 800d134:	4a0c      	ldr	r2, [pc, #48]	; (800d168 <MUTE_Ctl+0x58>)
 800d136:	7953      	ldrb	r3, [r2, #5]
 800d138:	f043 0320 	orr.w	r3, r3, #32
 800d13c:	7153      	strb	r3, [r2, #5]
		TurnOff_MUTE;
		if(Get_MUTE_Flag)
			AmpMute(OFF);
		Clr_MUTE_Flag;
	}
}
 800d13e:	e00e      	b.n	800d15e <MUTE_Ctl+0x4e>
		if(Get_MUTE_Flag)
 800d140:	4b09      	ldr	r3, [pc, #36]	; (800d168 <MUTE_Ctl+0x58>)
 800d142:	795b      	ldrb	r3, [r3, #5]
 800d144:	f003 0320 	and.w	r3, r3, #32
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d002      	beq.n	800d154 <MUTE_Ctl+0x44>
			AmpMute(OFF);
 800d14e:	2000      	movs	r0, #0
 800d150:	f7fb fae6 	bl	8008720 <AmpMute>
		Clr_MUTE_Flag;
 800d154:	4a04      	ldr	r2, [pc, #16]	; (800d168 <MUTE_Ctl+0x58>)
 800d156:	7953      	ldrb	r3, [r2, #5]
 800d158:	f36f 1345 	bfc	r3, #5, #1
 800d15c:	7153      	strb	r3, [r2, #5]
}
 800d15e:	bf00      	nop
 800d160:	3708      	adds	r7, #8
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	200041ec 	.word	0x200041ec

0800d16c <AudioMute>:
///==================================================================================================
MUTE_STATE Mute_State;
void AudioMute(MUTE_T MUTE_Type)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0
 800d172:	4603      	mov	r3, r0
 800d174:	71fb      	strb	r3, [r7, #7]
	if(MUTE_Type==SOFTON)
 800d176:	79fb      	ldrb	r3, [r7, #7]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d00f      	beq.n	800d19c <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_DOWN);
	}
	else if(MUTE_Type== SOFTOFF)
 800d17c:	79fb      	ldrb	r3, [r7, #7]
 800d17e:	2b01      	cmp	r3, #1
 800d180:	d00c      	beq.n	800d19c <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_UP);
	}	
	else if(MUTE_Type== HARDON)
 800d182:	79fb      	ldrb	r3, [r7, #7]
 800d184:	2b02      	cmp	r3, #2
 800d186:	d103      	bne.n	800d190 <AudioMute+0x24>
	{
		MUTE_Ctl(ON);
 800d188:	2001      	movs	r0, #1
 800d18a:	f7ff ffc1 	bl	800d110 <MUTE_Ctl>
	}
	else if(MUTE_Type==HARDOFF)
	{
		MUTE_Ctl(OFF);
	}
}
 800d18e:	e005      	b.n	800d19c <AudioMute+0x30>
	else if(MUTE_Type==HARDOFF)
 800d190:	79fb      	ldrb	r3, [r7, #7]
 800d192:	2b03      	cmp	r3, #3
 800d194:	d102      	bne.n	800d19c <AudioMute+0x30>
		MUTE_Ctl(OFF);
 800d196:	2000      	movs	r0, #0
 800d198:	f7ff ffba 	bl	800d110 <MUTE_Ctl>
}
 800d19c:	bf00      	nop
 800d19e:	3708      	adds	r7, #8
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}

0800d1a4 <Hardware_Ver_Pro>:

Sys_Power_T SysPower;

#define HARDWARE_DET_AD     	 //ADC_CHANNEL_AD7
void Hardware_Ver_Pro(void)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	af00      	add	r7, sp, #0
	if(Sys.Hardware_Ver >= 0xF00)
 800d1a8:	4b07      	ldr	r3, [pc, #28]	; (800d1c8 <Hardware_Ver_Pro+0x24>)
 800d1aa:	885b      	ldrh	r3, [r3, #2]
 800d1ac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d1b0:	d303      	bcc.n	800d1ba <Hardware_Ver_Pro+0x16>
	{
		Sys.Dsp_Hardware_Mode = 1;///1708
 800d1b2:	4b05      	ldr	r3, [pc, #20]	; (800d1c8 <Hardware_Ver_Pro+0x24>)
 800d1b4:	2201      	movs	r2, #1
 800d1b6:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		Sys.Dsp_Hardware_Mode = 0;///
	}
}
 800d1b8:	e002      	b.n	800d1c0 <Hardware_Ver_Pro+0x1c>
		Sys.Dsp_Hardware_Mode = 0;///
 800d1ba:	4b03      	ldr	r3, [pc, #12]	; (800d1c8 <Hardware_Ver_Pro+0x24>)
 800d1bc:	2200      	movs	r2, #0
 800d1be:	705a      	strb	r2, [r3, #1]
}
 800d1c0:	bf00      	nop
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bc80      	pop	{r7}
 800d1c6:	4770      	bx	lr
 800d1c8:	200041ec 	.word	0x200041ec

0800d1cc <SystemPowerUp>:

void SystemPowerUp(void)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	af00      	add	r7, sp, #0
	ClearAllModeMessage();
 800d1d0:	f000 feae 	bl	800df30 <ClearAllModeMessage>
	GPIOInit();
 800d1d4:	f000 fce4 	bl	800dba0 <GPIOInit>
	AudioMute(HARDON);
 800d1d8:	2002      	movs	r0, #2
 800d1da:	f7ff ffc7 	bl	800d16c <AudioMute>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	SYS_Power_Ctl(ON);
 800d1de:	2001      	movs	r0, #1
 800d1e0:	f000 fcae 	bl	800db40 <SYS_Power_Ctl>
	ACC_EN_Ctl(ON);
 800d1e4:	2001      	movs	r0, #1
 800d1e6:	f000 fcc5 	bl	800db74 <ACC_EN_Ctl>
	///TurnOn_REM_EN;
}
 800d1ea:	bf00      	nop
 800d1ec:	bd80      	pop	{r7, pc}
	...

0800d1f0 <PowerOnSystemModule>:
void PowerOnSystemModule(void)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	af00      	add	r7, sp, #0
	AMP_TURN_ON();
 800d1f4:	4b04      	ldr	r3, [pc, #16]	; (800d208 <PowerOnSystemModule+0x18>)
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	701a      	strb	r2, [r3, #0]
	Bsp_UART_Init();
 800d1fa:	f000 fbb9 	bl	800d970 <Bsp_UART_Init>
	Bsp_ADC_Init();
 800d1fe:	f000 fbca 	bl	800d996 <Bsp_ADC_Init>
	DSP_RESET_RELEASE;
	BT_RESET_RELEASE;
	AD1938_RESET_RELEASE;
	AD1978_RESET_RELEASE;
}
 800d202:	bf00      	nop
 800d204:	bd80      	pop	{r7, pc}
 800d206:	bf00      	nop
 800d208:	20002c10 	.word	0x20002c10

0800d20c <PowerOffSystemModule>:

void PowerOffSystemModule(void)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 800d210:	2002      	movs	r0, #2
 800d212:	f7ff ffab 	bl	800d16c <AudioMute>
	///App_Dsp.DspPwrState = DSP_CLOSE;
}
 800d216:	bf00      	nop
 800d218:	bd80      	pop	{r7, pc}
	...

0800d21c <EnterPowerOff>:
void EnterPowerOff(void)
{
 800d21c:	b580      	push	{r7, lr}
 800d21e:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 800d220:	2002      	movs	r0, #2
 800d222:	f7ff ffa3 	bl	800d16c <AudioMute>
	AMP_TURN_OFF();
 800d226:	4b0c      	ldr	r3, [pc, #48]	; (800d258 <EnterPowerOff+0x3c>)
 800d228:	2204      	movs	r2, #4
 800d22a:	701a      	strb	r2, [r3, #0]
	SYS_Power_Ctl(OFF);
 800d22c:	2000      	movs	r0, #0
 800d22e:	f000 fc87 	bl	800db40 <SYS_Power_Ctl>
	ACC_EN_Ctl(OFF);
 800d232:	2000      	movs	r0, #0
 800d234:	f000 fc9e 	bl	800db74 <ACC_EN_Ctl>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	Clr_AppStartOk;
 800d238:	4a08      	ldr	r2, [pc, #32]	; (800d25c <EnterPowerOff+0x40>)
 800d23a:	7993      	ldrb	r3, [r2, #6]
 800d23c:	f36f 0300 	bfc	r3, #0, #1
 800d240:	7193      	strb	r3, [r2, #6]
	DSP_OFF_FLAG = Get_DSP_OFF_Flag;
 800d242:	4b06      	ldr	r3, [pc, #24]	; (800d25c <EnterPowerOff+0x40>)
 800d244:	799b      	ldrb	r3, [r3, #6]
 800d246:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d24a:	b2db      	uxtb	r3, r3
 800d24c:	461a      	mov	r2, r3
 800d24e:	4b04      	ldr	r3, [pc, #16]	; (800d260 <EnterPowerOff+0x44>)
 800d250:	701a      	strb	r2, [r3, #0]
}
 800d252:	bf00      	nop
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	20002c10 	.word	0x20002c10
 800d25c:	200041ec 	.word	0x200041ec
 800d260:	2000288d 	.word	0x2000288d

0800d264 <PowerMessage>:

void PowerMessage(void)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b082      	sub	sp, #8
 800d268:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	if(FALSE==GetMessage(POWER_MODULE,&pMsg))
 800d26a:	1d3b      	adds	r3, r7, #4
 800d26c:	4619      	mov	r1, r3
 800d26e:	2000      	movs	r0, #0
 800d270:	f000 fe36 	bl	800dee0 <GetMessage>
 800d274:	4603      	mov	r3, r0
 800d276:	2b00      	cmp	r3, #0
 800d278:	d039      	beq.n	800d2ee <PowerMessage+0x8a>
		return;
	switch(pMsg.ID)
 800d27a:	793b      	ldrb	r3, [r7, #4]
 800d27c:	2b01      	cmp	r3, #1
 800d27e:	d002      	beq.n	800d286 <PowerMessage+0x22>
 800d280:	2b02      	cmp	r3, #2
 800d282:	d013      	beq.n	800d2ac <PowerMessage+0x48>
			}
			SysPower.Power_Timer = 0;
			PowerOffSystemModule();
			///PostMessage(ARM_MODULE, M2A_SYS_CMD, M2A_POWER);
			break;
		default:break;
 800d284:	e038      	b.n	800d2f8 <PowerMessage+0x94>
			SysPower.bk_PowerOffReason=SysPower.PowerOffReason;
 800d286:	4b1e      	ldr	r3, [pc, #120]	; (800d300 <PowerMessage+0x9c>)
 800d288:	789a      	ldrb	r2, [r3, #2]
 800d28a:	4b1d      	ldr	r3, [pc, #116]	; (800d300 <PowerMessage+0x9c>)
 800d28c:	705a      	strb	r2, [r3, #1]
			SysPower.PowerOffReason=POWER_ON;
 800d28e:	4b1c      	ldr	r3, [pc, #112]	; (800d300 <PowerMessage+0x9c>)
 800d290:	2201      	movs	r2, #1
 800d292:	709a      	strb	r2, [r3, #2]
			SysPower.nPowerState=POWER_ON_DELAY;
 800d294:	4b1a      	ldr	r3, [pc, #104]	; (800d300 <PowerMessage+0x9c>)
 800d296:	2201      	movs	r2, #1
 800d298:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 800d29a:	4b19      	ldr	r3, [pc, #100]	; (800d300 <PowerMessage+0x9c>)
 800d29c:	2200      	movs	r2, #0
 800d29e:	809a      	strh	r2, [r3, #4]
			AudioMute(HARDON);
 800d2a0:	2002      	movs	r0, #2
 800d2a2:	f7ff ff63 	bl	800d16c <AudioMute>
			ClearAllModeMessage();
 800d2a6:	f000 fe43 	bl	800df30 <ClearAllModeMessage>
			break;
 800d2aa:	e025      	b.n	800d2f8 <PowerMessage+0x94>
			SysPower.PowerOffReason = (POWEROFFREASON)pMsg.prm;
 800d2ac:	88fb      	ldrh	r3, [r7, #6]
 800d2ae:	b2da      	uxtb	r2, r3
 800d2b0:	4b13      	ldr	r3, [pc, #76]	; (800d300 <PowerMessage+0x9c>)
 800d2b2:	709a      	strb	r2, [r3, #2]
			if(SysPower.PowerOffReason==POWEROFF_FROM_START)
 800d2b4:	4b12      	ldr	r3, [pc, #72]	; (800d300 <PowerMessage+0x9c>)
 800d2b6:	789b      	ldrb	r3, [r3, #2]
 800d2b8:	2b04      	cmp	r3, #4
 800d2ba:	d107      	bne.n	800d2cc <PowerMessage+0x68>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 800d2bc:	4b10      	ldr	r3, [pc, #64]	; (800d300 <PowerMessage+0x9c>)
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	2b06      	cmp	r3, #6
 800d2c2:	d816      	bhi.n	800d2f2 <PowerMessage+0x8e>
				SysPower.nPowerState=POWER_ACCOFF;
 800d2c4:	4b0e      	ldr	r3, [pc, #56]	; (800d300 <PowerMessage+0x9c>)
 800d2c6:	220a      	movs	r2, #10
 800d2c8:	701a      	strb	r2, [r3, #0]
 800d2ca:	e00a      	b.n	800d2e2 <PowerMessage+0x7e>
			else if(SysPower.PowerOffReason==POWEROFF_FROM_VOLTAGE)
 800d2cc:	4b0c      	ldr	r3, [pc, #48]	; (800d300 <PowerMessage+0x9c>)
 800d2ce:	789b      	ldrb	r3, [r3, #2]
 800d2d0:	2b03      	cmp	r3, #3
 800d2d2:	d106      	bne.n	800d2e2 <PowerMessage+0x7e>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 800d2d4:	4b0a      	ldr	r3, [pc, #40]	; (800d300 <PowerMessage+0x9c>)
 800d2d6:	781b      	ldrb	r3, [r3, #0]
 800d2d8:	2b06      	cmp	r3, #6
 800d2da:	d80c      	bhi.n	800d2f6 <PowerMessage+0x92>
				SysPower.nPowerState=POWER_CLOSE_SCREEN;
 800d2dc:	4b08      	ldr	r3, [pc, #32]	; (800d300 <PowerMessage+0x9c>)
 800d2de:	2207      	movs	r2, #7
 800d2e0:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer = 0;
 800d2e2:	4b07      	ldr	r3, [pc, #28]	; (800d300 <PowerMessage+0x9c>)
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	809a      	strh	r2, [r3, #4]
			PowerOffSystemModule();
 800d2e8:	f7ff ff90 	bl	800d20c <PowerOffSystemModule>
			break;
 800d2ec:	e004      	b.n	800d2f8 <PowerMessage+0x94>
		return;
 800d2ee:	bf00      	nop
 800d2f0:	e002      	b.n	800d2f8 <PowerMessage+0x94>
					break;
 800d2f2:	bf00      	nop
 800d2f4:	e000      	b.n	800d2f8 <PowerMessage+0x94>
					break;
 800d2f6:	bf00      	nop
	}
}
 800d2f8:	3708      	adds	r7, #8
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd80      	pop	{r7, pc}
 800d2fe:	bf00      	nop
 800d300:	20003ac8 	.word	0x20003ac8

0800d304 <TASK_Power_Pro>:

void TASK_Power_Pro(void)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	af00      	add	r7, sp, #0
	PowerMessage();
 800d308:	f7ff ffac 	bl	800d264 <PowerMessage>
	SysPower.Power_Timer++;
 800d30c:	4bab      	ldr	r3, [pc, #684]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d30e:	889b      	ldrh	r3, [r3, #4]
 800d310:	3301      	adds	r3, #1
 800d312:	b29a      	uxth	r2, r3
 800d314:	4ba9      	ldr	r3, [pc, #676]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d316:	809a      	strh	r2, [r3, #4]
	switch(SysPower.nPowerState)
 800d318:	4ba8      	ldr	r3, [pc, #672]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d31a:	781b      	ldrb	r3, [r3, #0]
 800d31c:	2b0c      	cmp	r3, #12
 800d31e:	f200 8135 	bhi.w	800d58c <TASK_Power_Pro+0x288>
 800d322:	a201      	add	r2, pc, #4	; (adr r2, 800d328 <TASK_Power_Pro+0x24>)
 800d324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d328:	0800d35d 	.word	0x0800d35d
 800d32c:	0800d3b1 	.word	0x0800d3b1
 800d330:	0800d3c3 	.word	0x0800d3c3
 800d334:	0800d3db 	.word	0x0800d3db
 800d338:	0800d3f7 	.word	0x0800d3f7
 800d33c:	0800d421 	.word	0x0800d421
 800d340:	0800d58d 	.word	0x0800d58d
 800d344:	0800d451 	.word	0x0800d451
 800d348:	0800d46d 	.word	0x0800d46d
 800d34c:	0800d491 	.word	0x0800d491
 800d350:	0800d4fb 	.word	0x0800d4fb
 800d354:	0800d549 	.word	0x0800d549
 800d358:	0800d577 	.word	0x0800d577
	{
		case POWER_ON_START:
			if(SysPower.Power_Timer>=T40MS_8)
 800d35c:	4b97      	ldr	r3, [pc, #604]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d35e:	889b      	ldrh	r3, [r3, #4]
 800d360:	2b04      	cmp	r3, #4
 800d362:	f240 8115 	bls.w	800d590 <TASK_Power_Pro+0x28c>
			{
				if(Get_START_Flag&&!Get_VolErr_Flag)
 800d366:	4b96      	ldr	r3, [pc, #600]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d368:	799b      	ldrb	r3, [r3, #6]
 800d36a:	f003 0320 	and.w	r3, r3, #32
 800d36e:	b2db      	uxtb	r3, r3
 800d370:	2b00      	cmp	r3, #0
 800d372:	d00c      	beq.n	800d38e <TASK_Power_Pro+0x8a>
 800d374:	4b92      	ldr	r3, [pc, #584]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d376:	795b      	ldrb	r3, [r3, #5]
 800d378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d37c:	b2db      	uxtb	r3, r3
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d105      	bne.n	800d38e <TASK_Power_Pro+0x8a>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 800d382:	2200      	movs	r2, #0
 800d384:	2101      	movs	r1, #1
 800d386:	2000      	movs	r0, #0
 800d388:	f000 fd82 	bl	800de90 <PostMessage>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
					SysPower.nPowerState=POWER_OFF_DELAY;
					SysPower.Power_Timer=0;  
				}
			}
			break;
 800d38c:	e100      	b.n	800d590 <TASK_Power_Pro+0x28c>
					if(Get_VolErr_Flag)
 800d38e:	4b8c      	ldr	r3, [pc, #560]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d390:	795b      	ldrb	r3, [r3, #5]
 800d392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d396:	b2db      	uxtb	r3, r3
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d002      	beq.n	800d3a2 <TASK_Power_Pro+0x9e>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
 800d39c:	4b87      	ldr	r3, [pc, #540]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d39e:	2203      	movs	r2, #3
 800d3a0:	709a      	strb	r2, [r3, #2]
					SysPower.nPowerState=POWER_OFF_DELAY;
 800d3a2:	4b86      	ldr	r3, [pc, #536]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3a4:	2208      	movs	r2, #8
 800d3a6:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer=0;  
 800d3a8:	4b84      	ldr	r3, [pc, #528]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	809a      	strh	r2, [r3, #4]
			break;
 800d3ae:	e0ef      	b.n	800d590 <TASK_Power_Pro+0x28c>
		case POWER_ON_DELAY:
			SysPower.nPowerState=POWER_ARM_RESET;
 800d3b0:	4b82      	ldr	r3, [pc, #520]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3b2:	2202      	movs	r2, #2
 800d3b4:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;             			
 800d3b6:	4b81      	ldr	r3, [pc, #516]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	809a      	strh	r2, [r3, #4]
			SystemPowerUp();
 800d3bc:	f7ff ff06 	bl	800d1cc <SystemPowerUp>
			break;
 800d3c0:	e0f9      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
		case POWER_ARM_RESET:
			if(SysPower.Power_Timer>=T96MS_8)
 800d3c2:	4b7e      	ldr	r3, [pc, #504]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3c4:	889b      	ldrh	r3, [r3, #4]
 800d3c6:	2b0b      	cmp	r3, #11
 800d3c8:	f240 80e4 	bls.w	800d594 <TASK_Power_Pro+0x290>
			{
				DSP_RESET_HOLD;
				BT_RESET_HOLD;
				AD1938_RESET_HOLD;
				AD1978_RESET_HOLD;
				SysPower.nPowerState = POWER_VAR_RECOVER;
 800d3cc:	4b7b      	ldr	r3, [pc, #492]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3ce:	2203      	movs	r2, #3
 800d3d0:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800d3d2:	4b7a      	ldr	r3, [pc, #488]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	809a      	strh	r2, [r3, #4]
			}
			break;
 800d3d8:	e0dc      	b.n	800d594 <TASK_Power_Pro+0x290>
		case POWER_VAR_RECOVER:
			if(SysPower.Power_Timer>=T480MS_8)
 800d3da:	4b78      	ldr	r3, [pc, #480]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3dc:	889b      	ldrh	r3, [r3, #4]
 800d3de:	2b3b      	cmp	r3, #59	; 0x3b
 800d3e0:	f240 80da 	bls.w	800d598 <TASK_Power_Pro+0x294>
			{
				SysPower.Power_Timer=0;
 800d3e4:	4b75      	ldr	r3, [pc, #468]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_TFT_POWER_ON;			       
 800d3ea:	4b74      	ldr	r3, [pc, #464]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3ec:	2204      	movs	r2, #4
 800d3ee:	701a      	strb	r2, [r3, #0]
				PowerOnSystemModule();
 800d3f0:	f7ff fefe 	bl	800d1f0 <PowerOnSystemModule>
			}
			break;
 800d3f4:	e0d0      	b.n	800d598 <TASK_Power_Pro+0x294>
		case POWER_TFT_POWER_ON:
			if(SysPower.Power_Timer>=T96MS_8)
 800d3f6:	4b71      	ldr	r3, [pc, #452]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d3f8:	889b      	ldrh	r3, [r3, #4]
 800d3fa:	2b0b      	cmp	r3, #11
 800d3fc:	f240 80ce 	bls.w	800d59c <TASK_Power_Pro+0x298>
			{
			
				SysPower.Power_Timer=0;				
 800d400:	4b6e      	ldr	r3, [pc, #440]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d402:	2200      	movs	r2, #0
 800d404:	809a      	strh	r2, [r3, #4]
				App_Dsp.DspPwrState = DSP_POWER_EN;
 800d406:	4b6f      	ldr	r3, [pc, #444]	; (800d5c4 <TASK_Power_Pro+0x2c0>)
 800d408:	2201      	movs	r2, #1
 800d40a:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
				SysPower.PowerOffReason=POWER_ON;/**/
 800d40e:	4b6b      	ldr	r3, [pc, #428]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d410:	2201      	movs	r2, #1
 800d412:	709a      	strb	r2, [r3, #2]
				SysPower.nPowerState=POWER_SECURITY_CODE;
 800d414:	4b69      	ldr	r3, [pc, #420]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d416:	2205      	movs	r2, #5
 800d418:	701a      	strb	r2, [r3, #0]
				//ADC_GetData(HARDWARE_DET_AD,&Sys.Hardware_Ver);
				Hardware_Ver_Pro();
 800d41a:	f7ff fec3 	bl	800d1a4 <Hardware_Ver_Pro>
			}
			break;
 800d41e:	e0bd      	b.n	800d59c <TASK_Power_Pro+0x298>
		case POWER_SECURITY_CODE:
			if(App_Dsp.DspPwrState == DSP_NORMAL&&SysPower.Power_Timer>=T4S_8)
 800d420:	4b68      	ldr	r3, [pc, #416]	; (800d5c4 <TASK_Power_Pro+0x2c0>)
 800d422:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800d426:	2b03      	cmp	r3, #3
 800d428:	f040 80ba 	bne.w	800d5a0 <TASK_Power_Pro+0x29c>
 800d42c:	4b63      	ldr	r3, [pc, #396]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d42e:	889b      	ldrh	r3, [r3, #4]
 800d430:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800d434:	f0c0 80b4 	bcc.w	800d5a0 <TASK_Power_Pro+0x29c>
			{
				AudioMute(HARDOFF);
 800d438:	2003      	movs	r0, #3
 800d43a:	f7ff fe97 	bl	800d16c <AudioMute>
				Set_AppStartOk;
 800d43e:	4a60      	ldr	r2, [pc, #384]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d440:	7993      	ldrb	r3, [r2, #6]
 800d442:	f043 0301 	orr.w	r3, r3, #1
 800d446:	7193      	strb	r3, [r2, #6]
				//UartTxData(SCH_Uart_BT,BT_NAME_SET,sizeof(BT_NAME_SET));
				
				SysPower.nPowerState=POWER_NORMAL_RUN;
 800d448:	4b5c      	ldr	r3, [pc, #368]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d44a:	2206      	movs	r2, #6
 800d44c:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_NORMAL_RUN \n");
			}
			break;
 800d44e:	e0a7      	b.n	800d5a0 <TASK_Power_Pro+0x29c>
		case POWER_NORMAL_RUN:
			break;
		case POWER_CLOSE_SCREEN:
			TurnOff_REM_EN;
			if(SysPower.Power_Timer>=T480MS_8)
 800d450:	4b5a      	ldr	r3, [pc, #360]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d452:	889b      	ldrh	r3, [r3, #4]
 800d454:	2b3b      	cmp	r3, #59	; 0x3b
 800d456:	f240 80a5 	bls.w	800d5a4 <TASK_Power_Pro+0x2a0>
			{
				EnterPowerOff();
 800d45a:	f7ff fedf 	bl	800d21c <EnterPowerOff>
				SysPower.Power_Timer=0;
 800d45e:	4b57      	ldr	r3, [pc, #348]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d460:	2200      	movs	r2, #0
 800d462:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_OFF_DELAY;
 800d464:	4b55      	ldr	r3, [pc, #340]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d466:	2208      	movs	r2, #8
 800d468:	701a      	strb	r2, [r3, #0]
			}
			break;
 800d46a:	e09b      	b.n	800d5a4 <TASK_Power_Pro+0x2a0>
		case POWER_OFF_DELAY:
			if(Get_START_Flag)
 800d46c:	4b54      	ldr	r3, [pc, #336]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d46e:	799b      	ldrb	r3, [r3, #6]
 800d470:	f003 0320 	and.w	r3, r3, #32
 800d474:	b2db      	uxtb	r3, r3
 800d476:	2b00      	cmp	r3, #0
 800d478:	d003      	beq.n	800d482 <TASK_Power_Pro+0x17e>
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 800d47a:	4b50      	ldr	r3, [pc, #320]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d47c:	2209      	movs	r2, #9
 800d47e:	701a      	strb	r2, [r3, #0]
 800d480:	e002      	b.n	800d488 <TASK_Power_Pro+0x184>
			else
				SysPower.nPowerState=POWER_ACCOFF;
 800d482:	4b4e      	ldr	r3, [pc, #312]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d484:	220a      	movs	r2, #10
 800d486:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 800d488:	4b4c      	ldr	r3, [pc, #304]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d48a:	2200      	movs	r2, #0
 800d48c:	809a      	strh	r2, [r3, #4]
			break;
 800d48e:	e092      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
		case POWER_SYSTEM_STANDBY:
			if(SysPower.Power_Timer >= T1S_8)
 800d490:	4b4a      	ldr	r3, [pc, #296]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d492:	889b      	ldrh	r3, [r3, #4]
 800d494:	2b7c      	cmp	r3, #124	; 0x7c
 800d496:	f240 8087 	bls.w	800d5a8 <TASK_Power_Pro+0x2a4>
			{
				if(Get_SLEEP_Mode)
 800d49a:	4b49      	ldr	r3, [pc, #292]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d49c:	791b      	ldrb	r3, [r3, #4]
 800d49e:	f003 0301 	and.w	r3, r3, #1
 800d4a2:	b2db      	uxtb	r3, r3
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d17f      	bne.n	800d5a8 <TASK_Power_Pro+0x2a4>
				{
				
				}
				else if(Get_START_Flag&&!Get_VolErr_Flag)
 800d4a8:	4b45      	ldr	r3, [pc, #276]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d4aa:	799b      	ldrb	r3, [r3, #6]
 800d4ac:	f003 0320 	and.w	r3, r3, #32
 800d4b0:	b2db      	uxtb	r3, r3
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d00c      	beq.n	800d4d0 <TASK_Power_Pro+0x1cc>
 800d4b6:	4b42      	ldr	r3, [pc, #264]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d4b8:	795b      	ldrb	r3, [r3, #5]
 800d4ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4be:	b2db      	uxtb	r3, r3
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d105      	bne.n	800d4d0 <TASK_Power_Pro+0x1cc>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	2101      	movs	r1, #1
 800d4c8:	2000      	movs	r0, #0
 800d4ca:	f000 fce1 	bl	800de90 <PostMessage>
				{
					SysPower.nPowerState=POWER_ACCOFF;
					SysPower.Power_Timer = 0;
				}
			}
			break;
 800d4ce:	e06b      	b.n	800d5a8 <TASK_Power_Pro+0x2a4>
				else if(!Get_START_Flag&&!Get_VolErr_Flag)
 800d4d0:	4b3b      	ldr	r3, [pc, #236]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d4d2:	799b      	ldrb	r3, [r3, #6]
 800d4d4:	f003 0320 	and.w	r3, r3, #32
 800d4d8:	b2db      	uxtb	r3, r3
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d164      	bne.n	800d5a8 <TASK_Power_Pro+0x2a4>
 800d4de:	4b38      	ldr	r3, [pc, #224]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d4e0:	795b      	ldrb	r3, [r3, #5]
 800d4e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d15d      	bne.n	800d5a8 <TASK_Power_Pro+0x2a4>
					SysPower.nPowerState=POWER_ACCOFF;
 800d4ec:	4b33      	ldr	r3, [pc, #204]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d4ee:	220a      	movs	r2, #10
 800d4f0:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer = 0;
 800d4f2:	4b32      	ldr	r3, [pc, #200]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	809a      	strh	r2, [r3, #4]
			break;
 800d4f8:	e056      	b.n	800d5a8 <TASK_Power_Pro+0x2a4>
		case POWER_ACCOFF:
			if(SysPower.Power_Timer >= T3S_8)
			{
				TurnOff_REM_EN;
			}
			if(SysPower.Power_Timer >= T5S_8)
 800d4fa:	4b30      	ldr	r3, [pc, #192]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d4fc:	889b      	ldrh	r3, [r3, #4]
 800d4fe:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 800d502:	d908      	bls.n	800d516 <TASK_Power_Pro+0x212>
			{            
				EnterPowerOff();
 800d504:	f7ff fe8a 	bl	800d21c <EnterPowerOff>
				SysPower.nPowerState=POWER_ACCOFF2;
 800d508:	4b2c      	ldr	r3, [pc, #176]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d50a:	220b      	movs	r2, #11
 800d50c:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800d50e:	4b2b      	ldr	r3, [pc, #172]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d510:	2200      	movs	r2, #0
 800d512:	809a      	strh	r2, [r3, #4]
					SysPower.nPowerState=POWER_SECURITY_CODE;
				else
					SysPower.nPowerState=POWER_ON_DELAY;
				SysPower.Power_Timer=0;
			}
			break;
 800d514:	e04a      	b.n	800d5ac <TASK_Power_Pro+0x2a8>
			else if(Get_START_Flag)////
 800d516:	4b2a      	ldr	r3, [pc, #168]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d518:	799b      	ldrb	r3, [r3, #6]
 800d51a:	f003 0320 	and.w	r3, r3, #32
 800d51e:	b2db      	uxtb	r3, r3
 800d520:	2b00      	cmp	r3, #0
 800d522:	d043      	beq.n	800d5ac <TASK_Power_Pro+0x2a8>
				if(Get_AppStartOk)
 800d524:	4b26      	ldr	r3, [pc, #152]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d526:	799b      	ldrb	r3, [r3, #6]
 800d528:	f003 0301 	and.w	r3, r3, #1
 800d52c:	b2db      	uxtb	r3, r3
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d003      	beq.n	800d53a <TASK_Power_Pro+0x236>
					SysPower.nPowerState=POWER_SECURITY_CODE;
 800d532:	4b22      	ldr	r3, [pc, #136]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d534:	2205      	movs	r2, #5
 800d536:	701a      	strb	r2, [r3, #0]
 800d538:	e002      	b.n	800d540 <TASK_Power_Pro+0x23c>
					SysPower.nPowerState=POWER_ON_DELAY;
 800d53a:	4b20      	ldr	r3, [pc, #128]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d53c:	2201      	movs	r2, #1
 800d53e:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800d540:	4b1e      	ldr	r3, [pc, #120]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d542:	2200      	movs	r2, #0
 800d544:	809a      	strh	r2, [r3, #4]
			break;
 800d546:	e031      	b.n	800d5ac <TASK_Power_Pro+0x2a8>
		case POWER_ACCOFF2:
			if(SysPower.Power_Timer >= T240MS_8)
 800d548:	4b1c      	ldr	r3, [pc, #112]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d54a:	889b      	ldrh	r3, [r3, #4]
 800d54c:	2b1d      	cmp	r3, #29
 800d54e:	d92f      	bls.n	800d5b0 <TASK_Power_Pro+0x2ac>
			{
				SysPower.Power_Timer=0;
 800d550:	4b1a      	ldr	r3, [pc, #104]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d552:	2200      	movs	r2, #0
 800d554:	809a      	strh	r2, [r3, #4]
				if(!Get_START_Flag)
 800d556:	4b1a      	ldr	r3, [pc, #104]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d558:	799b      	ldrb	r3, [r3, #6]
 800d55a:	f003 0320 	and.w	r3, r3, #32
 800d55e:	b2db      	uxtb	r3, r3
 800d560:	2b00      	cmp	r3, #0
 800d562:	d104      	bne.n	800d56e <TASK_Power_Pro+0x26a>
				{
					Set_SLEEP_Mode;
 800d564:	4a16      	ldr	r2, [pc, #88]	; (800d5c0 <TASK_Power_Pro+0x2bc>)
 800d566:	7913      	ldrb	r3, [r2, #4]
 800d568:	f043 0301 	orr.w	r3, r3, #1
 800d56c:	7113      	strb	r3, [r2, #4]
				}			       
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 800d56e:	4b13      	ldr	r3, [pc, #76]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d570:	2209      	movs	r2, #9
 800d572:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_SYSTEM_STANDBY \n");
			}
			break;			
 800d574:	e01c      	b.n	800d5b0 <TASK_Power_Pro+0x2ac>
		case POWER_ARM_ERR_RESET:
			if(SysPower.Power_Timer>=T1S_8)
 800d576:	4b11      	ldr	r3, [pc, #68]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d578:	889b      	ldrh	r3, [r3, #4]
 800d57a:	2b7c      	cmp	r3, #124	; 0x7c
 800d57c:	d91a      	bls.n	800d5b4 <TASK_Power_Pro+0x2b0>
			{
				SysPower.Power_Timer=0;
 800d57e:	4b0f      	ldr	r3, [pc, #60]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d580:	2200      	movs	r2, #0
 800d582:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_ON_START;
 800d584:	4b0d      	ldr	r3, [pc, #52]	; (800d5bc <TASK_Power_Pro+0x2b8>)
 800d586:	2200      	movs	r2, #0
 800d588:	701a      	strb	r2, [r3, #0]
			}
			break;
 800d58a:	e013      	b.n	800d5b4 <TASK_Power_Pro+0x2b0>
		default:break;
 800d58c:	bf00      	nop
 800d58e:	e012      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d590:	bf00      	nop
 800d592:	e010      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d594:	bf00      	nop
 800d596:	e00e      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d598:	bf00      	nop
 800d59a:	e00c      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d59c:	bf00      	nop
 800d59e:	e00a      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d5a0:	bf00      	nop
 800d5a2:	e008      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d5a4:	bf00      	nop
 800d5a6:	e006      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d5a8:	bf00      	nop
 800d5aa:	e004      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d5ac:	bf00      	nop
 800d5ae:	e002      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;			
 800d5b0:	bf00      	nop
 800d5b2:	e000      	b.n	800d5b6 <TASK_Power_Pro+0x2b2>
			break;
 800d5b4:	bf00      	nop
	}
}
 800d5b6:	bf00      	nop
 800d5b8:	bd80      	pop	{r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	20003ac8 	.word	0x20003ac8
 800d5c0:	200041ec 	.word	0x200041ec
 800d5c4:	20002c78 	.word	0x20002c78

0800d5c8 <ACC_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AccDetect;
void ACC_Init(void)
{///===ACC
 800d5c8:	b480      	push	{r7}
 800d5ca:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_ACC_DECT, GPIO_PinInput);
	//sch_memset(&AccDetect, 0x00, sizeof(AccDetect));
}
 800d5cc:	bf00      	nop
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bc80      	pop	{r7}
 800d5d2:	4770      	bx	lr

0800d5d4 <ACC_Detect>:
void ACC_Detect(void)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	af00      	add	r7, sp, #0
	//AccDetect.IO_Status = ACC_DET_LVON;
	if(AccDetect.IO_Status != Get_ACC_Flag)
 800d5d8:	4b18      	ldr	r3, [pc, #96]	; (800d63c <ACC_Detect+0x68>)
 800d5da:	781b      	ldrb	r3, [r3, #0]
 800d5dc:	4a18      	ldr	r2, [pc, #96]	; (800d640 <ACC_Detect+0x6c>)
 800d5de:	7912      	ldrb	r2, [r2, #4]
 800d5e0:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800d5e4:	b2d2      	uxtb	r2, r2
 800d5e6:	4293      	cmp	r3, r2
 800d5e8:	d021      	beq.n	800d62e <ACC_Detect+0x5a>
	{
		if(++AccDetect.IO_SamplingCounter >= T200MS_8)
 800d5ea:	4b14      	ldr	r3, [pc, #80]	; (800d63c <ACC_Detect+0x68>)
 800d5ec:	785b      	ldrb	r3, [r3, #1]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	b2da      	uxtb	r2, r3
 800d5f2:	4b12      	ldr	r3, [pc, #72]	; (800d63c <ACC_Detect+0x68>)
 800d5f4:	705a      	strb	r2, [r3, #1]
 800d5f6:	4b11      	ldr	r3, [pc, #68]	; (800d63c <ACC_Detect+0x68>)
 800d5f8:	785b      	ldrb	r3, [r3, #1]
 800d5fa:	2b18      	cmp	r3, #24
 800d5fc:	d91a      	bls.n	800d634 <ACC_Detect+0x60>
		{
			AccDetect.IO_SamplingCounter = 0;
 800d5fe:	4b0f      	ldr	r3, [pc, #60]	; (800d63c <ACC_Detect+0x68>)
 800d600:	2200      	movs	r2, #0
 800d602:	705a      	strb	r2, [r3, #1]
			if(AccDetect.IO_Status)
 800d604:	4b0d      	ldr	r3, [pc, #52]	; (800d63c <ACC_Detect+0x68>)
 800d606:	781b      	ldrb	r3, [r3, #0]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d00a      	beq.n	800d622 <ACC_Detect+0x4e>
			{
				Set_ACC_Has;
 800d60c:	4a0c      	ldr	r2, [pc, #48]	; (800d640 <ACC_Detect+0x6c>)
 800d60e:	7993      	ldrb	r3, [r2, #6]
 800d610:	f043 0310 	orr.w	r3, r3, #16
 800d614:	7193      	strb	r3, [r2, #6]
				Set_ACC_Flag;
 800d616:	4a0a      	ldr	r2, [pc, #40]	; (800d640 <ACC_Detect+0x6c>)
 800d618:	7913      	ldrb	r3, [r2, #4]
 800d61a:	f043 0308 	orr.w	r3, r3, #8
 800d61e:	7113      	strb	r3, [r2, #4]
	}
	else
	{
		AccDetect.IO_SamplingCounter = 0;
	}
}
 800d620:	e008      	b.n	800d634 <ACC_Detect+0x60>
				Clr_ACC_Flag;
 800d622:	4a07      	ldr	r2, [pc, #28]	; (800d640 <ACC_Detect+0x6c>)
 800d624:	7913      	ldrb	r3, [r2, #4]
 800d626:	f36f 03c3 	bfc	r3, #3, #1
 800d62a:	7113      	strb	r3, [r2, #4]
}
 800d62c:	e002      	b.n	800d634 <ACC_Detect+0x60>
		AccDetect.IO_SamplingCounter = 0;
 800d62e:	4b03      	ldr	r3, [pc, #12]	; (800d63c <ACC_Detect+0x68>)
 800d630:	2200      	movs	r2, #0
 800d632:	705a      	strb	r2, [r3, #1]
}
 800d634:	bf00      	nop
 800d636:	46bd      	mov	sp, r7
 800d638:	bc80      	pop	{r7}
 800d63a:	4770      	bx	lr
 800d63c:	20003ad0 	.word	0x20003ad0
 800d640:	200041ec 	.word	0x200041ec

0800d644 <Audio_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AudioDetect;
void Audio_Init(void)
{	
 800d644:	b480      	push	{r7}
 800d646:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AUDIO_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&AudioDetect, 0x00, sizeof(AudioDetect));
}
 800d648:	bf00      	nop
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bc80      	pop	{r7}
 800d64e:	4770      	bx	lr

0800d650 <AUDIO_Detect>:
void AUDIO_Detect(void)
{
 800d650:	b480      	push	{r7}
 800d652:	af00      	add	r7, sp, #0
	//AudioDetect.IO_Status = AUDIO_DET_LVON;
	if(AudioDetect.IO_Status != Get_AUDIO_Flag)
 800d654:	4b16      	ldr	r3, [pc, #88]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	4a16      	ldr	r2, [pc, #88]	; (800d6b4 <AUDIO_Detect+0x64>)
 800d65a:	7992      	ldrb	r2, [r2, #6]
 800d65c:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800d660:	b2d2      	uxtb	r2, r2
 800d662:	4293      	cmp	r3, r2
 800d664:	d01c      	beq.n	800d6a0 <AUDIO_Detect+0x50>
	{
		if(++AudioDetect.IO_SamplingCounter >= T200MS_8)
 800d666:	4b12      	ldr	r3, [pc, #72]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d668:	785b      	ldrb	r3, [r3, #1]
 800d66a:	3301      	adds	r3, #1
 800d66c:	b2da      	uxtb	r2, r3
 800d66e:	4b10      	ldr	r3, [pc, #64]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d670:	705a      	strb	r2, [r3, #1]
 800d672:	4b0f      	ldr	r3, [pc, #60]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d674:	785b      	ldrb	r3, [r3, #1]
 800d676:	2b18      	cmp	r3, #24
 800d678:	d915      	bls.n	800d6a6 <AUDIO_Detect+0x56>
		{
			AudioDetect.IO_SamplingCounter = 0;
 800d67a:	4b0d      	ldr	r3, [pc, #52]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d67c:	2200      	movs	r2, #0
 800d67e:	705a      	strb	r2, [r3, #1]
			if(AudioDetect.IO_Status)
 800d680:	4b0b      	ldr	r3, [pc, #44]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d005      	beq.n	800d694 <AUDIO_Detect+0x44>
			{
				Set_AUDIO_Flag;
 800d688:	4a0a      	ldr	r2, [pc, #40]	; (800d6b4 <AUDIO_Detect+0x64>)
 800d68a:	7993      	ldrb	r3, [r2, #6]
 800d68c:	f043 0304 	orr.w	r3, r3, #4
 800d690:	7193      	strb	r3, [r2, #6]
	}
	else
	{
		AudioDetect.IO_SamplingCounter = 0;
	}
}
 800d692:	e008      	b.n	800d6a6 <AUDIO_Detect+0x56>
				Clr_AUDIO_Flag;
 800d694:	4a07      	ldr	r2, [pc, #28]	; (800d6b4 <AUDIO_Detect+0x64>)
 800d696:	7993      	ldrb	r3, [r2, #6]
 800d698:	f36f 0382 	bfc	r3, #2, #1
 800d69c:	7193      	strb	r3, [r2, #6]
}
 800d69e:	e002      	b.n	800d6a6 <AUDIO_Detect+0x56>
		AudioDetect.IO_SamplingCounter = 0;
 800d6a0:	4b03      	ldr	r3, [pc, #12]	; (800d6b0 <AUDIO_Detect+0x60>)
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	705a      	strb	r2, [r3, #1]
}
 800d6a6:	bf00      	nop
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bc80      	pop	{r7}
 800d6ac:	4770      	bx	lr
 800d6ae:	bf00      	nop
 800d6b0:	20003ad4 	.word	0x20003ad4
 800d6b4:	200041ec 	.word	0x200041ec

0800d6b8 <Start_IO_Init>:
#endif
///=================================================================================
void Start_IO_Init(void)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	af00      	add	r7, sp, #0
	ACC_Init();
 800d6bc:	f7ff ff84 	bl	800d5c8 <ACC_Init>
#if AUDIO_START == ENABLE
	Audio_Init();
 800d6c0:	f7ff ffc0 	bl	800d644 <Audio_Init>
#endif
}
 800d6c4:	bf00      	nop
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <Start_Detect>:
void Start_Detect(void)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	af00      	add	r7, sp, #0
	ACC_Detect();
 800d6cc:	f7ff ff82 	bl	800d5d4 <ACC_Detect>
#if AUDIO_START == ENABLE
	AUDIO_Detect();
 800d6d0:	f7ff ffbe 	bl	800d650 <AUDIO_Detect>
#endif
	if(Get_START_Flag==ON && !Get_VolErr_Flag)
 800d6d4:	4b32      	ldr	r3, [pc, #200]	; (800d7a0 <Start_Detect+0xd8>)
 800d6d6:	799b      	ldrb	r3, [r3, #6]
 800d6d8:	f003 0320 	and.w	r3, r3, #32
 800d6dc:	b2db      	uxtb	r3, r3
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d02c      	beq.n	800d73c <Start_Detect+0x74>
 800d6e2:	4b2f      	ldr	r3, [pc, #188]	; (800d7a0 <Start_Detect+0xd8>)
 800d6e4:	795b      	ldrb	r3, [r3, #5]
 800d6e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d125      	bne.n	800d73c <Start_Detect+0x74>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==OFF)
 800d6f0:	4b2b      	ldr	r3, [pc, #172]	; (800d7a0 <Start_Detect+0xd8>)
 800d6f2:	799b      	ldrb	r3, [r3, #6]
 800d6f4:	f003 0310 	and.w	r3, r3, #16
 800d6f8:	b2db      	uxtb	r3, r3
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d006      	beq.n	800d70c <Start_Detect+0x44>
 800d6fe:	4b28      	ldr	r3, [pc, #160]	; (800d7a0 <Start_Detect+0xd8>)
 800d700:	791b      	ldrb	r3, [r3, #4]
 800d702:	f003 0308 	and.w	r3, r3, #8
 800d706:	b2db      	uxtb	r3, r3
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d00d      	beq.n	800d728 <Start_Detect+0x60>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==OFF))
 800d70c:	4b24      	ldr	r3, [pc, #144]	; (800d7a0 <Start_Detect+0xd8>)
 800d70e:	799b      	ldrb	r3, [r3, #6]
 800d710:	f003 0310 	and.w	r3, r3, #16
 800d714:	b2db      	uxtb	r3, r3
 800d716:	2b00      	cmp	r3, #0
 800d718:	d110      	bne.n	800d73c <Start_Detect+0x74>
 800d71a:	4b21      	ldr	r3, [pc, #132]	; (800d7a0 <Start_Detect+0xd8>)
 800d71c:	799b      	ldrb	r3, [r3, #6]
 800d71e:	f003 0304 	and.w	r3, r3, #4
 800d722:	b2db      	uxtb	r3, r3
 800d724:	2b00      	cmp	r3, #0
 800d726:	d109      	bne.n	800d73c <Start_Detect+0x74>
		{
			Clr_START_Flag;
 800d728:	4a1d      	ldr	r2, [pc, #116]	; (800d7a0 <Start_Detect+0xd8>)
 800d72a:	7993      	ldrb	r3, [r2, #6]
 800d72c:	f36f 1345 	bfc	r3, #5, #1
 800d730:	7193      	strb	r3, [r2, #6]
			PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_START);
 800d732:	2204      	movs	r2, #4
 800d734:	2102      	movs	r1, #2
 800d736:	2000      	movs	r0, #0
 800d738:	f000 fbaa 	bl	800de90 <PostMessage>
		}
	}
	if(Get_START_Flag==OFF && !Get_VolErr_Flag)
 800d73c:	4b18      	ldr	r3, [pc, #96]	; (800d7a0 <Start_Detect+0xd8>)
 800d73e:	799b      	ldrb	r3, [r3, #6]
 800d740:	f003 0320 	and.w	r3, r3, #32
 800d744:	b2db      	uxtb	r3, r3
 800d746:	2b00      	cmp	r3, #0
 800d748:	d127      	bne.n	800d79a <Start_Detect+0xd2>
 800d74a:	4b15      	ldr	r3, [pc, #84]	; (800d7a0 <Start_Detect+0xd8>)
 800d74c:	795b      	ldrb	r3, [r3, #5]
 800d74e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d752:	b2db      	uxtb	r3, r3
 800d754:	2b00      	cmp	r3, #0
 800d756:	d120      	bne.n	800d79a <Start_Detect+0xd2>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==ON)
 800d758:	4b11      	ldr	r3, [pc, #68]	; (800d7a0 <Start_Detect+0xd8>)
 800d75a:	799b      	ldrb	r3, [r3, #6]
 800d75c:	f003 0310 	and.w	r3, r3, #16
 800d760:	b2db      	uxtb	r3, r3
 800d762:	2b00      	cmp	r3, #0
 800d764:	d006      	beq.n	800d774 <Start_Detect+0xac>
 800d766:	4b0e      	ldr	r3, [pc, #56]	; (800d7a0 <Start_Detect+0xd8>)
 800d768:	791b      	ldrb	r3, [r3, #4]
 800d76a:	f003 0308 	and.w	r3, r3, #8
 800d76e:	b2db      	uxtb	r3, r3
 800d770:	2b00      	cmp	r3, #0
 800d772:	d10d      	bne.n	800d790 <Start_Detect+0xc8>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==ON))
 800d774:	4b0a      	ldr	r3, [pc, #40]	; (800d7a0 <Start_Detect+0xd8>)
 800d776:	799b      	ldrb	r3, [r3, #6]
 800d778:	f003 0310 	and.w	r3, r3, #16
 800d77c:	b2db      	uxtb	r3, r3
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d10b      	bne.n	800d79a <Start_Detect+0xd2>
 800d782:	4b07      	ldr	r3, [pc, #28]	; (800d7a0 <Start_Detect+0xd8>)
 800d784:	799b      	ldrb	r3, [r3, #6]
 800d786:	f003 0304 	and.w	r3, r3, #4
 800d78a:	b2db      	uxtb	r3, r3
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d004      	beq.n	800d79a <Start_Detect+0xd2>
		{
			Set_START_Flag;
 800d790:	4a03      	ldr	r2, [pc, #12]	; (800d7a0 <Start_Detect+0xd8>)
 800d792:	7993      	ldrb	r3, [r2, #6]
 800d794:	f043 0320 	orr.w	r3, r3, #32
 800d798:	7193      	strb	r3, [r2, #6]
		}
	}
}
 800d79a:	bf00      	nop
 800d79c:	bd80      	pop	{r7, pc}
 800d79e:	bf00      	nop
 800d7a0:	200041ec 	.word	0x200041ec

0800d7a4 <Task_4ms_Pro>:
{
	
}

void Task_4ms_Pro(void)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	af00      	add	r7, sp, #0
	TASK_Voltage_Det();
 800d7a8:	f000 f866 	bl	800d878 <TASK_Voltage_Det>
}
 800d7ac:	bf00      	nop
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <Task_8ms_Pro>:

void Task_8ms_Pro(void)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	af00      	add	r7, sp, #0
	///TASK_Arm_Pro();
	TASK_Bt_Pro();
 800d7b4:	f7fa ffd2 	bl	800875c <TASK_Bt_Pro>
	TASK_Power_Pro();
 800d7b8:	f7ff fda4 	bl	800d304 <TASK_Power_Pro>
	TASK_Eeprom_Pro();
 800d7bc:	f7ff fc78 	bl	800d0b0 <TASK_Eeprom_Pro>
	TASK_Dsp_Pro();
 800d7c0:	f7fb fd6c 	bl	800929c <TASK_Dsp_Pro>
	Start_Detect();
 800d7c4:	f7ff ff80 	bl	800d6c8 <Start_Detect>
	DSP_Test_Detect();
 800d7c8:	f000 f95a 	bl	800da80 <DSP_Test_Detect>
}
 800d7cc:	bf00      	nop
 800d7ce:	bd80      	pop	{r7, pc}

0800d7d0 <Task_16ms_Pro>:

void Task_16ms_Pro(void)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	af00      	add	r7, sp, #0
	TASK_Amp_Pro();
 800d7d4:	f7fa ffbc 	bl	8008750 <TASK_Amp_Pro>
}
 800d7d8:	bf00      	nop
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <Task_100ms_Pro>:

void Task_100ms_Pro(void)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	af00      	add	r7, sp, #0
	if(Get_IAP_Mode)
 800d7e0:	4b06      	ldr	r3, [pc, #24]	; (800d7fc <Task_100ms_Pro+0x20>)
 800d7e2:	791b      	ldrb	r3, [r3, #4]
 800d7e4:	f003 0302 	and.w	r3, r3, #2
 800d7e8:	b2db      	uxtb	r3, r3
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d001      	beq.n	800d7f2 <Task_100ms_Pro+0x16>
		IAP_Pro();
 800d7ee:	f000 f817 	bl	800d820 <IAP_Pro>
	TASK_LED_pro();
 800d7f2:	f7ff fc73 	bl	800d0dc <TASK_LED_pro>
	
	//PostMessage(BT_MODULE,M2B_DSP_DATA,0x01);
}
 800d7f6:	bf00      	nop
 800d7f8:	bd80      	pop	{r7, pc}
 800d7fa:	bf00      	nop
 800d7fc:	200041ec 	.word	0x200041ec

0800d800 <AppJumpToBootloader>:
*/
#include "include.h"

#define BOOTLOADER_ADDRESS             0x00000004
void AppJumpToBootloader(void)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	af00      	add	r7, sp, #0
	((pfunction)*(SCH_U32 *)BOOTLOADER_ADDRESS)();
 800d804:	2304      	movs	r3, #4
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4798      	blx	r3
	while(1);
 800d80a:	e7fe      	b.n	800d80a <AppJumpToBootloader+0xa>

0800d80c <In_IapMode>:
	SCH_U32 IAP_Data;
	Flash_Quick_RD(FLASH_DATA_IAP, &IAP_Data);
	return (IAP_Data == IAP_MODE_DATA) ? TRUE : FALSE;
}
void In_IapMode(void)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_IAP, IAP_MODE_DATA);
 800d810:	4902      	ldr	r1, [pc, #8]	; (800d81c <In_IapMode+0x10>)
 800d812:	2002      	movs	r0, #2
 800d814:	f000 f910 	bl	800da38 <Flash_Quick_WR>
}
 800d818:	bf00      	nop
 800d81a:	bd80      	pop	{r7, pc}
 800d81c:	aaaa5555 	.word	0xaaaa5555

0800d820 <IAP_Pro>:
**  Created on	: 20170425
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void IAP_Pro(void)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	af00      	add	r7, sp, #0
	SCH_INT_DISABLE;
	SysFlashInit();	
 800d824:	f000 f91f 	bl	800da66 <SysFlashInit>
	SysUartExit(SCH_Uart0);
 800d828:	2000      	movs	r0, #0
 800d82a:	f000 fa5d 	bl	800dce8 <SysUartExit>
	SysUartExit(SCH_Uart1);
 800d82e:	2001      	movs	r0, #1
 800d830:	f000 fa5a 	bl	800dce8 <SysUartExit>
	SysUartExit(SCH_Uart2);
 800d834:	2002      	movs	r0, #2
 800d836:	f000 fa57 	bl	800dce8 <SysUartExit>
	SysSpiExit(SCH_Spi1);
 800d83a:	2000      	movs	r0, #0
 800d83c:	f000 fa1c 	bl	800dc78 <SysSpiExit>
	SysSpiExit(SCH_Spi2);
 800d840:	2001      	movs	r0, #1
 800d842:	f000 fa19 	bl	800dc78 <SysSpiExit>
	///CAN_DeInit(MSCAN);
	///SysRtcExit();	
	In_IapMode();
 800d846:	f7ff ffe1 	bl	800d80c <In_IapMode>
	AppJumpToBootloader();
 800d84a:	f7ff ffd9 	bl	800d800 <AppJumpToBootloader>
	Clr_IAP_Mode;
 800d84e:	4a03      	ldr	r2, [pc, #12]	; (800d85c <IAP_Pro+0x3c>)
 800d850:	7913      	ldrb	r3, [r2, #4]
 800d852:	f36f 0341 	bfc	r3, #1, #1
 800d856:	7113      	strb	r3, [r2, #4]
}
 800d858:	bf00      	nop
 800d85a:	bd80      	pop	{r7, pc}
 800d85c:	200041ec 	.word	0x200041ec

0800d860 <EmergencyPowerDown>:
{
	sch_memset(&VolDet, 0x00, sizeof(VolDet));
}

void EmergencyPowerDown(void)
{
 800d860:	b580      	push	{r7, lr}
 800d862:	af00      	add	r7, sp, #0
	Printf("voltage error \n");
	ClearMessage(ARM_MODULE);
 800d864:	2001      	movs	r0, #1
 800d866:	f000 fb51 	bl	800df0c <ClearMessage>
	PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_VOLTAGE);
 800d86a:	2203      	movs	r2, #3
 800d86c:	2102      	movs	r1, #2
 800d86e:	2000      	movs	r0, #0
 800d870:	f000 fb0e 	bl	800de90 <PostMessage>
}
 800d874:	bf00      	nop
 800d876:	bd80      	pop	{r7, pc}

0800d878 <TASK_Voltage_Det>:

#define BU_CONFIRM_TIMER	T120MS_4
void TASK_Voltage_Det(void)
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	af00      	add	r7, sp, #0
	//if(!ADC_GetData(BATTERY_VOLT_DET_AD,&VolDet.ADC_current))
	//	return;
	if(VolDet.BUTimerOut)
 800d87c:	4b36      	ldr	r3, [pc, #216]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d87e:	789b      	ldrb	r3, [r3, #2]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d005      	beq.n	800d890 <TASK_Voltage_Det+0x18>
		VolDet.BUTimerOut--;
 800d884:	4b34      	ldr	r3, [pc, #208]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d886:	789b      	ldrb	r3, [r3, #2]
 800d888:	3b01      	subs	r3, #1
 800d88a:	b2da      	uxtb	r2, r3
 800d88c:	4b32      	ldr	r3, [pc, #200]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d88e:	709a      	strb	r2, [r3, #2]
	if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_8V])///9V
 800d890:	4b31      	ldr	r3, [pc, #196]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d892:	881a      	ldrh	r2, [r3, #0]
 800d894:	4b31      	ldr	r3, [pc, #196]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d896:	795b      	ldrb	r3, [r3, #5]
 800d898:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d89c:	b2db      	uxtb	r3, r3
 800d89e:	4619      	mov	r1, r3
 800d8a0:	4b2f      	ldr	r3, [pc, #188]	; (800d960 <TASK_Voltage_Det+0xe8>)
 800d8a2:	f833 3031 	ldrh.w	r3, [r3, r1, lsl #3]
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d20d      	bcs.n	800d8c6 <TASK_Voltage_Det+0x4e>
	{	 
		//if(VolDet.VoltageState!=LOW_ERROR||Get_VolErr_Flag==NORMAL)
		{    
			VolDet.VoltageState=LOW_ERROR;
 800d8aa:	4b2b      	ldr	r3, [pc, #172]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 800d8b0:	4a2a      	ldr	r2, [pc, #168]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d8b2:	7953      	ldrb	r3, [r2, #5]
 800d8b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8b8:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 800d8ba:	f7ff ffd1 	bl	800d860 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800d8be:	4b26      	ldr	r3, [pc, #152]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d8c0:	221e      	movs	r2, #30
 800d8c2:	709a      	strb	r2, [r3, #2]
			Get_VolErr_Flag=ERROR;
			EmergencyPowerDown();
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
	}
}
 800d8c4:	e046      	b.n	800d954 <TASK_Voltage_Det+0xdc>
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_9V])///
 800d8c6:	4b24      	ldr	r3, [pc, #144]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d8c8:	881a      	ldrh	r2, [r3, #0]
 800d8ca:	4b24      	ldr	r3, [pc, #144]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d8cc:	795b      	ldrb	r3, [r3, #5]
 800d8ce:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d8d2:	b2db      	uxtb	r3, r3
 800d8d4:	4922      	ldr	r1, [pc, #136]	; (800d960 <TASK_Voltage_Det+0xe8>)
 800d8d6:	00db      	lsls	r3, r3, #3
 800d8d8:	440b      	add	r3, r1
 800d8da:	885b      	ldrh	r3, [r3, #2]
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	d203      	bcs.n	800d8e8 <TASK_Voltage_Det+0x70>
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800d8e0:	4b1d      	ldr	r3, [pc, #116]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d8e2:	221e      	movs	r2, #30
 800d8e4:	709a      	strb	r2, [r3, #2]
}
 800d8e6:	e035      	b.n	800d954 <TASK_Voltage_Det+0xdc>
	else if(VolDet.ADC_current<=VoltageTable[Get_SysPower_Flag][N_16V])///
 800d8e8:	4b1b      	ldr	r3, [pc, #108]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d8ea:	881a      	ldrh	r2, [r3, #0]
 800d8ec:	4b1b      	ldr	r3, [pc, #108]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d8ee:	795b      	ldrb	r3, [r3, #5]
 800d8f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	491a      	ldr	r1, [pc, #104]	; (800d960 <TASK_Voltage_Det+0xe8>)
 800d8f8:	00db      	lsls	r3, r3, #3
 800d8fa:	440b      	add	r3, r1
 800d8fc:	889b      	ldrh	r3, [r3, #4]
 800d8fe:	429a      	cmp	r2, r3
 800d900:	d928      	bls.n	800d954 <TASK_Voltage_Det+0xdc>
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_17V])///
 800d902:	4b15      	ldr	r3, [pc, #84]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d904:	881a      	ldrh	r2, [r3, #0]
 800d906:	4b15      	ldr	r3, [pc, #84]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d908:	795b      	ldrb	r3, [r3, #5]
 800d90a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d90e:	b2db      	uxtb	r3, r3
 800d910:	4913      	ldr	r1, [pc, #76]	; (800d960 <TASK_Voltage_Det+0xe8>)
 800d912:	00db      	lsls	r3, r3, #3
 800d914:	440b      	add	r3, r1
 800d916:	88db      	ldrh	r3, [r3, #6]
 800d918:	429a      	cmp	r2, r3
 800d91a:	d203      	bcs.n	800d924 <TASK_Voltage_Det+0xac>
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800d91c:	4b0e      	ldr	r3, [pc, #56]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d91e:	221e      	movs	r2, #30
 800d920:	709a      	strb	r2, [r3, #2]
}
 800d922:	e017      	b.n	800d954 <TASK_Voltage_Det+0xdc>
		if(VolDet.VoltageState!=HIGHT_ERROR||Get_VolErr_Flag==NORMAL)
 800d924:	4b0c      	ldr	r3, [pc, #48]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d926:	78db      	ldrb	r3, [r3, #3]
 800d928:	2b02      	cmp	r3, #2
 800d92a:	d106      	bne.n	800d93a <TASK_Voltage_Det+0xc2>
 800d92c:	4b0b      	ldr	r3, [pc, #44]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d92e:	795b      	ldrb	r3, [r3, #5]
 800d930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d934:	b2db      	uxtb	r3, r3
 800d936:	2b00      	cmp	r3, #0
 800d938:	d109      	bne.n	800d94e <TASK_Voltage_Det+0xd6>
			VolDet.VoltageState=HIGHT_ERROR;
 800d93a:	4b07      	ldr	r3, [pc, #28]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d93c:	2202      	movs	r2, #2
 800d93e:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 800d940:	4a06      	ldr	r2, [pc, #24]	; (800d95c <TASK_Voltage_Det+0xe4>)
 800d942:	7953      	ldrb	r3, [r2, #5]
 800d944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d948:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 800d94a:	f7ff ff89 	bl	800d860 <EmergencyPowerDown>
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800d94e:	4b02      	ldr	r3, [pc, #8]	; (800d958 <TASK_Voltage_Det+0xe0>)
 800d950:	221e      	movs	r2, #30
 800d952:	709a      	strb	r2, [r3, #2]
}
 800d954:	bf00      	nop
 800d956:	bd80      	pop	{r7, pc}
 800d958:	20003ad8 	.word	0x20003ad8
 800d95c:	200041ec 	.word	0x200041ec
 800d960:	0801f234 	.word	0x0801f234

0800d964 <FeedDog>:
	WDOG_Init(&t_WDOG_Config);                                 /*  */
	WDOG_Enable();
#endif
}
void FeedDog(void)
{
 800d964:	b480      	push	{r7}
 800d966:	af00      	add	r7, sp, #0
	//WDOG_Feed();
}
 800d968:	bf00      	nop
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bc80      	pop	{r7}
 800d96e:	4770      	bx	lr

0800d970 <Bsp_UART_Init>:
////=================================================================================================================
#define UART0_BAUDRATE       115200///
#define UART1_BAUDRATE       115200///
#define UART2_BAUDRATE       115200///
void Bsp_UART_Init(void)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	af00      	add	r7, sp, #0
	SysUartInit(SCH_Uart0,UART0_BAUDRATE);
 800d974:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800d978:	2000      	movs	r0, #0
 800d97a:	f000 f9cf 	bl	800dd1c <SysUartInit>
	SysUartInit(SCH_Uart1,UART1_BAUDRATE);
 800d97e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800d982:	2001      	movs	r0, #1
 800d984:	f000 f9ca 	bl	800dd1c <SysUartInit>
	SysUartInit(SCH_Uart2,UART2_BAUDRATE);
 800d988:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800d98c:	2002      	movs	r0, #2
 800d98e:	f000 f9c5 	bl	800dd1c <SysUartInit>
}
 800d992:	bf00      	nop
 800d994:	bd80      	pop	{r7, pc}

0800d996 <Bsp_ADC_Init>:
{
	///SysCanInit(SCH_Can0);
}
////=================================================================================================================
void Bsp_ADC_Init(void)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	af00      	add	r7, sp, #0
	SysAdcInit();
 800d99a:	f000 f808 	bl	800d9ae <SysAdcInit>
}
 800d99e:	bf00      	nop
 800d9a0:	bd80      	pop	{r7, pc}

0800d9a2 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 800d9a2:	b480      	push	{r7}
 800d9a4:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 800d9a6:	bf00      	nop
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bc80      	pop	{r7}
 800d9ac:	4770      	bx	lr

0800d9ae <SysAdcInit>:
{
	//ADC_DeInit(ADC);
}

void SysAdcInit(void)
{
 800d9ae:	b480      	push	{r7}
 800d9b0:	af00      	add	r7, sp, #0
	t_ADC_Config.u8ClockSource   = CLOCK_SOURCE_BUS_CLOCK; 
	t_ADC_Config.u8Mode          = ADC_MODE_12BIT;
	///t_ADC_Config.sSetting.bIntEn = 1;
    ADC_Init(ADC, &t_ADC_Config);
#endif
}
 800d9b2:	bf00      	nop
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bc80      	pop	{r7}
 800d9b8:	4770      	bx	lr

0800d9ba <Flash_Read>:
	return TRUE;
}

///========================================================================================================
SCH_BOOL Flash_Read(SCH_U32 u32addr,SCH_U32 *u32data)
{
 800d9ba:	b480      	push	{r7}
 800d9bc:	b083      	sub	sp, #12
 800d9be:	af00      	add	r7, sp, #0
 800d9c0:	6078      	str	r0, [r7, #4]
 800d9c2:	6039      	str	r1, [r7, #0]
	if(u32addr & 0x03)
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f003 0303 	and.w	r3, r3, #3
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d001      	beq.n	800d9d2 <Flash_Read+0x18>
		return FALSE;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	e004      	b.n	800d9dc <Flash_Read+0x22>
	*u32data = *(SCH_U32 *)u32addr;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681a      	ldr	r2, [r3, #0]
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	601a      	str	r2, [r3, #0]
	return TRUE;
 800d9da:	2301      	movs	r3, #1
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bc80      	pop	{r7}
 800d9e4:	4770      	bx	lr

0800d9e6 <Flash_Erase>:
SCH_BOOL Flash_Erase(SCH_U32 u32addr)
{
 800d9e6:	b480      	push	{r7}
 800d9e8:	b083      	sub	sp, #12
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
	//if(FLASH_EraseSector(u32addr)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 800d9ee:	bf00      	nop
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	370c      	adds	r7, #12
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bc80      	pop	{r7}
 800d9f8:	4770      	bx	lr

0800d9fa <Flash_Write>:
SCH_BOOL Flash_Write(SCH_U32 u32addr, SCH_U32 u32data)
{
 800d9fa:	b480      	push	{r7}
 800d9fc:	b083      	sub	sp, #12
 800d9fe:	af00      	add	r7, sp, #0
 800da00:	6078      	str	r0, [r7, #4]
 800da02:	6039      	str	r1, [r7, #0]
	//if(FLASH_Program1LongWord(u32addr,u32data)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 800da04:	bf00      	nop
 800da06:	4618      	mov	r0, r3
 800da08:	370c      	adds	r7, #12
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bc80      	pop	{r7}
 800da0e:	4770      	bx	lr

0800da10 <Flash_Quick_RD>:
{
	return Flash_WR_NUM_InOnePiece(flash_data,&u32data,1);
}
///===================================================================================
SCH_BOOL Flash_Quick_RD(FLASH_QUICK_DATA flash_data, SCH_U32 *u32data)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b084      	sub	sp, #16
 800da14:	af00      	add	r7, sp, #0
 800da16:	4603      	mov	r3, r0
 800da18:	6039      	str	r1, [r7, #0]
 800da1a:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 800da1c:	79fb      	ldrb	r3, [r7, #7]
 800da1e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800da22:	025b      	lsls	r3, r3, #9
 800da24:	60fb      	str	r3, [r7, #12]
	return Flash_Read(u32addr,u32data);
 800da26:	6839      	ldr	r1, [r7, #0]
 800da28:	68f8      	ldr	r0, [r7, #12]
 800da2a:	f7ff ffc6 	bl	800d9ba <Flash_Read>
 800da2e:	4603      	mov	r3, r0
}
 800da30:	4618      	mov	r0, r3
 800da32:	3710      	adds	r7, #16
 800da34:	46bd      	mov	sp, r7
 800da36:	bd80      	pop	{r7, pc}

0800da38 <Flash_Quick_WR>:
		u32addr++;
	}
	return TRUE;
}
SCH_BOOL Flash_Quick_WR(FLASH_QUICK_DATA flash_data, SCH_U32 u32data)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b084      	sub	sp, #16
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	4603      	mov	r3, r0
 800da40:	6039      	str	r1, [r7, #0]
 800da42:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 800da44:	79fb      	ldrb	r3, [r7, #7]
 800da46:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800da4a:	025b      	lsls	r3, r3, #9
 800da4c:	60fb      	str	r3, [r7, #12]
	Flash_Erase(u32addr);
 800da4e:	68f8      	ldr	r0, [r7, #12]
 800da50:	f7ff ffc9 	bl	800d9e6 <Flash_Erase>
	return Flash_Write(u32addr, u32data);
 800da54:	6839      	ldr	r1, [r7, #0]
 800da56:	68f8      	ldr	r0, [r7, #12]
 800da58:	f7ff ffcf 	bl	800d9fa <Flash_Write>
 800da5c:	4603      	mov	r3, r0
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3710      	adds	r7, #16
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}

0800da66 <SysFlashInit>:
**  Created on	: 20170814
**  Description	: 
**  Return		: NULL
**************************************************************/
void SysFlashInit(void)
{
 800da66:	b480      	push	{r7}
 800da68:	af00      	add	r7, sp, #0
    //FLASH_Init(BUS_CLK_HZ);
}
 800da6a:	bf00      	nop
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bc80      	pop	{r7}
 800da70:	4770      	bx	lr

0800da72 <DSP_TEST_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T DSP_TEST_Detect;
void DSP_TEST_Init(void)
{///===
 800da72:	b480      	push	{r7}
 800da74:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_TEST_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&DSP_TEST_Detect, 0x00, sizeof(DSP_TEST_Detect));
}
 800da76:	bf00      	nop
 800da78:	46bd      	mov	sp, r7
 800da7a:	bc80      	pop	{r7}
 800da7c:	4770      	bx	lr
	...

0800da80 <DSP_Test_Detect>:
SCH_BOOL DSP_OFF_FLAG = 0;
void DSP_Test_Detect(void)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b082      	sub	sp, #8
 800da84:	af00      	add	r7, sp, #0
	SCH_U8 pData;

	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800da86:	4b27      	ldr	r3, [pc, #156]	; (800db24 <DSP_Test_Detect+0xa4>)
 800da88:	781b      	ldrb	r3, [r3, #0]
 800da8a:	2b06      	cmp	r3, #6
 800da8c:	d145      	bne.n	800db1a <DSP_Test_Detect+0x9a>
		return;
	//DSP_TEST_Detect.IO_Status = DSP_TEST_DET_LVON;
	if(DSP_TEST_Detect.IO_Status != DSP_OFF_FLAG)
 800da8e:	4b26      	ldr	r3, [pc, #152]	; (800db28 <DSP_Test_Detect+0xa8>)
 800da90:	781a      	ldrb	r2, [r3, #0]
 800da92:	4b26      	ldr	r3, [pc, #152]	; (800db2c <DSP_Test_Detect+0xac>)
 800da94:	781b      	ldrb	r3, [r3, #0]
 800da96:	429a      	cmp	r2, r3
 800da98:	d03b      	beq.n	800db12 <DSP_Test_Detect+0x92>
	{
		if(++DSP_TEST_Detect.IO_SamplingCounter >= T200MS_8)
 800da9a:	4b23      	ldr	r3, [pc, #140]	; (800db28 <DSP_Test_Detect+0xa8>)
 800da9c:	785b      	ldrb	r3, [r3, #1]
 800da9e:	3301      	adds	r3, #1
 800daa0:	b2da      	uxtb	r2, r3
 800daa2:	4b21      	ldr	r3, [pc, #132]	; (800db28 <DSP_Test_Detect+0xa8>)
 800daa4:	705a      	strb	r2, [r3, #1]
 800daa6:	4b20      	ldr	r3, [pc, #128]	; (800db28 <DSP_Test_Detect+0xa8>)
 800daa8:	785b      	ldrb	r3, [r3, #1]
 800daaa:	2b18      	cmp	r3, #24
 800daac:	d936      	bls.n	800db1c <DSP_Test_Detect+0x9c>
		{
			DSP_TEST_Detect.IO_SamplingCounter = 0;
 800daae:	4b1e      	ldr	r3, [pc, #120]	; (800db28 <DSP_Test_Detect+0xa8>)
 800dab0:	2200      	movs	r2, #0
 800dab2:	705a      	strb	r2, [r3, #1]
			if(DSP_TEST_Detect.IO_Status)
 800dab4:	4b1c      	ldr	r3, [pc, #112]	; (800db28 <DSP_Test_Detect+0xa8>)
 800dab6:	781b      	ldrb	r3, [r3, #0]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d00c      	beq.n	800dad6 <DSP_Test_Detect+0x56>
			{
				Set_DSP_OFF_Flag;
 800dabc:	4a1c      	ldr	r2, [pc, #112]	; (800db30 <DSP_Test_Detect+0xb0>)
 800dabe:	7993      	ldrb	r3, [r2, #6]
 800dac0:	f043 0308 	orr.w	r3, r3, #8
 800dac4:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 1;
 800dac6:	4b19      	ldr	r3, [pc, #100]	; (800db2c <DSP_Test_Detect+0xac>)
 800dac8:	2201      	movs	r2, #1
 800daca:	701a      	strb	r2, [r3, #0]
				pData = 1;/*turn off*/
 800dacc:	2301      	movs	r3, #1
 800dace:	71fb      	strb	r3, [r7, #7]
				Dsp_OFF();
 800dad0:	f7fb fb20 	bl	8009114 <Dsp_OFF>
 800dad4:	e00b      	b.n	800daee <DSP_Test_Detect+0x6e>
			}
			else
			{
				Clr_DSP_OFF_Flag;
 800dad6:	4a16      	ldr	r2, [pc, #88]	; (800db30 <DSP_Test_Detect+0xb0>)
 800dad8:	7993      	ldrb	r3, [r2, #6]
 800dada:	f36f 03c3 	bfc	r3, #3, #1
 800dade:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 0;
 800dae0:	4b12      	ldr	r3, [pc, #72]	; (800db2c <DSP_Test_Detect+0xac>)
 800dae2:	2200      	movs	r2, #0
 800dae4:	701a      	strb	r2, [r3, #0]
				pData = 2;/*turn on*/
 800dae6:	2302      	movs	r3, #2
 800dae8:	71fb      	strb	r3, [r7, #7]
				Dsp_ON();
 800daea:	f7fb faeb 	bl	80090c4 <Dsp_ON>
			}
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(pData,0x0E));
 800daee:	79fb      	ldrb	r3, [r7, #7]
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	021b      	lsls	r3, r3, #8
 800daf4:	b29b      	uxth	r3, r3
 800daf6:	330e      	adds	r3, #14
 800daf8:	b29b      	uxth	r3, r3
 800dafa:	461a      	mov	r2, r3
 800dafc:	210a      	movs	r1, #10
 800dafe:	2003      	movs	r0, #3
 800db00:	f000 f9c6 	bl	800de90 <PostMessage>
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800db04:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800db08:	210a      	movs	r1, #10
 800db0a:	2003      	movs	r0, #3
 800db0c:	f000 f9c0 	bl	800de90 <PostMessage>
 800db10:	e004      	b.n	800db1c <DSP_Test_Detect+0x9c>
		}	
	}
	else
	{
		DSP_TEST_Detect.IO_SamplingCounter = 0;
 800db12:	4b05      	ldr	r3, [pc, #20]	; (800db28 <DSP_Test_Detect+0xa8>)
 800db14:	2200      	movs	r2, #0
 800db16:	705a      	strb	r2, [r3, #1]
 800db18:	e000      	b.n	800db1c <DSP_Test_Detect+0x9c>
		return;
 800db1a:	bf00      	nop
	}
}
 800db1c:	3708      	adds	r7, #8
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
 800db22:	bf00      	nop
 800db24:	20003ac8 	.word	0x20003ac8
 800db28:	20003adc 	.word	0x20003adc
 800db2c:	2000288d 	.word	0x2000288d
 800db30:	200041ec 	.word	0x200041ec

0800db34 <PWR_IO_Init>:
**  Created on	: 20161009
**  Description	:
**  Return		: 
********************************************************************************/
void PWR_IO_Init(void)
{
 800db34:	b480      	push	{r7}
 800db36:	af00      	add	r7, sp, #0

	//GPIO_PinInit(GPIO_SYS_POWER_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_ACC_EN_CTL,    GPIO_PinOutput);
}
 800db38:	bf00      	nop
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bc80      	pop	{r7}
 800db3e:	4770      	bx	lr

0800db40 <SYS_Power_Ctl>:
void SYS_Power_Ctl(SCH_BOOL OnOff)
{
 800db40:	b480      	push	{r7}
 800db42:	b083      	sub	sp, #12
 800db44:	af00      	add	r7, sp, #0
 800db46:	4603      	mov	r3, r0
 800db48:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 800db4a:	79fb      	ldrb	r3, [r7, #7]
 800db4c:	2b01      	cmp	r3, #1
 800db4e:	d105      	bne.n	800db5c <SYS_Power_Ctl+0x1c>
	{
		TurnOn_SYS_POWER;
		Set_SysPower_Flag;
 800db50:	4a07      	ldr	r2, [pc, #28]	; (800db70 <SYS_Power_Ctl+0x30>)
 800db52:	7953      	ldrb	r3, [r2, #5]
 800db54:	f043 0308 	orr.w	r3, r3, #8
 800db58:	7153      	strb	r3, [r2, #5]
	else
	{
		TurnOff_SYS_POWER;
		Clr_SysPower_Flag;
	}
}
 800db5a:	e004      	b.n	800db66 <SYS_Power_Ctl+0x26>
		Clr_SysPower_Flag;
 800db5c:	4a04      	ldr	r2, [pc, #16]	; (800db70 <SYS_Power_Ctl+0x30>)
 800db5e:	7953      	ldrb	r3, [r2, #5]
 800db60:	f36f 03c3 	bfc	r3, #3, #1
 800db64:	7153      	strb	r3, [r2, #5]
}
 800db66:	bf00      	nop
 800db68:	370c      	adds	r7, #12
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bc80      	pop	{r7}
 800db6e:	4770      	bx	lr
 800db70:	200041ec 	.word	0x200041ec

0800db74 <ACC_EN_Ctl>:
void ACC_EN_Ctl(SCH_BOOL OnOff)
{
 800db74:	b480      	push	{r7}
 800db76:	b083      	sub	sp, #12
 800db78:	af00      	add	r7, sp, #0
 800db7a:	4603      	mov	r3, r0
 800db7c:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_ACC_EN;
	}
}
 800db7e:	bf00      	nop
 800db80:	370c      	adds	r7, #12
 800db82:	46bd      	mov	sp, r7
 800db84:	bc80      	pop	{r7}
 800db86:	4770      	bx	lr

0800db88 <AMP_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void AMP_IO_Init(void)
{///===
 800db88:	b480      	push	{r7}
 800db8a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AMP_CTL,   GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_BEEP,  GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_DECT,  GPIO_PinInput_InternalPullup);
}
 800db8c:	bf00      	nop
 800db8e:	46bd      	mov	sp, r7
 800db90:	bc80      	pop	{r7}
 800db92:	4770      	bx	lr

0800db94 <BT_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void BT_IO_Init(void)
{///===
 800db94:	b480      	push	{r7}
 800db96:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_BT_RESET_CTL, GPIO_PinOutput);
}
 800db98:	bf00      	nop
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bc80      	pop	{r7}
 800db9e:	4770      	bx	lr

0800dba0 <GPIOInit>:
**  Created on	: 20160623
**  Description	: 
**  Return		: NULL
********************************************************************************/
void GPIOInit(void)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	af00      	add	r7, sp, #0
	DSP_IO_Init();
 800dba4:	f7fb fb88 	bl	80092b8 <DSP_IO_Init>
	BT_IO_Init();
 800dba8:	f7ff fff4 	bl	800db94 <BT_IO_Init>
	DSP_TEST_Init();
 800dbac:	f7ff ff61 	bl	800da72 <DSP_TEST_Init>
	Start_IO_Init();
 800dbb0:	f7ff fd82 	bl	800d6b8 <Start_IO_Init>
	PWR_IO_Init();
 800dbb4:	f7ff ffbe 	bl	800db34 <PWR_IO_Init>
	AMP_IO_Init();
 800dbb8:	f7ff ffe6 	bl	800db88 <AMP_IO_Init>
	MUTE_IO_Init();
 800dbbc:	f7ff faa2 	bl	800d104 <MUTE_IO_Init>
	LED_IO_Init();
 800dbc0:	f7ff fa7c 	bl	800d0bc <LED_IO_Init>
	AD1938_IO_Init();
 800dbc4:	f7fa fda6 	bl	8008714 <AD1938_IO_Init>
	Eprom_IO_Init();
 800dbc8:	f7fe fc5a 	bl	800c480 <Eprom_IO_Init>
}
 800dbcc:	bf00      	nop
 800dbce:	bd80      	pop	{r7, pc}

0800dbd0 <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b086      	sub	sp, #24
 800dbd4:	af02      	add	r7, sp, #8
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	460a      	mov	r2, r1
 800dbda:	71fb      	strb	r3, [r7, #7]
 800dbdc:	4613      	mov	r3, r2
 800dbde:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 800dbe0:	79fb      	ldrb	r3, [r7, #7]
 800dbe2:	4a08      	ldr	r2, [pc, #32]	; (800dc04 <SPI_RW+0x34>)
 800dbe4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800dbe8:	f107 020f 	add.w	r2, r7, #15
 800dbec:	1db9      	adds	r1, r7, #6
 800dbee:	f04f 33ff 	mov.w	r3, #4294967295
 800dbf2:	9300      	str	r3, [sp, #0]
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	f7f6 f89a 	bl	8003d2e <HAL_SPI_TransmitReceive>
	return RxData;
 800dbfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	3710      	adds	r7, #16
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}
 800dc04:	200000fc 	.word	0x200000fc

0800dc08 <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	2110      	movs	r1, #16
 800dc10:	4816      	ldr	r0, [pc, #88]	; (800dc6c <SPI_FLASH_ReadDeviceID+0x64>)
 800dc12:	f7f4 faf9 	bl	8002208 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 800dc16:	4b16      	ldr	r3, [pc, #88]	; (800dc70 <SPI_FLASH_ReadDeviceID+0x68>)
 800dc18:	781b      	ldrb	r3, [r3, #0]
 800dc1a:	4619      	mov	r1, r3
 800dc1c:	2000      	movs	r0, #0
 800dc1e:	f7ff ffd7 	bl	800dbd0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800dc22:	4b13      	ldr	r3, [pc, #76]	; (800dc70 <SPI_FLASH_ReadDeviceID+0x68>)
 800dc24:	785b      	ldrb	r3, [r3, #1]
 800dc26:	4619      	mov	r1, r3
 800dc28:	2000      	movs	r0, #0
 800dc2a:	f7ff ffd1 	bl	800dbd0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800dc2e:	4b10      	ldr	r3, [pc, #64]	; (800dc70 <SPI_FLASH_ReadDeviceID+0x68>)
 800dc30:	785b      	ldrb	r3, [r3, #1]
 800dc32:	4619      	mov	r1, r3
 800dc34:	2000      	movs	r0, #0
 800dc36:	f7ff ffcb 	bl	800dbd0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800dc3a:	4b0d      	ldr	r3, [pc, #52]	; (800dc70 <SPI_FLASH_ReadDeviceID+0x68>)
 800dc3c:	785b      	ldrb	r3, [r3, #1]
 800dc3e:	4619      	mov	r1, r3
 800dc40:	2000      	movs	r0, #0
 800dc42:	f7ff ffc5 	bl	800dbd0 <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800dc46:	4b0a      	ldr	r3, [pc, #40]	; (800dc70 <SPI_FLASH_ReadDeviceID+0x68>)
 800dc48:	785b      	ldrb	r3, [r3, #1]
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	2000      	movs	r0, #0
 800dc4e:	f7ff ffbf 	bl	800dbd0 <SPI_RW>
 800dc52:	4603      	mov	r3, r0
 800dc54:	461a      	mov	r2, r3
 800dc56:	4b07      	ldr	r3, [pc, #28]	; (800dc74 <SPI_FLASH_ReadDeviceID+0x6c>)
 800dc58:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	2110      	movs	r1, #16
 800dc5e:	4803      	ldr	r0, [pc, #12]	; (800dc6c <SPI_FLASH_ReadDeviceID+0x64>)
 800dc60:	f7f4 fad2 	bl	8002208 <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 800dc64:	4b03      	ldr	r3, [pc, #12]	; (800dc74 <SPI_FLASH_ReadDeviceID+0x6c>)
 800dc66:	781b      	ldrb	r3, [r3, #0]

}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	bd80      	pop	{r7, pc}
 800dc6c:	40010800 	.word	0x40010800
 800dc70:	200000f0 	.word	0x200000f0
 800dc74:	20003ae0 	.word	0x20003ae0

0800dc78 <SysSpiExit>:
**  Created on  : 20171215
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysSpiExit(Spi_T spi)
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b082      	sub	sp, #8
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	4603      	mov	r3, r0
 800dc80:	71fb      	strb	r3, [r7, #7]
	//SPI_ConfigType sSPIConfig = {0};
	switch(spi)
 800dc82:	79fb      	ldrb	r3, [r7, #7]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d002      	beq.n	800dc8e <SysSpiExit+0x16>
 800dc88:	2b01      	cmp	r3, #1
 800dc8a:	d003      	beq.n	800dc94 <SysSpiExit+0x1c>
		    sSPIConfig.sSettings.bMasterAutoDriveSS    = 0;
		    SPI_Init(SPI1, &sSPIConfig);
			SPI_DeInit(Spi_Arry[spi]);
#endif
			break;
		default:break;
 800dc8c:	e005      	b.n	800dc9a <SysSpiExit+0x22>
			MX_SPI1_Init();
 800dc8e:	f7f3 fb99 	bl	80013c4 <MX_SPI1_Init>
			break;
 800dc92:	e002      	b.n	800dc9a <SysSpiExit+0x22>
			MX_SPI2_Init();
 800dc94:	f7f3 fbcc 	bl	8001430 <MX_SPI2_Init>
			break;
 800dc98:	bf00      	nop
	}
}
 800dc9a:	bf00      	nop
 800dc9c:	3708      	adds	r7, #8
 800dc9e:	46bd      	mov	sp, r7
 800dca0:	bd80      	pop	{r7, pc}
	...

0800dca4 <UartBufInit>:
};

//UART_Type *Uart_Arry[]={UART0,UART1,UART2};
///========================================================
void UartBufInit(Uart_T uart,Uart_RT TxRx)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	4603      	mov	r3, r0
 800dcac:	460a      	mov	r2, r1
 800dcae:	71fb      	strb	r3, [r7, #7]
 800dcb0:	4613      	mov	r3, r2
 800dcb2:	71bb      	strb	r3, [r7, #6]
	if(UartBufAddr[uart][TxRx])
 800dcb4:	79fa      	ldrb	r2, [r7, #7]
 800dcb6:	79bb      	ldrb	r3, [r7, #6]
 800dcb8:	490a      	ldr	r1, [pc, #40]	; (800dce4 <UartBufInit+0x40>)
 800dcba:	0052      	lsls	r2, r2, #1
 800dcbc:	4413      	add	r3, r2
 800dcbe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d009      	beq.n	800dcda <UartBufInit+0x36>
		Queue_Init(UartBufAddr[uart][TxRx]);
 800dcc6:	79fa      	ldrb	r2, [r7, #7]
 800dcc8:	79bb      	ldrb	r3, [r7, #6]
 800dcca:	4906      	ldr	r1, [pc, #24]	; (800dce4 <UartBufInit+0x40>)
 800dccc:	0052      	lsls	r2, r2, #1
 800dcce:	4413      	add	r3, r2
 800dcd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	f000 f941 	bl	800df5c <Queue_Init>
}
 800dcda:	bf00      	nop
 800dcdc:	3708      	adds	r7, #8
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bd80      	pop	{r7, pc}
 800dce2:	bf00      	nop
 800dce4:	0801f244 	.word	0x0801f244

0800dce8 <SysUartExit>:
**  Created on  : 20170830
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysUartExit(Uart_T uart)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	4603      	mov	r3, r0
 800dcf0:	71fb      	strb	r3, [r7, #7]
	switch(uart)
 800dcf2:	79fb      	ldrb	r3, [r7, #7]
 800dcf4:	2b03      	cmp	r3, #3
 800dcf6:	d80b      	bhi.n	800dd10 <SysUartExit+0x28>
 800dcf8:	a201      	add	r2, pc, #4	; (adr r2, 800dd00 <SysUartExit+0x18>)
 800dcfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcfe:	bf00      	nop
 800dd00:	0800dd11 	.word	0x0800dd11
 800dd04:	0800dd11 	.word	0x0800dd11
 800dd08:	0800dd11 	.word	0x0800dd11
 800dd0c:	0800dd11 	.word	0x0800dd11
			SIM->SCGC &= ~SIM_SCGC_UART2_MASK;
#endif
			break;
		case SCH_Uart3:
			break;
		default:break;
 800dd10:	bf00      	nop
	}
}
 800dd12:	bf00      	nop
 800dd14:	370c      	adds	r7, #12
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bc80      	pop	{r7}
 800dd1a:	4770      	bx	lr

0800dd1c <SysUartInit>:
**  Created on  : 20170406
**  Description :
**  Return      : BOOL
********************************************************************************/
SCH_BOOL SysUartInit(Uart_T uart,SCH_U32 Baudrate)
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b082      	sub	sp, #8
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	4603      	mov	r3, r0
 800dd24:	6039      	str	r1, [r7, #0]
 800dd26:	71fb      	strb	r3, [r7, #7]
	//UART_ConfigType t_UART_Config;
	//t_UART_Config.u32Baudrate = Baudrate;
	//t_UART_Config.u32SysClkHz = BUS_CLK_HZ;
	switch(uart)
 800dd28:	79fb      	ldrb	r3, [r7, #7]
 800dd2a:	2b03      	cmp	r3, #3
 800dd2c:	d80a      	bhi.n	800dd44 <SysUartInit+0x28>
 800dd2e:	a201      	add	r2, pc, #4	; (adr r2, 800dd34 <SysUartInit+0x18>)
 800dd30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd34:	0800dd49 	.word	0x0800dd49
 800dd38:	0800dd49 	.word	0x0800dd49
 800dd3c:	0800dd49 	.word	0x0800dd49
 800dd40:	0800dd49 	.word	0x0800dd49
#endif
			break;
		case SCH_Uart3:
			break;
		default:
			return FALSE;
 800dd44:	2300      	movs	r3, #0
 800dd46:	e00b      	b.n	800dd60 <SysUartInit+0x44>
			break;
 800dd48:	bf00      	nop
	}		 
	UartBufInit(uart, Uart_Tx);
 800dd4a:	79fb      	ldrb	r3, [r7, #7]
 800dd4c:	2101      	movs	r1, #1
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f7ff ffa8 	bl	800dca4 <UartBufInit>
	UartBufInit(uart, Uart_Rx);
 800dd54:	79fb      	ldrb	r3, [r7, #7]
 800dd56:	2100      	movs	r1, #0
 800dd58:	4618      	mov	r0, r3
 800dd5a:	f7ff ffa3 	bl	800dca4 <UartBufInit>
	return TRUE;
 800dd5e:	2301      	movs	r3, #1
}
 800dd60:	4618      	mov	r0, r3
 800dd62:	3708      	adds	r7, #8
 800dd64:	46bd      	mov	sp, r7
 800dd66:	bd80      	pop	{r7, pc}

0800dd68 <SysWait1Us>:
**  Created on	: 
**  Description	:  Delay
**  Return		: NULL
**************************************************************************************/
void SysWait1Us(void)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	af00      	add	r7, sp, #0
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
#endif
#endif
}
 800dd6c:	bf00      	nop
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	bc80      	pop	{r7}
 800dd72:	4770      	bx	lr

0800dd74 <SysWaitUs>:
void SysWaitUs(SCH_U32 Time)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b082      	sub	sp, #8
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
	while(Time--)
 800dd7c:	e001      	b.n	800dd82 <SysWaitUs+0xe>
		SysWait1Us();
 800dd7e:	f7ff fff3 	bl	800dd68 <SysWait1Us>
	while(Time--)
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	1e5a      	subs	r2, r3, #1
 800dd86:	607a      	str	r2, [r7, #4]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1f8      	bne.n	800dd7e <SysWaitUs+0xa>
}
 800dd8c:	bf00      	nop
 800dd8e:	3708      	adds	r7, #8
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <SysWaitMs>:
void SysWaitMs(SCH_U32 Time)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
	while(Time--)
 800dd9c:	e003      	b.n	800dda6 <SysWaitMs+0x12>
		SysWaitUs(1000);
 800dd9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800dda2:	f7ff ffe7 	bl	800dd74 <SysWaitUs>
	while(Time--)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	1e5a      	subs	r2, r3, #1
 800ddaa:	607a      	str	r2, [r7, #4]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d1f6      	bne.n	800dd9e <SysWaitMs+0xa>
}
 800ddb0:	bf00      	nop
 800ddb2:	3708      	adds	r7, #8
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}

0800ddb8 <GetMax>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
SCH_U32 GetMax(SCH_U32 m,SCH_U32 n)
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b083      	sub	sp, #12
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
 800ddc0:	6039      	str	r1, [r7, #0]
	return (m>n)?m:n;
 800ddc2:	683a      	ldr	r2, [r7, #0]
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	4293      	cmp	r3, r2
 800ddc8:	bf38      	it	cc
 800ddca:	4613      	movcc	r3, r2
}
 800ddcc:	4618      	mov	r0, r3
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bc80      	pop	{r7}
 800ddd4:	4770      	bx	lr

0800ddd6 <GetMin>:
SCH_U32 GetMin(SCH_U32 m,SCH_U32 n)
{
 800ddd6:	b480      	push	{r7}
 800ddd8:	b083      	sub	sp, #12
 800ddda:	af00      	add	r7, sp, #0
 800dddc:	6078      	str	r0, [r7, #4]
 800ddde:	6039      	str	r1, [r7, #0]
	return (m>n)?n:m;
 800dde0:	687a      	ldr	r2, [r7, #4]
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	4293      	cmp	r3, r2
 800dde6:	bf28      	it	cs
 800dde8:	4613      	movcs	r3, r2
}
 800ddea:	4618      	mov	r0, r3
 800ddec:	370c      	adds	r7, #12
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	bc80      	pop	{r7}
 800ddf2:	4770      	bx	lr

0800ddf4 <LimitMaxMin>:
SCH_U32 LimitMaxMin(SCH_U32 min,SCH_U32 Data,SCH_U32 max)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	60f8      	str	r0, [r7, #12]
 800ddfc:	60b9      	str	r1, [r7, #8]
 800ddfe:	607a      	str	r2, [r7, #4]
	Data = GetMax(min,Data);
 800de00:	68b9      	ldr	r1, [r7, #8]
 800de02:	68f8      	ldr	r0, [r7, #12]
 800de04:	f7ff ffd8 	bl	800ddb8 <GetMax>
 800de08:	60b8      	str	r0, [r7, #8]
	Data = GetMin(max,Data);
 800de0a:	68b9      	ldr	r1, [r7, #8]
 800de0c:	6878      	ldr	r0, [r7, #4]
 800de0e:	f7ff ffe2 	bl	800ddd6 <GetMin>
 800de12:	60b8      	str	r0, [r7, #8]
	return Data;
 800de14:	68bb      	ldr	r3, [r7, #8]
}
 800de16:	4618      	mov	r0, r3
 800de18:	3710      	adds	r7, #16
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}

0800de1e <sch_memset>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void sch_memset(void *s,const SCH_U8 c,SCH_U16 n)  
{
 800de1e:	b480      	push	{r7}
 800de20:	b085      	sub	sp, #20
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
 800de26:	460b      	mov	r3, r1
 800de28:	70fb      	strb	r3, [r7, #3]
 800de2a:	4613      	mov	r3, r2
 800de2c:	803b      	strh	r3, [r7, #0]
    SCH_U8 *su = (SCH_U8 *)s;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	60fb      	str	r3, [r7, #12]
	while(n--)
 800de32:	e004      	b.n	800de3e <sch_memset+0x20>
	{
		*su++ = c;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	1c5a      	adds	r2, r3, #1
 800de38:	60fa      	str	r2, [r7, #12]
 800de3a:	78fa      	ldrb	r2, [r7, #3]
 800de3c:	701a      	strb	r2, [r3, #0]
	while(n--)
 800de3e:	883b      	ldrh	r3, [r7, #0]
 800de40:	1e5a      	subs	r2, r3, #1
 800de42:	803a      	strh	r2, [r7, #0]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d1f5      	bne.n	800de34 <sch_memset+0x16>
	}
}  
 800de48:	bf00      	nop
 800de4a:	3714      	adds	r7, #20
 800de4c:	46bd      	mov	sp, r7
 800de4e:	bc80      	pop	{r7}
 800de50:	4770      	bx	lr

0800de52 <sch_memcpy>:
void sch_memcpy(void *to,  void const *from, SCH_U16 n)  
{
 800de52:	b480      	push	{r7}
 800de54:	b087      	sub	sp, #28
 800de56:	af00      	add	r7, sp, #0
 800de58:	60f8      	str	r0, [r7, #12]
 800de5a:	60b9      	str	r1, [r7, #8]
 800de5c:	4613      	mov	r3, r2
 800de5e:	80fb      	strh	r3, [r7, #6]
	SCH_U8 *t = (SCH_U8 *)to;
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	617b      	str	r3, [r7, #20]
	SCH_U8 *f = (SCH_U8 *)from;
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	613b      	str	r3, [r7, #16]
	while(n--)
 800de68:	e007      	b.n	800de7a <sch_memcpy+0x28>
	{
		*t++ = *f++;
 800de6a:	693a      	ldr	r2, [r7, #16]
 800de6c:	1c53      	adds	r3, r2, #1
 800de6e:	613b      	str	r3, [r7, #16]
 800de70:	697b      	ldr	r3, [r7, #20]
 800de72:	1c59      	adds	r1, r3, #1
 800de74:	6179      	str	r1, [r7, #20]
 800de76:	7812      	ldrb	r2, [r2, #0]
 800de78:	701a      	strb	r2, [r3, #0]
	while(n--)
 800de7a:	88fb      	ldrh	r3, [r7, #6]
 800de7c:	1e5a      	subs	r2, r3, #1
 800de7e:	80fa      	strh	r2, [r7, #6]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d1f2      	bne.n	800de6a <sch_memcpy+0x18>
	}
}
 800de84:	bf00      	nop
 800de86:	371c      	adds	r7, #28
 800de88:	46bd      	mov	sp, r7
 800de8a:	bc80      	pop	{r7}
 800de8c:	4770      	bx	lr
	...

0800de90 <PostMessage>:
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[TUNER_MODULE]},
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[MMI_MODULE]}
};
///==================================================
SCH_BOOL PostMessage(MSG_MODULE Module, SCH_U8 ID, SCH_U16 param)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b084      	sub	sp, #16
 800de94:	af00      	add	r7, sp, #0
 800de96:	4603      	mov	r3, r0
 800de98:	71fb      	strb	r3, [r7, #7]
 800de9a:	460b      	mov	r3, r1
 800de9c:	71bb      	strb	r3, [r7, #6]
 800de9e:	4613      	mov	r3, r2
 800dea0:	80bb      	strh	r3, [r7, #4]
	MESSAGE Msg;
	Msg.ID=ID;
 800dea2:	79bb      	ldrb	r3, [r7, #6]
 800dea4:	733b      	strb	r3, [r7, #12]
	Msg.prm=param;
 800dea6:	88bb      	ldrh	r3, [r7, #4]
 800dea8:	81fb      	strh	r3, [r7, #14]
	if(ID == 0x01 && param == 0x3)
 800deaa:	79bb      	ldrb	r3, [r7, #6]
 800deac:	2b01      	cmp	r3, #1
 800deae:	d106      	bne.n	800debe <PostMessage+0x2e>
 800deb0:	88bb      	ldrh	r3, [r7, #4]
 800deb2:	2b03      	cmp	r3, #3
 800deb4:	d103      	bne.n	800debe <PostMessage+0x2e>
	{
		Msg.ID=ID;
 800deb6:	79bb      	ldrb	r3, [r7, #6]
 800deb8:	733b      	strb	r3, [r7, #12]
		Msg.prm=param;
 800deba:	88bb      	ldrh	r3, [r7, #4]
 800debc:	81fb      	strh	r3, [r7, #14]
	}
	return Queue_In(&MESSAGE_QUEUE[Module], &Msg, 1);
 800debe:	79fb      	ldrb	r3, [r7, #7]
 800dec0:	011b      	lsls	r3, r3, #4
 800dec2:	4a06      	ldr	r2, [pc, #24]	; (800dedc <PostMessage+0x4c>)
 800dec4:	4413      	add	r3, r2
 800dec6:	f107 010c 	add.w	r1, r7, #12
 800deca:	2201      	movs	r2, #1
 800decc:	4618      	mov	r0, r3
 800dece:	f000 f863 	bl	800df98 <Queue_In>
 800ded2:	4603      	mov	r3, r0
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	3710      	adds	r7, #16
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd80      	pop	{r7, pc}
 800dedc:	20000188 	.word	0x20000188

0800dee0 <GetMessage>:
	Msg.ID=ID;
	Msg.prm=param;
	return Queue_Insert(&MESSAGE_QUEUE[Module], &Msg, 1);
}
SCH_BOOL GetMessage(MSG_MODULE Module,MESSAGE *Msg)
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b082      	sub	sp, #8
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	4603      	mov	r3, r0
 800dee8:	6039      	str	r1, [r7, #0]
 800deea:	71fb      	strb	r3, [r7, #7]
	return Queue_Out(&MESSAGE_QUEUE[Module], Msg, 1);
 800deec:	79fb      	ldrb	r3, [r7, #7]
 800deee:	011b      	lsls	r3, r3, #4
 800def0:	4a05      	ldr	r2, [pc, #20]	; (800df08 <GetMessage+0x28>)
 800def2:	4413      	add	r3, r2
 800def4:	2201      	movs	r2, #1
 800def6:	6839      	ldr	r1, [r7, #0]
 800def8:	4618      	mov	r0, r3
 800defa:	f000 f8a4 	bl	800e046 <Queue_Out>
 800defe:	4603      	mov	r3, r0
}
 800df00:	4618      	mov	r0, r3
 800df02:	3708      	adds	r7, #8
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}
 800df08:	20000188 	.word	0x20000188

0800df0c <ClearMessage>:
void ClearMessage(MSG_MODULE Module)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b082      	sub	sp, #8
 800df10:	af00      	add	r7, sp, #0
 800df12:	4603      	mov	r3, r0
 800df14:	71fb      	strb	r3, [r7, #7]
	Queue_Init(&MESSAGE_QUEUE[Module]);
 800df16:	79fb      	ldrb	r3, [r7, #7]
 800df18:	011b      	lsls	r3, r3, #4
 800df1a:	4a04      	ldr	r2, [pc, #16]	; (800df2c <ClearMessage+0x20>)
 800df1c:	4413      	add	r3, r2
 800df1e:	4618      	mov	r0, r3
 800df20:	f000 f81c 	bl	800df5c <Queue_Init>
}
 800df24:	bf00      	nop
 800df26:	3708      	adds	r7, #8
 800df28:	46bd      	mov	sp, r7
 800df2a:	bd80      	pop	{r7, pc}
 800df2c:	20000188 	.word	0x20000188

0800df30 <ClearAllModeMessage>:
void ClearAllModeMessage(void)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b082      	sub	sp, #8
 800df34:	af00      	add	r7, sp, #0
	SCH_U8 i=0;
 800df36:	2300      	movs	r3, #0
 800df38:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<NUMOFMODE;i++)
 800df3a:	2300      	movs	r3, #0
 800df3c:	71fb      	strb	r3, [r7, #7]
 800df3e:	e006      	b.n	800df4e <ClearAllModeMessage+0x1e>
		ClearMessage((MSG_MODULE)i);
 800df40:	79fb      	ldrb	r3, [r7, #7]
 800df42:	4618      	mov	r0, r3
 800df44:	f7ff ffe2 	bl	800df0c <ClearMessage>
	for(i=0;i<NUMOFMODE;i++)
 800df48:	79fb      	ldrb	r3, [r7, #7]
 800df4a:	3301      	adds	r3, #1
 800df4c:	71fb      	strb	r3, [r7, #7]
 800df4e:	79fb      	ldrb	r3, [r7, #7]
 800df50:	2b03      	cmp	r3, #3
 800df52:	d9f5      	bls.n	800df40 <ClearAllModeMessage+0x10>
}
 800df54:	bf00      	nop
 800df56:	3708      	adds	r7, #8
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}

0800df5c <Queue_Init>:
*/
#include "sch_config.h"


void Queue_Init(QUEUE_T *p_queue)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b082      	sub	sp, #8
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
	p_queue->Cnt = 0;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2200      	movs	r2, #0
 800df68:	801a      	strh	r2, [r3, #0]
	p_queue->Head = 0;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	2200      	movs	r2, #0
 800df6e:	805a      	strh	r2, [r3, #2]
	p_queue->Tail = 0;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2200      	movs	r2, #0
 800df74:	809a      	strh	r2, [r3, #4]
	sch_memset(p_queue->Pbuf, 0x00, p_queue->Qsize*p_queue->Isize);
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	68d8      	ldr	r0, [r3, #12]
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	88db      	ldrh	r3, [r3, #6]
 800df7e:	687a      	ldr	r2, [r7, #4]
 800df80:	8912      	ldrh	r2, [r2, #8]
 800df82:	fb02 f303 	mul.w	r3, r2, r3
 800df86:	b29b      	uxth	r3, r3
 800df88:	461a      	mov	r2, r3
 800df8a:	2100      	movs	r1, #0
 800df8c:	f7ff ff47 	bl	800de1e <sch_memset>
}
 800df90:	bf00      	nop
 800df92:	3708      	adds	r7, #8
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}

0800df98 <Queue_In>:
QUE_BOOL Queue_IsEmpty(QUEUE_T *p_queue)
{
	return (p_queue->Cnt == 0) ? TRUE : FALSE;
}
QUE_BOOL Queue_In(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b086      	sub	sp, #24
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	60f8      	str	r0, [r7, #12]
 800dfa0:	60b9      	str	r1, [r7, #8]
 800dfa2:	4613      	mov	r3, r2
 800dfa4:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt > p_queue->Qsize - Len)///
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	881b      	ldrh	r3, [r3, #0]
 800dfae:	461a      	mov	r2, r3
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	88db      	ldrh	r3, [r3, #6]
 800dfb4:	4619      	mov	r1, r3
 800dfb6:	88fb      	ldrh	r3, [r7, #6]
 800dfb8:	1acb      	subs	r3, r1, r3
 800dfba:	429a      	cmp	r2, r3
 800dfbc:	dd24      	ble.n	800e008 <Queue_In+0x70>
		return FALSE;
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	e03d      	b.n	800e03e <Queue_In+0xa6>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_queue->Pbuf+(p_queue->Head+Length)%p_queue->Qsize*p_queue->Isize, (QUE_U8 *)p_data+Length*p_queue->Isize, p_queue->Isize);
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	68d9      	ldr	r1, [r3, #12]
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	885b      	ldrh	r3, [r3, #2]
 800dfca:	461a      	mov	r2, r3
 800dfcc:	8afb      	ldrh	r3, [r7, #22]
 800dfce:	4413      	add	r3, r2
 800dfd0:	68fa      	ldr	r2, [r7, #12]
 800dfd2:	88d2      	ldrh	r2, [r2, #6]
 800dfd4:	fb93 f0f2 	sdiv	r0, r3, r2
 800dfd8:	fb02 f200 	mul.w	r2, r2, r0
 800dfdc:	1a9b      	subs	r3, r3, r2
 800dfde:	68fa      	ldr	r2, [r7, #12]
 800dfe0:	8912      	ldrh	r2, [r2, #8]
 800dfe2:	fb02 f303 	mul.w	r3, r2, r3
 800dfe6:	18c8      	adds	r0, r1, r3
 800dfe8:	8afb      	ldrh	r3, [r7, #22]
 800dfea:	68fa      	ldr	r2, [r7, #12]
 800dfec:	8912      	ldrh	r2, [r2, #8]
 800dfee:	fb02 f303 	mul.w	r3, r2, r3
 800dff2:	461a      	mov	r2, r3
 800dff4:	68bb      	ldr	r3, [r7, #8]
 800dff6:	1899      	adds	r1, r3, r2
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	891b      	ldrh	r3, [r3, #8]
 800dffc:	461a      	mov	r2, r3
 800dffe:	f7ff ff28 	bl	800de52 <sch_memcpy>
		Length++;
 800e002:	8afb      	ldrh	r3, [r7, #22]
 800e004:	3301      	adds	r3, #1
 800e006:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 800e008:	8afa      	ldrh	r2, [r7, #22]
 800e00a:	88fb      	ldrh	r3, [r7, #6]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d3d8      	bcc.n	800dfc2 <Queue_In+0x2a>
	}
	p_queue->Head = (p_queue->Head+Len)%p_queue->Qsize;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	885b      	ldrh	r3, [r3, #2]
 800e014:	461a      	mov	r2, r3
 800e016:	88fb      	ldrh	r3, [r7, #6]
 800e018:	4413      	add	r3, r2
 800e01a:	68fa      	ldr	r2, [r7, #12]
 800e01c:	88d2      	ldrh	r2, [r2, #6]
 800e01e:	fb93 f1f2 	sdiv	r1, r3, r2
 800e022:	fb02 f201 	mul.w	r2, r2, r1
 800e026:	1a9b      	subs	r3, r3, r2
 800e028:	b29a      	uxth	r2, r3
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	805a      	strh	r2, [r3, #2]
	p_queue->Cnt += Len;
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	881a      	ldrh	r2, [r3, #0]
 800e032:	88fb      	ldrh	r3, [r7, #6]
 800e034:	4413      	add	r3, r2
 800e036:	b29a      	uxth	r2, r3
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 800e03c:	2301      	movs	r3, #1
}
 800e03e:	4618      	mov	r0, r3
 800e040:	3718      	adds	r7, #24
 800e042:	46bd      	mov	sp, r7
 800e044:	bd80      	pop	{r7, pc}

0800e046 <Queue_Out>:

QUE_BOOL Queue_Out(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 800e046:	b590      	push	{r4, r7, lr}
 800e048:	b087      	sub	sp, #28
 800e04a:	af00      	add	r7, sp, #0
 800e04c:	60f8      	str	r0, [r7, #12]
 800e04e:	60b9      	str	r1, [r7, #8]
 800e050:	4613      	mov	r3, r2
 800e052:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 800e054:	2300      	movs	r3, #0
 800e056:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt < Len)///
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	881b      	ldrh	r3, [r3, #0]
 800e05c:	88fa      	ldrh	r2, [r7, #6]
 800e05e:	429a      	cmp	r2, r3
 800e060:	d925      	bls.n	800e0ae <Queue_Out+0x68>
		return FALSE;
 800e062:	2300      	movs	r3, #0
 800e064:	e03e      	b.n	800e0e4 <Queue_Out+0x9e>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_data+Length*p_queue->Isize, (QUE_U8 *)p_queue->Pbuf+(p_queue->Tail+Length)%p_queue->Qsize*p_queue->Isize, p_queue->Isize);
 800e066:	8afb      	ldrh	r3, [r7, #22]
 800e068:	68fa      	ldr	r2, [r7, #12]
 800e06a:	8912      	ldrh	r2, [r2, #8]
 800e06c:	fb02 f303 	mul.w	r3, r2, r3
 800e070:	461a      	mov	r2, r3
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	189c      	adds	r4, r3, r2
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	68d9      	ldr	r1, [r3, #12]
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	889b      	ldrh	r3, [r3, #4]
 800e07e:	461a      	mov	r2, r3
 800e080:	8afb      	ldrh	r3, [r7, #22]
 800e082:	4413      	add	r3, r2
 800e084:	68fa      	ldr	r2, [r7, #12]
 800e086:	88d2      	ldrh	r2, [r2, #6]
 800e088:	fb93 f0f2 	sdiv	r0, r3, r2
 800e08c:	fb02 f200 	mul.w	r2, r2, r0
 800e090:	1a9b      	subs	r3, r3, r2
 800e092:	68fa      	ldr	r2, [r7, #12]
 800e094:	8912      	ldrh	r2, [r2, #8]
 800e096:	fb02 f303 	mul.w	r3, r2, r3
 800e09a:	4419      	add	r1, r3
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	891b      	ldrh	r3, [r3, #8]
 800e0a0:	461a      	mov	r2, r3
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f7ff fed5 	bl	800de52 <sch_memcpy>
		Length++;
 800e0a8:	8afb      	ldrh	r3, [r7, #22]
 800e0aa:	3301      	adds	r3, #1
 800e0ac:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 800e0ae:	8afa      	ldrh	r2, [r7, #22]
 800e0b0:	88fb      	ldrh	r3, [r7, #6]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d3d7      	bcc.n	800e066 <Queue_Out+0x20>
	}
	p_queue->Tail = (p_queue->Tail+Len)%p_queue->Qsize;
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	889b      	ldrh	r3, [r3, #4]
 800e0ba:	461a      	mov	r2, r3
 800e0bc:	88fb      	ldrh	r3, [r7, #6]
 800e0be:	4413      	add	r3, r2
 800e0c0:	68fa      	ldr	r2, [r7, #12]
 800e0c2:	88d2      	ldrh	r2, [r2, #6]
 800e0c4:	fb93 f1f2 	sdiv	r1, r3, r2
 800e0c8:	fb02 f201 	mul.w	r2, r2, r1
 800e0cc:	1a9b      	subs	r3, r3, r2
 800e0ce:	b29a      	uxth	r2, r3
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	809a      	strh	r2, [r3, #4]
	p_queue->Cnt -= Len;
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	881a      	ldrh	r2, [r3, #0]
 800e0d8:	88fb      	ldrh	r3, [r7, #6]
 800e0da:	1ad3      	subs	r3, r2, r3
 800e0dc:	b29a      	uxth	r2, r3
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 800e0e2:	2301      	movs	r3, #1
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	371c      	adds	r7, #28
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd90      	pop	{r4, r7, pc}

0800e0ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	4912      	ldr	r1, [pc, #72]	; (800e13c <MX_USB_DEVICE_Init+0x50>)
 800e0f4:	4812      	ldr	r0, [pc, #72]	; (800e140 <MX_USB_DEVICE_Init+0x54>)
 800e0f6:	f7f8 f89b 	bl	8006230 <USBD_Init>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d001      	beq.n	800e104 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e100:	f7f3 f95a 	bl	80013b8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800e104:	490f      	ldr	r1, [pc, #60]	; (800e144 <MX_USB_DEVICE_Init+0x58>)
 800e106:	480e      	ldr	r0, [pc, #56]	; (800e140 <MX_USB_DEVICE_Init+0x54>)
 800e108:	f7f8 f8bd 	bl	8006286 <USBD_RegisterClass>
 800e10c:	4603      	mov	r3, r0
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d001      	beq.n	800e116 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e112:	f7f3 f951 	bl	80013b8 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800e116:	490c      	ldr	r1, [pc, #48]	; (800e148 <MX_USB_DEVICE_Init+0x5c>)
 800e118:	4809      	ldr	r0, [pc, #36]	; (800e140 <MX_USB_DEVICE_Init+0x54>)
 800e11a:	f7f8 f873 	bl	8006204 <USBD_CUSTOM_HID_RegisterInterface>
 800e11e:	4603      	mov	r3, r0
 800e120:	2b00      	cmp	r3, #0
 800e122:	d001      	beq.n	800e128 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e124:	f7f3 f948 	bl	80013b8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e128:	4805      	ldr	r0, [pc, #20]	; (800e140 <MX_USB_DEVICE_Init+0x54>)
 800e12a:	f7f8 f8c5 	bl	80062b8 <USBD_Start>
 800e12e:	4603      	mov	r3, r0
 800e130:	2b00      	cmp	r3, #0
 800e132:	d001      	beq.n	800e138 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e134:	f7f3 f940 	bl	80013b8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e138:	bf00      	nop
 800e13a:	bd80      	pop	{r7, pc}
 800e13c:	200001fc 	.word	0x200001fc
 800e140:	20004338 	.word	0x20004338
 800e144:	2000000c 	.word	0x2000000c
 800e148:	200001ec 	.word	0x200001ec

0800e14c <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800e14c:	b480      	push	{r7}
 800e14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e150:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e152:	4618      	mov	r0, r3
 800e154:	46bd      	mov	sp, r7
 800e156:	bc80      	pop	{r7}
 800e158:	4770      	bx	lr

0800e15a <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800e15a:	b480      	push	{r7}
 800e15c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800e15e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e160:	4618      	mov	r0, r3
 800e162:	46bd      	mov	sp, r7
 800e164:	bc80      	pop	{r7}
 800e166:	4770      	bx	lr

0800e168 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b084      	sub	sp, #16
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	4603      	mov	r3, r0
 800e170:	460a      	mov	r2, r1
 800e172:	71fb      	strb	r3, [r7, #7]
 800e174:	4613      	mov	r3, r2
 800e176:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e178:	4b0f      	ldr	r3, [pc, #60]	; (800e1b8 <CUSTOM_HID_OutEvent_FS+0x50>)
 800e17a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e17e:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 800e180:	2300      	movs	r3, #0
 800e182:	73fb      	strb	r3, [r7, #15]
 800e184:	e010      	b.n	800e1a8 <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 800e186:	7bfa      	ldrb	r2, [r7, #15]
 800e188:	7bfb      	ldrb	r3, [r7, #15]
 800e18a:	68b9      	ldr	r1, [r7, #8]
 800e18c:	5c89      	ldrb	r1, [r1, r2]
 800e18e:	4a0b      	ldr	r2, [pc, #44]	; (800e1bc <CUSTOM_HID_OutEvent_FS+0x54>)
 800e190:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 800e192:	7bf9      	ldrb	r1, [r7, #15]
 800e194:	7bfb      	ldrb	r3, [r7, #15]
 800e196:	4a09      	ldr	r2, [pc, #36]	; (800e1bc <CUSTOM_HID_OutEvent_FS+0x54>)
 800e198:	5cd3      	ldrb	r3, [r2, r3]
 800e19a:	461a      	mov	r2, r3
 800e19c:	4808      	ldr	r0, [pc, #32]	; (800e1c0 <CUSTOM_HID_OutEvent_FS+0x58>)
 800e19e:	f000 fbd9 	bl	800e954 <iprintf>
    for(i=0;i<64;i++) 
 800e1a2:	7bfb      	ldrb	r3, [r7, #15]
 800e1a4:	3301      	adds	r3, #1
 800e1a6:	73fb      	strb	r3, [r7, #15]
 800e1a8:	7bfb      	ldrb	r3, [r7, #15]
 800e1aa:	2b3f      	cmp	r3, #63	; 0x3f
 800e1ac:	d9eb      	bls.n	800e186 <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 800e1ae:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	3710      	adds	r7, #16
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	bd80      	pop	{r7, pc}
 800e1b8:	20004338 	.word	0x20004338
 800e1bc:	20002a00 	.word	0x20002a00
 800e1c0:	080118f8 	.word	0x080118f8

0800e1c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b083      	sub	sp, #12
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	6039      	str	r1, [r7, #0]
 800e1ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	2212      	movs	r2, #18
 800e1d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e1d6:	4b03      	ldr	r3, [pc, #12]	; (800e1e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	370c      	adds	r7, #12
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bc80      	pop	{r7}
 800e1e0:	4770      	bx	lr
 800e1e2:	bf00      	nop
 800e1e4:	20000218 	.word	0x20000218

0800e1e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	6039      	str	r1, [r7, #0]
 800e1f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	2204      	movs	r2, #4
 800e1f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e1fa:	4b03      	ldr	r3, [pc, #12]	; (800e208 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	370c      	adds	r7, #12
 800e200:	46bd      	mov	sp, r7
 800e202:	bc80      	pop	{r7}
 800e204:	4770      	bx	lr
 800e206:	bf00      	nop
 800e208:	2000022c 	.word	0x2000022c

0800e20c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b082      	sub	sp, #8
 800e210:	af00      	add	r7, sp, #0
 800e212:	4603      	mov	r3, r0
 800e214:	6039      	str	r1, [r7, #0]
 800e216:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e218:	79fb      	ldrb	r3, [r7, #7]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d105      	bne.n	800e22a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e21e:	683a      	ldr	r2, [r7, #0]
 800e220:	4907      	ldr	r1, [pc, #28]	; (800e240 <USBD_FS_ProductStrDescriptor+0x34>)
 800e222:	4808      	ldr	r0, [pc, #32]	; (800e244 <USBD_FS_ProductStrDescriptor+0x38>)
 800e224:	f7f8 ffb3 	bl	800718e <USBD_GetString>
 800e228:	e004      	b.n	800e234 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e22a:	683a      	ldr	r2, [r7, #0]
 800e22c:	4904      	ldr	r1, [pc, #16]	; (800e240 <USBD_FS_ProductStrDescriptor+0x34>)
 800e22e:	4805      	ldr	r0, [pc, #20]	; (800e244 <USBD_FS_ProductStrDescriptor+0x38>)
 800e230:	f7f8 ffad 	bl	800718e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e234:	4b02      	ldr	r3, [pc, #8]	; (800e240 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e236:	4618      	mov	r0, r3
 800e238:	3708      	adds	r7, #8
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}
 800e23e:	bf00      	nop
 800e240:	200045fc 	.word	0x200045fc
 800e244:	08011914 	.word	0x08011914

0800e248 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b082      	sub	sp, #8
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	4603      	mov	r3, r0
 800e250:	6039      	str	r1, [r7, #0]
 800e252:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e254:	683a      	ldr	r2, [r7, #0]
 800e256:	4904      	ldr	r1, [pc, #16]	; (800e268 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e258:	4804      	ldr	r0, [pc, #16]	; (800e26c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e25a:	f7f8 ff98 	bl	800718e <USBD_GetString>
  return USBD_StrDesc;
 800e25e:	4b02      	ldr	r3, [pc, #8]	; (800e268 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e260:	4618      	mov	r0, r3
 800e262:	3708      	adds	r7, #8
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	200045fc 	.word	0x200045fc
 800e26c:	08011934 	.word	0x08011934

0800e270 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b082      	sub	sp, #8
 800e274:	af00      	add	r7, sp, #0
 800e276:	4603      	mov	r3, r0
 800e278:	6039      	str	r1, [r7, #0]
 800e27a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	221a      	movs	r2, #26
 800e280:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e282:	f000 f843 	bl	800e30c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e286:	4b02      	ldr	r3, [pc, #8]	; (800e290 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e288:	4618      	mov	r0, r3
 800e28a:	3708      	adds	r7, #8
 800e28c:	46bd      	mov	sp, r7
 800e28e:	bd80      	pop	{r7, pc}
 800e290:	20000230 	.word	0x20000230

0800e294 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	4603      	mov	r3, r0
 800e29c:	6039      	str	r1, [r7, #0]
 800e29e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e2a0:	79fb      	ldrb	r3, [r7, #7]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d105      	bne.n	800e2b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e2a6:	683a      	ldr	r2, [r7, #0]
 800e2a8:	4907      	ldr	r1, [pc, #28]	; (800e2c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e2aa:	4808      	ldr	r0, [pc, #32]	; (800e2cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e2ac:	f7f8 ff6f 	bl	800718e <USBD_GetString>
 800e2b0:	e004      	b.n	800e2bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e2b2:	683a      	ldr	r2, [r7, #0]
 800e2b4:	4904      	ldr	r1, [pc, #16]	; (800e2c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e2b6:	4805      	ldr	r0, [pc, #20]	; (800e2cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e2b8:	f7f8 ff69 	bl	800718e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e2bc:	4b02      	ldr	r3, [pc, #8]	; (800e2c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e2be:	4618      	mov	r0, r3
 800e2c0:	3708      	adds	r7, #8
 800e2c2:	46bd      	mov	sp, r7
 800e2c4:	bd80      	pop	{r7, pc}
 800e2c6:	bf00      	nop
 800e2c8:	200045fc 	.word	0x200045fc
 800e2cc:	08011948 	.word	0x08011948

0800e2d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b082      	sub	sp, #8
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	4603      	mov	r3, r0
 800e2d8:	6039      	str	r1, [r7, #0]
 800e2da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e2dc:	79fb      	ldrb	r3, [r7, #7]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d105      	bne.n	800e2ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e2e2:	683a      	ldr	r2, [r7, #0]
 800e2e4:	4907      	ldr	r1, [pc, #28]	; (800e304 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e2e6:	4808      	ldr	r0, [pc, #32]	; (800e308 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e2e8:	f7f8 ff51 	bl	800718e <USBD_GetString>
 800e2ec:	e004      	b.n	800e2f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e2ee:	683a      	ldr	r2, [r7, #0]
 800e2f0:	4904      	ldr	r1, [pc, #16]	; (800e304 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e2f2:	4805      	ldr	r0, [pc, #20]	; (800e308 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e2f4:	f7f8 ff4b 	bl	800718e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e2f8:	4b02      	ldr	r3, [pc, #8]	; (800e304 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3708      	adds	r7, #8
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}
 800e302:	bf00      	nop
 800e304:	200045fc 	.word	0x200045fc
 800e308:	0801195c 	.word	0x0801195c

0800e30c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e312:	4b0f      	ldr	r3, [pc, #60]	; (800e350 <Get_SerialNum+0x44>)
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e318:	4b0e      	ldr	r3, [pc, #56]	; (800e354 <Get_SerialNum+0x48>)
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e31e:	4b0e      	ldr	r3, [pc, #56]	; (800e358 <Get_SerialNum+0x4c>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e324:	68fa      	ldr	r2, [r7, #12]
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	4413      	add	r3, r2
 800e32a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d009      	beq.n	800e346 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e332:	2208      	movs	r2, #8
 800e334:	4909      	ldr	r1, [pc, #36]	; (800e35c <Get_SerialNum+0x50>)
 800e336:	68f8      	ldr	r0, [r7, #12]
 800e338:	f000 f814 	bl	800e364 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e33c:	2204      	movs	r2, #4
 800e33e:	4908      	ldr	r1, [pc, #32]	; (800e360 <Get_SerialNum+0x54>)
 800e340:	68b8      	ldr	r0, [r7, #8]
 800e342:	f000 f80f 	bl	800e364 <IntToUnicode>
  }
}
 800e346:	bf00      	nop
 800e348:	3710      	adds	r7, #16
 800e34a:	46bd      	mov	sp, r7
 800e34c:	bd80      	pop	{r7, pc}
 800e34e:	bf00      	nop
 800e350:	1ffff7e8 	.word	0x1ffff7e8
 800e354:	1ffff7ec 	.word	0x1ffff7ec
 800e358:	1ffff7f0 	.word	0x1ffff7f0
 800e35c:	20000232 	.word	0x20000232
 800e360:	20000242 	.word	0x20000242

0800e364 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e364:	b480      	push	{r7}
 800e366:	b087      	sub	sp, #28
 800e368:	af00      	add	r7, sp, #0
 800e36a:	60f8      	str	r0, [r7, #12]
 800e36c:	60b9      	str	r1, [r7, #8]
 800e36e:	4613      	mov	r3, r2
 800e370:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e372:	2300      	movs	r3, #0
 800e374:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e376:	2300      	movs	r3, #0
 800e378:	75fb      	strb	r3, [r7, #23]
 800e37a:	e027      	b.n	800e3cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	0f1b      	lsrs	r3, r3, #28
 800e380:	2b09      	cmp	r3, #9
 800e382:	d80b      	bhi.n	800e39c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	0f1b      	lsrs	r3, r3, #28
 800e388:	b2da      	uxtb	r2, r3
 800e38a:	7dfb      	ldrb	r3, [r7, #23]
 800e38c:	005b      	lsls	r3, r3, #1
 800e38e:	4619      	mov	r1, r3
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	440b      	add	r3, r1
 800e394:	3230      	adds	r2, #48	; 0x30
 800e396:	b2d2      	uxtb	r2, r2
 800e398:	701a      	strb	r2, [r3, #0]
 800e39a:	e00a      	b.n	800e3b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	0f1b      	lsrs	r3, r3, #28
 800e3a0:	b2da      	uxtb	r2, r3
 800e3a2:	7dfb      	ldrb	r3, [r7, #23]
 800e3a4:	005b      	lsls	r3, r3, #1
 800e3a6:	4619      	mov	r1, r3
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	440b      	add	r3, r1
 800e3ac:	3237      	adds	r2, #55	; 0x37
 800e3ae:	b2d2      	uxtb	r2, r2
 800e3b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	011b      	lsls	r3, r3, #4
 800e3b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e3b8:	7dfb      	ldrb	r3, [r7, #23]
 800e3ba:	005b      	lsls	r3, r3, #1
 800e3bc:	3301      	adds	r3, #1
 800e3be:	68ba      	ldr	r2, [r7, #8]
 800e3c0:	4413      	add	r3, r2
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e3c6:	7dfb      	ldrb	r3, [r7, #23]
 800e3c8:	3301      	adds	r3, #1
 800e3ca:	75fb      	strb	r3, [r7, #23]
 800e3cc:	7dfa      	ldrb	r2, [r7, #23]
 800e3ce:	79fb      	ldrb	r3, [r7, #7]
 800e3d0:	429a      	cmp	r2, r3
 800e3d2:	d3d3      	bcc.n	800e37c <IntToUnicode+0x18>
  }
}
 800e3d4:	bf00      	nop
 800e3d6:	371c      	adds	r7, #28
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	bc80      	pop	{r7}
 800e3dc:	4770      	bx	lr
	...

0800e3e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b084      	sub	sp, #16
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	4a11      	ldr	r2, [pc, #68]	; (800e434 <HAL_PCD_MspInit+0x54>)
 800e3ee:	4293      	cmp	r3, r2
 800e3f0:	d11b      	bne.n	800e42a <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e3f2:	4b11      	ldr	r3, [pc, #68]	; (800e438 <HAL_PCD_MspInit+0x58>)
 800e3f4:	69db      	ldr	r3, [r3, #28]
 800e3f6:	4a10      	ldr	r2, [pc, #64]	; (800e438 <HAL_PCD_MspInit+0x58>)
 800e3f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e3fc:	61d3      	str	r3, [r2, #28]
 800e3fe:	4b0e      	ldr	r3, [pc, #56]	; (800e438 <HAL_PCD_MspInit+0x58>)
 800e400:	69db      	ldr	r3, [r3, #28]
 800e402:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e406:	60fb      	str	r3, [r7, #12]
 800e408:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 800e40a:	2200      	movs	r2, #0
 800e40c:	2105      	movs	r1, #5
 800e40e:	2013      	movs	r0, #19
 800e410:	f7f3 fd65 	bl	8001ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800e414:	2013      	movs	r0, #19
 800e416:	f7f3 fd7e 	bl	8001f16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800e41a:	2200      	movs	r2, #0
 800e41c:	2105      	movs	r1, #5
 800e41e:	2014      	movs	r0, #20
 800e420:	f7f3 fd5d 	bl	8001ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800e424:	2014      	movs	r0, #20
 800e426:	f7f3 fd76 	bl	8001f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e42a:	bf00      	nop
 800e42c:	3710      	adds	r7, #16
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}
 800e432:	bf00      	nop
 800e434:	40005c00 	.word	0x40005c00
 800e438:	40021000 	.word	0x40021000

0800e43c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b082      	sub	sp, #8
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800e450:	4619      	mov	r1, r3
 800e452:	4610      	mov	r0, r2
 800e454:	f7f7 ff78 	bl	8006348 <USBD_LL_SetupStage>
}
 800e458:	bf00      	nop
 800e45a:	3708      	adds	r7, #8
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}

0800e460 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b082      	sub	sp, #8
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
 800e468:	460b      	mov	r3, r1
 800e46a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800e472:	78fb      	ldrb	r3, [r7, #3]
 800e474:	687a      	ldr	r2, [r7, #4]
 800e476:	015b      	lsls	r3, r3, #5
 800e478:	4413      	add	r3, r2
 800e47a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800e47e:	681a      	ldr	r2, [r3, #0]
 800e480:	78fb      	ldrb	r3, [r7, #3]
 800e482:	4619      	mov	r1, r3
 800e484:	f7f7 ffab 	bl	80063de <USBD_LL_DataOutStage>
}
 800e488:	bf00      	nop
 800e48a:	3708      	adds	r7, #8
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}

0800e490 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
 800e498:	460b      	mov	r3, r1
 800e49a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800e4a2:	78fb      	ldrb	r3, [r7, #3]
 800e4a4:	687a      	ldr	r2, [r7, #4]
 800e4a6:	015b      	lsls	r3, r3, #5
 800e4a8:	4413      	add	r3, r2
 800e4aa:	333c      	adds	r3, #60	; 0x3c
 800e4ac:	681a      	ldr	r2, [r3, #0]
 800e4ae:	78fb      	ldrb	r3, [r7, #3]
 800e4b0:	4619      	mov	r1, r3
 800e4b2:	f7f8 f805 	bl	80064c0 <USBD_LL_DataInStage>
}
 800e4b6:	bf00      	nop
 800e4b8:	3708      	adds	r7, #8
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b082      	sub	sp, #8
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f7f8 f915 	bl	80066fc <USBD_LL_SOF>
}
 800e4d2:	bf00      	nop
 800e4d4:	3708      	adds	r7, #8
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}

0800e4da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800e4da:	b580      	push	{r7, lr}
 800e4dc:	b084      	sub	sp, #16
 800e4de:	af00      	add	r7, sp, #0
 800e4e0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	689b      	ldr	r3, [r3, #8]
 800e4ea:	2b02      	cmp	r3, #2
 800e4ec:	d001      	beq.n	800e4f2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e4ee:	f7f2 ff63 	bl	80013b8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e4f8:	7bfa      	ldrb	r2, [r7, #15]
 800e4fa:	4611      	mov	r1, r2
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f7f8 f8c5 	bl	800668c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e508:	4618      	mov	r0, r3
 800e50a:	f7f8 f87e 	bl	800660a <USBD_LL_Reset>
}
 800e50e:	bf00      	nop
 800e510:	3710      	adds	r7, #16
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}
	...

0800e518 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e526:	4618      	mov	r0, r3
 800e528:	f7f8 f8bf 	bl	80066aa <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	699b      	ldr	r3, [r3, #24]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d005      	beq.n	800e540 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e534:	4b04      	ldr	r3, [pc, #16]	; (800e548 <HAL_PCD_SuspendCallback+0x30>)
 800e536:	691b      	ldr	r3, [r3, #16]
 800e538:	4a03      	ldr	r2, [pc, #12]	; (800e548 <HAL_PCD_SuspendCallback+0x30>)
 800e53a:	f043 0306 	orr.w	r3, r3, #6
 800e53e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e540:	bf00      	nop
 800e542:	3708      	adds	r7, #8
 800e544:	46bd      	mov	sp, r7
 800e546:	bd80      	pop	{r7, pc}
 800e548:	e000ed00 	.word	0xe000ed00

0800e54c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b082      	sub	sp, #8
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e55a:	4618      	mov	r0, r3
 800e55c:	f7f8 f8b9 	bl	80066d2 <USBD_LL_Resume>
}
 800e560:	bf00      	nop
 800e562:	3708      	adds	r7, #8
 800e564:	46bd      	mov	sp, r7
 800e566:	bd80      	pop	{r7, pc}

0800e568 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800e570:	4a23      	ldr	r2, [pc, #140]	; (800e600 <USBD_LL_Init+0x98>)
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	4a21      	ldr	r2, [pc, #132]	; (800e600 <USBD_LL_Init+0x98>)
 800e57c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800e580:	4b1f      	ldr	r3, [pc, #124]	; (800e600 <USBD_LL_Init+0x98>)
 800e582:	4a20      	ldr	r2, [pc, #128]	; (800e604 <USBD_LL_Init+0x9c>)
 800e584:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e586:	4b1e      	ldr	r3, [pc, #120]	; (800e600 <USBD_LL_Init+0x98>)
 800e588:	2208      	movs	r2, #8
 800e58a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e58c:	4b1c      	ldr	r3, [pc, #112]	; (800e600 <USBD_LL_Init+0x98>)
 800e58e:	2202      	movs	r2, #2
 800e590:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e592:	4b1b      	ldr	r3, [pc, #108]	; (800e600 <USBD_LL_Init+0x98>)
 800e594:	2200      	movs	r2, #0
 800e596:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e598:	4b19      	ldr	r3, [pc, #100]	; (800e600 <USBD_LL_Init+0x98>)
 800e59a:	2200      	movs	r2, #0
 800e59c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e59e:	4b18      	ldr	r3, [pc, #96]	; (800e600 <USBD_LL_Init+0x98>)
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e5a4:	4816      	ldr	r0, [pc, #88]	; (800e600 <USBD_LL_Init+0x98>)
 800e5a6:	f7f3 ff91 	bl	80024cc <HAL_PCD_Init>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d001      	beq.n	800e5b4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800e5b0:	f7f2 ff02 	bl	80013b8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e5ba:	2318      	movs	r3, #24
 800e5bc:	2200      	movs	r2, #0
 800e5be:	2100      	movs	r1, #0
 800e5c0:	f7f4 fe16 	bl	80031f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e5ca:	2358      	movs	r3, #88	; 0x58
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	2180      	movs	r1, #128	; 0x80
 800e5d0:	f7f4 fe0e 	bl	80031f0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e5da:	2398      	movs	r3, #152	; 0x98
 800e5dc:	2200      	movs	r2, #0
 800e5de:	2181      	movs	r1, #129	; 0x81
 800e5e0:	f7f4 fe06 	bl	80031f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e5ea:	23d8      	movs	r3, #216	; 0xd8
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	2101      	movs	r1, #1
 800e5f0:	f7f4 fdfe 	bl	80031f0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800e5f4:	2300      	movs	r3, #0
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	3708      	adds	r7, #8
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bd80      	pop	{r7, pc}
 800e5fe:	bf00      	nop
 800e600:	200047fc 	.word	0x200047fc
 800e604:	40005c00 	.word	0x40005c00

0800e608 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b084      	sub	sp, #16
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e610:	2300      	movs	r3, #0
 800e612:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e614:	2300      	movs	r3, #0
 800e616:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e61e:	4618      	mov	r0, r3
 800e620:	f7f4 f835 	bl	800268e <HAL_PCD_Start>
 800e624:	4603      	mov	r3, r0
 800e626:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800e628:	7bfb      	ldrb	r3, [r7, #15]
 800e62a:	4618      	mov	r0, r3
 800e62c:	f000 f934 	bl	800e898 <USBD_Get_USB_Status>
 800e630:	4603      	mov	r3, r0
 800e632:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800e634:	7bbb      	ldrb	r3, [r7, #14]
}
 800e636:	4618      	mov	r0, r3
 800e638:	3710      	adds	r7, #16
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}

0800e63e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e63e:	b580      	push	{r7, lr}
 800e640:	b084      	sub	sp, #16
 800e642:	af00      	add	r7, sp, #0
 800e644:	6078      	str	r0, [r7, #4]
 800e646:	4608      	mov	r0, r1
 800e648:	4611      	mov	r1, r2
 800e64a:	461a      	mov	r2, r3
 800e64c:	4603      	mov	r3, r0
 800e64e:	70fb      	strb	r3, [r7, #3]
 800e650:	460b      	mov	r3, r1
 800e652:	70bb      	strb	r3, [r7, #2]
 800e654:	4613      	mov	r3, r2
 800e656:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e658:	2300      	movs	r3, #0
 800e65a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e65c:	2300      	movs	r3, #0
 800e65e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e666:	78bb      	ldrb	r3, [r7, #2]
 800e668:	883a      	ldrh	r2, [r7, #0]
 800e66a:	78f9      	ldrb	r1, [r7, #3]
 800e66c:	f7f4 f968 	bl	8002940 <HAL_PCD_EP_Open>
 800e670:	4603      	mov	r3, r0
 800e672:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e674:	7bfb      	ldrb	r3, [r7, #15]
 800e676:	4618      	mov	r0, r3
 800e678:	f000 f90e 	bl	800e898 <USBD_Get_USB_Status>
 800e67c:	4603      	mov	r3, r0
 800e67e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800e680:	7bbb      	ldrb	r3, [r7, #14]
}
 800e682:	4618      	mov	r0, r3
 800e684:	3710      	adds	r7, #16
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}

0800e68a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e68a:	b580      	push	{r7, lr}
 800e68c:	b084      	sub	sp, #16
 800e68e:	af00      	add	r7, sp, #0
 800e690:	6078      	str	r0, [r7, #4]
 800e692:	460b      	mov	r3, r1
 800e694:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e696:	2300      	movs	r3, #0
 800e698:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e69a:	2300      	movs	r3, #0
 800e69c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e6a4:	78fa      	ldrb	r2, [r7, #3]
 800e6a6:	4611      	mov	r1, r2
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	f7f4 f9a9 	bl	8002a00 <HAL_PCD_EP_Close>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6b2:	7bfb      	ldrb	r3, [r7, #15]
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f000 f8ef 	bl	800e898 <USBD_Get_USB_Status>
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800e6be:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	3710      	adds	r7, #16
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}

0800e6c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b084      	sub	sp, #16
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6d8:	2300      	movs	r3, #0
 800e6da:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e6e2:	78fa      	ldrb	r2, [r7, #3]
 800e6e4:	4611      	mov	r1, r2
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f7f4 fa3f 	bl	8002b6a <HAL_PCD_EP_SetStall>
 800e6ec:	4603      	mov	r3, r0
 800e6ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6f0:	7bfb      	ldrb	r3, [r7, #15]
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	f000 f8d0 	bl	800e898 <USBD_Get_USB_Status>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800e6fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6fe:	4618      	mov	r0, r3
 800e700:	3710      	adds	r7, #16
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}

0800e706 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e706:	b580      	push	{r7, lr}
 800e708:	b084      	sub	sp, #16
 800e70a:	af00      	add	r7, sp, #0
 800e70c:	6078      	str	r0, [r7, #4]
 800e70e:	460b      	mov	r3, r1
 800e710:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e712:	2300      	movs	r3, #0
 800e714:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e716:	2300      	movs	r3, #0
 800e718:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e720:	78fa      	ldrb	r2, [r7, #3]
 800e722:	4611      	mov	r1, r2
 800e724:	4618      	mov	r0, r3
 800e726:	f7f4 fa7a 	bl	8002c1e <HAL_PCD_EP_ClrStall>
 800e72a:	4603      	mov	r3, r0
 800e72c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800e72e:	7bfb      	ldrb	r3, [r7, #15]
 800e730:	4618      	mov	r0, r3
 800e732:	f000 f8b1 	bl	800e898 <USBD_Get_USB_Status>
 800e736:	4603      	mov	r3, r0
 800e738:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800e73a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3710      	adds	r7, #16
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}

0800e744 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e744:	b480      	push	{r7}
 800e746:	b085      	sub	sp, #20
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
 800e74c:	460b      	mov	r3, r1
 800e74e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e756:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800e758:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	da08      	bge.n	800e772 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800e760:	78fb      	ldrb	r3, [r7, #3]
 800e762:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e766:	68fa      	ldr	r2, [r7, #12]
 800e768:	015b      	lsls	r3, r3, #5
 800e76a:	4413      	add	r3, r2
 800e76c:	332a      	adds	r3, #42	; 0x2a
 800e76e:	781b      	ldrb	r3, [r3, #0]
 800e770:	e008      	b.n	800e784 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800e772:	78fb      	ldrb	r3, [r7, #3]
 800e774:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e778:	68fa      	ldr	r2, [r7, #12]
 800e77a:	015b      	lsls	r3, r3, #5
 800e77c:	4413      	add	r3, r2
 800e77e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800e782:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e784:	4618      	mov	r0, r3
 800e786:	3714      	adds	r7, #20
 800e788:	46bd      	mov	sp, r7
 800e78a:	bc80      	pop	{r7}
 800e78c:	4770      	bx	lr

0800e78e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e78e:	b580      	push	{r7, lr}
 800e790:	b084      	sub	sp, #16
 800e792:	af00      	add	r7, sp, #0
 800e794:	6078      	str	r0, [r7, #4]
 800e796:	460b      	mov	r3, r1
 800e798:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e79a:	2300      	movs	r3, #0
 800e79c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e79e:	2300      	movs	r3, #0
 800e7a0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7a8:	78fa      	ldrb	r2, [r7, #3]
 800e7aa:	4611      	mov	r1, r2
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f7f4 f8a2 	bl	80028f6 <HAL_PCD_SetAddress>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7b6:	7bfb      	ldrb	r3, [r7, #15]
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f000 f86d 	bl	800e898 <USBD_Get_USB_Status>
 800e7be:	4603      	mov	r3, r0
 800e7c0:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800e7c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3710      	adds	r7, #16
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}

0800e7cc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b086      	sub	sp, #24
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	60f8      	str	r0, [r7, #12]
 800e7d4:	607a      	str	r2, [r7, #4]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	460b      	mov	r3, r1
 800e7da:	72fb      	strb	r3, [r7, #11]
 800e7dc:	4613      	mov	r3, r2
 800e7de:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e7ee:	893b      	ldrh	r3, [r7, #8]
 800e7f0:	7af9      	ldrb	r1, [r7, #11]
 800e7f2:	687a      	ldr	r2, [r7, #4]
 800e7f4:	f7f4 f980 	bl	8002af8 <HAL_PCD_EP_Transmit>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7fc:	7dfb      	ldrb	r3, [r7, #23]
 800e7fe:	4618      	mov	r0, r3
 800e800:	f000 f84a 	bl	800e898 <USBD_Get_USB_Status>
 800e804:	4603      	mov	r3, r0
 800e806:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800e808:	7dbb      	ldrb	r3, [r7, #22]
}
 800e80a:	4618      	mov	r0, r3
 800e80c:	3718      	adds	r7, #24
 800e80e:	46bd      	mov	sp, r7
 800e810:	bd80      	pop	{r7, pc}

0800e812 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e812:	b580      	push	{r7, lr}
 800e814:	b086      	sub	sp, #24
 800e816:	af00      	add	r7, sp, #0
 800e818:	60f8      	str	r0, [r7, #12]
 800e81a:	607a      	str	r2, [r7, #4]
 800e81c:	461a      	mov	r2, r3
 800e81e:	460b      	mov	r3, r1
 800e820:	72fb      	strb	r3, [r7, #11]
 800e822:	4613      	mov	r3, r2
 800e824:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e826:	2300      	movs	r3, #0
 800e828:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e82a:	2300      	movs	r3, #0
 800e82c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e834:	893b      	ldrh	r3, [r7, #8]
 800e836:	7af9      	ldrb	r1, [r7, #11]
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	f7f4 f923 	bl	8002a84 <HAL_PCD_EP_Receive>
 800e83e:	4603      	mov	r3, r0
 800e840:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800e842:	7dfb      	ldrb	r3, [r7, #23]
 800e844:	4618      	mov	r0, r3
 800e846:	f000 f827 	bl	800e898 <USBD_Get_USB_Status>
 800e84a:	4603      	mov	r3, r0
 800e84c:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800e84e:	7dbb      	ldrb	r3, [r7, #22]
}
 800e850:	4618      	mov	r0, r3
 800e852:	3718      	adds	r7, #24
 800e854:	46bd      	mov	sp, r7
 800e856:	bd80      	pop	{r7, pc}

0800e858 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e858:	b480      	push	{r7}
 800e85a:	b083      	sub	sp, #12
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800e860:	4b02      	ldr	r3, [pc, #8]	; (800e86c <USBD_static_malloc+0x14>)
}
 800e862:	4618      	mov	r0, r3
 800e864:	370c      	adds	r7, #12
 800e866:	46bd      	mov	sp, r7
 800e868:	bc80      	pop	{r7}
 800e86a:	4770      	bx	lr
 800e86c:	20002890 	.word	0x20002890

0800e870 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e870:	b480      	push	{r7}
 800e872:	b083      	sub	sp, #12
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]

}
 800e878:	bf00      	nop
 800e87a:	370c      	adds	r7, #12
 800e87c:	46bd      	mov	sp, r7
 800e87e:	bc80      	pop	{r7}
 800e880:	4770      	bx	lr

0800e882 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e882:	b480      	push	{r7}
 800e884:	b083      	sub	sp, #12
 800e886:	af00      	add	r7, sp, #0
 800e888:	6078      	str	r0, [r7, #4]
 800e88a:	460b      	mov	r3, r1
 800e88c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800e88e:	bf00      	nop
 800e890:	370c      	adds	r7, #12
 800e892:	46bd      	mov	sp, r7
 800e894:	bc80      	pop	{r7}
 800e896:	4770      	bx	lr

0800e898 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e898:	b480      	push	{r7}
 800e89a:	b085      	sub	sp, #20
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	4603      	mov	r3, r0
 800e8a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e8a6:	79fb      	ldrb	r3, [r7, #7]
 800e8a8:	2b03      	cmp	r3, #3
 800e8aa:	d817      	bhi.n	800e8dc <USBD_Get_USB_Status+0x44>
 800e8ac:	a201      	add	r2, pc, #4	; (adr r2, 800e8b4 <USBD_Get_USB_Status+0x1c>)
 800e8ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8b2:	bf00      	nop
 800e8b4:	0800e8c5 	.word	0x0800e8c5
 800e8b8:	0800e8cb 	.word	0x0800e8cb
 800e8bc:	0800e8d1 	.word	0x0800e8d1
 800e8c0:	0800e8d7 	.word	0x0800e8d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	73fb      	strb	r3, [r7, #15]
    break;
 800e8c8:	e00b      	b.n	800e8e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e8ca:	2302      	movs	r3, #2
 800e8cc:	73fb      	strb	r3, [r7, #15]
    break;
 800e8ce:	e008      	b.n	800e8e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	73fb      	strb	r3, [r7, #15]
    break;
 800e8d4:	e005      	b.n	800e8e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e8d6:	2302      	movs	r3, #2
 800e8d8:	73fb      	strb	r3, [r7, #15]
    break;
 800e8da:	e002      	b.n	800e8e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e8dc:	2302      	movs	r3, #2
 800e8de:	73fb      	strb	r3, [r7, #15]
    break;
 800e8e0:	bf00      	nop
  }
  return usb_status;
 800e8e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3714      	adds	r7, #20
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bc80      	pop	{r7}
 800e8ec:	4770      	bx	lr
 800e8ee:	bf00      	nop

0800e8f0 <__errno>:
 800e8f0:	4b01      	ldr	r3, [pc, #4]	; (800e8f8 <__errno+0x8>)
 800e8f2:	6818      	ldr	r0, [r3, #0]
 800e8f4:	4770      	bx	lr
 800e8f6:	bf00      	nop
 800e8f8:	2000024c 	.word	0x2000024c

0800e8fc <__libc_init_array>:
 800e8fc:	b570      	push	{r4, r5, r6, lr}
 800e8fe:	2500      	movs	r5, #0
 800e900:	4e0c      	ldr	r6, [pc, #48]	; (800e934 <__libc_init_array+0x38>)
 800e902:	4c0d      	ldr	r4, [pc, #52]	; (800e938 <__libc_init_array+0x3c>)
 800e904:	1ba4      	subs	r4, r4, r6
 800e906:	10a4      	asrs	r4, r4, #2
 800e908:	42a5      	cmp	r5, r4
 800e90a:	d109      	bne.n	800e920 <__libc_init_array+0x24>
 800e90c:	f002 fedc 	bl	80116c8 <_init>
 800e910:	2500      	movs	r5, #0
 800e912:	4e0a      	ldr	r6, [pc, #40]	; (800e93c <__libc_init_array+0x40>)
 800e914:	4c0a      	ldr	r4, [pc, #40]	; (800e940 <__libc_init_array+0x44>)
 800e916:	1ba4      	subs	r4, r4, r6
 800e918:	10a4      	asrs	r4, r4, #2
 800e91a:	42a5      	cmp	r5, r4
 800e91c:	d105      	bne.n	800e92a <__libc_init_array+0x2e>
 800e91e:	bd70      	pop	{r4, r5, r6, pc}
 800e920:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e924:	4798      	blx	r3
 800e926:	3501      	adds	r5, #1
 800e928:	e7ee      	b.n	800e908 <__libc_init_array+0xc>
 800e92a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e92e:	4798      	blx	r3
 800e930:	3501      	adds	r5, #1
 800e932:	e7f2      	b.n	800e91a <__libc_init_array+0x1e>
 800e934:	0801f518 	.word	0x0801f518
 800e938:	0801f518 	.word	0x0801f518
 800e93c:	0801f518 	.word	0x0801f518
 800e940:	0801f51c 	.word	0x0801f51c

0800e944 <memset>:
 800e944:	4603      	mov	r3, r0
 800e946:	4402      	add	r2, r0
 800e948:	4293      	cmp	r3, r2
 800e94a:	d100      	bne.n	800e94e <memset+0xa>
 800e94c:	4770      	bx	lr
 800e94e:	f803 1b01 	strb.w	r1, [r3], #1
 800e952:	e7f9      	b.n	800e948 <memset+0x4>

0800e954 <iprintf>:
 800e954:	b40f      	push	{r0, r1, r2, r3}
 800e956:	4b0a      	ldr	r3, [pc, #40]	; (800e980 <iprintf+0x2c>)
 800e958:	b513      	push	{r0, r1, r4, lr}
 800e95a:	681c      	ldr	r4, [r3, #0]
 800e95c:	b124      	cbz	r4, 800e968 <iprintf+0x14>
 800e95e:	69a3      	ldr	r3, [r4, #24]
 800e960:	b913      	cbnz	r3, 800e968 <iprintf+0x14>
 800e962:	4620      	mov	r0, r4
 800e964:	f000 f84e 	bl	800ea04 <__sinit>
 800e968:	ab05      	add	r3, sp, #20
 800e96a:	9a04      	ldr	r2, [sp, #16]
 800e96c:	68a1      	ldr	r1, [r4, #8]
 800e96e:	4620      	mov	r0, r4
 800e970:	9301      	str	r3, [sp, #4]
 800e972:	f000 f953 	bl	800ec1c <_vfiprintf_r>
 800e976:	b002      	add	sp, #8
 800e978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e97c:	b004      	add	sp, #16
 800e97e:	4770      	bx	lr
 800e980:	2000024c 	.word	0x2000024c

0800e984 <std>:
 800e984:	2300      	movs	r3, #0
 800e986:	b510      	push	{r4, lr}
 800e988:	4604      	mov	r4, r0
 800e98a:	e9c0 3300 	strd	r3, r3, [r0]
 800e98e:	6083      	str	r3, [r0, #8]
 800e990:	8181      	strh	r1, [r0, #12]
 800e992:	6643      	str	r3, [r0, #100]	; 0x64
 800e994:	81c2      	strh	r2, [r0, #14]
 800e996:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e99a:	6183      	str	r3, [r0, #24]
 800e99c:	4619      	mov	r1, r3
 800e99e:	2208      	movs	r2, #8
 800e9a0:	305c      	adds	r0, #92	; 0x5c
 800e9a2:	f7ff ffcf 	bl	800e944 <memset>
 800e9a6:	4b05      	ldr	r3, [pc, #20]	; (800e9bc <std+0x38>)
 800e9a8:	6224      	str	r4, [r4, #32]
 800e9aa:	6263      	str	r3, [r4, #36]	; 0x24
 800e9ac:	4b04      	ldr	r3, [pc, #16]	; (800e9c0 <std+0x3c>)
 800e9ae:	62a3      	str	r3, [r4, #40]	; 0x28
 800e9b0:	4b04      	ldr	r3, [pc, #16]	; (800e9c4 <std+0x40>)
 800e9b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e9b4:	4b04      	ldr	r3, [pc, #16]	; (800e9c8 <std+0x44>)
 800e9b6:	6323      	str	r3, [r4, #48]	; 0x30
 800e9b8:	bd10      	pop	{r4, pc}
 800e9ba:	bf00      	nop
 800e9bc:	0800f179 	.word	0x0800f179
 800e9c0:	0800f19b 	.word	0x0800f19b
 800e9c4:	0800f1d3 	.word	0x0800f1d3
 800e9c8:	0800f1f7 	.word	0x0800f1f7

0800e9cc <_cleanup_r>:
 800e9cc:	4901      	ldr	r1, [pc, #4]	; (800e9d4 <_cleanup_r+0x8>)
 800e9ce:	f000 b885 	b.w	800eadc <_fwalk_reent>
 800e9d2:	bf00      	nop
 800e9d4:	0800f4d1 	.word	0x0800f4d1

0800e9d8 <__sfmoreglue>:
 800e9d8:	b570      	push	{r4, r5, r6, lr}
 800e9da:	2568      	movs	r5, #104	; 0x68
 800e9dc:	1e4a      	subs	r2, r1, #1
 800e9de:	4355      	muls	r5, r2
 800e9e0:	460e      	mov	r6, r1
 800e9e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e9e6:	f000 f897 	bl	800eb18 <_malloc_r>
 800e9ea:	4604      	mov	r4, r0
 800e9ec:	b140      	cbz	r0, 800ea00 <__sfmoreglue+0x28>
 800e9ee:	2100      	movs	r1, #0
 800e9f0:	e9c0 1600 	strd	r1, r6, [r0]
 800e9f4:	300c      	adds	r0, #12
 800e9f6:	60a0      	str	r0, [r4, #8]
 800e9f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e9fc:	f7ff ffa2 	bl	800e944 <memset>
 800ea00:	4620      	mov	r0, r4
 800ea02:	bd70      	pop	{r4, r5, r6, pc}

0800ea04 <__sinit>:
 800ea04:	6983      	ldr	r3, [r0, #24]
 800ea06:	b510      	push	{r4, lr}
 800ea08:	4604      	mov	r4, r0
 800ea0a:	bb33      	cbnz	r3, 800ea5a <__sinit+0x56>
 800ea0c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ea10:	6503      	str	r3, [r0, #80]	; 0x50
 800ea12:	4b12      	ldr	r3, [pc, #72]	; (800ea5c <__sinit+0x58>)
 800ea14:	4a12      	ldr	r2, [pc, #72]	; (800ea60 <__sinit+0x5c>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	6282      	str	r2, [r0, #40]	; 0x28
 800ea1a:	4298      	cmp	r0, r3
 800ea1c:	bf04      	itt	eq
 800ea1e:	2301      	moveq	r3, #1
 800ea20:	6183      	streq	r3, [r0, #24]
 800ea22:	f000 f81f 	bl	800ea64 <__sfp>
 800ea26:	6060      	str	r0, [r4, #4]
 800ea28:	4620      	mov	r0, r4
 800ea2a:	f000 f81b 	bl	800ea64 <__sfp>
 800ea2e:	60a0      	str	r0, [r4, #8]
 800ea30:	4620      	mov	r0, r4
 800ea32:	f000 f817 	bl	800ea64 <__sfp>
 800ea36:	2200      	movs	r2, #0
 800ea38:	60e0      	str	r0, [r4, #12]
 800ea3a:	2104      	movs	r1, #4
 800ea3c:	6860      	ldr	r0, [r4, #4]
 800ea3e:	f7ff ffa1 	bl	800e984 <std>
 800ea42:	2201      	movs	r2, #1
 800ea44:	2109      	movs	r1, #9
 800ea46:	68a0      	ldr	r0, [r4, #8]
 800ea48:	f7ff ff9c 	bl	800e984 <std>
 800ea4c:	2202      	movs	r2, #2
 800ea4e:	2112      	movs	r1, #18
 800ea50:	68e0      	ldr	r0, [r4, #12]
 800ea52:	f7ff ff97 	bl	800e984 <std>
 800ea56:	2301      	movs	r3, #1
 800ea58:	61a3      	str	r3, [r4, #24]
 800ea5a:	bd10      	pop	{r4, pc}
 800ea5c:	0801f264 	.word	0x0801f264
 800ea60:	0800e9cd 	.word	0x0800e9cd

0800ea64 <__sfp>:
 800ea64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea66:	4b1b      	ldr	r3, [pc, #108]	; (800ead4 <__sfp+0x70>)
 800ea68:	4607      	mov	r7, r0
 800ea6a:	681e      	ldr	r6, [r3, #0]
 800ea6c:	69b3      	ldr	r3, [r6, #24]
 800ea6e:	b913      	cbnz	r3, 800ea76 <__sfp+0x12>
 800ea70:	4630      	mov	r0, r6
 800ea72:	f7ff ffc7 	bl	800ea04 <__sinit>
 800ea76:	3648      	adds	r6, #72	; 0x48
 800ea78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ea7c:	3b01      	subs	r3, #1
 800ea7e:	d503      	bpl.n	800ea88 <__sfp+0x24>
 800ea80:	6833      	ldr	r3, [r6, #0]
 800ea82:	b133      	cbz	r3, 800ea92 <__sfp+0x2e>
 800ea84:	6836      	ldr	r6, [r6, #0]
 800ea86:	e7f7      	b.n	800ea78 <__sfp+0x14>
 800ea88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ea8c:	b16d      	cbz	r5, 800eaaa <__sfp+0x46>
 800ea8e:	3468      	adds	r4, #104	; 0x68
 800ea90:	e7f4      	b.n	800ea7c <__sfp+0x18>
 800ea92:	2104      	movs	r1, #4
 800ea94:	4638      	mov	r0, r7
 800ea96:	f7ff ff9f 	bl	800e9d8 <__sfmoreglue>
 800ea9a:	6030      	str	r0, [r6, #0]
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	d1f1      	bne.n	800ea84 <__sfp+0x20>
 800eaa0:	230c      	movs	r3, #12
 800eaa2:	4604      	mov	r4, r0
 800eaa4:	603b      	str	r3, [r7, #0]
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eaaa:	4b0b      	ldr	r3, [pc, #44]	; (800ead8 <__sfp+0x74>)
 800eaac:	6665      	str	r5, [r4, #100]	; 0x64
 800eaae:	e9c4 5500 	strd	r5, r5, [r4]
 800eab2:	60a5      	str	r5, [r4, #8]
 800eab4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800eab8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800eabc:	2208      	movs	r2, #8
 800eabe:	4629      	mov	r1, r5
 800eac0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800eac4:	f7ff ff3e 	bl	800e944 <memset>
 800eac8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800eacc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ead0:	e7e9      	b.n	800eaa6 <__sfp+0x42>
 800ead2:	bf00      	nop
 800ead4:	0801f264 	.word	0x0801f264
 800ead8:	ffff0001 	.word	0xffff0001

0800eadc <_fwalk_reent>:
 800eadc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eae0:	4680      	mov	r8, r0
 800eae2:	4689      	mov	r9, r1
 800eae4:	2600      	movs	r6, #0
 800eae6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eaea:	b914      	cbnz	r4, 800eaf2 <_fwalk_reent+0x16>
 800eaec:	4630      	mov	r0, r6
 800eaee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eaf2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800eaf6:	3f01      	subs	r7, #1
 800eaf8:	d501      	bpl.n	800eafe <_fwalk_reent+0x22>
 800eafa:	6824      	ldr	r4, [r4, #0]
 800eafc:	e7f5      	b.n	800eaea <_fwalk_reent+0xe>
 800eafe:	89ab      	ldrh	r3, [r5, #12]
 800eb00:	2b01      	cmp	r3, #1
 800eb02:	d907      	bls.n	800eb14 <_fwalk_reent+0x38>
 800eb04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb08:	3301      	adds	r3, #1
 800eb0a:	d003      	beq.n	800eb14 <_fwalk_reent+0x38>
 800eb0c:	4629      	mov	r1, r5
 800eb0e:	4640      	mov	r0, r8
 800eb10:	47c8      	blx	r9
 800eb12:	4306      	orrs	r6, r0
 800eb14:	3568      	adds	r5, #104	; 0x68
 800eb16:	e7ee      	b.n	800eaf6 <_fwalk_reent+0x1a>

0800eb18 <_malloc_r>:
 800eb18:	b570      	push	{r4, r5, r6, lr}
 800eb1a:	1ccd      	adds	r5, r1, #3
 800eb1c:	f025 0503 	bic.w	r5, r5, #3
 800eb20:	3508      	adds	r5, #8
 800eb22:	2d0c      	cmp	r5, #12
 800eb24:	bf38      	it	cc
 800eb26:	250c      	movcc	r5, #12
 800eb28:	2d00      	cmp	r5, #0
 800eb2a:	4606      	mov	r6, r0
 800eb2c:	db01      	blt.n	800eb32 <_malloc_r+0x1a>
 800eb2e:	42a9      	cmp	r1, r5
 800eb30:	d903      	bls.n	800eb3a <_malloc_r+0x22>
 800eb32:	230c      	movs	r3, #12
 800eb34:	6033      	str	r3, [r6, #0]
 800eb36:	2000      	movs	r0, #0
 800eb38:	bd70      	pop	{r4, r5, r6, pc}
 800eb3a:	f000 fd77 	bl	800f62c <__malloc_lock>
 800eb3e:	4a21      	ldr	r2, [pc, #132]	; (800ebc4 <_malloc_r+0xac>)
 800eb40:	6814      	ldr	r4, [r2, #0]
 800eb42:	4621      	mov	r1, r4
 800eb44:	b991      	cbnz	r1, 800eb6c <_malloc_r+0x54>
 800eb46:	4c20      	ldr	r4, [pc, #128]	; (800ebc8 <_malloc_r+0xb0>)
 800eb48:	6823      	ldr	r3, [r4, #0]
 800eb4a:	b91b      	cbnz	r3, 800eb54 <_malloc_r+0x3c>
 800eb4c:	4630      	mov	r0, r6
 800eb4e:	f000 fb03 	bl	800f158 <_sbrk_r>
 800eb52:	6020      	str	r0, [r4, #0]
 800eb54:	4629      	mov	r1, r5
 800eb56:	4630      	mov	r0, r6
 800eb58:	f000 fafe 	bl	800f158 <_sbrk_r>
 800eb5c:	1c43      	adds	r3, r0, #1
 800eb5e:	d124      	bne.n	800ebaa <_malloc_r+0x92>
 800eb60:	230c      	movs	r3, #12
 800eb62:	4630      	mov	r0, r6
 800eb64:	6033      	str	r3, [r6, #0]
 800eb66:	f000 fd62 	bl	800f62e <__malloc_unlock>
 800eb6a:	e7e4      	b.n	800eb36 <_malloc_r+0x1e>
 800eb6c:	680b      	ldr	r3, [r1, #0]
 800eb6e:	1b5b      	subs	r3, r3, r5
 800eb70:	d418      	bmi.n	800eba4 <_malloc_r+0x8c>
 800eb72:	2b0b      	cmp	r3, #11
 800eb74:	d90f      	bls.n	800eb96 <_malloc_r+0x7e>
 800eb76:	600b      	str	r3, [r1, #0]
 800eb78:	18cc      	adds	r4, r1, r3
 800eb7a:	50cd      	str	r5, [r1, r3]
 800eb7c:	4630      	mov	r0, r6
 800eb7e:	f000 fd56 	bl	800f62e <__malloc_unlock>
 800eb82:	f104 000b 	add.w	r0, r4, #11
 800eb86:	1d23      	adds	r3, r4, #4
 800eb88:	f020 0007 	bic.w	r0, r0, #7
 800eb8c:	1ac3      	subs	r3, r0, r3
 800eb8e:	d0d3      	beq.n	800eb38 <_malloc_r+0x20>
 800eb90:	425a      	negs	r2, r3
 800eb92:	50e2      	str	r2, [r4, r3]
 800eb94:	e7d0      	b.n	800eb38 <_malloc_r+0x20>
 800eb96:	684b      	ldr	r3, [r1, #4]
 800eb98:	428c      	cmp	r4, r1
 800eb9a:	bf16      	itet	ne
 800eb9c:	6063      	strne	r3, [r4, #4]
 800eb9e:	6013      	streq	r3, [r2, #0]
 800eba0:	460c      	movne	r4, r1
 800eba2:	e7eb      	b.n	800eb7c <_malloc_r+0x64>
 800eba4:	460c      	mov	r4, r1
 800eba6:	6849      	ldr	r1, [r1, #4]
 800eba8:	e7cc      	b.n	800eb44 <_malloc_r+0x2c>
 800ebaa:	1cc4      	adds	r4, r0, #3
 800ebac:	f024 0403 	bic.w	r4, r4, #3
 800ebb0:	42a0      	cmp	r0, r4
 800ebb2:	d005      	beq.n	800ebc0 <_malloc_r+0xa8>
 800ebb4:	1a21      	subs	r1, r4, r0
 800ebb6:	4630      	mov	r0, r6
 800ebb8:	f000 face 	bl	800f158 <_sbrk_r>
 800ebbc:	3001      	adds	r0, #1
 800ebbe:	d0cf      	beq.n	800eb60 <_malloc_r+0x48>
 800ebc0:	6025      	str	r5, [r4, #0]
 800ebc2:	e7db      	b.n	800eb7c <_malloc_r+0x64>
 800ebc4:	200028e8 	.word	0x200028e8
 800ebc8:	200028ec 	.word	0x200028ec

0800ebcc <__sfputc_r>:
 800ebcc:	6893      	ldr	r3, [r2, #8]
 800ebce:	b410      	push	{r4}
 800ebd0:	3b01      	subs	r3, #1
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	6093      	str	r3, [r2, #8]
 800ebd6:	da07      	bge.n	800ebe8 <__sfputc_r+0x1c>
 800ebd8:	6994      	ldr	r4, [r2, #24]
 800ebda:	42a3      	cmp	r3, r4
 800ebdc:	db01      	blt.n	800ebe2 <__sfputc_r+0x16>
 800ebde:	290a      	cmp	r1, #10
 800ebe0:	d102      	bne.n	800ebe8 <__sfputc_r+0x1c>
 800ebe2:	bc10      	pop	{r4}
 800ebe4:	f000 bb0c 	b.w	800f200 <__swbuf_r>
 800ebe8:	6813      	ldr	r3, [r2, #0]
 800ebea:	1c58      	adds	r0, r3, #1
 800ebec:	6010      	str	r0, [r2, #0]
 800ebee:	7019      	strb	r1, [r3, #0]
 800ebf0:	4608      	mov	r0, r1
 800ebf2:	bc10      	pop	{r4}
 800ebf4:	4770      	bx	lr

0800ebf6 <__sfputs_r>:
 800ebf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebf8:	4606      	mov	r6, r0
 800ebfa:	460f      	mov	r7, r1
 800ebfc:	4614      	mov	r4, r2
 800ebfe:	18d5      	adds	r5, r2, r3
 800ec00:	42ac      	cmp	r4, r5
 800ec02:	d101      	bne.n	800ec08 <__sfputs_r+0x12>
 800ec04:	2000      	movs	r0, #0
 800ec06:	e007      	b.n	800ec18 <__sfputs_r+0x22>
 800ec08:	463a      	mov	r2, r7
 800ec0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec0e:	4630      	mov	r0, r6
 800ec10:	f7ff ffdc 	bl	800ebcc <__sfputc_r>
 800ec14:	1c43      	adds	r3, r0, #1
 800ec16:	d1f3      	bne.n	800ec00 <__sfputs_r+0xa>
 800ec18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ec1c <_vfiprintf_r>:
 800ec1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec20:	460c      	mov	r4, r1
 800ec22:	b09d      	sub	sp, #116	; 0x74
 800ec24:	4617      	mov	r7, r2
 800ec26:	461d      	mov	r5, r3
 800ec28:	4606      	mov	r6, r0
 800ec2a:	b118      	cbz	r0, 800ec34 <_vfiprintf_r+0x18>
 800ec2c:	6983      	ldr	r3, [r0, #24]
 800ec2e:	b90b      	cbnz	r3, 800ec34 <_vfiprintf_r+0x18>
 800ec30:	f7ff fee8 	bl	800ea04 <__sinit>
 800ec34:	4b7c      	ldr	r3, [pc, #496]	; (800ee28 <_vfiprintf_r+0x20c>)
 800ec36:	429c      	cmp	r4, r3
 800ec38:	d158      	bne.n	800ecec <_vfiprintf_r+0xd0>
 800ec3a:	6874      	ldr	r4, [r6, #4]
 800ec3c:	89a3      	ldrh	r3, [r4, #12]
 800ec3e:	0718      	lsls	r0, r3, #28
 800ec40:	d55e      	bpl.n	800ed00 <_vfiprintf_r+0xe4>
 800ec42:	6923      	ldr	r3, [r4, #16]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d05b      	beq.n	800ed00 <_vfiprintf_r+0xe4>
 800ec48:	2300      	movs	r3, #0
 800ec4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ec4c:	2320      	movs	r3, #32
 800ec4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec52:	2330      	movs	r3, #48	; 0x30
 800ec54:	f04f 0b01 	mov.w	fp, #1
 800ec58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec5c:	9503      	str	r5, [sp, #12]
 800ec5e:	46b8      	mov	r8, r7
 800ec60:	4645      	mov	r5, r8
 800ec62:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ec66:	b10b      	cbz	r3, 800ec6c <_vfiprintf_r+0x50>
 800ec68:	2b25      	cmp	r3, #37	; 0x25
 800ec6a:	d154      	bne.n	800ed16 <_vfiprintf_r+0xfa>
 800ec6c:	ebb8 0a07 	subs.w	sl, r8, r7
 800ec70:	d00b      	beq.n	800ec8a <_vfiprintf_r+0x6e>
 800ec72:	4653      	mov	r3, sl
 800ec74:	463a      	mov	r2, r7
 800ec76:	4621      	mov	r1, r4
 800ec78:	4630      	mov	r0, r6
 800ec7a:	f7ff ffbc 	bl	800ebf6 <__sfputs_r>
 800ec7e:	3001      	adds	r0, #1
 800ec80:	f000 80c2 	beq.w	800ee08 <_vfiprintf_r+0x1ec>
 800ec84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec86:	4453      	add	r3, sl
 800ec88:	9309      	str	r3, [sp, #36]	; 0x24
 800ec8a:	f898 3000 	ldrb.w	r3, [r8]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	f000 80ba 	beq.w	800ee08 <_vfiprintf_r+0x1ec>
 800ec94:	2300      	movs	r3, #0
 800ec96:	f04f 32ff 	mov.w	r2, #4294967295
 800ec9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec9e:	9304      	str	r3, [sp, #16]
 800eca0:	9307      	str	r3, [sp, #28]
 800eca2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eca6:	931a      	str	r3, [sp, #104]	; 0x68
 800eca8:	46a8      	mov	r8, r5
 800ecaa:	2205      	movs	r2, #5
 800ecac:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ecb0:	485e      	ldr	r0, [pc, #376]	; (800ee2c <_vfiprintf_r+0x210>)
 800ecb2:	f000 fcad 	bl	800f610 <memchr>
 800ecb6:	9b04      	ldr	r3, [sp, #16]
 800ecb8:	bb78      	cbnz	r0, 800ed1a <_vfiprintf_r+0xfe>
 800ecba:	06d9      	lsls	r1, r3, #27
 800ecbc:	bf44      	itt	mi
 800ecbe:	2220      	movmi	r2, #32
 800ecc0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ecc4:	071a      	lsls	r2, r3, #28
 800ecc6:	bf44      	itt	mi
 800ecc8:	222b      	movmi	r2, #43	; 0x2b
 800ecca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ecce:	782a      	ldrb	r2, [r5, #0]
 800ecd0:	2a2a      	cmp	r2, #42	; 0x2a
 800ecd2:	d02a      	beq.n	800ed2a <_vfiprintf_r+0x10e>
 800ecd4:	46a8      	mov	r8, r5
 800ecd6:	2000      	movs	r0, #0
 800ecd8:	250a      	movs	r5, #10
 800ecda:	9a07      	ldr	r2, [sp, #28]
 800ecdc:	4641      	mov	r1, r8
 800ecde:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ece2:	3b30      	subs	r3, #48	; 0x30
 800ece4:	2b09      	cmp	r3, #9
 800ece6:	d969      	bls.n	800edbc <_vfiprintf_r+0x1a0>
 800ece8:	b360      	cbz	r0, 800ed44 <_vfiprintf_r+0x128>
 800ecea:	e024      	b.n	800ed36 <_vfiprintf_r+0x11a>
 800ecec:	4b50      	ldr	r3, [pc, #320]	; (800ee30 <_vfiprintf_r+0x214>)
 800ecee:	429c      	cmp	r4, r3
 800ecf0:	d101      	bne.n	800ecf6 <_vfiprintf_r+0xda>
 800ecf2:	68b4      	ldr	r4, [r6, #8]
 800ecf4:	e7a2      	b.n	800ec3c <_vfiprintf_r+0x20>
 800ecf6:	4b4f      	ldr	r3, [pc, #316]	; (800ee34 <_vfiprintf_r+0x218>)
 800ecf8:	429c      	cmp	r4, r3
 800ecfa:	bf08      	it	eq
 800ecfc:	68f4      	ldreq	r4, [r6, #12]
 800ecfe:	e79d      	b.n	800ec3c <_vfiprintf_r+0x20>
 800ed00:	4621      	mov	r1, r4
 800ed02:	4630      	mov	r0, r6
 800ed04:	f000 fae0 	bl	800f2c8 <__swsetup_r>
 800ed08:	2800      	cmp	r0, #0
 800ed0a:	d09d      	beq.n	800ec48 <_vfiprintf_r+0x2c>
 800ed0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed10:	b01d      	add	sp, #116	; 0x74
 800ed12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed16:	46a8      	mov	r8, r5
 800ed18:	e7a2      	b.n	800ec60 <_vfiprintf_r+0x44>
 800ed1a:	4a44      	ldr	r2, [pc, #272]	; (800ee2c <_vfiprintf_r+0x210>)
 800ed1c:	4645      	mov	r5, r8
 800ed1e:	1a80      	subs	r0, r0, r2
 800ed20:	fa0b f000 	lsl.w	r0, fp, r0
 800ed24:	4318      	orrs	r0, r3
 800ed26:	9004      	str	r0, [sp, #16]
 800ed28:	e7be      	b.n	800eca8 <_vfiprintf_r+0x8c>
 800ed2a:	9a03      	ldr	r2, [sp, #12]
 800ed2c:	1d11      	adds	r1, r2, #4
 800ed2e:	6812      	ldr	r2, [r2, #0]
 800ed30:	9103      	str	r1, [sp, #12]
 800ed32:	2a00      	cmp	r2, #0
 800ed34:	db01      	blt.n	800ed3a <_vfiprintf_r+0x11e>
 800ed36:	9207      	str	r2, [sp, #28]
 800ed38:	e004      	b.n	800ed44 <_vfiprintf_r+0x128>
 800ed3a:	4252      	negs	r2, r2
 800ed3c:	f043 0302 	orr.w	r3, r3, #2
 800ed40:	9207      	str	r2, [sp, #28]
 800ed42:	9304      	str	r3, [sp, #16]
 800ed44:	f898 3000 	ldrb.w	r3, [r8]
 800ed48:	2b2e      	cmp	r3, #46	; 0x2e
 800ed4a:	d10e      	bne.n	800ed6a <_vfiprintf_r+0x14e>
 800ed4c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ed50:	2b2a      	cmp	r3, #42	; 0x2a
 800ed52:	d138      	bne.n	800edc6 <_vfiprintf_r+0x1aa>
 800ed54:	9b03      	ldr	r3, [sp, #12]
 800ed56:	f108 0802 	add.w	r8, r8, #2
 800ed5a:	1d1a      	adds	r2, r3, #4
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	9203      	str	r2, [sp, #12]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	bfb8      	it	lt
 800ed64:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed68:	9305      	str	r3, [sp, #20]
 800ed6a:	4d33      	ldr	r5, [pc, #204]	; (800ee38 <_vfiprintf_r+0x21c>)
 800ed6c:	2203      	movs	r2, #3
 800ed6e:	f898 1000 	ldrb.w	r1, [r8]
 800ed72:	4628      	mov	r0, r5
 800ed74:	f000 fc4c 	bl	800f610 <memchr>
 800ed78:	b140      	cbz	r0, 800ed8c <_vfiprintf_r+0x170>
 800ed7a:	2340      	movs	r3, #64	; 0x40
 800ed7c:	1b40      	subs	r0, r0, r5
 800ed7e:	fa03 f000 	lsl.w	r0, r3, r0
 800ed82:	9b04      	ldr	r3, [sp, #16]
 800ed84:	f108 0801 	add.w	r8, r8, #1
 800ed88:	4303      	orrs	r3, r0
 800ed8a:	9304      	str	r3, [sp, #16]
 800ed8c:	f898 1000 	ldrb.w	r1, [r8]
 800ed90:	2206      	movs	r2, #6
 800ed92:	482a      	ldr	r0, [pc, #168]	; (800ee3c <_vfiprintf_r+0x220>)
 800ed94:	f108 0701 	add.w	r7, r8, #1
 800ed98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed9c:	f000 fc38 	bl	800f610 <memchr>
 800eda0:	2800      	cmp	r0, #0
 800eda2:	d037      	beq.n	800ee14 <_vfiprintf_r+0x1f8>
 800eda4:	4b26      	ldr	r3, [pc, #152]	; (800ee40 <_vfiprintf_r+0x224>)
 800eda6:	bb1b      	cbnz	r3, 800edf0 <_vfiprintf_r+0x1d4>
 800eda8:	9b03      	ldr	r3, [sp, #12]
 800edaa:	3307      	adds	r3, #7
 800edac:	f023 0307 	bic.w	r3, r3, #7
 800edb0:	3308      	adds	r3, #8
 800edb2:	9303      	str	r3, [sp, #12]
 800edb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edb6:	444b      	add	r3, r9
 800edb8:	9309      	str	r3, [sp, #36]	; 0x24
 800edba:	e750      	b.n	800ec5e <_vfiprintf_r+0x42>
 800edbc:	fb05 3202 	mla	r2, r5, r2, r3
 800edc0:	2001      	movs	r0, #1
 800edc2:	4688      	mov	r8, r1
 800edc4:	e78a      	b.n	800ecdc <_vfiprintf_r+0xc0>
 800edc6:	2300      	movs	r3, #0
 800edc8:	250a      	movs	r5, #10
 800edca:	4619      	mov	r1, r3
 800edcc:	f108 0801 	add.w	r8, r8, #1
 800edd0:	9305      	str	r3, [sp, #20]
 800edd2:	4640      	mov	r0, r8
 800edd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edd8:	3a30      	subs	r2, #48	; 0x30
 800edda:	2a09      	cmp	r2, #9
 800eddc:	d903      	bls.n	800ede6 <_vfiprintf_r+0x1ca>
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d0c3      	beq.n	800ed6a <_vfiprintf_r+0x14e>
 800ede2:	9105      	str	r1, [sp, #20]
 800ede4:	e7c1      	b.n	800ed6a <_vfiprintf_r+0x14e>
 800ede6:	fb05 2101 	mla	r1, r5, r1, r2
 800edea:	2301      	movs	r3, #1
 800edec:	4680      	mov	r8, r0
 800edee:	e7f0      	b.n	800edd2 <_vfiprintf_r+0x1b6>
 800edf0:	ab03      	add	r3, sp, #12
 800edf2:	9300      	str	r3, [sp, #0]
 800edf4:	4622      	mov	r2, r4
 800edf6:	4b13      	ldr	r3, [pc, #76]	; (800ee44 <_vfiprintf_r+0x228>)
 800edf8:	a904      	add	r1, sp, #16
 800edfa:	4630      	mov	r0, r6
 800edfc:	f3af 8000 	nop.w
 800ee00:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ee04:	4681      	mov	r9, r0
 800ee06:	d1d5      	bne.n	800edb4 <_vfiprintf_r+0x198>
 800ee08:	89a3      	ldrh	r3, [r4, #12]
 800ee0a:	065b      	lsls	r3, r3, #25
 800ee0c:	f53f af7e 	bmi.w	800ed0c <_vfiprintf_r+0xf0>
 800ee10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee12:	e77d      	b.n	800ed10 <_vfiprintf_r+0xf4>
 800ee14:	ab03      	add	r3, sp, #12
 800ee16:	9300      	str	r3, [sp, #0]
 800ee18:	4622      	mov	r2, r4
 800ee1a:	4b0a      	ldr	r3, [pc, #40]	; (800ee44 <_vfiprintf_r+0x228>)
 800ee1c:	a904      	add	r1, sp, #16
 800ee1e:	4630      	mov	r0, r6
 800ee20:	f000 f888 	bl	800ef34 <_printf_i>
 800ee24:	e7ec      	b.n	800ee00 <_vfiprintf_r+0x1e4>
 800ee26:	bf00      	nop
 800ee28:	0801f288 	.word	0x0801f288
 800ee2c:	0801f2c8 	.word	0x0801f2c8
 800ee30:	0801f2a8 	.word	0x0801f2a8
 800ee34:	0801f268 	.word	0x0801f268
 800ee38:	0801f2ce 	.word	0x0801f2ce
 800ee3c:	0801f2d2 	.word	0x0801f2d2
 800ee40:	00000000 	.word	0x00000000
 800ee44:	0800ebf7 	.word	0x0800ebf7

0800ee48 <_printf_common>:
 800ee48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee4c:	4691      	mov	r9, r2
 800ee4e:	461f      	mov	r7, r3
 800ee50:	688a      	ldr	r2, [r1, #8]
 800ee52:	690b      	ldr	r3, [r1, #16]
 800ee54:	4606      	mov	r6, r0
 800ee56:	4293      	cmp	r3, r2
 800ee58:	bfb8      	it	lt
 800ee5a:	4613      	movlt	r3, r2
 800ee5c:	f8c9 3000 	str.w	r3, [r9]
 800ee60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ee64:	460c      	mov	r4, r1
 800ee66:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ee6a:	b112      	cbz	r2, 800ee72 <_printf_common+0x2a>
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	f8c9 3000 	str.w	r3, [r9]
 800ee72:	6823      	ldr	r3, [r4, #0]
 800ee74:	0699      	lsls	r1, r3, #26
 800ee76:	bf42      	ittt	mi
 800ee78:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ee7c:	3302      	addmi	r3, #2
 800ee7e:	f8c9 3000 	strmi.w	r3, [r9]
 800ee82:	6825      	ldr	r5, [r4, #0]
 800ee84:	f015 0506 	ands.w	r5, r5, #6
 800ee88:	d107      	bne.n	800ee9a <_printf_common+0x52>
 800ee8a:	f104 0a19 	add.w	sl, r4, #25
 800ee8e:	68e3      	ldr	r3, [r4, #12]
 800ee90:	f8d9 2000 	ldr.w	r2, [r9]
 800ee94:	1a9b      	subs	r3, r3, r2
 800ee96:	42ab      	cmp	r3, r5
 800ee98:	dc29      	bgt.n	800eeee <_printf_common+0xa6>
 800ee9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ee9e:	6822      	ldr	r2, [r4, #0]
 800eea0:	3300      	adds	r3, #0
 800eea2:	bf18      	it	ne
 800eea4:	2301      	movne	r3, #1
 800eea6:	0692      	lsls	r2, r2, #26
 800eea8:	d42e      	bmi.n	800ef08 <_printf_common+0xc0>
 800eeaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eeae:	4639      	mov	r1, r7
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	47c0      	blx	r8
 800eeb4:	3001      	adds	r0, #1
 800eeb6:	d021      	beq.n	800eefc <_printf_common+0xb4>
 800eeb8:	6823      	ldr	r3, [r4, #0]
 800eeba:	68e5      	ldr	r5, [r4, #12]
 800eebc:	f003 0306 	and.w	r3, r3, #6
 800eec0:	2b04      	cmp	r3, #4
 800eec2:	bf18      	it	ne
 800eec4:	2500      	movne	r5, #0
 800eec6:	f8d9 2000 	ldr.w	r2, [r9]
 800eeca:	f04f 0900 	mov.w	r9, #0
 800eece:	bf08      	it	eq
 800eed0:	1aad      	subeq	r5, r5, r2
 800eed2:	68a3      	ldr	r3, [r4, #8]
 800eed4:	6922      	ldr	r2, [r4, #16]
 800eed6:	bf08      	it	eq
 800eed8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eedc:	4293      	cmp	r3, r2
 800eede:	bfc4      	itt	gt
 800eee0:	1a9b      	subgt	r3, r3, r2
 800eee2:	18ed      	addgt	r5, r5, r3
 800eee4:	341a      	adds	r4, #26
 800eee6:	454d      	cmp	r5, r9
 800eee8:	d11a      	bne.n	800ef20 <_printf_common+0xd8>
 800eeea:	2000      	movs	r0, #0
 800eeec:	e008      	b.n	800ef00 <_printf_common+0xb8>
 800eeee:	2301      	movs	r3, #1
 800eef0:	4652      	mov	r2, sl
 800eef2:	4639      	mov	r1, r7
 800eef4:	4630      	mov	r0, r6
 800eef6:	47c0      	blx	r8
 800eef8:	3001      	adds	r0, #1
 800eefa:	d103      	bne.n	800ef04 <_printf_common+0xbc>
 800eefc:	f04f 30ff 	mov.w	r0, #4294967295
 800ef00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef04:	3501      	adds	r5, #1
 800ef06:	e7c2      	b.n	800ee8e <_printf_common+0x46>
 800ef08:	2030      	movs	r0, #48	; 0x30
 800ef0a:	18e1      	adds	r1, r4, r3
 800ef0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ef10:	1c5a      	adds	r2, r3, #1
 800ef12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ef16:	4422      	add	r2, r4
 800ef18:	3302      	adds	r3, #2
 800ef1a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ef1e:	e7c4      	b.n	800eeaa <_printf_common+0x62>
 800ef20:	2301      	movs	r3, #1
 800ef22:	4622      	mov	r2, r4
 800ef24:	4639      	mov	r1, r7
 800ef26:	4630      	mov	r0, r6
 800ef28:	47c0      	blx	r8
 800ef2a:	3001      	adds	r0, #1
 800ef2c:	d0e6      	beq.n	800eefc <_printf_common+0xb4>
 800ef2e:	f109 0901 	add.w	r9, r9, #1
 800ef32:	e7d8      	b.n	800eee6 <_printf_common+0x9e>

0800ef34 <_printf_i>:
 800ef34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ef3c:	460c      	mov	r4, r1
 800ef3e:	7e09      	ldrb	r1, [r1, #24]
 800ef40:	b085      	sub	sp, #20
 800ef42:	296e      	cmp	r1, #110	; 0x6e
 800ef44:	4617      	mov	r7, r2
 800ef46:	4606      	mov	r6, r0
 800ef48:	4698      	mov	r8, r3
 800ef4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ef4c:	f000 80b3 	beq.w	800f0b6 <_printf_i+0x182>
 800ef50:	d822      	bhi.n	800ef98 <_printf_i+0x64>
 800ef52:	2963      	cmp	r1, #99	; 0x63
 800ef54:	d036      	beq.n	800efc4 <_printf_i+0x90>
 800ef56:	d80a      	bhi.n	800ef6e <_printf_i+0x3a>
 800ef58:	2900      	cmp	r1, #0
 800ef5a:	f000 80b9 	beq.w	800f0d0 <_printf_i+0x19c>
 800ef5e:	2958      	cmp	r1, #88	; 0x58
 800ef60:	f000 8083 	beq.w	800f06a <_printf_i+0x136>
 800ef64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ef6c:	e032      	b.n	800efd4 <_printf_i+0xa0>
 800ef6e:	2964      	cmp	r1, #100	; 0x64
 800ef70:	d001      	beq.n	800ef76 <_printf_i+0x42>
 800ef72:	2969      	cmp	r1, #105	; 0x69
 800ef74:	d1f6      	bne.n	800ef64 <_printf_i+0x30>
 800ef76:	6820      	ldr	r0, [r4, #0]
 800ef78:	6813      	ldr	r3, [r2, #0]
 800ef7a:	0605      	lsls	r5, r0, #24
 800ef7c:	f103 0104 	add.w	r1, r3, #4
 800ef80:	d52a      	bpl.n	800efd8 <_printf_i+0xa4>
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	6011      	str	r1, [r2, #0]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	da03      	bge.n	800ef92 <_printf_i+0x5e>
 800ef8a:	222d      	movs	r2, #45	; 0x2d
 800ef8c:	425b      	negs	r3, r3
 800ef8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ef92:	486f      	ldr	r0, [pc, #444]	; (800f150 <_printf_i+0x21c>)
 800ef94:	220a      	movs	r2, #10
 800ef96:	e039      	b.n	800f00c <_printf_i+0xd8>
 800ef98:	2973      	cmp	r1, #115	; 0x73
 800ef9a:	f000 809d 	beq.w	800f0d8 <_printf_i+0x1a4>
 800ef9e:	d808      	bhi.n	800efb2 <_printf_i+0x7e>
 800efa0:	296f      	cmp	r1, #111	; 0x6f
 800efa2:	d020      	beq.n	800efe6 <_printf_i+0xb2>
 800efa4:	2970      	cmp	r1, #112	; 0x70
 800efa6:	d1dd      	bne.n	800ef64 <_printf_i+0x30>
 800efa8:	6823      	ldr	r3, [r4, #0]
 800efaa:	f043 0320 	orr.w	r3, r3, #32
 800efae:	6023      	str	r3, [r4, #0]
 800efb0:	e003      	b.n	800efba <_printf_i+0x86>
 800efb2:	2975      	cmp	r1, #117	; 0x75
 800efb4:	d017      	beq.n	800efe6 <_printf_i+0xb2>
 800efb6:	2978      	cmp	r1, #120	; 0x78
 800efb8:	d1d4      	bne.n	800ef64 <_printf_i+0x30>
 800efba:	2378      	movs	r3, #120	; 0x78
 800efbc:	4865      	ldr	r0, [pc, #404]	; (800f154 <_printf_i+0x220>)
 800efbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800efc2:	e055      	b.n	800f070 <_printf_i+0x13c>
 800efc4:	6813      	ldr	r3, [r2, #0]
 800efc6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800efca:	1d19      	adds	r1, r3, #4
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	6011      	str	r1, [r2, #0]
 800efd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800efd4:	2301      	movs	r3, #1
 800efd6:	e08c      	b.n	800f0f2 <_printf_i+0x1be>
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	f010 0f40 	tst.w	r0, #64	; 0x40
 800efde:	6011      	str	r1, [r2, #0]
 800efe0:	bf18      	it	ne
 800efe2:	b21b      	sxthne	r3, r3
 800efe4:	e7cf      	b.n	800ef86 <_printf_i+0x52>
 800efe6:	6813      	ldr	r3, [r2, #0]
 800efe8:	6825      	ldr	r5, [r4, #0]
 800efea:	1d18      	adds	r0, r3, #4
 800efec:	6010      	str	r0, [r2, #0]
 800efee:	0628      	lsls	r0, r5, #24
 800eff0:	d501      	bpl.n	800eff6 <_printf_i+0xc2>
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	e002      	b.n	800effc <_printf_i+0xc8>
 800eff6:	0668      	lsls	r0, r5, #25
 800eff8:	d5fb      	bpl.n	800eff2 <_printf_i+0xbe>
 800effa:	881b      	ldrh	r3, [r3, #0]
 800effc:	296f      	cmp	r1, #111	; 0x6f
 800effe:	bf14      	ite	ne
 800f000:	220a      	movne	r2, #10
 800f002:	2208      	moveq	r2, #8
 800f004:	4852      	ldr	r0, [pc, #328]	; (800f150 <_printf_i+0x21c>)
 800f006:	2100      	movs	r1, #0
 800f008:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f00c:	6865      	ldr	r5, [r4, #4]
 800f00e:	2d00      	cmp	r5, #0
 800f010:	60a5      	str	r5, [r4, #8]
 800f012:	f2c0 8095 	blt.w	800f140 <_printf_i+0x20c>
 800f016:	6821      	ldr	r1, [r4, #0]
 800f018:	f021 0104 	bic.w	r1, r1, #4
 800f01c:	6021      	str	r1, [r4, #0]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d13d      	bne.n	800f09e <_printf_i+0x16a>
 800f022:	2d00      	cmp	r5, #0
 800f024:	f040 808e 	bne.w	800f144 <_printf_i+0x210>
 800f028:	4665      	mov	r5, ip
 800f02a:	2a08      	cmp	r2, #8
 800f02c:	d10b      	bne.n	800f046 <_printf_i+0x112>
 800f02e:	6823      	ldr	r3, [r4, #0]
 800f030:	07db      	lsls	r3, r3, #31
 800f032:	d508      	bpl.n	800f046 <_printf_i+0x112>
 800f034:	6923      	ldr	r3, [r4, #16]
 800f036:	6862      	ldr	r2, [r4, #4]
 800f038:	429a      	cmp	r2, r3
 800f03a:	bfde      	ittt	le
 800f03c:	2330      	movle	r3, #48	; 0x30
 800f03e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f042:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f046:	ebac 0305 	sub.w	r3, ip, r5
 800f04a:	6123      	str	r3, [r4, #16]
 800f04c:	f8cd 8000 	str.w	r8, [sp]
 800f050:	463b      	mov	r3, r7
 800f052:	aa03      	add	r2, sp, #12
 800f054:	4621      	mov	r1, r4
 800f056:	4630      	mov	r0, r6
 800f058:	f7ff fef6 	bl	800ee48 <_printf_common>
 800f05c:	3001      	adds	r0, #1
 800f05e:	d14d      	bne.n	800f0fc <_printf_i+0x1c8>
 800f060:	f04f 30ff 	mov.w	r0, #4294967295
 800f064:	b005      	add	sp, #20
 800f066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f06a:	4839      	ldr	r0, [pc, #228]	; (800f150 <_printf_i+0x21c>)
 800f06c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800f070:	6813      	ldr	r3, [r2, #0]
 800f072:	6821      	ldr	r1, [r4, #0]
 800f074:	1d1d      	adds	r5, r3, #4
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	6015      	str	r5, [r2, #0]
 800f07a:	060a      	lsls	r2, r1, #24
 800f07c:	d50b      	bpl.n	800f096 <_printf_i+0x162>
 800f07e:	07ca      	lsls	r2, r1, #31
 800f080:	bf44      	itt	mi
 800f082:	f041 0120 	orrmi.w	r1, r1, #32
 800f086:	6021      	strmi	r1, [r4, #0]
 800f088:	b91b      	cbnz	r3, 800f092 <_printf_i+0x15e>
 800f08a:	6822      	ldr	r2, [r4, #0]
 800f08c:	f022 0220 	bic.w	r2, r2, #32
 800f090:	6022      	str	r2, [r4, #0]
 800f092:	2210      	movs	r2, #16
 800f094:	e7b7      	b.n	800f006 <_printf_i+0xd2>
 800f096:	064d      	lsls	r5, r1, #25
 800f098:	bf48      	it	mi
 800f09a:	b29b      	uxthmi	r3, r3
 800f09c:	e7ef      	b.n	800f07e <_printf_i+0x14a>
 800f09e:	4665      	mov	r5, ip
 800f0a0:	fbb3 f1f2 	udiv	r1, r3, r2
 800f0a4:	fb02 3311 	mls	r3, r2, r1, r3
 800f0a8:	5cc3      	ldrb	r3, [r0, r3]
 800f0aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f0ae:	460b      	mov	r3, r1
 800f0b0:	2900      	cmp	r1, #0
 800f0b2:	d1f5      	bne.n	800f0a0 <_printf_i+0x16c>
 800f0b4:	e7b9      	b.n	800f02a <_printf_i+0xf6>
 800f0b6:	6813      	ldr	r3, [r2, #0]
 800f0b8:	6825      	ldr	r5, [r4, #0]
 800f0ba:	1d18      	adds	r0, r3, #4
 800f0bc:	6961      	ldr	r1, [r4, #20]
 800f0be:	6010      	str	r0, [r2, #0]
 800f0c0:	0628      	lsls	r0, r5, #24
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	d501      	bpl.n	800f0ca <_printf_i+0x196>
 800f0c6:	6019      	str	r1, [r3, #0]
 800f0c8:	e002      	b.n	800f0d0 <_printf_i+0x19c>
 800f0ca:	066a      	lsls	r2, r5, #25
 800f0cc:	d5fb      	bpl.n	800f0c6 <_printf_i+0x192>
 800f0ce:	8019      	strh	r1, [r3, #0]
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	4665      	mov	r5, ip
 800f0d4:	6123      	str	r3, [r4, #16]
 800f0d6:	e7b9      	b.n	800f04c <_printf_i+0x118>
 800f0d8:	6813      	ldr	r3, [r2, #0]
 800f0da:	1d19      	adds	r1, r3, #4
 800f0dc:	6011      	str	r1, [r2, #0]
 800f0de:	681d      	ldr	r5, [r3, #0]
 800f0e0:	6862      	ldr	r2, [r4, #4]
 800f0e2:	2100      	movs	r1, #0
 800f0e4:	4628      	mov	r0, r5
 800f0e6:	f000 fa93 	bl	800f610 <memchr>
 800f0ea:	b108      	cbz	r0, 800f0f0 <_printf_i+0x1bc>
 800f0ec:	1b40      	subs	r0, r0, r5
 800f0ee:	6060      	str	r0, [r4, #4]
 800f0f0:	6863      	ldr	r3, [r4, #4]
 800f0f2:	6123      	str	r3, [r4, #16]
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0fa:	e7a7      	b.n	800f04c <_printf_i+0x118>
 800f0fc:	6923      	ldr	r3, [r4, #16]
 800f0fe:	462a      	mov	r2, r5
 800f100:	4639      	mov	r1, r7
 800f102:	4630      	mov	r0, r6
 800f104:	47c0      	blx	r8
 800f106:	3001      	adds	r0, #1
 800f108:	d0aa      	beq.n	800f060 <_printf_i+0x12c>
 800f10a:	6823      	ldr	r3, [r4, #0]
 800f10c:	079b      	lsls	r3, r3, #30
 800f10e:	d413      	bmi.n	800f138 <_printf_i+0x204>
 800f110:	68e0      	ldr	r0, [r4, #12]
 800f112:	9b03      	ldr	r3, [sp, #12]
 800f114:	4298      	cmp	r0, r3
 800f116:	bfb8      	it	lt
 800f118:	4618      	movlt	r0, r3
 800f11a:	e7a3      	b.n	800f064 <_printf_i+0x130>
 800f11c:	2301      	movs	r3, #1
 800f11e:	464a      	mov	r2, r9
 800f120:	4639      	mov	r1, r7
 800f122:	4630      	mov	r0, r6
 800f124:	47c0      	blx	r8
 800f126:	3001      	adds	r0, #1
 800f128:	d09a      	beq.n	800f060 <_printf_i+0x12c>
 800f12a:	3501      	adds	r5, #1
 800f12c:	68e3      	ldr	r3, [r4, #12]
 800f12e:	9a03      	ldr	r2, [sp, #12]
 800f130:	1a9b      	subs	r3, r3, r2
 800f132:	42ab      	cmp	r3, r5
 800f134:	dcf2      	bgt.n	800f11c <_printf_i+0x1e8>
 800f136:	e7eb      	b.n	800f110 <_printf_i+0x1dc>
 800f138:	2500      	movs	r5, #0
 800f13a:	f104 0919 	add.w	r9, r4, #25
 800f13e:	e7f5      	b.n	800f12c <_printf_i+0x1f8>
 800f140:	2b00      	cmp	r3, #0
 800f142:	d1ac      	bne.n	800f09e <_printf_i+0x16a>
 800f144:	7803      	ldrb	r3, [r0, #0]
 800f146:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f14a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f14e:	e76c      	b.n	800f02a <_printf_i+0xf6>
 800f150:	0801f2d9 	.word	0x0801f2d9
 800f154:	0801f2ea 	.word	0x0801f2ea

0800f158 <_sbrk_r>:
 800f158:	b538      	push	{r3, r4, r5, lr}
 800f15a:	2300      	movs	r3, #0
 800f15c:	4c05      	ldr	r4, [pc, #20]	; (800f174 <_sbrk_r+0x1c>)
 800f15e:	4605      	mov	r5, r0
 800f160:	4608      	mov	r0, r1
 800f162:	6023      	str	r3, [r4, #0]
 800f164:	f7f2 fc4c 	bl	8001a00 <_sbrk>
 800f168:	1c43      	adds	r3, r0, #1
 800f16a:	d102      	bne.n	800f172 <_sbrk_r+0x1a>
 800f16c:	6823      	ldr	r3, [r4, #0]
 800f16e:	b103      	cbz	r3, 800f172 <_sbrk_r+0x1a>
 800f170:	602b      	str	r3, [r5, #0]
 800f172:	bd38      	pop	{r3, r4, r5, pc}
 800f174:	20004a68 	.word	0x20004a68

0800f178 <__sread>:
 800f178:	b510      	push	{r4, lr}
 800f17a:	460c      	mov	r4, r1
 800f17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f180:	f000 faa2 	bl	800f6c8 <_read_r>
 800f184:	2800      	cmp	r0, #0
 800f186:	bfab      	itete	ge
 800f188:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f18a:	89a3      	ldrhlt	r3, [r4, #12]
 800f18c:	181b      	addge	r3, r3, r0
 800f18e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f192:	bfac      	ite	ge
 800f194:	6563      	strge	r3, [r4, #84]	; 0x54
 800f196:	81a3      	strhlt	r3, [r4, #12]
 800f198:	bd10      	pop	{r4, pc}

0800f19a <__swrite>:
 800f19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f19e:	461f      	mov	r7, r3
 800f1a0:	898b      	ldrh	r3, [r1, #12]
 800f1a2:	4605      	mov	r5, r0
 800f1a4:	05db      	lsls	r3, r3, #23
 800f1a6:	460c      	mov	r4, r1
 800f1a8:	4616      	mov	r6, r2
 800f1aa:	d505      	bpl.n	800f1b8 <__swrite+0x1e>
 800f1ac:	2302      	movs	r3, #2
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1b4:	f000 f9b6 	bl	800f524 <_lseek_r>
 800f1b8:	89a3      	ldrh	r3, [r4, #12]
 800f1ba:	4632      	mov	r2, r6
 800f1bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f1c0:	81a3      	strh	r3, [r4, #12]
 800f1c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1c6:	463b      	mov	r3, r7
 800f1c8:	4628      	mov	r0, r5
 800f1ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ce:	f000 b869 	b.w	800f2a4 <_write_r>

0800f1d2 <__sseek>:
 800f1d2:	b510      	push	{r4, lr}
 800f1d4:	460c      	mov	r4, r1
 800f1d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1da:	f000 f9a3 	bl	800f524 <_lseek_r>
 800f1de:	1c43      	adds	r3, r0, #1
 800f1e0:	89a3      	ldrh	r3, [r4, #12]
 800f1e2:	bf15      	itete	ne
 800f1e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800f1e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f1ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f1ee:	81a3      	strheq	r3, [r4, #12]
 800f1f0:	bf18      	it	ne
 800f1f2:	81a3      	strhne	r3, [r4, #12]
 800f1f4:	bd10      	pop	{r4, pc}

0800f1f6 <__sclose>:
 800f1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1fa:	f000 b8d3 	b.w	800f3a4 <_close_r>
	...

0800f200 <__swbuf_r>:
 800f200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f202:	460e      	mov	r6, r1
 800f204:	4614      	mov	r4, r2
 800f206:	4605      	mov	r5, r0
 800f208:	b118      	cbz	r0, 800f212 <__swbuf_r+0x12>
 800f20a:	6983      	ldr	r3, [r0, #24]
 800f20c:	b90b      	cbnz	r3, 800f212 <__swbuf_r+0x12>
 800f20e:	f7ff fbf9 	bl	800ea04 <__sinit>
 800f212:	4b21      	ldr	r3, [pc, #132]	; (800f298 <__swbuf_r+0x98>)
 800f214:	429c      	cmp	r4, r3
 800f216:	d12a      	bne.n	800f26e <__swbuf_r+0x6e>
 800f218:	686c      	ldr	r4, [r5, #4]
 800f21a:	69a3      	ldr	r3, [r4, #24]
 800f21c:	60a3      	str	r3, [r4, #8]
 800f21e:	89a3      	ldrh	r3, [r4, #12]
 800f220:	071a      	lsls	r2, r3, #28
 800f222:	d52e      	bpl.n	800f282 <__swbuf_r+0x82>
 800f224:	6923      	ldr	r3, [r4, #16]
 800f226:	b363      	cbz	r3, 800f282 <__swbuf_r+0x82>
 800f228:	6923      	ldr	r3, [r4, #16]
 800f22a:	6820      	ldr	r0, [r4, #0]
 800f22c:	b2f6      	uxtb	r6, r6
 800f22e:	1ac0      	subs	r0, r0, r3
 800f230:	6963      	ldr	r3, [r4, #20]
 800f232:	4637      	mov	r7, r6
 800f234:	4283      	cmp	r3, r0
 800f236:	dc04      	bgt.n	800f242 <__swbuf_r+0x42>
 800f238:	4621      	mov	r1, r4
 800f23a:	4628      	mov	r0, r5
 800f23c:	f000 f948 	bl	800f4d0 <_fflush_r>
 800f240:	bb28      	cbnz	r0, 800f28e <__swbuf_r+0x8e>
 800f242:	68a3      	ldr	r3, [r4, #8]
 800f244:	3001      	adds	r0, #1
 800f246:	3b01      	subs	r3, #1
 800f248:	60a3      	str	r3, [r4, #8]
 800f24a:	6823      	ldr	r3, [r4, #0]
 800f24c:	1c5a      	adds	r2, r3, #1
 800f24e:	6022      	str	r2, [r4, #0]
 800f250:	701e      	strb	r6, [r3, #0]
 800f252:	6963      	ldr	r3, [r4, #20]
 800f254:	4283      	cmp	r3, r0
 800f256:	d004      	beq.n	800f262 <__swbuf_r+0x62>
 800f258:	89a3      	ldrh	r3, [r4, #12]
 800f25a:	07db      	lsls	r3, r3, #31
 800f25c:	d519      	bpl.n	800f292 <__swbuf_r+0x92>
 800f25e:	2e0a      	cmp	r6, #10
 800f260:	d117      	bne.n	800f292 <__swbuf_r+0x92>
 800f262:	4621      	mov	r1, r4
 800f264:	4628      	mov	r0, r5
 800f266:	f000 f933 	bl	800f4d0 <_fflush_r>
 800f26a:	b190      	cbz	r0, 800f292 <__swbuf_r+0x92>
 800f26c:	e00f      	b.n	800f28e <__swbuf_r+0x8e>
 800f26e:	4b0b      	ldr	r3, [pc, #44]	; (800f29c <__swbuf_r+0x9c>)
 800f270:	429c      	cmp	r4, r3
 800f272:	d101      	bne.n	800f278 <__swbuf_r+0x78>
 800f274:	68ac      	ldr	r4, [r5, #8]
 800f276:	e7d0      	b.n	800f21a <__swbuf_r+0x1a>
 800f278:	4b09      	ldr	r3, [pc, #36]	; (800f2a0 <__swbuf_r+0xa0>)
 800f27a:	429c      	cmp	r4, r3
 800f27c:	bf08      	it	eq
 800f27e:	68ec      	ldreq	r4, [r5, #12]
 800f280:	e7cb      	b.n	800f21a <__swbuf_r+0x1a>
 800f282:	4621      	mov	r1, r4
 800f284:	4628      	mov	r0, r5
 800f286:	f000 f81f 	bl	800f2c8 <__swsetup_r>
 800f28a:	2800      	cmp	r0, #0
 800f28c:	d0cc      	beq.n	800f228 <__swbuf_r+0x28>
 800f28e:	f04f 37ff 	mov.w	r7, #4294967295
 800f292:	4638      	mov	r0, r7
 800f294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f296:	bf00      	nop
 800f298:	0801f288 	.word	0x0801f288
 800f29c:	0801f2a8 	.word	0x0801f2a8
 800f2a0:	0801f268 	.word	0x0801f268

0800f2a4 <_write_r>:
 800f2a4:	b538      	push	{r3, r4, r5, lr}
 800f2a6:	4605      	mov	r5, r0
 800f2a8:	4608      	mov	r0, r1
 800f2aa:	4611      	mov	r1, r2
 800f2ac:	2200      	movs	r2, #0
 800f2ae:	4c05      	ldr	r4, [pc, #20]	; (800f2c4 <_write_r+0x20>)
 800f2b0:	6022      	str	r2, [r4, #0]
 800f2b2:	461a      	mov	r2, r3
 800f2b4:	f7f2 fb57 	bl	8001966 <_write>
 800f2b8:	1c43      	adds	r3, r0, #1
 800f2ba:	d102      	bne.n	800f2c2 <_write_r+0x1e>
 800f2bc:	6823      	ldr	r3, [r4, #0]
 800f2be:	b103      	cbz	r3, 800f2c2 <_write_r+0x1e>
 800f2c0:	602b      	str	r3, [r5, #0]
 800f2c2:	bd38      	pop	{r3, r4, r5, pc}
 800f2c4:	20004a68 	.word	0x20004a68

0800f2c8 <__swsetup_r>:
 800f2c8:	4b32      	ldr	r3, [pc, #200]	; (800f394 <__swsetup_r+0xcc>)
 800f2ca:	b570      	push	{r4, r5, r6, lr}
 800f2cc:	681d      	ldr	r5, [r3, #0]
 800f2ce:	4606      	mov	r6, r0
 800f2d0:	460c      	mov	r4, r1
 800f2d2:	b125      	cbz	r5, 800f2de <__swsetup_r+0x16>
 800f2d4:	69ab      	ldr	r3, [r5, #24]
 800f2d6:	b913      	cbnz	r3, 800f2de <__swsetup_r+0x16>
 800f2d8:	4628      	mov	r0, r5
 800f2da:	f7ff fb93 	bl	800ea04 <__sinit>
 800f2de:	4b2e      	ldr	r3, [pc, #184]	; (800f398 <__swsetup_r+0xd0>)
 800f2e0:	429c      	cmp	r4, r3
 800f2e2:	d10f      	bne.n	800f304 <__swsetup_r+0x3c>
 800f2e4:	686c      	ldr	r4, [r5, #4]
 800f2e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2ea:	b29a      	uxth	r2, r3
 800f2ec:	0715      	lsls	r5, r2, #28
 800f2ee:	d42c      	bmi.n	800f34a <__swsetup_r+0x82>
 800f2f0:	06d0      	lsls	r0, r2, #27
 800f2f2:	d411      	bmi.n	800f318 <__swsetup_r+0x50>
 800f2f4:	2209      	movs	r2, #9
 800f2f6:	6032      	str	r2, [r6, #0]
 800f2f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2fc:	81a3      	strh	r3, [r4, #12]
 800f2fe:	f04f 30ff 	mov.w	r0, #4294967295
 800f302:	e03e      	b.n	800f382 <__swsetup_r+0xba>
 800f304:	4b25      	ldr	r3, [pc, #148]	; (800f39c <__swsetup_r+0xd4>)
 800f306:	429c      	cmp	r4, r3
 800f308:	d101      	bne.n	800f30e <__swsetup_r+0x46>
 800f30a:	68ac      	ldr	r4, [r5, #8]
 800f30c:	e7eb      	b.n	800f2e6 <__swsetup_r+0x1e>
 800f30e:	4b24      	ldr	r3, [pc, #144]	; (800f3a0 <__swsetup_r+0xd8>)
 800f310:	429c      	cmp	r4, r3
 800f312:	bf08      	it	eq
 800f314:	68ec      	ldreq	r4, [r5, #12]
 800f316:	e7e6      	b.n	800f2e6 <__swsetup_r+0x1e>
 800f318:	0751      	lsls	r1, r2, #29
 800f31a:	d512      	bpl.n	800f342 <__swsetup_r+0x7a>
 800f31c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f31e:	b141      	cbz	r1, 800f332 <__swsetup_r+0x6a>
 800f320:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f324:	4299      	cmp	r1, r3
 800f326:	d002      	beq.n	800f32e <__swsetup_r+0x66>
 800f328:	4630      	mov	r0, r6
 800f32a:	f000 f981 	bl	800f630 <_free_r>
 800f32e:	2300      	movs	r3, #0
 800f330:	6363      	str	r3, [r4, #52]	; 0x34
 800f332:	89a3      	ldrh	r3, [r4, #12]
 800f334:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f338:	81a3      	strh	r3, [r4, #12]
 800f33a:	2300      	movs	r3, #0
 800f33c:	6063      	str	r3, [r4, #4]
 800f33e:	6923      	ldr	r3, [r4, #16]
 800f340:	6023      	str	r3, [r4, #0]
 800f342:	89a3      	ldrh	r3, [r4, #12]
 800f344:	f043 0308 	orr.w	r3, r3, #8
 800f348:	81a3      	strh	r3, [r4, #12]
 800f34a:	6923      	ldr	r3, [r4, #16]
 800f34c:	b94b      	cbnz	r3, 800f362 <__swsetup_r+0x9a>
 800f34e:	89a3      	ldrh	r3, [r4, #12]
 800f350:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f358:	d003      	beq.n	800f362 <__swsetup_r+0x9a>
 800f35a:	4621      	mov	r1, r4
 800f35c:	4630      	mov	r0, r6
 800f35e:	f000 f917 	bl	800f590 <__smakebuf_r>
 800f362:	89a2      	ldrh	r2, [r4, #12]
 800f364:	f012 0301 	ands.w	r3, r2, #1
 800f368:	d00c      	beq.n	800f384 <__swsetup_r+0xbc>
 800f36a:	2300      	movs	r3, #0
 800f36c:	60a3      	str	r3, [r4, #8]
 800f36e:	6963      	ldr	r3, [r4, #20]
 800f370:	425b      	negs	r3, r3
 800f372:	61a3      	str	r3, [r4, #24]
 800f374:	6923      	ldr	r3, [r4, #16]
 800f376:	b953      	cbnz	r3, 800f38e <__swsetup_r+0xc6>
 800f378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f37c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f380:	d1ba      	bne.n	800f2f8 <__swsetup_r+0x30>
 800f382:	bd70      	pop	{r4, r5, r6, pc}
 800f384:	0792      	lsls	r2, r2, #30
 800f386:	bf58      	it	pl
 800f388:	6963      	ldrpl	r3, [r4, #20]
 800f38a:	60a3      	str	r3, [r4, #8]
 800f38c:	e7f2      	b.n	800f374 <__swsetup_r+0xac>
 800f38e:	2000      	movs	r0, #0
 800f390:	e7f7      	b.n	800f382 <__swsetup_r+0xba>
 800f392:	bf00      	nop
 800f394:	2000024c 	.word	0x2000024c
 800f398:	0801f288 	.word	0x0801f288
 800f39c:	0801f2a8 	.word	0x0801f2a8
 800f3a0:	0801f268 	.word	0x0801f268

0800f3a4 <_close_r>:
 800f3a4:	b538      	push	{r3, r4, r5, lr}
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	4c05      	ldr	r4, [pc, #20]	; (800f3c0 <_close_r+0x1c>)
 800f3aa:	4605      	mov	r5, r0
 800f3ac:	4608      	mov	r0, r1
 800f3ae:	6023      	str	r3, [r4, #0]
 800f3b0:	f7f2 faf5 	bl	800199e <_close>
 800f3b4:	1c43      	adds	r3, r0, #1
 800f3b6:	d102      	bne.n	800f3be <_close_r+0x1a>
 800f3b8:	6823      	ldr	r3, [r4, #0]
 800f3ba:	b103      	cbz	r3, 800f3be <_close_r+0x1a>
 800f3bc:	602b      	str	r3, [r5, #0]
 800f3be:	bd38      	pop	{r3, r4, r5, pc}
 800f3c0:	20004a68 	.word	0x20004a68

0800f3c4 <__sflush_r>:
 800f3c4:	898a      	ldrh	r2, [r1, #12]
 800f3c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3ca:	4605      	mov	r5, r0
 800f3cc:	0710      	lsls	r0, r2, #28
 800f3ce:	460c      	mov	r4, r1
 800f3d0:	d458      	bmi.n	800f484 <__sflush_r+0xc0>
 800f3d2:	684b      	ldr	r3, [r1, #4]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	dc05      	bgt.n	800f3e4 <__sflush_r+0x20>
 800f3d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	dc02      	bgt.n	800f3e4 <__sflush_r+0x20>
 800f3de:	2000      	movs	r0, #0
 800f3e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f3e6:	2e00      	cmp	r6, #0
 800f3e8:	d0f9      	beq.n	800f3de <__sflush_r+0x1a>
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f3f0:	682f      	ldr	r7, [r5, #0]
 800f3f2:	6a21      	ldr	r1, [r4, #32]
 800f3f4:	602b      	str	r3, [r5, #0]
 800f3f6:	d032      	beq.n	800f45e <__sflush_r+0x9a>
 800f3f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f3fa:	89a3      	ldrh	r3, [r4, #12]
 800f3fc:	075a      	lsls	r2, r3, #29
 800f3fe:	d505      	bpl.n	800f40c <__sflush_r+0x48>
 800f400:	6863      	ldr	r3, [r4, #4]
 800f402:	1ac0      	subs	r0, r0, r3
 800f404:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f406:	b10b      	cbz	r3, 800f40c <__sflush_r+0x48>
 800f408:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f40a:	1ac0      	subs	r0, r0, r3
 800f40c:	2300      	movs	r3, #0
 800f40e:	4602      	mov	r2, r0
 800f410:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f412:	6a21      	ldr	r1, [r4, #32]
 800f414:	4628      	mov	r0, r5
 800f416:	47b0      	blx	r6
 800f418:	1c43      	adds	r3, r0, #1
 800f41a:	89a3      	ldrh	r3, [r4, #12]
 800f41c:	d106      	bne.n	800f42c <__sflush_r+0x68>
 800f41e:	6829      	ldr	r1, [r5, #0]
 800f420:	291d      	cmp	r1, #29
 800f422:	d848      	bhi.n	800f4b6 <__sflush_r+0xf2>
 800f424:	4a29      	ldr	r2, [pc, #164]	; (800f4cc <__sflush_r+0x108>)
 800f426:	40ca      	lsrs	r2, r1
 800f428:	07d6      	lsls	r6, r2, #31
 800f42a:	d544      	bpl.n	800f4b6 <__sflush_r+0xf2>
 800f42c:	2200      	movs	r2, #0
 800f42e:	6062      	str	r2, [r4, #4]
 800f430:	6922      	ldr	r2, [r4, #16]
 800f432:	04d9      	lsls	r1, r3, #19
 800f434:	6022      	str	r2, [r4, #0]
 800f436:	d504      	bpl.n	800f442 <__sflush_r+0x7e>
 800f438:	1c42      	adds	r2, r0, #1
 800f43a:	d101      	bne.n	800f440 <__sflush_r+0x7c>
 800f43c:	682b      	ldr	r3, [r5, #0]
 800f43e:	b903      	cbnz	r3, 800f442 <__sflush_r+0x7e>
 800f440:	6560      	str	r0, [r4, #84]	; 0x54
 800f442:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f444:	602f      	str	r7, [r5, #0]
 800f446:	2900      	cmp	r1, #0
 800f448:	d0c9      	beq.n	800f3de <__sflush_r+0x1a>
 800f44a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f44e:	4299      	cmp	r1, r3
 800f450:	d002      	beq.n	800f458 <__sflush_r+0x94>
 800f452:	4628      	mov	r0, r5
 800f454:	f000 f8ec 	bl	800f630 <_free_r>
 800f458:	2000      	movs	r0, #0
 800f45a:	6360      	str	r0, [r4, #52]	; 0x34
 800f45c:	e7c0      	b.n	800f3e0 <__sflush_r+0x1c>
 800f45e:	2301      	movs	r3, #1
 800f460:	4628      	mov	r0, r5
 800f462:	47b0      	blx	r6
 800f464:	1c41      	adds	r1, r0, #1
 800f466:	d1c8      	bne.n	800f3fa <__sflush_r+0x36>
 800f468:	682b      	ldr	r3, [r5, #0]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d0c5      	beq.n	800f3fa <__sflush_r+0x36>
 800f46e:	2b1d      	cmp	r3, #29
 800f470:	d001      	beq.n	800f476 <__sflush_r+0xb2>
 800f472:	2b16      	cmp	r3, #22
 800f474:	d101      	bne.n	800f47a <__sflush_r+0xb6>
 800f476:	602f      	str	r7, [r5, #0]
 800f478:	e7b1      	b.n	800f3de <__sflush_r+0x1a>
 800f47a:	89a3      	ldrh	r3, [r4, #12]
 800f47c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f480:	81a3      	strh	r3, [r4, #12]
 800f482:	e7ad      	b.n	800f3e0 <__sflush_r+0x1c>
 800f484:	690f      	ldr	r7, [r1, #16]
 800f486:	2f00      	cmp	r7, #0
 800f488:	d0a9      	beq.n	800f3de <__sflush_r+0x1a>
 800f48a:	0793      	lsls	r3, r2, #30
 800f48c:	bf18      	it	ne
 800f48e:	2300      	movne	r3, #0
 800f490:	680e      	ldr	r6, [r1, #0]
 800f492:	bf08      	it	eq
 800f494:	694b      	ldreq	r3, [r1, #20]
 800f496:	eba6 0807 	sub.w	r8, r6, r7
 800f49a:	600f      	str	r7, [r1, #0]
 800f49c:	608b      	str	r3, [r1, #8]
 800f49e:	f1b8 0f00 	cmp.w	r8, #0
 800f4a2:	dd9c      	ble.n	800f3de <__sflush_r+0x1a>
 800f4a4:	4643      	mov	r3, r8
 800f4a6:	463a      	mov	r2, r7
 800f4a8:	6a21      	ldr	r1, [r4, #32]
 800f4aa:	4628      	mov	r0, r5
 800f4ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f4ae:	47b0      	blx	r6
 800f4b0:	2800      	cmp	r0, #0
 800f4b2:	dc06      	bgt.n	800f4c2 <__sflush_r+0xfe>
 800f4b4:	89a3      	ldrh	r3, [r4, #12]
 800f4b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4ba:	81a3      	strh	r3, [r4, #12]
 800f4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f4c0:	e78e      	b.n	800f3e0 <__sflush_r+0x1c>
 800f4c2:	4407      	add	r7, r0
 800f4c4:	eba8 0800 	sub.w	r8, r8, r0
 800f4c8:	e7e9      	b.n	800f49e <__sflush_r+0xda>
 800f4ca:	bf00      	nop
 800f4cc:	20400001 	.word	0x20400001

0800f4d0 <_fflush_r>:
 800f4d0:	b538      	push	{r3, r4, r5, lr}
 800f4d2:	690b      	ldr	r3, [r1, #16]
 800f4d4:	4605      	mov	r5, r0
 800f4d6:	460c      	mov	r4, r1
 800f4d8:	b1db      	cbz	r3, 800f512 <_fflush_r+0x42>
 800f4da:	b118      	cbz	r0, 800f4e4 <_fflush_r+0x14>
 800f4dc:	6983      	ldr	r3, [r0, #24]
 800f4de:	b90b      	cbnz	r3, 800f4e4 <_fflush_r+0x14>
 800f4e0:	f7ff fa90 	bl	800ea04 <__sinit>
 800f4e4:	4b0c      	ldr	r3, [pc, #48]	; (800f518 <_fflush_r+0x48>)
 800f4e6:	429c      	cmp	r4, r3
 800f4e8:	d109      	bne.n	800f4fe <_fflush_r+0x2e>
 800f4ea:	686c      	ldr	r4, [r5, #4]
 800f4ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4f0:	b17b      	cbz	r3, 800f512 <_fflush_r+0x42>
 800f4f2:	4621      	mov	r1, r4
 800f4f4:	4628      	mov	r0, r5
 800f4f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4fa:	f7ff bf63 	b.w	800f3c4 <__sflush_r>
 800f4fe:	4b07      	ldr	r3, [pc, #28]	; (800f51c <_fflush_r+0x4c>)
 800f500:	429c      	cmp	r4, r3
 800f502:	d101      	bne.n	800f508 <_fflush_r+0x38>
 800f504:	68ac      	ldr	r4, [r5, #8]
 800f506:	e7f1      	b.n	800f4ec <_fflush_r+0x1c>
 800f508:	4b05      	ldr	r3, [pc, #20]	; (800f520 <_fflush_r+0x50>)
 800f50a:	429c      	cmp	r4, r3
 800f50c:	bf08      	it	eq
 800f50e:	68ec      	ldreq	r4, [r5, #12]
 800f510:	e7ec      	b.n	800f4ec <_fflush_r+0x1c>
 800f512:	2000      	movs	r0, #0
 800f514:	bd38      	pop	{r3, r4, r5, pc}
 800f516:	bf00      	nop
 800f518:	0801f288 	.word	0x0801f288
 800f51c:	0801f2a8 	.word	0x0801f2a8
 800f520:	0801f268 	.word	0x0801f268

0800f524 <_lseek_r>:
 800f524:	b538      	push	{r3, r4, r5, lr}
 800f526:	4605      	mov	r5, r0
 800f528:	4608      	mov	r0, r1
 800f52a:	4611      	mov	r1, r2
 800f52c:	2200      	movs	r2, #0
 800f52e:	4c05      	ldr	r4, [pc, #20]	; (800f544 <_lseek_r+0x20>)
 800f530:	6022      	str	r2, [r4, #0]
 800f532:	461a      	mov	r2, r3
 800f534:	f7f2 fa57 	bl	80019e6 <_lseek>
 800f538:	1c43      	adds	r3, r0, #1
 800f53a:	d102      	bne.n	800f542 <_lseek_r+0x1e>
 800f53c:	6823      	ldr	r3, [r4, #0]
 800f53e:	b103      	cbz	r3, 800f542 <_lseek_r+0x1e>
 800f540:	602b      	str	r3, [r5, #0]
 800f542:	bd38      	pop	{r3, r4, r5, pc}
 800f544:	20004a68 	.word	0x20004a68

0800f548 <__swhatbuf_r>:
 800f548:	b570      	push	{r4, r5, r6, lr}
 800f54a:	460e      	mov	r6, r1
 800f54c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f550:	b096      	sub	sp, #88	; 0x58
 800f552:	2900      	cmp	r1, #0
 800f554:	4614      	mov	r4, r2
 800f556:	461d      	mov	r5, r3
 800f558:	da07      	bge.n	800f56a <__swhatbuf_r+0x22>
 800f55a:	2300      	movs	r3, #0
 800f55c:	602b      	str	r3, [r5, #0]
 800f55e:	89b3      	ldrh	r3, [r6, #12]
 800f560:	061a      	lsls	r2, r3, #24
 800f562:	d410      	bmi.n	800f586 <__swhatbuf_r+0x3e>
 800f564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f568:	e00e      	b.n	800f588 <__swhatbuf_r+0x40>
 800f56a:	466a      	mov	r2, sp
 800f56c:	f000 f8be 	bl	800f6ec <_fstat_r>
 800f570:	2800      	cmp	r0, #0
 800f572:	dbf2      	blt.n	800f55a <__swhatbuf_r+0x12>
 800f574:	9a01      	ldr	r2, [sp, #4]
 800f576:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f57a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f57e:	425a      	negs	r2, r3
 800f580:	415a      	adcs	r2, r3
 800f582:	602a      	str	r2, [r5, #0]
 800f584:	e7ee      	b.n	800f564 <__swhatbuf_r+0x1c>
 800f586:	2340      	movs	r3, #64	; 0x40
 800f588:	2000      	movs	r0, #0
 800f58a:	6023      	str	r3, [r4, #0]
 800f58c:	b016      	add	sp, #88	; 0x58
 800f58e:	bd70      	pop	{r4, r5, r6, pc}

0800f590 <__smakebuf_r>:
 800f590:	898b      	ldrh	r3, [r1, #12]
 800f592:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f594:	079d      	lsls	r5, r3, #30
 800f596:	4606      	mov	r6, r0
 800f598:	460c      	mov	r4, r1
 800f59a:	d507      	bpl.n	800f5ac <__smakebuf_r+0x1c>
 800f59c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f5a0:	6023      	str	r3, [r4, #0]
 800f5a2:	6123      	str	r3, [r4, #16]
 800f5a4:	2301      	movs	r3, #1
 800f5a6:	6163      	str	r3, [r4, #20]
 800f5a8:	b002      	add	sp, #8
 800f5aa:	bd70      	pop	{r4, r5, r6, pc}
 800f5ac:	ab01      	add	r3, sp, #4
 800f5ae:	466a      	mov	r2, sp
 800f5b0:	f7ff ffca 	bl	800f548 <__swhatbuf_r>
 800f5b4:	9900      	ldr	r1, [sp, #0]
 800f5b6:	4605      	mov	r5, r0
 800f5b8:	4630      	mov	r0, r6
 800f5ba:	f7ff faad 	bl	800eb18 <_malloc_r>
 800f5be:	b948      	cbnz	r0, 800f5d4 <__smakebuf_r+0x44>
 800f5c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5c4:	059a      	lsls	r2, r3, #22
 800f5c6:	d4ef      	bmi.n	800f5a8 <__smakebuf_r+0x18>
 800f5c8:	f023 0303 	bic.w	r3, r3, #3
 800f5cc:	f043 0302 	orr.w	r3, r3, #2
 800f5d0:	81a3      	strh	r3, [r4, #12]
 800f5d2:	e7e3      	b.n	800f59c <__smakebuf_r+0xc>
 800f5d4:	4b0d      	ldr	r3, [pc, #52]	; (800f60c <__smakebuf_r+0x7c>)
 800f5d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800f5d8:	89a3      	ldrh	r3, [r4, #12]
 800f5da:	6020      	str	r0, [r4, #0]
 800f5dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5e0:	81a3      	strh	r3, [r4, #12]
 800f5e2:	9b00      	ldr	r3, [sp, #0]
 800f5e4:	6120      	str	r0, [r4, #16]
 800f5e6:	6163      	str	r3, [r4, #20]
 800f5e8:	9b01      	ldr	r3, [sp, #4]
 800f5ea:	b15b      	cbz	r3, 800f604 <__smakebuf_r+0x74>
 800f5ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5f0:	4630      	mov	r0, r6
 800f5f2:	f000 f88d 	bl	800f710 <_isatty_r>
 800f5f6:	b128      	cbz	r0, 800f604 <__smakebuf_r+0x74>
 800f5f8:	89a3      	ldrh	r3, [r4, #12]
 800f5fa:	f023 0303 	bic.w	r3, r3, #3
 800f5fe:	f043 0301 	orr.w	r3, r3, #1
 800f602:	81a3      	strh	r3, [r4, #12]
 800f604:	89a3      	ldrh	r3, [r4, #12]
 800f606:	431d      	orrs	r5, r3
 800f608:	81a5      	strh	r5, [r4, #12]
 800f60a:	e7cd      	b.n	800f5a8 <__smakebuf_r+0x18>
 800f60c:	0800e9cd 	.word	0x0800e9cd

0800f610 <memchr>:
 800f610:	b510      	push	{r4, lr}
 800f612:	b2c9      	uxtb	r1, r1
 800f614:	4402      	add	r2, r0
 800f616:	4290      	cmp	r0, r2
 800f618:	4603      	mov	r3, r0
 800f61a:	d101      	bne.n	800f620 <memchr+0x10>
 800f61c:	2300      	movs	r3, #0
 800f61e:	e003      	b.n	800f628 <memchr+0x18>
 800f620:	781c      	ldrb	r4, [r3, #0]
 800f622:	3001      	adds	r0, #1
 800f624:	428c      	cmp	r4, r1
 800f626:	d1f6      	bne.n	800f616 <memchr+0x6>
 800f628:	4618      	mov	r0, r3
 800f62a:	bd10      	pop	{r4, pc}

0800f62c <__malloc_lock>:
 800f62c:	4770      	bx	lr

0800f62e <__malloc_unlock>:
 800f62e:	4770      	bx	lr

0800f630 <_free_r>:
 800f630:	b538      	push	{r3, r4, r5, lr}
 800f632:	4605      	mov	r5, r0
 800f634:	2900      	cmp	r1, #0
 800f636:	d043      	beq.n	800f6c0 <_free_r+0x90>
 800f638:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f63c:	1f0c      	subs	r4, r1, #4
 800f63e:	2b00      	cmp	r3, #0
 800f640:	bfb8      	it	lt
 800f642:	18e4      	addlt	r4, r4, r3
 800f644:	f7ff fff2 	bl	800f62c <__malloc_lock>
 800f648:	4a1e      	ldr	r2, [pc, #120]	; (800f6c4 <_free_r+0x94>)
 800f64a:	6813      	ldr	r3, [r2, #0]
 800f64c:	4610      	mov	r0, r2
 800f64e:	b933      	cbnz	r3, 800f65e <_free_r+0x2e>
 800f650:	6063      	str	r3, [r4, #4]
 800f652:	6014      	str	r4, [r2, #0]
 800f654:	4628      	mov	r0, r5
 800f656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f65a:	f7ff bfe8 	b.w	800f62e <__malloc_unlock>
 800f65e:	42a3      	cmp	r3, r4
 800f660:	d90b      	bls.n	800f67a <_free_r+0x4a>
 800f662:	6821      	ldr	r1, [r4, #0]
 800f664:	1862      	adds	r2, r4, r1
 800f666:	4293      	cmp	r3, r2
 800f668:	bf01      	itttt	eq
 800f66a:	681a      	ldreq	r2, [r3, #0]
 800f66c:	685b      	ldreq	r3, [r3, #4]
 800f66e:	1852      	addeq	r2, r2, r1
 800f670:	6022      	streq	r2, [r4, #0]
 800f672:	6063      	str	r3, [r4, #4]
 800f674:	6004      	str	r4, [r0, #0]
 800f676:	e7ed      	b.n	800f654 <_free_r+0x24>
 800f678:	4613      	mov	r3, r2
 800f67a:	685a      	ldr	r2, [r3, #4]
 800f67c:	b10a      	cbz	r2, 800f682 <_free_r+0x52>
 800f67e:	42a2      	cmp	r2, r4
 800f680:	d9fa      	bls.n	800f678 <_free_r+0x48>
 800f682:	6819      	ldr	r1, [r3, #0]
 800f684:	1858      	adds	r0, r3, r1
 800f686:	42a0      	cmp	r0, r4
 800f688:	d10b      	bne.n	800f6a2 <_free_r+0x72>
 800f68a:	6820      	ldr	r0, [r4, #0]
 800f68c:	4401      	add	r1, r0
 800f68e:	1858      	adds	r0, r3, r1
 800f690:	4282      	cmp	r2, r0
 800f692:	6019      	str	r1, [r3, #0]
 800f694:	d1de      	bne.n	800f654 <_free_r+0x24>
 800f696:	6810      	ldr	r0, [r2, #0]
 800f698:	6852      	ldr	r2, [r2, #4]
 800f69a:	4401      	add	r1, r0
 800f69c:	6019      	str	r1, [r3, #0]
 800f69e:	605a      	str	r2, [r3, #4]
 800f6a0:	e7d8      	b.n	800f654 <_free_r+0x24>
 800f6a2:	d902      	bls.n	800f6aa <_free_r+0x7a>
 800f6a4:	230c      	movs	r3, #12
 800f6a6:	602b      	str	r3, [r5, #0]
 800f6a8:	e7d4      	b.n	800f654 <_free_r+0x24>
 800f6aa:	6820      	ldr	r0, [r4, #0]
 800f6ac:	1821      	adds	r1, r4, r0
 800f6ae:	428a      	cmp	r2, r1
 800f6b0:	bf01      	itttt	eq
 800f6b2:	6811      	ldreq	r1, [r2, #0]
 800f6b4:	6852      	ldreq	r2, [r2, #4]
 800f6b6:	1809      	addeq	r1, r1, r0
 800f6b8:	6021      	streq	r1, [r4, #0]
 800f6ba:	6062      	str	r2, [r4, #4]
 800f6bc:	605c      	str	r4, [r3, #4]
 800f6be:	e7c9      	b.n	800f654 <_free_r+0x24>
 800f6c0:	bd38      	pop	{r3, r4, r5, pc}
 800f6c2:	bf00      	nop
 800f6c4:	200028e8 	.word	0x200028e8

0800f6c8 <_read_r>:
 800f6c8:	b538      	push	{r3, r4, r5, lr}
 800f6ca:	4605      	mov	r5, r0
 800f6cc:	4608      	mov	r0, r1
 800f6ce:	4611      	mov	r1, r2
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	4c05      	ldr	r4, [pc, #20]	; (800f6e8 <_read_r+0x20>)
 800f6d4:	6022      	str	r2, [r4, #0]
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	f7f2 f928 	bl	800192c <_read>
 800f6dc:	1c43      	adds	r3, r0, #1
 800f6de:	d102      	bne.n	800f6e6 <_read_r+0x1e>
 800f6e0:	6823      	ldr	r3, [r4, #0]
 800f6e2:	b103      	cbz	r3, 800f6e6 <_read_r+0x1e>
 800f6e4:	602b      	str	r3, [r5, #0]
 800f6e6:	bd38      	pop	{r3, r4, r5, pc}
 800f6e8:	20004a68 	.word	0x20004a68

0800f6ec <_fstat_r>:
 800f6ec:	b538      	push	{r3, r4, r5, lr}
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	4c06      	ldr	r4, [pc, #24]	; (800f70c <_fstat_r+0x20>)
 800f6f2:	4605      	mov	r5, r0
 800f6f4:	4608      	mov	r0, r1
 800f6f6:	4611      	mov	r1, r2
 800f6f8:	6023      	str	r3, [r4, #0]
 800f6fa:	f7f2 f95b 	bl	80019b4 <_fstat>
 800f6fe:	1c43      	adds	r3, r0, #1
 800f700:	d102      	bne.n	800f708 <_fstat_r+0x1c>
 800f702:	6823      	ldr	r3, [r4, #0]
 800f704:	b103      	cbz	r3, 800f708 <_fstat_r+0x1c>
 800f706:	602b      	str	r3, [r5, #0]
 800f708:	bd38      	pop	{r3, r4, r5, pc}
 800f70a:	bf00      	nop
 800f70c:	20004a68 	.word	0x20004a68

0800f710 <_isatty_r>:
 800f710:	b538      	push	{r3, r4, r5, lr}
 800f712:	2300      	movs	r3, #0
 800f714:	4c05      	ldr	r4, [pc, #20]	; (800f72c <_isatty_r+0x1c>)
 800f716:	4605      	mov	r5, r0
 800f718:	4608      	mov	r0, r1
 800f71a:	6023      	str	r3, [r4, #0]
 800f71c:	f7f2 f959 	bl	80019d2 <_isatty>
 800f720:	1c43      	adds	r3, r0, #1
 800f722:	d102      	bne.n	800f72a <_isatty_r+0x1a>
 800f724:	6823      	ldr	r3, [r4, #0]
 800f726:	b103      	cbz	r3, 800f72a <_isatty_r+0x1a>
 800f728:	602b      	str	r3, [r5, #0]
 800f72a:	bd38      	pop	{r3, r4, r5, pc}
 800f72c:	20004a68 	.word	0x20004a68

0800f730 <cos>:
 800f730:	b530      	push	{r4, r5, lr}
 800f732:	4a18      	ldr	r2, [pc, #96]	; (800f794 <cos+0x64>)
 800f734:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f738:	4293      	cmp	r3, r2
 800f73a:	b087      	sub	sp, #28
 800f73c:	dc04      	bgt.n	800f748 <cos+0x18>
 800f73e:	2200      	movs	r2, #0
 800f740:	2300      	movs	r3, #0
 800f742:	f001 f969 	bl	8010a18 <__kernel_cos>
 800f746:	e006      	b.n	800f756 <cos+0x26>
 800f748:	4a13      	ldr	r2, [pc, #76]	; (800f798 <cos+0x68>)
 800f74a:	4293      	cmp	r3, r2
 800f74c:	dd05      	ble.n	800f75a <cos+0x2a>
 800f74e:	4602      	mov	r2, r0
 800f750:	460b      	mov	r3, r1
 800f752:	f7f0 fd71 	bl	8000238 <__aeabi_dsub>
 800f756:	b007      	add	sp, #28
 800f758:	bd30      	pop	{r4, r5, pc}
 800f75a:	aa02      	add	r2, sp, #8
 800f75c:	f000 fec0 	bl	80104e0 <__ieee754_rem_pio2>
 800f760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f764:	f000 0403 	and.w	r4, r0, #3
 800f768:	2c01      	cmp	r4, #1
 800f76a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f76e:	d008      	beq.n	800f782 <cos+0x52>
 800f770:	2c02      	cmp	r4, #2
 800f772:	d00c      	beq.n	800f78e <cos+0x5e>
 800f774:	2c00      	cmp	r4, #0
 800f776:	d0e4      	beq.n	800f742 <cos+0x12>
 800f778:	2401      	movs	r4, #1
 800f77a:	9400      	str	r4, [sp, #0]
 800f77c:	f001 fd54 	bl	8011228 <__kernel_sin>
 800f780:	e7e9      	b.n	800f756 <cos+0x26>
 800f782:	9400      	str	r4, [sp, #0]
 800f784:	f001 fd50 	bl	8011228 <__kernel_sin>
 800f788:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f78c:	e7e3      	b.n	800f756 <cos+0x26>
 800f78e:	f001 f943 	bl	8010a18 <__kernel_cos>
 800f792:	e7f9      	b.n	800f788 <cos+0x58>
 800f794:	3fe921fb 	.word	0x3fe921fb
 800f798:	7fefffff 	.word	0x7fefffff

0800f79c <sin>:
 800f79c:	b530      	push	{r4, r5, lr}
 800f79e:	4a1a      	ldr	r2, [pc, #104]	; (800f808 <sin+0x6c>)
 800f7a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f7a4:	4293      	cmp	r3, r2
 800f7a6:	b087      	sub	sp, #28
 800f7a8:	dc06      	bgt.n	800f7b8 <sin+0x1c>
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	9300      	str	r3, [sp, #0]
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	f001 fd39 	bl	8011228 <__kernel_sin>
 800f7b6:	e006      	b.n	800f7c6 <sin+0x2a>
 800f7b8:	4a14      	ldr	r2, [pc, #80]	; (800f80c <sin+0x70>)
 800f7ba:	4293      	cmp	r3, r2
 800f7bc:	dd05      	ble.n	800f7ca <sin+0x2e>
 800f7be:	4602      	mov	r2, r0
 800f7c0:	460b      	mov	r3, r1
 800f7c2:	f7f0 fd39 	bl	8000238 <__aeabi_dsub>
 800f7c6:	b007      	add	sp, #28
 800f7c8:	bd30      	pop	{r4, r5, pc}
 800f7ca:	aa02      	add	r2, sp, #8
 800f7cc:	f000 fe88 	bl	80104e0 <__ieee754_rem_pio2>
 800f7d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7d4:	f000 0403 	and.w	r4, r0, #3
 800f7d8:	2c01      	cmp	r4, #1
 800f7da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7de:	d005      	beq.n	800f7ec <sin+0x50>
 800f7e0:	2c02      	cmp	r4, #2
 800f7e2:	d006      	beq.n	800f7f2 <sin+0x56>
 800f7e4:	b964      	cbnz	r4, 800f800 <sin+0x64>
 800f7e6:	2401      	movs	r4, #1
 800f7e8:	9400      	str	r4, [sp, #0]
 800f7ea:	e7e2      	b.n	800f7b2 <sin+0x16>
 800f7ec:	f001 f914 	bl	8010a18 <__kernel_cos>
 800f7f0:	e7e9      	b.n	800f7c6 <sin+0x2a>
 800f7f2:	2401      	movs	r4, #1
 800f7f4:	9400      	str	r4, [sp, #0]
 800f7f6:	f001 fd17 	bl	8011228 <__kernel_sin>
 800f7fa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f7fe:	e7e2      	b.n	800f7c6 <sin+0x2a>
 800f800:	f001 f90a 	bl	8010a18 <__kernel_cos>
 800f804:	e7f9      	b.n	800f7fa <sin+0x5e>
 800f806:	bf00      	nop
 800f808:	3fe921fb 	.word	0x3fe921fb
 800f80c:	7fefffff 	.word	0x7fefffff

0800f810 <pow>:
 800f810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f814:	b08f      	sub	sp, #60	; 0x3c
 800f816:	461d      	mov	r5, r3
 800f818:	4680      	mov	r8, r0
 800f81a:	4689      	mov	r9, r1
 800f81c:	4614      	mov	r4, r2
 800f81e:	f000 f953 	bl	800fac8 <__ieee754_pow>
 800f822:	4fa1      	ldr	r7, [pc, #644]	; (800faa8 <pow+0x298>)
 800f824:	e9cd 0100 	strd	r0, r1, [sp]
 800f828:	f997 3000 	ldrsb.w	r3, [r7]
 800f82c:	463e      	mov	r6, r7
 800f82e:	9302      	str	r3, [sp, #8]
 800f830:	3301      	adds	r3, #1
 800f832:	d05f      	beq.n	800f8f4 <pow+0xe4>
 800f834:	4622      	mov	r2, r4
 800f836:	462b      	mov	r3, r5
 800f838:	4620      	mov	r0, r4
 800f83a:	4629      	mov	r1, r5
 800f83c:	f7f1 f94e 	bl	8000adc <__aeabi_dcmpun>
 800f840:	4682      	mov	sl, r0
 800f842:	2800      	cmp	r0, #0
 800f844:	d156      	bne.n	800f8f4 <pow+0xe4>
 800f846:	4642      	mov	r2, r8
 800f848:	464b      	mov	r3, r9
 800f84a:	4640      	mov	r0, r8
 800f84c:	4649      	mov	r1, r9
 800f84e:	f7f1 f945 	bl	8000adc <__aeabi_dcmpun>
 800f852:	9003      	str	r0, [sp, #12]
 800f854:	b1e8      	cbz	r0, 800f892 <pow+0x82>
 800f856:	2200      	movs	r2, #0
 800f858:	2300      	movs	r3, #0
 800f85a:	4620      	mov	r0, r4
 800f85c:	4629      	mov	r1, r5
 800f85e:	f7f1 f90b 	bl	8000a78 <__aeabi_dcmpeq>
 800f862:	2800      	cmp	r0, #0
 800f864:	d046      	beq.n	800f8f4 <pow+0xe4>
 800f866:	2301      	movs	r3, #1
 800f868:	2200      	movs	r2, #0
 800f86a:	9304      	str	r3, [sp, #16]
 800f86c:	4b8f      	ldr	r3, [pc, #572]	; (800faac <pow+0x29c>)
 800f86e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f872:	9305      	str	r3, [sp, #20]
 800f874:	4b8e      	ldr	r3, [pc, #568]	; (800fab0 <pow+0x2a0>)
 800f876:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f87a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f87e:	9b02      	ldr	r3, [sp, #8]
 800f880:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800f884:	2b02      	cmp	r3, #2
 800f886:	d031      	beq.n	800f8ec <pow+0xdc>
 800f888:	a804      	add	r0, sp, #16
 800f88a:	f001 fe11 	bl	80114b0 <matherr>
 800f88e:	bb38      	cbnz	r0, 800f8e0 <pow+0xd0>
 800f890:	e058      	b.n	800f944 <pow+0x134>
 800f892:	f04f 0a00 	mov.w	sl, #0
 800f896:	f04f 0b00 	mov.w	fp, #0
 800f89a:	4652      	mov	r2, sl
 800f89c:	465b      	mov	r3, fp
 800f89e:	4640      	mov	r0, r8
 800f8a0:	4649      	mov	r1, r9
 800f8a2:	f7f1 f8e9 	bl	8000a78 <__aeabi_dcmpeq>
 800f8a6:	2800      	cmp	r0, #0
 800f8a8:	d051      	beq.n	800f94e <pow+0x13e>
 800f8aa:	4652      	mov	r2, sl
 800f8ac:	465b      	mov	r3, fp
 800f8ae:	4620      	mov	r0, r4
 800f8b0:	4629      	mov	r1, r5
 800f8b2:	f7f1 f8e1 	bl	8000a78 <__aeabi_dcmpeq>
 800f8b6:	4606      	mov	r6, r0
 800f8b8:	b308      	cbz	r0, 800f8fe <pow+0xee>
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	9304      	str	r3, [sp, #16]
 800f8be:	4b7b      	ldr	r3, [pc, #492]	; (800faac <pow+0x29c>)
 800f8c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f8c4:	9305      	str	r3, [sp, #20]
 800f8c6:	9b03      	ldr	r3, [sp, #12]
 800f8c8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800f8cc:	930c      	str	r3, [sp, #48]	; 0x30
 800f8ce:	9b02      	ldr	r3, [sp, #8]
 800f8d0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d0d7      	beq.n	800f888 <pow+0x78>
 800f8d8:	2200      	movs	r2, #0
 800f8da:	4b75      	ldr	r3, [pc, #468]	; (800fab0 <pow+0x2a0>)
 800f8dc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f8e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f8e2:	b11b      	cbz	r3, 800f8ec <pow+0xdc>
 800f8e4:	f7ff f804 	bl	800e8f0 <__errno>
 800f8e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f8ea:	6003      	str	r3, [r0, #0]
 800f8ec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 800f8f0:	e9cd 3400 	strd	r3, r4, [sp]
 800f8f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8f8:	b00f      	add	sp, #60	; 0x3c
 800f8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8fe:	4620      	mov	r0, r4
 800f900:	4629      	mov	r1, r5
 800f902:	f001 fd4b 	bl	801139c <finite>
 800f906:	2800      	cmp	r0, #0
 800f908:	d0f4      	beq.n	800f8f4 <pow+0xe4>
 800f90a:	4652      	mov	r2, sl
 800f90c:	465b      	mov	r3, fp
 800f90e:	4620      	mov	r0, r4
 800f910:	4629      	mov	r1, r5
 800f912:	f7f1 f8bb 	bl	8000a8c <__aeabi_dcmplt>
 800f916:	2800      	cmp	r0, #0
 800f918:	d0ec      	beq.n	800f8f4 <pow+0xe4>
 800f91a:	2301      	movs	r3, #1
 800f91c:	9304      	str	r3, [sp, #16]
 800f91e:	4b63      	ldr	r3, [pc, #396]	; (800faac <pow+0x29c>)
 800f920:	960c      	str	r6, [sp, #48]	; 0x30
 800f922:	9305      	str	r3, [sp, #20]
 800f924:	f997 3000 	ldrsb.w	r3, [r7]
 800f928:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f92c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800f930:	b913      	cbnz	r3, 800f938 <pow+0x128>
 800f932:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800f936:	e7a7      	b.n	800f888 <pow+0x78>
 800f938:	2000      	movs	r0, #0
 800f93a:	495e      	ldr	r1, [pc, #376]	; (800fab4 <pow+0x2a4>)
 800f93c:	2b02      	cmp	r3, #2
 800f93e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f942:	d1a1      	bne.n	800f888 <pow+0x78>
 800f944:	f7fe ffd4 	bl	800e8f0 <__errno>
 800f948:	2321      	movs	r3, #33	; 0x21
 800f94a:	6003      	str	r3, [r0, #0]
 800f94c:	e7c8      	b.n	800f8e0 <pow+0xd0>
 800f94e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f952:	f001 fd23 	bl	801139c <finite>
 800f956:	9002      	str	r0, [sp, #8]
 800f958:	2800      	cmp	r0, #0
 800f95a:	d177      	bne.n	800fa4c <pow+0x23c>
 800f95c:	4640      	mov	r0, r8
 800f95e:	4649      	mov	r1, r9
 800f960:	f001 fd1c 	bl	801139c <finite>
 800f964:	2800      	cmp	r0, #0
 800f966:	d071      	beq.n	800fa4c <pow+0x23c>
 800f968:	4620      	mov	r0, r4
 800f96a:	4629      	mov	r1, r5
 800f96c:	f001 fd16 	bl	801139c <finite>
 800f970:	2800      	cmp	r0, #0
 800f972:	d06b      	beq.n	800fa4c <pow+0x23c>
 800f974:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f978:	4619      	mov	r1, r3
 800f97a:	4610      	mov	r0, r2
 800f97c:	f7f1 f8ae 	bl	8000adc <__aeabi_dcmpun>
 800f980:	f997 7000 	ldrsb.w	r7, [r7]
 800f984:	4b49      	ldr	r3, [pc, #292]	; (800faac <pow+0x29c>)
 800f986:	b1a0      	cbz	r0, 800f9b2 <pow+0x1a2>
 800f988:	2201      	movs	r2, #1
 800f98a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f98e:	9b02      	ldr	r3, [sp, #8]
 800f990:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f994:	930c      	str	r3, [sp, #48]	; 0x30
 800f996:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800f99a:	2f00      	cmp	r7, #0
 800f99c:	d0c9      	beq.n	800f932 <pow+0x122>
 800f99e:	4652      	mov	r2, sl
 800f9a0:	465b      	mov	r3, fp
 800f9a2:	4650      	mov	r0, sl
 800f9a4:	4659      	mov	r1, fp
 800f9a6:	f7f0 ff29 	bl	80007fc <__aeabi_ddiv>
 800f9aa:	2f02      	cmp	r7, #2
 800f9ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f9b0:	e7c7      	b.n	800f942 <pow+0x132>
 800f9b2:	2203      	movs	r2, #3
 800f9b4:	900c      	str	r0, [sp, #48]	; 0x30
 800f9b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f9ba:	4620      	mov	r0, r4
 800f9bc:	4629      	mov	r1, r5
 800f9be:	2200      	movs	r2, #0
 800f9c0:	4b3d      	ldr	r3, [pc, #244]	; (800fab8 <pow+0x2a8>)
 800f9c2:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800f9c6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f9ca:	f7f0 fded 	bl	80005a8 <__aeabi_dmul>
 800f9ce:	4604      	mov	r4, r0
 800f9d0:	460d      	mov	r5, r1
 800f9d2:	bb17      	cbnz	r7, 800fa1a <pow+0x20a>
 800f9d4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f9d8:	4b38      	ldr	r3, [pc, #224]	; (800fabc <pow+0x2ac>)
 800f9da:	4640      	mov	r0, r8
 800f9dc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f9e0:	4649      	mov	r1, r9
 800f9e2:	4652      	mov	r2, sl
 800f9e4:	465b      	mov	r3, fp
 800f9e6:	f7f1 f851 	bl	8000a8c <__aeabi_dcmplt>
 800f9ea:	2800      	cmp	r0, #0
 800f9ec:	d054      	beq.n	800fa98 <pow+0x288>
 800f9ee:	4620      	mov	r0, r4
 800f9f0:	4629      	mov	r1, r5
 800f9f2:	f001 fd65 	bl	80114c0 <rint>
 800f9f6:	4622      	mov	r2, r4
 800f9f8:	462b      	mov	r3, r5
 800f9fa:	f7f1 f83d 	bl	8000a78 <__aeabi_dcmpeq>
 800f9fe:	b920      	cbnz	r0, 800fa0a <pow+0x1fa>
 800fa00:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800fa04:	4b2e      	ldr	r3, [pc, #184]	; (800fac0 <pow+0x2b0>)
 800fa06:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800fa0a:	f996 3000 	ldrsb.w	r3, [r6]
 800fa0e:	2b02      	cmp	r3, #2
 800fa10:	d142      	bne.n	800fa98 <pow+0x288>
 800fa12:	f7fe ff6d 	bl	800e8f0 <__errno>
 800fa16:	2322      	movs	r3, #34	; 0x22
 800fa18:	e797      	b.n	800f94a <pow+0x13a>
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	4b29      	ldr	r3, [pc, #164]	; (800fac4 <pow+0x2b4>)
 800fa1e:	4640      	mov	r0, r8
 800fa20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800fa24:	4649      	mov	r1, r9
 800fa26:	4652      	mov	r2, sl
 800fa28:	465b      	mov	r3, fp
 800fa2a:	f7f1 f82f 	bl	8000a8c <__aeabi_dcmplt>
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	d0eb      	beq.n	800fa0a <pow+0x1fa>
 800fa32:	4620      	mov	r0, r4
 800fa34:	4629      	mov	r1, r5
 800fa36:	f001 fd43 	bl	80114c0 <rint>
 800fa3a:	4622      	mov	r2, r4
 800fa3c:	462b      	mov	r3, r5
 800fa3e:	f7f1 f81b 	bl	8000a78 <__aeabi_dcmpeq>
 800fa42:	2800      	cmp	r0, #0
 800fa44:	d1e1      	bne.n	800fa0a <pow+0x1fa>
 800fa46:	2200      	movs	r2, #0
 800fa48:	4b1a      	ldr	r3, [pc, #104]	; (800fab4 <pow+0x2a4>)
 800fa4a:	e7dc      	b.n	800fa06 <pow+0x1f6>
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa52:	2300      	movs	r3, #0
 800fa54:	f7f1 f810 	bl	8000a78 <__aeabi_dcmpeq>
 800fa58:	2800      	cmp	r0, #0
 800fa5a:	f43f af4b 	beq.w	800f8f4 <pow+0xe4>
 800fa5e:	4640      	mov	r0, r8
 800fa60:	4649      	mov	r1, r9
 800fa62:	f001 fc9b 	bl	801139c <finite>
 800fa66:	2800      	cmp	r0, #0
 800fa68:	f43f af44 	beq.w	800f8f4 <pow+0xe4>
 800fa6c:	4620      	mov	r0, r4
 800fa6e:	4629      	mov	r1, r5
 800fa70:	f001 fc94 	bl	801139c <finite>
 800fa74:	2800      	cmp	r0, #0
 800fa76:	f43f af3d 	beq.w	800f8f4 <pow+0xe4>
 800fa7a:	2304      	movs	r3, #4
 800fa7c:	9304      	str	r3, [sp, #16]
 800fa7e:	4b0b      	ldr	r3, [pc, #44]	; (800faac <pow+0x29c>)
 800fa80:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800fa84:	9305      	str	r3, [sp, #20]
 800fa86:	2300      	movs	r3, #0
 800fa88:	2400      	movs	r4, #0
 800fa8a:	930c      	str	r3, [sp, #48]	; 0x30
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800fa92:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800fa96:	e7b8      	b.n	800fa0a <pow+0x1fa>
 800fa98:	a804      	add	r0, sp, #16
 800fa9a:	f001 fd09 	bl	80114b0 <matherr>
 800fa9e:	2800      	cmp	r0, #0
 800faa0:	f47f af1e 	bne.w	800f8e0 <pow+0xd0>
 800faa4:	e7b5      	b.n	800fa12 <pow+0x202>
 800faa6:	bf00      	nop
 800faa8:	200002b0 	.word	0x200002b0
 800faac:	0801f2fb 	.word	0x0801f2fb
 800fab0:	3ff00000 	.word	0x3ff00000
 800fab4:	fff00000 	.word	0xfff00000
 800fab8:	3fe00000 	.word	0x3fe00000
 800fabc:	47efffff 	.word	0x47efffff
 800fac0:	c7efffff 	.word	0xc7efffff
 800fac4:	7ff00000 	.word	0x7ff00000

0800fac8 <__ieee754_pow>:
 800fac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800facc:	b091      	sub	sp, #68	; 0x44
 800face:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fad2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800fad6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800fada:	ea55 0302 	orrs.w	r3, r5, r2
 800fade:	4607      	mov	r7, r0
 800fae0:	4688      	mov	r8, r1
 800fae2:	f000 84b7 	beq.w	8010454 <__ieee754_pow+0x98c>
 800fae6:	4b80      	ldr	r3, [pc, #512]	; (800fce8 <__ieee754_pow+0x220>)
 800fae8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800faec:	429c      	cmp	r4, r3
 800faee:	4689      	mov	r9, r1
 800faf0:	4682      	mov	sl, r0
 800faf2:	dc09      	bgt.n	800fb08 <__ieee754_pow+0x40>
 800faf4:	d103      	bne.n	800fafe <__ieee754_pow+0x36>
 800faf6:	b938      	cbnz	r0, 800fb08 <__ieee754_pow+0x40>
 800faf8:	42a5      	cmp	r5, r4
 800fafa:	dc0d      	bgt.n	800fb18 <__ieee754_pow+0x50>
 800fafc:	e001      	b.n	800fb02 <__ieee754_pow+0x3a>
 800fafe:	429d      	cmp	r5, r3
 800fb00:	dc02      	bgt.n	800fb08 <__ieee754_pow+0x40>
 800fb02:	429d      	cmp	r5, r3
 800fb04:	d10e      	bne.n	800fb24 <__ieee754_pow+0x5c>
 800fb06:	b16a      	cbz	r2, 800fb24 <__ieee754_pow+0x5c>
 800fb08:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800fb0c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fb10:	ea54 030a 	orrs.w	r3, r4, sl
 800fb14:	f000 849e 	beq.w	8010454 <__ieee754_pow+0x98c>
 800fb18:	4874      	ldr	r0, [pc, #464]	; (800fcec <__ieee754_pow+0x224>)
 800fb1a:	b011      	add	sp, #68	; 0x44
 800fb1c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb20:	f001 bcc8 	b.w	80114b4 <nan>
 800fb24:	f1b9 0f00 	cmp.w	r9, #0
 800fb28:	da53      	bge.n	800fbd2 <__ieee754_pow+0x10a>
 800fb2a:	4b71      	ldr	r3, [pc, #452]	; (800fcf0 <__ieee754_pow+0x228>)
 800fb2c:	429d      	cmp	r5, r3
 800fb2e:	dc4e      	bgt.n	800fbce <__ieee754_pow+0x106>
 800fb30:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800fb34:	429d      	cmp	r5, r3
 800fb36:	dd4c      	ble.n	800fbd2 <__ieee754_pow+0x10a>
 800fb38:	152b      	asrs	r3, r5, #20
 800fb3a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fb3e:	2b14      	cmp	r3, #20
 800fb40:	dd28      	ble.n	800fb94 <__ieee754_pow+0xcc>
 800fb42:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800fb46:	fa22 f103 	lsr.w	r1, r2, r3
 800fb4a:	fa01 f303 	lsl.w	r3, r1, r3
 800fb4e:	4293      	cmp	r3, r2
 800fb50:	d13f      	bne.n	800fbd2 <__ieee754_pow+0x10a>
 800fb52:	f001 0101 	and.w	r1, r1, #1
 800fb56:	f1c1 0302 	rsb	r3, r1, #2
 800fb5a:	9300      	str	r3, [sp, #0]
 800fb5c:	2a00      	cmp	r2, #0
 800fb5e:	d15c      	bne.n	800fc1a <__ieee754_pow+0x152>
 800fb60:	4b61      	ldr	r3, [pc, #388]	; (800fce8 <__ieee754_pow+0x220>)
 800fb62:	429d      	cmp	r5, r3
 800fb64:	d126      	bne.n	800fbb4 <__ieee754_pow+0xec>
 800fb66:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800fb6a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800fb6e:	ea53 030a 	orrs.w	r3, r3, sl
 800fb72:	f000 846f 	beq.w	8010454 <__ieee754_pow+0x98c>
 800fb76:	4b5f      	ldr	r3, [pc, #380]	; (800fcf4 <__ieee754_pow+0x22c>)
 800fb78:	429c      	cmp	r4, r3
 800fb7a:	dd2c      	ble.n	800fbd6 <__ieee754_pow+0x10e>
 800fb7c:	2e00      	cmp	r6, #0
 800fb7e:	f280 846f 	bge.w	8010460 <__ieee754_pow+0x998>
 800fb82:	f04f 0b00 	mov.w	fp, #0
 800fb86:	f04f 0c00 	mov.w	ip, #0
 800fb8a:	4658      	mov	r0, fp
 800fb8c:	4661      	mov	r1, ip
 800fb8e:	b011      	add	sp, #68	; 0x44
 800fb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb94:	2a00      	cmp	r2, #0
 800fb96:	d13e      	bne.n	800fc16 <__ieee754_pow+0x14e>
 800fb98:	f1c3 0314 	rsb	r3, r3, #20
 800fb9c:	fa45 f103 	asr.w	r1, r5, r3
 800fba0:	fa01 f303 	lsl.w	r3, r1, r3
 800fba4:	42ab      	cmp	r3, r5
 800fba6:	f040 8463 	bne.w	8010470 <__ieee754_pow+0x9a8>
 800fbaa:	f001 0101 	and.w	r1, r1, #1
 800fbae:	f1c1 0302 	rsb	r3, r1, #2
 800fbb2:	9300      	str	r3, [sp, #0]
 800fbb4:	4b50      	ldr	r3, [pc, #320]	; (800fcf8 <__ieee754_pow+0x230>)
 800fbb6:	429d      	cmp	r5, r3
 800fbb8:	d114      	bne.n	800fbe4 <__ieee754_pow+0x11c>
 800fbba:	2e00      	cmp	r6, #0
 800fbbc:	f280 8454 	bge.w	8010468 <__ieee754_pow+0x9a0>
 800fbc0:	463a      	mov	r2, r7
 800fbc2:	4643      	mov	r3, r8
 800fbc4:	2000      	movs	r0, #0
 800fbc6:	494c      	ldr	r1, [pc, #304]	; (800fcf8 <__ieee754_pow+0x230>)
 800fbc8:	f7f0 fe18 	bl	80007fc <__aeabi_ddiv>
 800fbcc:	e013      	b.n	800fbf6 <__ieee754_pow+0x12e>
 800fbce:	2302      	movs	r3, #2
 800fbd0:	e7c3      	b.n	800fb5a <__ieee754_pow+0x92>
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	e7c1      	b.n	800fb5a <__ieee754_pow+0x92>
 800fbd6:	2e00      	cmp	r6, #0
 800fbd8:	dad3      	bge.n	800fb82 <__ieee754_pow+0xba>
 800fbda:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800fbde:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800fbe2:	e7d2      	b.n	800fb8a <__ieee754_pow+0xc2>
 800fbe4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800fbe8:	d108      	bne.n	800fbfc <__ieee754_pow+0x134>
 800fbea:	463a      	mov	r2, r7
 800fbec:	4643      	mov	r3, r8
 800fbee:	4638      	mov	r0, r7
 800fbf0:	4641      	mov	r1, r8
 800fbf2:	f7f0 fcd9 	bl	80005a8 <__aeabi_dmul>
 800fbf6:	4683      	mov	fp, r0
 800fbf8:	468c      	mov	ip, r1
 800fbfa:	e7c6      	b.n	800fb8a <__ieee754_pow+0xc2>
 800fbfc:	4b3f      	ldr	r3, [pc, #252]	; (800fcfc <__ieee754_pow+0x234>)
 800fbfe:	429e      	cmp	r6, r3
 800fc00:	d10b      	bne.n	800fc1a <__ieee754_pow+0x152>
 800fc02:	f1b9 0f00 	cmp.w	r9, #0
 800fc06:	db08      	blt.n	800fc1a <__ieee754_pow+0x152>
 800fc08:	4638      	mov	r0, r7
 800fc0a:	4641      	mov	r1, r8
 800fc0c:	b011      	add	sp, #68	; 0x44
 800fc0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc12:	f000 be55 	b.w	80108c0 <__ieee754_sqrt>
 800fc16:	2300      	movs	r3, #0
 800fc18:	9300      	str	r3, [sp, #0]
 800fc1a:	4638      	mov	r0, r7
 800fc1c:	4641      	mov	r1, r8
 800fc1e:	f001 fbb9 	bl	8011394 <fabs>
 800fc22:	4683      	mov	fp, r0
 800fc24:	468c      	mov	ip, r1
 800fc26:	f1ba 0f00 	cmp.w	sl, #0
 800fc2a:	d12b      	bne.n	800fc84 <__ieee754_pow+0x1bc>
 800fc2c:	b124      	cbz	r4, 800fc38 <__ieee754_pow+0x170>
 800fc2e:	4b32      	ldr	r3, [pc, #200]	; (800fcf8 <__ieee754_pow+0x230>)
 800fc30:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800fc34:	429a      	cmp	r2, r3
 800fc36:	d125      	bne.n	800fc84 <__ieee754_pow+0x1bc>
 800fc38:	2e00      	cmp	r6, #0
 800fc3a:	da07      	bge.n	800fc4c <__ieee754_pow+0x184>
 800fc3c:	465a      	mov	r2, fp
 800fc3e:	4663      	mov	r3, ip
 800fc40:	2000      	movs	r0, #0
 800fc42:	492d      	ldr	r1, [pc, #180]	; (800fcf8 <__ieee754_pow+0x230>)
 800fc44:	f7f0 fdda 	bl	80007fc <__aeabi_ddiv>
 800fc48:	4683      	mov	fp, r0
 800fc4a:	468c      	mov	ip, r1
 800fc4c:	f1b9 0f00 	cmp.w	r9, #0
 800fc50:	da9b      	bge.n	800fb8a <__ieee754_pow+0xc2>
 800fc52:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800fc56:	9b00      	ldr	r3, [sp, #0]
 800fc58:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fc5c:	4323      	orrs	r3, r4
 800fc5e:	d108      	bne.n	800fc72 <__ieee754_pow+0x1aa>
 800fc60:	465a      	mov	r2, fp
 800fc62:	4663      	mov	r3, ip
 800fc64:	4658      	mov	r0, fp
 800fc66:	4661      	mov	r1, ip
 800fc68:	f7f0 fae6 	bl	8000238 <__aeabi_dsub>
 800fc6c:	4602      	mov	r2, r0
 800fc6e:	460b      	mov	r3, r1
 800fc70:	e7aa      	b.n	800fbc8 <__ieee754_pow+0x100>
 800fc72:	9b00      	ldr	r3, [sp, #0]
 800fc74:	2b01      	cmp	r3, #1
 800fc76:	d188      	bne.n	800fb8a <__ieee754_pow+0xc2>
 800fc78:	4658      	mov	r0, fp
 800fc7a:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800fc7e:	4683      	mov	fp, r0
 800fc80:	469c      	mov	ip, r3
 800fc82:	e782      	b.n	800fb8a <__ieee754_pow+0xc2>
 800fc84:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 800fc88:	f109 33ff 	add.w	r3, r9, #4294967295
 800fc8c:	930d      	str	r3, [sp, #52]	; 0x34
 800fc8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fc90:	9b00      	ldr	r3, [sp, #0]
 800fc92:	4313      	orrs	r3, r2
 800fc94:	d104      	bne.n	800fca0 <__ieee754_pow+0x1d8>
 800fc96:	463a      	mov	r2, r7
 800fc98:	4643      	mov	r3, r8
 800fc9a:	4638      	mov	r0, r7
 800fc9c:	4641      	mov	r1, r8
 800fc9e:	e7e3      	b.n	800fc68 <__ieee754_pow+0x1a0>
 800fca0:	4b17      	ldr	r3, [pc, #92]	; (800fd00 <__ieee754_pow+0x238>)
 800fca2:	429d      	cmp	r5, r3
 800fca4:	f340 80fe 	ble.w	800fea4 <__ieee754_pow+0x3dc>
 800fca8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800fcac:	429d      	cmp	r5, r3
 800fcae:	dd0b      	ble.n	800fcc8 <__ieee754_pow+0x200>
 800fcb0:	4b10      	ldr	r3, [pc, #64]	; (800fcf4 <__ieee754_pow+0x22c>)
 800fcb2:	429c      	cmp	r4, r3
 800fcb4:	dc0e      	bgt.n	800fcd4 <__ieee754_pow+0x20c>
 800fcb6:	2e00      	cmp	r6, #0
 800fcb8:	f6bf af63 	bge.w	800fb82 <__ieee754_pow+0xba>
 800fcbc:	a308      	add	r3, pc, #32	; (adr r3, 800fce0 <__ieee754_pow+0x218>)
 800fcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc2:	4610      	mov	r0, r2
 800fcc4:	4619      	mov	r1, r3
 800fcc6:	e794      	b.n	800fbf2 <__ieee754_pow+0x12a>
 800fcc8:	4b0e      	ldr	r3, [pc, #56]	; (800fd04 <__ieee754_pow+0x23c>)
 800fcca:	429c      	cmp	r4, r3
 800fccc:	ddf3      	ble.n	800fcb6 <__ieee754_pow+0x1ee>
 800fcce:	4b0a      	ldr	r3, [pc, #40]	; (800fcf8 <__ieee754_pow+0x230>)
 800fcd0:	429c      	cmp	r4, r3
 800fcd2:	dd19      	ble.n	800fd08 <__ieee754_pow+0x240>
 800fcd4:	2e00      	cmp	r6, #0
 800fcd6:	dcf1      	bgt.n	800fcbc <__ieee754_pow+0x1f4>
 800fcd8:	e753      	b.n	800fb82 <__ieee754_pow+0xba>
 800fcda:	bf00      	nop
 800fcdc:	f3af 8000 	nop.w
 800fce0:	8800759c 	.word	0x8800759c
 800fce4:	7e37e43c 	.word	0x7e37e43c
 800fce8:	7ff00000 	.word	0x7ff00000
 800fcec:	0801f2cd 	.word	0x0801f2cd
 800fcf0:	433fffff 	.word	0x433fffff
 800fcf4:	3fefffff 	.word	0x3fefffff
 800fcf8:	3ff00000 	.word	0x3ff00000
 800fcfc:	3fe00000 	.word	0x3fe00000
 800fd00:	41e00000 	.word	0x41e00000
 800fd04:	3feffffe 	.word	0x3feffffe
 800fd08:	4661      	mov	r1, ip
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	4b60      	ldr	r3, [pc, #384]	; (800fe90 <__ieee754_pow+0x3c8>)
 800fd0e:	4658      	mov	r0, fp
 800fd10:	f7f0 fa92 	bl	8000238 <__aeabi_dsub>
 800fd14:	a354      	add	r3, pc, #336	; (adr r3, 800fe68 <__ieee754_pow+0x3a0>)
 800fd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd1a:	4604      	mov	r4, r0
 800fd1c:	460d      	mov	r5, r1
 800fd1e:	f7f0 fc43 	bl	80005a8 <__aeabi_dmul>
 800fd22:	a353      	add	r3, pc, #332	; (adr r3, 800fe70 <__ieee754_pow+0x3a8>)
 800fd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd28:	4606      	mov	r6, r0
 800fd2a:	460f      	mov	r7, r1
 800fd2c:	4620      	mov	r0, r4
 800fd2e:	4629      	mov	r1, r5
 800fd30:	f7f0 fc3a 	bl	80005a8 <__aeabi_dmul>
 800fd34:	2200      	movs	r2, #0
 800fd36:	4682      	mov	sl, r0
 800fd38:	468b      	mov	fp, r1
 800fd3a:	4b56      	ldr	r3, [pc, #344]	; (800fe94 <__ieee754_pow+0x3cc>)
 800fd3c:	4620      	mov	r0, r4
 800fd3e:	4629      	mov	r1, r5
 800fd40:	f7f0 fc32 	bl	80005a8 <__aeabi_dmul>
 800fd44:	4602      	mov	r2, r0
 800fd46:	460b      	mov	r3, r1
 800fd48:	a14b      	add	r1, pc, #300	; (adr r1, 800fe78 <__ieee754_pow+0x3b0>)
 800fd4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd4e:	f7f0 fa73 	bl	8000238 <__aeabi_dsub>
 800fd52:	4622      	mov	r2, r4
 800fd54:	462b      	mov	r3, r5
 800fd56:	f7f0 fc27 	bl	80005a8 <__aeabi_dmul>
 800fd5a:	4602      	mov	r2, r0
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	2000      	movs	r0, #0
 800fd60:	494d      	ldr	r1, [pc, #308]	; (800fe98 <__ieee754_pow+0x3d0>)
 800fd62:	f7f0 fa69 	bl	8000238 <__aeabi_dsub>
 800fd66:	4622      	mov	r2, r4
 800fd68:	462b      	mov	r3, r5
 800fd6a:	4680      	mov	r8, r0
 800fd6c:	4689      	mov	r9, r1
 800fd6e:	4620      	mov	r0, r4
 800fd70:	4629      	mov	r1, r5
 800fd72:	f7f0 fc19 	bl	80005a8 <__aeabi_dmul>
 800fd76:	4602      	mov	r2, r0
 800fd78:	460b      	mov	r3, r1
 800fd7a:	4640      	mov	r0, r8
 800fd7c:	4649      	mov	r1, r9
 800fd7e:	f7f0 fc13 	bl	80005a8 <__aeabi_dmul>
 800fd82:	a33f      	add	r3, pc, #252	; (adr r3, 800fe80 <__ieee754_pow+0x3b8>)
 800fd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd88:	f7f0 fc0e 	bl	80005a8 <__aeabi_dmul>
 800fd8c:	4602      	mov	r2, r0
 800fd8e:	460b      	mov	r3, r1
 800fd90:	4650      	mov	r0, sl
 800fd92:	4659      	mov	r1, fp
 800fd94:	f7f0 fa50 	bl	8000238 <__aeabi_dsub>
 800fd98:	4602      	mov	r2, r0
 800fd9a:	460b      	mov	r3, r1
 800fd9c:	4604      	mov	r4, r0
 800fd9e:	460d      	mov	r5, r1
 800fda0:	4630      	mov	r0, r6
 800fda2:	4639      	mov	r1, r7
 800fda4:	f7f0 fa4a 	bl	800023c <__adddf3>
 800fda8:	2000      	movs	r0, #0
 800fdaa:	468b      	mov	fp, r1
 800fdac:	4682      	mov	sl, r0
 800fdae:	4632      	mov	r2, r6
 800fdb0:	463b      	mov	r3, r7
 800fdb2:	f7f0 fa41 	bl	8000238 <__aeabi_dsub>
 800fdb6:	4602      	mov	r2, r0
 800fdb8:	460b      	mov	r3, r1
 800fdba:	4620      	mov	r0, r4
 800fdbc:	4629      	mov	r1, r5
 800fdbe:	f7f0 fa3b 	bl	8000238 <__aeabi_dsub>
 800fdc2:	9b00      	ldr	r3, [sp, #0]
 800fdc4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fdc6:	3b01      	subs	r3, #1
 800fdc8:	4313      	orrs	r3, r2
 800fdca:	f04f 0300 	mov.w	r3, #0
 800fdce:	bf0c      	ite	eq
 800fdd0:	4c32      	ldreq	r4, [pc, #200]	; (800fe9c <__ieee754_pow+0x3d4>)
 800fdd2:	4c2f      	ldrne	r4, [pc, #188]	; (800fe90 <__ieee754_pow+0x3c8>)
 800fdd4:	4606      	mov	r6, r0
 800fdd6:	e9cd 3400 	strd	r3, r4, [sp]
 800fdda:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800fdde:	2400      	movs	r4, #0
 800fde0:	460f      	mov	r7, r1
 800fde2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fde6:	4622      	mov	r2, r4
 800fde8:	462b      	mov	r3, r5
 800fdea:	f7f0 fa25 	bl	8000238 <__aeabi_dsub>
 800fdee:	4652      	mov	r2, sl
 800fdf0:	465b      	mov	r3, fp
 800fdf2:	f7f0 fbd9 	bl	80005a8 <__aeabi_dmul>
 800fdf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fdfa:	4680      	mov	r8, r0
 800fdfc:	4689      	mov	r9, r1
 800fdfe:	4630      	mov	r0, r6
 800fe00:	4639      	mov	r1, r7
 800fe02:	f7f0 fbd1 	bl	80005a8 <__aeabi_dmul>
 800fe06:	4602      	mov	r2, r0
 800fe08:	460b      	mov	r3, r1
 800fe0a:	4640      	mov	r0, r8
 800fe0c:	4649      	mov	r1, r9
 800fe0e:	f7f0 fa15 	bl	800023c <__adddf3>
 800fe12:	4622      	mov	r2, r4
 800fe14:	462b      	mov	r3, r5
 800fe16:	4680      	mov	r8, r0
 800fe18:	4689      	mov	r9, r1
 800fe1a:	4650      	mov	r0, sl
 800fe1c:	4659      	mov	r1, fp
 800fe1e:	f7f0 fbc3 	bl	80005a8 <__aeabi_dmul>
 800fe22:	4604      	mov	r4, r0
 800fe24:	460d      	mov	r5, r1
 800fe26:	460b      	mov	r3, r1
 800fe28:	4602      	mov	r2, r0
 800fe2a:	4649      	mov	r1, r9
 800fe2c:	4640      	mov	r0, r8
 800fe2e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800fe32:	f7f0 fa03 	bl	800023c <__adddf3>
 800fe36:	4b1a      	ldr	r3, [pc, #104]	; (800fea0 <__ieee754_pow+0x3d8>)
 800fe38:	4682      	mov	sl, r0
 800fe3a:	4299      	cmp	r1, r3
 800fe3c:	460f      	mov	r7, r1
 800fe3e:	460e      	mov	r6, r1
 800fe40:	f340 82e1 	ble.w	8010406 <__ieee754_pow+0x93e>
 800fe44:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800fe48:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800fe4c:	4303      	orrs	r3, r0
 800fe4e:	f000 81db 	beq.w	8010208 <__ieee754_pow+0x740>
 800fe52:	a30d      	add	r3, pc, #52	; (adr r3, 800fe88 <__ieee754_pow+0x3c0>)
 800fe54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe5c:	f7f0 fba4 	bl	80005a8 <__aeabi_dmul>
 800fe60:	a309      	add	r3, pc, #36	; (adr r3, 800fe88 <__ieee754_pow+0x3c0>)
 800fe62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe66:	e6c4      	b.n	800fbf2 <__ieee754_pow+0x12a>
 800fe68:	60000000 	.word	0x60000000
 800fe6c:	3ff71547 	.word	0x3ff71547
 800fe70:	f85ddf44 	.word	0xf85ddf44
 800fe74:	3e54ae0b 	.word	0x3e54ae0b
 800fe78:	55555555 	.word	0x55555555
 800fe7c:	3fd55555 	.word	0x3fd55555
 800fe80:	652b82fe 	.word	0x652b82fe
 800fe84:	3ff71547 	.word	0x3ff71547
 800fe88:	8800759c 	.word	0x8800759c
 800fe8c:	7e37e43c 	.word	0x7e37e43c
 800fe90:	3ff00000 	.word	0x3ff00000
 800fe94:	3fd00000 	.word	0x3fd00000
 800fe98:	3fe00000 	.word	0x3fe00000
 800fe9c:	bff00000 	.word	0xbff00000
 800fea0:	408fffff 	.word	0x408fffff
 800fea4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fea8:	f04f 0200 	mov.w	r2, #0
 800feac:	da08      	bge.n	800fec0 <__ieee754_pow+0x3f8>
 800feae:	4658      	mov	r0, fp
 800feb0:	4bcd      	ldr	r3, [pc, #820]	; (80101e8 <__ieee754_pow+0x720>)
 800feb2:	4661      	mov	r1, ip
 800feb4:	f7f0 fb78 	bl	80005a8 <__aeabi_dmul>
 800feb8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800febc:	4683      	mov	fp, r0
 800febe:	460c      	mov	r4, r1
 800fec0:	1523      	asrs	r3, r4, #20
 800fec2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fec6:	4413      	add	r3, r2
 800fec8:	930c      	str	r3, [sp, #48]	; 0x30
 800feca:	4bc8      	ldr	r3, [pc, #800]	; (80101ec <__ieee754_pow+0x724>)
 800fecc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fed0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800fed4:	429c      	cmp	r4, r3
 800fed6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800feda:	dd08      	ble.n	800feee <__ieee754_pow+0x426>
 800fedc:	4bc4      	ldr	r3, [pc, #784]	; (80101f0 <__ieee754_pow+0x728>)
 800fede:	429c      	cmp	r4, r3
 800fee0:	f340 815b 	ble.w	801019a <__ieee754_pow+0x6d2>
 800fee4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fee6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800feea:	3301      	adds	r3, #1
 800feec:	930c      	str	r3, [sp, #48]	; 0x30
 800feee:	f04f 0800 	mov.w	r8, #0
 800fef2:	4658      	mov	r0, fp
 800fef4:	4629      	mov	r1, r5
 800fef6:	4bbf      	ldr	r3, [pc, #764]	; (80101f4 <__ieee754_pow+0x72c>)
 800fef8:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800fefc:	444b      	add	r3, r9
 800fefe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ff02:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800ff06:	461a      	mov	r2, r3
 800ff08:	4623      	mov	r3, r4
 800ff0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ff0e:	f7f0 f993 	bl	8000238 <__aeabi_dsub>
 800ff12:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ff16:	4606      	mov	r6, r0
 800ff18:	460f      	mov	r7, r1
 800ff1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ff1e:	f7f0 f98d 	bl	800023c <__adddf3>
 800ff22:	4602      	mov	r2, r0
 800ff24:	460b      	mov	r3, r1
 800ff26:	2000      	movs	r0, #0
 800ff28:	49b3      	ldr	r1, [pc, #716]	; (80101f8 <__ieee754_pow+0x730>)
 800ff2a:	f7f0 fc67 	bl	80007fc <__aeabi_ddiv>
 800ff2e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ff32:	4602      	mov	r2, r0
 800ff34:	460b      	mov	r3, r1
 800ff36:	4630      	mov	r0, r6
 800ff38:	4639      	mov	r1, r7
 800ff3a:	f7f0 fb35 	bl	80005a8 <__aeabi_dmul>
 800ff3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ff42:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800ff46:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	106d      	asrs	r5, r5, #1
 800ff50:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ff54:	9304      	str	r3, [sp, #16]
 800ff56:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ff5a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ff5e:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 800ff62:	4650      	mov	r0, sl
 800ff64:	4659      	mov	r1, fp
 800ff66:	4614      	mov	r4, r2
 800ff68:	461d      	mov	r5, r3
 800ff6a:	f7f0 fb1d 	bl	80005a8 <__aeabi_dmul>
 800ff6e:	4602      	mov	r2, r0
 800ff70:	460b      	mov	r3, r1
 800ff72:	4630      	mov	r0, r6
 800ff74:	4639      	mov	r1, r7
 800ff76:	f7f0 f95f 	bl	8000238 <__aeabi_dsub>
 800ff7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ff7e:	4606      	mov	r6, r0
 800ff80:	460f      	mov	r7, r1
 800ff82:	4620      	mov	r0, r4
 800ff84:	4629      	mov	r1, r5
 800ff86:	f7f0 f957 	bl	8000238 <__aeabi_dsub>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	460b      	mov	r3, r1
 800ff8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ff92:	f7f0 f951 	bl	8000238 <__aeabi_dsub>
 800ff96:	4652      	mov	r2, sl
 800ff98:	465b      	mov	r3, fp
 800ff9a:	f7f0 fb05 	bl	80005a8 <__aeabi_dmul>
 800ff9e:	4602      	mov	r2, r0
 800ffa0:	460b      	mov	r3, r1
 800ffa2:	4630      	mov	r0, r6
 800ffa4:	4639      	mov	r1, r7
 800ffa6:	f7f0 f947 	bl	8000238 <__aeabi_dsub>
 800ffaa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ffae:	f7f0 fafb 	bl	80005a8 <__aeabi_dmul>
 800ffb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ffb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ffba:	4610      	mov	r0, r2
 800ffbc:	4619      	mov	r1, r3
 800ffbe:	f7f0 faf3 	bl	80005a8 <__aeabi_dmul>
 800ffc2:	a377      	add	r3, pc, #476	; (adr r3, 80101a0 <__ieee754_pow+0x6d8>)
 800ffc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc8:	4604      	mov	r4, r0
 800ffca:	460d      	mov	r5, r1
 800ffcc:	f7f0 faec 	bl	80005a8 <__aeabi_dmul>
 800ffd0:	a375      	add	r3, pc, #468	; (adr r3, 80101a8 <__ieee754_pow+0x6e0>)
 800ffd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd6:	f7f0 f931 	bl	800023c <__adddf3>
 800ffda:	4622      	mov	r2, r4
 800ffdc:	462b      	mov	r3, r5
 800ffde:	f7f0 fae3 	bl	80005a8 <__aeabi_dmul>
 800ffe2:	a373      	add	r3, pc, #460	; (adr r3, 80101b0 <__ieee754_pow+0x6e8>)
 800ffe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffe8:	f7f0 f928 	bl	800023c <__adddf3>
 800ffec:	4622      	mov	r2, r4
 800ffee:	462b      	mov	r3, r5
 800fff0:	f7f0 fada 	bl	80005a8 <__aeabi_dmul>
 800fff4:	a370      	add	r3, pc, #448	; (adr r3, 80101b8 <__ieee754_pow+0x6f0>)
 800fff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffa:	f7f0 f91f 	bl	800023c <__adddf3>
 800fffe:	4622      	mov	r2, r4
 8010000:	462b      	mov	r3, r5
 8010002:	f7f0 fad1 	bl	80005a8 <__aeabi_dmul>
 8010006:	a36e      	add	r3, pc, #440	; (adr r3, 80101c0 <__ieee754_pow+0x6f8>)
 8010008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801000c:	f7f0 f916 	bl	800023c <__adddf3>
 8010010:	4622      	mov	r2, r4
 8010012:	462b      	mov	r3, r5
 8010014:	f7f0 fac8 	bl	80005a8 <__aeabi_dmul>
 8010018:	a36b      	add	r3, pc, #428	; (adr r3, 80101c8 <__ieee754_pow+0x700>)
 801001a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801001e:	f7f0 f90d 	bl	800023c <__adddf3>
 8010022:	4622      	mov	r2, r4
 8010024:	4606      	mov	r6, r0
 8010026:	460f      	mov	r7, r1
 8010028:	462b      	mov	r3, r5
 801002a:	4620      	mov	r0, r4
 801002c:	4629      	mov	r1, r5
 801002e:	f7f0 fabb 	bl	80005a8 <__aeabi_dmul>
 8010032:	4602      	mov	r2, r0
 8010034:	460b      	mov	r3, r1
 8010036:	4630      	mov	r0, r6
 8010038:	4639      	mov	r1, r7
 801003a:	f7f0 fab5 	bl	80005a8 <__aeabi_dmul>
 801003e:	4604      	mov	r4, r0
 8010040:	460d      	mov	r5, r1
 8010042:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010046:	4652      	mov	r2, sl
 8010048:	465b      	mov	r3, fp
 801004a:	f7f0 f8f7 	bl	800023c <__adddf3>
 801004e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010052:	f7f0 faa9 	bl	80005a8 <__aeabi_dmul>
 8010056:	4622      	mov	r2, r4
 8010058:	462b      	mov	r3, r5
 801005a:	f7f0 f8ef 	bl	800023c <__adddf3>
 801005e:	4652      	mov	r2, sl
 8010060:	4606      	mov	r6, r0
 8010062:	460f      	mov	r7, r1
 8010064:	465b      	mov	r3, fp
 8010066:	4650      	mov	r0, sl
 8010068:	4659      	mov	r1, fp
 801006a:	f7f0 fa9d 	bl	80005a8 <__aeabi_dmul>
 801006e:	2200      	movs	r2, #0
 8010070:	4b62      	ldr	r3, [pc, #392]	; (80101fc <__ieee754_pow+0x734>)
 8010072:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010076:	f7f0 f8e1 	bl	800023c <__adddf3>
 801007a:	4632      	mov	r2, r6
 801007c:	463b      	mov	r3, r7
 801007e:	f7f0 f8dd 	bl	800023c <__adddf3>
 8010082:	9804      	ldr	r0, [sp, #16]
 8010084:	460d      	mov	r5, r1
 8010086:	4604      	mov	r4, r0
 8010088:	4602      	mov	r2, r0
 801008a:	460b      	mov	r3, r1
 801008c:	4650      	mov	r0, sl
 801008e:	4659      	mov	r1, fp
 8010090:	f7f0 fa8a 	bl	80005a8 <__aeabi_dmul>
 8010094:	2200      	movs	r2, #0
 8010096:	4682      	mov	sl, r0
 8010098:	468b      	mov	fp, r1
 801009a:	4b58      	ldr	r3, [pc, #352]	; (80101fc <__ieee754_pow+0x734>)
 801009c:	4620      	mov	r0, r4
 801009e:	4629      	mov	r1, r5
 80100a0:	f7f0 f8ca 	bl	8000238 <__aeabi_dsub>
 80100a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80100a8:	f7f0 f8c6 	bl	8000238 <__aeabi_dsub>
 80100ac:	4602      	mov	r2, r0
 80100ae:	460b      	mov	r3, r1
 80100b0:	4630      	mov	r0, r6
 80100b2:	4639      	mov	r1, r7
 80100b4:	f7f0 f8c0 	bl	8000238 <__aeabi_dsub>
 80100b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80100bc:	f7f0 fa74 	bl	80005a8 <__aeabi_dmul>
 80100c0:	4622      	mov	r2, r4
 80100c2:	4606      	mov	r6, r0
 80100c4:	460f      	mov	r7, r1
 80100c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80100ca:	462b      	mov	r3, r5
 80100cc:	f7f0 fa6c 	bl	80005a8 <__aeabi_dmul>
 80100d0:	4602      	mov	r2, r0
 80100d2:	460b      	mov	r3, r1
 80100d4:	4630      	mov	r0, r6
 80100d6:	4639      	mov	r1, r7
 80100d8:	f7f0 f8b0 	bl	800023c <__adddf3>
 80100dc:	4606      	mov	r6, r0
 80100de:	460f      	mov	r7, r1
 80100e0:	4602      	mov	r2, r0
 80100e2:	460b      	mov	r3, r1
 80100e4:	4650      	mov	r0, sl
 80100e6:	4659      	mov	r1, fp
 80100e8:	f7f0 f8a8 	bl	800023c <__adddf3>
 80100ec:	a338      	add	r3, pc, #224	; (adr r3, 80101d0 <__ieee754_pow+0x708>)
 80100ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f2:	9804      	ldr	r0, [sp, #16]
 80100f4:	460d      	mov	r5, r1
 80100f6:	4604      	mov	r4, r0
 80100f8:	f7f0 fa56 	bl	80005a8 <__aeabi_dmul>
 80100fc:	4652      	mov	r2, sl
 80100fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010102:	465b      	mov	r3, fp
 8010104:	4620      	mov	r0, r4
 8010106:	4629      	mov	r1, r5
 8010108:	f7f0 f896 	bl	8000238 <__aeabi_dsub>
 801010c:	4602      	mov	r2, r0
 801010e:	460b      	mov	r3, r1
 8010110:	4630      	mov	r0, r6
 8010112:	4639      	mov	r1, r7
 8010114:	f7f0 f890 	bl	8000238 <__aeabi_dsub>
 8010118:	a32f      	add	r3, pc, #188	; (adr r3, 80101d8 <__ieee754_pow+0x710>)
 801011a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801011e:	f7f0 fa43 	bl	80005a8 <__aeabi_dmul>
 8010122:	a32f      	add	r3, pc, #188	; (adr r3, 80101e0 <__ieee754_pow+0x718>)
 8010124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010128:	4606      	mov	r6, r0
 801012a:	460f      	mov	r7, r1
 801012c:	4620      	mov	r0, r4
 801012e:	4629      	mov	r1, r5
 8010130:	f7f0 fa3a 	bl	80005a8 <__aeabi_dmul>
 8010134:	4602      	mov	r2, r0
 8010136:	460b      	mov	r3, r1
 8010138:	4630      	mov	r0, r6
 801013a:	4639      	mov	r1, r7
 801013c:	f7f0 f87e 	bl	800023c <__adddf3>
 8010140:	4b2f      	ldr	r3, [pc, #188]	; (8010200 <__ieee754_pow+0x738>)
 8010142:	444b      	add	r3, r9
 8010144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010148:	f7f0 f878 	bl	800023c <__adddf3>
 801014c:	4604      	mov	r4, r0
 801014e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010150:	460d      	mov	r5, r1
 8010152:	f7f0 f9bf 	bl	80004d4 <__aeabi_i2d>
 8010156:	4606      	mov	r6, r0
 8010158:	460f      	mov	r7, r1
 801015a:	4b2a      	ldr	r3, [pc, #168]	; (8010204 <__ieee754_pow+0x73c>)
 801015c:	4622      	mov	r2, r4
 801015e:	444b      	add	r3, r9
 8010160:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010164:	462b      	mov	r3, r5
 8010166:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801016a:	f7f0 f867 	bl	800023c <__adddf3>
 801016e:	4642      	mov	r2, r8
 8010170:	464b      	mov	r3, r9
 8010172:	f7f0 f863 	bl	800023c <__adddf3>
 8010176:	4632      	mov	r2, r6
 8010178:	463b      	mov	r3, r7
 801017a:	f7f0 f85f 	bl	800023c <__adddf3>
 801017e:	9804      	ldr	r0, [sp, #16]
 8010180:	4632      	mov	r2, r6
 8010182:	463b      	mov	r3, r7
 8010184:	4682      	mov	sl, r0
 8010186:	468b      	mov	fp, r1
 8010188:	f7f0 f856 	bl	8000238 <__aeabi_dsub>
 801018c:	4642      	mov	r2, r8
 801018e:	464b      	mov	r3, r9
 8010190:	f7f0 f852 	bl	8000238 <__aeabi_dsub>
 8010194:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010198:	e60b      	b.n	800fdb2 <__ieee754_pow+0x2ea>
 801019a:	f04f 0801 	mov.w	r8, #1
 801019e:	e6a8      	b.n	800fef2 <__ieee754_pow+0x42a>
 80101a0:	4a454eef 	.word	0x4a454eef
 80101a4:	3fca7e28 	.word	0x3fca7e28
 80101a8:	93c9db65 	.word	0x93c9db65
 80101ac:	3fcd864a 	.word	0x3fcd864a
 80101b0:	a91d4101 	.word	0xa91d4101
 80101b4:	3fd17460 	.word	0x3fd17460
 80101b8:	518f264d 	.word	0x518f264d
 80101bc:	3fd55555 	.word	0x3fd55555
 80101c0:	db6fabff 	.word	0xdb6fabff
 80101c4:	3fdb6db6 	.word	0x3fdb6db6
 80101c8:	33333303 	.word	0x33333303
 80101cc:	3fe33333 	.word	0x3fe33333
 80101d0:	e0000000 	.word	0xe0000000
 80101d4:	3feec709 	.word	0x3feec709
 80101d8:	dc3a03fd 	.word	0xdc3a03fd
 80101dc:	3feec709 	.word	0x3feec709
 80101e0:	145b01f5 	.word	0x145b01f5
 80101e4:	be3e2fe0 	.word	0xbe3e2fe0
 80101e8:	43400000 	.word	0x43400000
 80101ec:	0003988e 	.word	0x0003988e
 80101f0:	000bb679 	.word	0x000bb679
 80101f4:	0801f300 	.word	0x0801f300
 80101f8:	3ff00000 	.word	0x3ff00000
 80101fc:	40080000 	.word	0x40080000
 8010200:	0801f320 	.word	0x0801f320
 8010204:	0801f310 	.word	0x0801f310
 8010208:	a39b      	add	r3, pc, #620	; (adr r3, 8010478 <__ieee754_pow+0x9b0>)
 801020a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020e:	4640      	mov	r0, r8
 8010210:	4649      	mov	r1, r9
 8010212:	f7f0 f813 	bl	800023c <__adddf3>
 8010216:	4622      	mov	r2, r4
 8010218:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801021c:	462b      	mov	r3, r5
 801021e:	4650      	mov	r0, sl
 8010220:	4639      	mov	r1, r7
 8010222:	f7f0 f809 	bl	8000238 <__aeabi_dsub>
 8010226:	4602      	mov	r2, r0
 8010228:	460b      	mov	r3, r1
 801022a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801022e:	f7f0 fc4b 	bl	8000ac8 <__aeabi_dcmpgt>
 8010232:	2800      	cmp	r0, #0
 8010234:	f47f ae0d 	bne.w	800fe52 <__ieee754_pow+0x38a>
 8010238:	4aa3      	ldr	r2, [pc, #652]	; (80104c8 <__ieee754_pow+0xa00>)
 801023a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 801023e:	4293      	cmp	r3, r2
 8010240:	f340 8103 	ble.w	801044a <__ieee754_pow+0x982>
 8010244:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010248:	2000      	movs	r0, #0
 801024a:	151b      	asrs	r3, r3, #20
 801024c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010250:	fa4a f303 	asr.w	r3, sl, r3
 8010254:	4433      	add	r3, r6
 8010256:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801025a:	4f9c      	ldr	r7, [pc, #624]	; (80104cc <__ieee754_pow+0xa04>)
 801025c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010260:	4117      	asrs	r7, r2
 8010262:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010266:	ea23 0107 	bic.w	r1, r3, r7
 801026a:	f1c2 0214 	rsb	r2, r2, #20
 801026e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010272:	fa4a fa02 	asr.w	sl, sl, r2
 8010276:	2e00      	cmp	r6, #0
 8010278:	4602      	mov	r2, r0
 801027a:	460b      	mov	r3, r1
 801027c:	4620      	mov	r0, r4
 801027e:	4629      	mov	r1, r5
 8010280:	bfb8      	it	lt
 8010282:	f1ca 0a00 	rsblt	sl, sl, #0
 8010286:	f7ef ffd7 	bl	8000238 <__aeabi_dsub>
 801028a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801028e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010292:	4642      	mov	r2, r8
 8010294:	464b      	mov	r3, r9
 8010296:	f7ef ffd1 	bl	800023c <__adddf3>
 801029a:	a379      	add	r3, pc, #484	; (adr r3, 8010480 <__ieee754_pow+0x9b8>)
 801029c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102a0:	2000      	movs	r0, #0
 80102a2:	460d      	mov	r5, r1
 80102a4:	4604      	mov	r4, r0
 80102a6:	f7f0 f97f 	bl	80005a8 <__aeabi_dmul>
 80102aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102ae:	4606      	mov	r6, r0
 80102b0:	460f      	mov	r7, r1
 80102b2:	4620      	mov	r0, r4
 80102b4:	4629      	mov	r1, r5
 80102b6:	f7ef ffbf 	bl	8000238 <__aeabi_dsub>
 80102ba:	4602      	mov	r2, r0
 80102bc:	460b      	mov	r3, r1
 80102be:	4640      	mov	r0, r8
 80102c0:	4649      	mov	r1, r9
 80102c2:	f7ef ffb9 	bl	8000238 <__aeabi_dsub>
 80102c6:	a370      	add	r3, pc, #448	; (adr r3, 8010488 <__ieee754_pow+0x9c0>)
 80102c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102cc:	f7f0 f96c 	bl	80005a8 <__aeabi_dmul>
 80102d0:	a36f      	add	r3, pc, #444	; (adr r3, 8010490 <__ieee754_pow+0x9c8>)
 80102d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d6:	4680      	mov	r8, r0
 80102d8:	4689      	mov	r9, r1
 80102da:	4620      	mov	r0, r4
 80102dc:	4629      	mov	r1, r5
 80102de:	f7f0 f963 	bl	80005a8 <__aeabi_dmul>
 80102e2:	4602      	mov	r2, r0
 80102e4:	460b      	mov	r3, r1
 80102e6:	4640      	mov	r0, r8
 80102e8:	4649      	mov	r1, r9
 80102ea:	f7ef ffa7 	bl	800023c <__adddf3>
 80102ee:	4604      	mov	r4, r0
 80102f0:	460d      	mov	r5, r1
 80102f2:	4602      	mov	r2, r0
 80102f4:	460b      	mov	r3, r1
 80102f6:	4630      	mov	r0, r6
 80102f8:	4639      	mov	r1, r7
 80102fa:	f7ef ff9f 	bl	800023c <__adddf3>
 80102fe:	4632      	mov	r2, r6
 8010300:	463b      	mov	r3, r7
 8010302:	4680      	mov	r8, r0
 8010304:	4689      	mov	r9, r1
 8010306:	f7ef ff97 	bl	8000238 <__aeabi_dsub>
 801030a:	4602      	mov	r2, r0
 801030c:	460b      	mov	r3, r1
 801030e:	4620      	mov	r0, r4
 8010310:	4629      	mov	r1, r5
 8010312:	f7ef ff91 	bl	8000238 <__aeabi_dsub>
 8010316:	4642      	mov	r2, r8
 8010318:	4606      	mov	r6, r0
 801031a:	460f      	mov	r7, r1
 801031c:	464b      	mov	r3, r9
 801031e:	4640      	mov	r0, r8
 8010320:	4649      	mov	r1, r9
 8010322:	f7f0 f941 	bl	80005a8 <__aeabi_dmul>
 8010326:	a35c      	add	r3, pc, #368	; (adr r3, 8010498 <__ieee754_pow+0x9d0>)
 8010328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801032c:	4604      	mov	r4, r0
 801032e:	460d      	mov	r5, r1
 8010330:	f7f0 f93a 	bl	80005a8 <__aeabi_dmul>
 8010334:	a35a      	add	r3, pc, #360	; (adr r3, 80104a0 <__ieee754_pow+0x9d8>)
 8010336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801033a:	f7ef ff7d 	bl	8000238 <__aeabi_dsub>
 801033e:	4622      	mov	r2, r4
 8010340:	462b      	mov	r3, r5
 8010342:	f7f0 f931 	bl	80005a8 <__aeabi_dmul>
 8010346:	a358      	add	r3, pc, #352	; (adr r3, 80104a8 <__ieee754_pow+0x9e0>)
 8010348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801034c:	f7ef ff76 	bl	800023c <__adddf3>
 8010350:	4622      	mov	r2, r4
 8010352:	462b      	mov	r3, r5
 8010354:	f7f0 f928 	bl	80005a8 <__aeabi_dmul>
 8010358:	a355      	add	r3, pc, #340	; (adr r3, 80104b0 <__ieee754_pow+0x9e8>)
 801035a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801035e:	f7ef ff6b 	bl	8000238 <__aeabi_dsub>
 8010362:	4622      	mov	r2, r4
 8010364:	462b      	mov	r3, r5
 8010366:	f7f0 f91f 	bl	80005a8 <__aeabi_dmul>
 801036a:	a353      	add	r3, pc, #332	; (adr r3, 80104b8 <__ieee754_pow+0x9f0>)
 801036c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010370:	f7ef ff64 	bl	800023c <__adddf3>
 8010374:	4622      	mov	r2, r4
 8010376:	462b      	mov	r3, r5
 8010378:	f7f0 f916 	bl	80005a8 <__aeabi_dmul>
 801037c:	4602      	mov	r2, r0
 801037e:	460b      	mov	r3, r1
 8010380:	4640      	mov	r0, r8
 8010382:	4649      	mov	r1, r9
 8010384:	f7ef ff58 	bl	8000238 <__aeabi_dsub>
 8010388:	4604      	mov	r4, r0
 801038a:	460d      	mov	r5, r1
 801038c:	4602      	mov	r2, r0
 801038e:	460b      	mov	r3, r1
 8010390:	4640      	mov	r0, r8
 8010392:	4649      	mov	r1, r9
 8010394:	f7f0 f908 	bl	80005a8 <__aeabi_dmul>
 8010398:	2200      	movs	r2, #0
 801039a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801039e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80103a2:	4620      	mov	r0, r4
 80103a4:	4629      	mov	r1, r5
 80103a6:	f7ef ff47 	bl	8000238 <__aeabi_dsub>
 80103aa:	4602      	mov	r2, r0
 80103ac:	460b      	mov	r3, r1
 80103ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103b2:	f7f0 fa23 	bl	80007fc <__aeabi_ddiv>
 80103b6:	4632      	mov	r2, r6
 80103b8:	4604      	mov	r4, r0
 80103ba:	460d      	mov	r5, r1
 80103bc:	463b      	mov	r3, r7
 80103be:	4640      	mov	r0, r8
 80103c0:	4649      	mov	r1, r9
 80103c2:	f7f0 f8f1 	bl	80005a8 <__aeabi_dmul>
 80103c6:	4632      	mov	r2, r6
 80103c8:	463b      	mov	r3, r7
 80103ca:	f7ef ff37 	bl	800023c <__adddf3>
 80103ce:	4602      	mov	r2, r0
 80103d0:	460b      	mov	r3, r1
 80103d2:	4620      	mov	r0, r4
 80103d4:	4629      	mov	r1, r5
 80103d6:	f7ef ff2f 	bl	8000238 <__aeabi_dsub>
 80103da:	4642      	mov	r2, r8
 80103dc:	464b      	mov	r3, r9
 80103de:	f7ef ff2b 	bl	8000238 <__aeabi_dsub>
 80103e2:	4602      	mov	r2, r0
 80103e4:	460b      	mov	r3, r1
 80103e6:	2000      	movs	r0, #0
 80103e8:	4939      	ldr	r1, [pc, #228]	; (80104d0 <__ieee754_pow+0xa08>)
 80103ea:	f7ef ff25 	bl	8000238 <__aeabi_dsub>
 80103ee:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80103f2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80103f6:	da2b      	bge.n	8010450 <__ieee754_pow+0x988>
 80103f8:	4652      	mov	r2, sl
 80103fa:	f001 f8ed 	bl	80115d8 <scalbn>
 80103fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010402:	f7ff bbf6 	b.w	800fbf2 <__ieee754_pow+0x12a>
 8010406:	4b33      	ldr	r3, [pc, #204]	; (80104d4 <__ieee754_pow+0xa0c>)
 8010408:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 801040c:	429f      	cmp	r7, r3
 801040e:	f77f af13 	ble.w	8010238 <__ieee754_pow+0x770>
 8010412:	4b31      	ldr	r3, [pc, #196]	; (80104d8 <__ieee754_pow+0xa10>)
 8010414:	440b      	add	r3, r1
 8010416:	4303      	orrs	r3, r0
 8010418:	d00b      	beq.n	8010432 <__ieee754_pow+0x96a>
 801041a:	a329      	add	r3, pc, #164	; (adr r3, 80104c0 <__ieee754_pow+0x9f8>)
 801041c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010420:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010424:	f7f0 f8c0 	bl	80005a8 <__aeabi_dmul>
 8010428:	a325      	add	r3, pc, #148	; (adr r3, 80104c0 <__ieee754_pow+0x9f8>)
 801042a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042e:	f7ff bbe0 	b.w	800fbf2 <__ieee754_pow+0x12a>
 8010432:	4622      	mov	r2, r4
 8010434:	462b      	mov	r3, r5
 8010436:	f7ef feff 	bl	8000238 <__aeabi_dsub>
 801043a:	4642      	mov	r2, r8
 801043c:	464b      	mov	r3, r9
 801043e:	f7f0 fb39 	bl	8000ab4 <__aeabi_dcmpge>
 8010442:	2800      	cmp	r0, #0
 8010444:	f43f aef8 	beq.w	8010238 <__ieee754_pow+0x770>
 8010448:	e7e7      	b.n	801041a <__ieee754_pow+0x952>
 801044a:	f04f 0a00 	mov.w	sl, #0
 801044e:	e71e      	b.n	801028e <__ieee754_pow+0x7c6>
 8010450:	4621      	mov	r1, r4
 8010452:	e7d4      	b.n	80103fe <__ieee754_pow+0x936>
 8010454:	f04f 0b00 	mov.w	fp, #0
 8010458:	f8df c074 	ldr.w	ip, [pc, #116]	; 80104d0 <__ieee754_pow+0xa08>
 801045c:	f7ff bb95 	b.w	800fb8a <__ieee754_pow+0xc2>
 8010460:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8010464:	f7ff bb91 	b.w	800fb8a <__ieee754_pow+0xc2>
 8010468:	4638      	mov	r0, r7
 801046a:	4641      	mov	r1, r8
 801046c:	f7ff bbc3 	b.w	800fbf6 <__ieee754_pow+0x12e>
 8010470:	9200      	str	r2, [sp, #0]
 8010472:	f7ff bb9f 	b.w	800fbb4 <__ieee754_pow+0xec>
 8010476:	bf00      	nop
 8010478:	652b82fe 	.word	0x652b82fe
 801047c:	3c971547 	.word	0x3c971547
 8010480:	00000000 	.word	0x00000000
 8010484:	3fe62e43 	.word	0x3fe62e43
 8010488:	fefa39ef 	.word	0xfefa39ef
 801048c:	3fe62e42 	.word	0x3fe62e42
 8010490:	0ca86c39 	.word	0x0ca86c39
 8010494:	be205c61 	.word	0xbe205c61
 8010498:	72bea4d0 	.word	0x72bea4d0
 801049c:	3e663769 	.word	0x3e663769
 80104a0:	c5d26bf1 	.word	0xc5d26bf1
 80104a4:	3ebbbd41 	.word	0x3ebbbd41
 80104a8:	af25de2c 	.word	0xaf25de2c
 80104ac:	3f11566a 	.word	0x3f11566a
 80104b0:	16bebd93 	.word	0x16bebd93
 80104b4:	3f66c16c 	.word	0x3f66c16c
 80104b8:	5555553e 	.word	0x5555553e
 80104bc:	3fc55555 	.word	0x3fc55555
 80104c0:	c2f8f359 	.word	0xc2f8f359
 80104c4:	01a56e1f 	.word	0x01a56e1f
 80104c8:	3fe00000 	.word	0x3fe00000
 80104cc:	000fffff 	.word	0x000fffff
 80104d0:	3ff00000 	.word	0x3ff00000
 80104d4:	4090cbff 	.word	0x4090cbff
 80104d8:	3f6f3400 	.word	0x3f6f3400
 80104dc:	00000000 	.word	0x00000000

080104e0 <__ieee754_rem_pio2>:
 80104e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104e4:	4614      	mov	r4, r2
 80104e6:	4ac2      	ldr	r2, [pc, #776]	; (80107f0 <__ieee754_rem_pio2+0x310>)
 80104e8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80104ec:	4592      	cmp	sl, r2
 80104ee:	b08d      	sub	sp, #52	; 0x34
 80104f0:	468b      	mov	fp, r1
 80104f2:	dc07      	bgt.n	8010504 <__ieee754_rem_pio2+0x24>
 80104f4:	2200      	movs	r2, #0
 80104f6:	2300      	movs	r3, #0
 80104f8:	e9c4 0100 	strd	r0, r1, [r4]
 80104fc:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010500:	2500      	movs	r5, #0
 8010502:	e023      	b.n	801054c <__ieee754_rem_pio2+0x6c>
 8010504:	4abb      	ldr	r2, [pc, #748]	; (80107f4 <__ieee754_rem_pio2+0x314>)
 8010506:	4592      	cmp	sl, r2
 8010508:	dc71      	bgt.n	80105ee <__ieee754_rem_pio2+0x10e>
 801050a:	a3ab      	add	r3, pc, #684	; (adr r3, 80107b8 <__ieee754_rem_pio2+0x2d8>)
 801050c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010510:	2900      	cmp	r1, #0
 8010512:	4db9      	ldr	r5, [pc, #740]	; (80107f8 <__ieee754_rem_pio2+0x318>)
 8010514:	dd36      	ble.n	8010584 <__ieee754_rem_pio2+0xa4>
 8010516:	f7ef fe8f 	bl	8000238 <__aeabi_dsub>
 801051a:	45aa      	cmp	sl, r5
 801051c:	4606      	mov	r6, r0
 801051e:	460f      	mov	r7, r1
 8010520:	d018      	beq.n	8010554 <__ieee754_rem_pio2+0x74>
 8010522:	a3a7      	add	r3, pc, #668	; (adr r3, 80107c0 <__ieee754_rem_pio2+0x2e0>)
 8010524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010528:	f7ef fe86 	bl	8000238 <__aeabi_dsub>
 801052c:	4602      	mov	r2, r0
 801052e:	460b      	mov	r3, r1
 8010530:	4630      	mov	r0, r6
 8010532:	e9c4 2300 	strd	r2, r3, [r4]
 8010536:	4639      	mov	r1, r7
 8010538:	f7ef fe7e 	bl	8000238 <__aeabi_dsub>
 801053c:	a3a0      	add	r3, pc, #640	; (adr r3, 80107c0 <__ieee754_rem_pio2+0x2e0>)
 801053e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010542:	f7ef fe79 	bl	8000238 <__aeabi_dsub>
 8010546:	2501      	movs	r5, #1
 8010548:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801054c:	4628      	mov	r0, r5
 801054e:	b00d      	add	sp, #52	; 0x34
 8010550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010554:	a39c      	add	r3, pc, #624	; (adr r3, 80107c8 <__ieee754_rem_pio2+0x2e8>)
 8010556:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055a:	f7ef fe6d 	bl	8000238 <__aeabi_dsub>
 801055e:	a39c      	add	r3, pc, #624	; (adr r3, 80107d0 <__ieee754_rem_pio2+0x2f0>)
 8010560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010564:	4606      	mov	r6, r0
 8010566:	460f      	mov	r7, r1
 8010568:	f7ef fe66 	bl	8000238 <__aeabi_dsub>
 801056c:	4602      	mov	r2, r0
 801056e:	460b      	mov	r3, r1
 8010570:	4630      	mov	r0, r6
 8010572:	e9c4 2300 	strd	r2, r3, [r4]
 8010576:	4639      	mov	r1, r7
 8010578:	f7ef fe5e 	bl	8000238 <__aeabi_dsub>
 801057c:	a394      	add	r3, pc, #592	; (adr r3, 80107d0 <__ieee754_rem_pio2+0x2f0>)
 801057e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010582:	e7de      	b.n	8010542 <__ieee754_rem_pio2+0x62>
 8010584:	f7ef fe5a 	bl	800023c <__adddf3>
 8010588:	45aa      	cmp	sl, r5
 801058a:	4606      	mov	r6, r0
 801058c:	460f      	mov	r7, r1
 801058e:	d016      	beq.n	80105be <__ieee754_rem_pio2+0xde>
 8010590:	a38b      	add	r3, pc, #556	; (adr r3, 80107c0 <__ieee754_rem_pio2+0x2e0>)
 8010592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010596:	f7ef fe51 	bl	800023c <__adddf3>
 801059a:	4602      	mov	r2, r0
 801059c:	460b      	mov	r3, r1
 801059e:	4630      	mov	r0, r6
 80105a0:	e9c4 2300 	strd	r2, r3, [r4]
 80105a4:	4639      	mov	r1, r7
 80105a6:	f7ef fe47 	bl	8000238 <__aeabi_dsub>
 80105aa:	a385      	add	r3, pc, #532	; (adr r3, 80107c0 <__ieee754_rem_pio2+0x2e0>)
 80105ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b0:	f7ef fe44 	bl	800023c <__adddf3>
 80105b4:	f04f 35ff 	mov.w	r5, #4294967295
 80105b8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80105bc:	e7c6      	b.n	801054c <__ieee754_rem_pio2+0x6c>
 80105be:	a382      	add	r3, pc, #520	; (adr r3, 80107c8 <__ieee754_rem_pio2+0x2e8>)
 80105c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c4:	f7ef fe3a 	bl	800023c <__adddf3>
 80105c8:	a381      	add	r3, pc, #516	; (adr r3, 80107d0 <__ieee754_rem_pio2+0x2f0>)
 80105ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ce:	4606      	mov	r6, r0
 80105d0:	460f      	mov	r7, r1
 80105d2:	f7ef fe33 	bl	800023c <__adddf3>
 80105d6:	4602      	mov	r2, r0
 80105d8:	460b      	mov	r3, r1
 80105da:	4630      	mov	r0, r6
 80105dc:	e9c4 2300 	strd	r2, r3, [r4]
 80105e0:	4639      	mov	r1, r7
 80105e2:	f7ef fe29 	bl	8000238 <__aeabi_dsub>
 80105e6:	a37a      	add	r3, pc, #488	; (adr r3, 80107d0 <__ieee754_rem_pio2+0x2f0>)
 80105e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ec:	e7e0      	b.n	80105b0 <__ieee754_rem_pio2+0xd0>
 80105ee:	4a83      	ldr	r2, [pc, #524]	; (80107fc <__ieee754_rem_pio2+0x31c>)
 80105f0:	4592      	cmp	sl, r2
 80105f2:	f300 80d2 	bgt.w	801079a <__ieee754_rem_pio2+0x2ba>
 80105f6:	f000 fecd 	bl	8011394 <fabs>
 80105fa:	a377      	add	r3, pc, #476	; (adr r3, 80107d8 <__ieee754_rem_pio2+0x2f8>)
 80105fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010600:	4606      	mov	r6, r0
 8010602:	460f      	mov	r7, r1
 8010604:	f7ef ffd0 	bl	80005a8 <__aeabi_dmul>
 8010608:	2200      	movs	r2, #0
 801060a:	4b7d      	ldr	r3, [pc, #500]	; (8010800 <__ieee754_rem_pio2+0x320>)
 801060c:	f7ef fe16 	bl	800023c <__adddf3>
 8010610:	f7f0 fa7a 	bl	8000b08 <__aeabi_d2iz>
 8010614:	4605      	mov	r5, r0
 8010616:	f7ef ff5d 	bl	80004d4 <__aeabi_i2d>
 801061a:	a367      	add	r3, pc, #412	; (adr r3, 80107b8 <__ieee754_rem_pio2+0x2d8>)
 801061c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010620:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010624:	f7ef ffc0 	bl	80005a8 <__aeabi_dmul>
 8010628:	4602      	mov	r2, r0
 801062a:	460b      	mov	r3, r1
 801062c:	4630      	mov	r0, r6
 801062e:	4639      	mov	r1, r7
 8010630:	f7ef fe02 	bl	8000238 <__aeabi_dsub>
 8010634:	a362      	add	r3, pc, #392	; (adr r3, 80107c0 <__ieee754_rem_pio2+0x2e0>)
 8010636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801063a:	4606      	mov	r6, r0
 801063c:	460f      	mov	r7, r1
 801063e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010642:	f7ef ffb1 	bl	80005a8 <__aeabi_dmul>
 8010646:	2d1f      	cmp	r5, #31
 8010648:	4680      	mov	r8, r0
 801064a:	4689      	mov	r9, r1
 801064c:	dc0e      	bgt.n	801066c <__ieee754_rem_pio2+0x18c>
 801064e:	4b6d      	ldr	r3, [pc, #436]	; (8010804 <__ieee754_rem_pio2+0x324>)
 8010650:	1e6a      	subs	r2, r5, #1
 8010652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010656:	4553      	cmp	r3, sl
 8010658:	d008      	beq.n	801066c <__ieee754_rem_pio2+0x18c>
 801065a:	4642      	mov	r2, r8
 801065c:	464b      	mov	r3, r9
 801065e:	4630      	mov	r0, r6
 8010660:	4639      	mov	r1, r7
 8010662:	f7ef fde9 	bl	8000238 <__aeabi_dsub>
 8010666:	e9c4 0100 	strd	r0, r1, [r4]
 801066a:	e011      	b.n	8010690 <__ieee754_rem_pio2+0x1b0>
 801066c:	464b      	mov	r3, r9
 801066e:	4642      	mov	r2, r8
 8010670:	4630      	mov	r0, r6
 8010672:	4639      	mov	r1, r7
 8010674:	f7ef fde0 	bl	8000238 <__aeabi_dsub>
 8010678:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801067c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010680:	ebaa 0303 	sub.w	r3, sl, r3
 8010684:	2b10      	cmp	r3, #16
 8010686:	dc1f      	bgt.n	80106c8 <__ieee754_rem_pio2+0x1e8>
 8010688:	4602      	mov	r2, r0
 801068a:	460b      	mov	r3, r1
 801068c:	e9c4 2300 	strd	r2, r3, [r4]
 8010690:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8010694:	4630      	mov	r0, r6
 8010696:	4653      	mov	r3, sl
 8010698:	4639      	mov	r1, r7
 801069a:	f7ef fdcd 	bl	8000238 <__aeabi_dsub>
 801069e:	4642      	mov	r2, r8
 80106a0:	464b      	mov	r3, r9
 80106a2:	f7ef fdc9 	bl	8000238 <__aeabi_dsub>
 80106a6:	4602      	mov	r2, r0
 80106a8:	460b      	mov	r3, r1
 80106aa:	f1bb 0f00 	cmp.w	fp, #0
 80106ae:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80106b2:	f6bf af4b 	bge.w	801054c <__ieee754_rem_pio2+0x6c>
 80106b6:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80106ba:	e9c4 3001 	strd	r3, r0, [r4, #4]
 80106be:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80106c2:	60e1      	str	r1, [r4, #12]
 80106c4:	426d      	negs	r5, r5
 80106c6:	e741      	b.n	801054c <__ieee754_rem_pio2+0x6c>
 80106c8:	a33f      	add	r3, pc, #252	; (adr r3, 80107c8 <__ieee754_rem_pio2+0x2e8>)
 80106ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106d2:	f7ef ff69 	bl	80005a8 <__aeabi_dmul>
 80106d6:	4680      	mov	r8, r0
 80106d8:	4689      	mov	r9, r1
 80106da:	4602      	mov	r2, r0
 80106dc:	460b      	mov	r3, r1
 80106de:	4630      	mov	r0, r6
 80106e0:	4639      	mov	r1, r7
 80106e2:	f7ef fda9 	bl	8000238 <__aeabi_dsub>
 80106e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80106ea:	4602      	mov	r2, r0
 80106ec:	460b      	mov	r3, r1
 80106ee:	4630      	mov	r0, r6
 80106f0:	4639      	mov	r1, r7
 80106f2:	f7ef fda1 	bl	8000238 <__aeabi_dsub>
 80106f6:	4642      	mov	r2, r8
 80106f8:	464b      	mov	r3, r9
 80106fa:	f7ef fd9d 	bl	8000238 <__aeabi_dsub>
 80106fe:	a334      	add	r3, pc, #208	; (adr r3, 80107d0 <__ieee754_rem_pio2+0x2f0>)
 8010700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010704:	4606      	mov	r6, r0
 8010706:	460f      	mov	r7, r1
 8010708:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801070c:	f7ef ff4c 	bl	80005a8 <__aeabi_dmul>
 8010710:	4632      	mov	r2, r6
 8010712:	463b      	mov	r3, r7
 8010714:	f7ef fd90 	bl	8000238 <__aeabi_dsub>
 8010718:	460b      	mov	r3, r1
 801071a:	4602      	mov	r2, r0
 801071c:	4680      	mov	r8, r0
 801071e:	4689      	mov	r9, r1
 8010720:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010724:	f7ef fd88 	bl	8000238 <__aeabi_dsub>
 8010728:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801072c:	ebaa 0a03 	sub.w	sl, sl, r3
 8010730:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8010734:	dc06      	bgt.n	8010744 <__ieee754_rem_pio2+0x264>
 8010736:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 801073a:	4602      	mov	r2, r0
 801073c:	460b      	mov	r3, r1
 801073e:	e9c4 2300 	strd	r2, r3, [r4]
 8010742:	e7a5      	b.n	8010690 <__ieee754_rem_pio2+0x1b0>
 8010744:	a326      	add	r3, pc, #152	; (adr r3, 80107e0 <__ieee754_rem_pio2+0x300>)
 8010746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801074a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801074e:	f7ef ff2b 	bl	80005a8 <__aeabi_dmul>
 8010752:	4680      	mov	r8, r0
 8010754:	4689      	mov	r9, r1
 8010756:	4602      	mov	r2, r0
 8010758:	460b      	mov	r3, r1
 801075a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801075e:	f7ef fd6b 	bl	8000238 <__aeabi_dsub>
 8010762:	4602      	mov	r2, r0
 8010764:	460b      	mov	r3, r1
 8010766:	4606      	mov	r6, r0
 8010768:	460f      	mov	r7, r1
 801076a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801076e:	f7ef fd63 	bl	8000238 <__aeabi_dsub>
 8010772:	4642      	mov	r2, r8
 8010774:	464b      	mov	r3, r9
 8010776:	f7ef fd5f 	bl	8000238 <__aeabi_dsub>
 801077a:	a31b      	add	r3, pc, #108	; (adr r3, 80107e8 <__ieee754_rem_pio2+0x308>)
 801077c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010780:	4680      	mov	r8, r0
 8010782:	4689      	mov	r9, r1
 8010784:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010788:	f7ef ff0e 	bl	80005a8 <__aeabi_dmul>
 801078c:	4642      	mov	r2, r8
 801078e:	464b      	mov	r3, r9
 8010790:	f7ef fd52 	bl	8000238 <__aeabi_dsub>
 8010794:	4680      	mov	r8, r0
 8010796:	4689      	mov	r9, r1
 8010798:	e75f      	b.n	801065a <__ieee754_rem_pio2+0x17a>
 801079a:	4a1b      	ldr	r2, [pc, #108]	; (8010808 <__ieee754_rem_pio2+0x328>)
 801079c:	4592      	cmp	sl, r2
 801079e:	dd35      	ble.n	801080c <__ieee754_rem_pio2+0x32c>
 80107a0:	4602      	mov	r2, r0
 80107a2:	460b      	mov	r3, r1
 80107a4:	f7ef fd48 	bl	8000238 <__aeabi_dsub>
 80107a8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80107ac:	e9c4 0100 	strd	r0, r1, [r4]
 80107b0:	e6a6      	b.n	8010500 <__ieee754_rem_pio2+0x20>
 80107b2:	bf00      	nop
 80107b4:	f3af 8000 	nop.w
 80107b8:	54400000 	.word	0x54400000
 80107bc:	3ff921fb 	.word	0x3ff921fb
 80107c0:	1a626331 	.word	0x1a626331
 80107c4:	3dd0b461 	.word	0x3dd0b461
 80107c8:	1a600000 	.word	0x1a600000
 80107cc:	3dd0b461 	.word	0x3dd0b461
 80107d0:	2e037073 	.word	0x2e037073
 80107d4:	3ba3198a 	.word	0x3ba3198a
 80107d8:	6dc9c883 	.word	0x6dc9c883
 80107dc:	3fe45f30 	.word	0x3fe45f30
 80107e0:	2e000000 	.word	0x2e000000
 80107e4:	3ba3198a 	.word	0x3ba3198a
 80107e8:	252049c1 	.word	0x252049c1
 80107ec:	397b839a 	.word	0x397b839a
 80107f0:	3fe921fb 	.word	0x3fe921fb
 80107f4:	4002d97b 	.word	0x4002d97b
 80107f8:	3ff921fb 	.word	0x3ff921fb
 80107fc:	413921fb 	.word	0x413921fb
 8010800:	3fe00000 	.word	0x3fe00000
 8010804:	0801f330 	.word	0x0801f330
 8010808:	7fefffff 	.word	0x7fefffff
 801080c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8010810:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8010814:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8010818:	460f      	mov	r7, r1
 801081a:	4606      	mov	r6, r0
 801081c:	f7f0 f974 	bl	8000b08 <__aeabi_d2iz>
 8010820:	f7ef fe58 	bl	80004d4 <__aeabi_i2d>
 8010824:	4602      	mov	r2, r0
 8010826:	460b      	mov	r3, r1
 8010828:	4630      	mov	r0, r6
 801082a:	4639      	mov	r1, r7
 801082c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010830:	f7ef fd02 	bl	8000238 <__aeabi_dsub>
 8010834:	2200      	movs	r2, #0
 8010836:	4b20      	ldr	r3, [pc, #128]	; (80108b8 <__ieee754_rem_pio2+0x3d8>)
 8010838:	f7ef feb6 	bl	80005a8 <__aeabi_dmul>
 801083c:	460f      	mov	r7, r1
 801083e:	4606      	mov	r6, r0
 8010840:	f7f0 f962 	bl	8000b08 <__aeabi_d2iz>
 8010844:	f7ef fe46 	bl	80004d4 <__aeabi_i2d>
 8010848:	4602      	mov	r2, r0
 801084a:	460b      	mov	r3, r1
 801084c:	4630      	mov	r0, r6
 801084e:	4639      	mov	r1, r7
 8010850:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010854:	f7ef fcf0 	bl	8000238 <__aeabi_dsub>
 8010858:	2200      	movs	r2, #0
 801085a:	4b17      	ldr	r3, [pc, #92]	; (80108b8 <__ieee754_rem_pio2+0x3d8>)
 801085c:	f7ef fea4 	bl	80005a8 <__aeabi_dmul>
 8010860:	f04f 0803 	mov.w	r8, #3
 8010864:	2600      	movs	r6, #0
 8010866:	2700      	movs	r7, #0
 8010868:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801086c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8010870:	4632      	mov	r2, r6
 8010872:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8010876:	463b      	mov	r3, r7
 8010878:	f108 3aff 	add.w	sl, r8, #4294967295
 801087c:	f7f0 f8fc 	bl	8000a78 <__aeabi_dcmpeq>
 8010880:	b9b8      	cbnz	r0, 80108b2 <__ieee754_rem_pio2+0x3d2>
 8010882:	4b0e      	ldr	r3, [pc, #56]	; (80108bc <__ieee754_rem_pio2+0x3dc>)
 8010884:	462a      	mov	r2, r5
 8010886:	9301      	str	r3, [sp, #4]
 8010888:	2302      	movs	r3, #2
 801088a:	4621      	mov	r1, r4
 801088c:	9300      	str	r3, [sp, #0]
 801088e:	a806      	add	r0, sp, #24
 8010890:	4643      	mov	r3, r8
 8010892:	f000 f97f 	bl	8010b94 <__kernel_rem_pio2>
 8010896:	f1bb 0f00 	cmp.w	fp, #0
 801089a:	4605      	mov	r5, r0
 801089c:	f6bf ae56 	bge.w	801054c <__ieee754_rem_pio2+0x6c>
 80108a0:	6863      	ldr	r3, [r4, #4]
 80108a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80108a6:	6063      	str	r3, [r4, #4]
 80108a8:	68e3      	ldr	r3, [r4, #12]
 80108aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80108ae:	60e3      	str	r3, [r4, #12]
 80108b0:	e708      	b.n	80106c4 <__ieee754_rem_pio2+0x1e4>
 80108b2:	46d0      	mov	r8, sl
 80108b4:	e7dc      	b.n	8010870 <__ieee754_rem_pio2+0x390>
 80108b6:	bf00      	nop
 80108b8:	41700000 	.word	0x41700000
 80108bc:	0801f3b0 	.word	0x0801f3b0

080108c0 <__ieee754_sqrt>:
 80108c0:	4b54      	ldr	r3, [pc, #336]	; (8010a14 <__ieee754_sqrt+0x154>)
 80108c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108c6:	438b      	bics	r3, r1
 80108c8:	4606      	mov	r6, r0
 80108ca:	460d      	mov	r5, r1
 80108cc:	460a      	mov	r2, r1
 80108ce:	460c      	mov	r4, r1
 80108d0:	d10f      	bne.n	80108f2 <__ieee754_sqrt+0x32>
 80108d2:	4602      	mov	r2, r0
 80108d4:	460b      	mov	r3, r1
 80108d6:	f7ef fe67 	bl	80005a8 <__aeabi_dmul>
 80108da:	4602      	mov	r2, r0
 80108dc:	460b      	mov	r3, r1
 80108de:	4630      	mov	r0, r6
 80108e0:	4629      	mov	r1, r5
 80108e2:	f7ef fcab 	bl	800023c <__adddf3>
 80108e6:	4606      	mov	r6, r0
 80108e8:	460d      	mov	r5, r1
 80108ea:	4630      	mov	r0, r6
 80108ec:	4629      	mov	r1, r5
 80108ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108f2:	2900      	cmp	r1, #0
 80108f4:	4607      	mov	r7, r0
 80108f6:	4603      	mov	r3, r0
 80108f8:	dc0e      	bgt.n	8010918 <__ieee754_sqrt+0x58>
 80108fa:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80108fe:	ea5c 0707 	orrs.w	r7, ip, r7
 8010902:	d0f2      	beq.n	80108ea <__ieee754_sqrt+0x2a>
 8010904:	b141      	cbz	r1, 8010918 <__ieee754_sqrt+0x58>
 8010906:	4602      	mov	r2, r0
 8010908:	460b      	mov	r3, r1
 801090a:	f7ef fc95 	bl	8000238 <__aeabi_dsub>
 801090e:	4602      	mov	r2, r0
 8010910:	460b      	mov	r3, r1
 8010912:	f7ef ff73 	bl	80007fc <__aeabi_ddiv>
 8010916:	e7e6      	b.n	80108e6 <__ieee754_sqrt+0x26>
 8010918:	1512      	asrs	r2, r2, #20
 801091a:	d074      	beq.n	8010a06 <__ieee754_sqrt+0x146>
 801091c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010920:	07d5      	lsls	r5, r2, #31
 8010922:	f04f 0500 	mov.w	r5, #0
 8010926:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801092a:	bf48      	it	mi
 801092c:	0fd9      	lsrmi	r1, r3, #31
 801092e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8010932:	bf44      	itt	mi
 8010934:	005b      	lslmi	r3, r3, #1
 8010936:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 801093a:	1051      	asrs	r1, r2, #1
 801093c:	0fda      	lsrs	r2, r3, #31
 801093e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8010942:	4628      	mov	r0, r5
 8010944:	2216      	movs	r2, #22
 8010946:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801094a:	005b      	lsls	r3, r3, #1
 801094c:	1987      	adds	r7, r0, r6
 801094e:	42a7      	cmp	r7, r4
 8010950:	bfde      	ittt	le
 8010952:	19b8      	addle	r0, r7, r6
 8010954:	1be4      	suble	r4, r4, r7
 8010956:	19ad      	addle	r5, r5, r6
 8010958:	0fdf      	lsrs	r7, r3, #31
 801095a:	3a01      	subs	r2, #1
 801095c:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8010960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010964:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010968:	d1f0      	bne.n	801094c <__ieee754_sqrt+0x8c>
 801096a:	f04f 0c20 	mov.w	ip, #32
 801096e:	4696      	mov	lr, r2
 8010970:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010974:	4284      	cmp	r4, r0
 8010976:	eb06 070e 	add.w	r7, r6, lr
 801097a:	dc02      	bgt.n	8010982 <__ieee754_sqrt+0xc2>
 801097c:	d112      	bne.n	80109a4 <__ieee754_sqrt+0xe4>
 801097e:	429f      	cmp	r7, r3
 8010980:	d810      	bhi.n	80109a4 <__ieee754_sqrt+0xe4>
 8010982:	2f00      	cmp	r7, #0
 8010984:	eb07 0e06 	add.w	lr, r7, r6
 8010988:	da42      	bge.n	8010a10 <__ieee754_sqrt+0x150>
 801098a:	f1be 0f00 	cmp.w	lr, #0
 801098e:	db3f      	blt.n	8010a10 <__ieee754_sqrt+0x150>
 8010990:	f100 0801 	add.w	r8, r0, #1
 8010994:	1a24      	subs	r4, r4, r0
 8010996:	4640      	mov	r0, r8
 8010998:	429f      	cmp	r7, r3
 801099a:	bf88      	it	hi
 801099c:	f104 34ff 	addhi.w	r4, r4, #4294967295
 80109a0:	1bdb      	subs	r3, r3, r7
 80109a2:	4432      	add	r2, r6
 80109a4:	0064      	lsls	r4, r4, #1
 80109a6:	f1bc 0c01 	subs.w	ip, ip, #1
 80109aa:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 80109ae:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80109b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80109b6:	d1dd      	bne.n	8010974 <__ieee754_sqrt+0xb4>
 80109b8:	4323      	orrs	r3, r4
 80109ba:	d006      	beq.n	80109ca <__ieee754_sqrt+0x10a>
 80109bc:	1c54      	adds	r4, r2, #1
 80109be:	bf0b      	itete	eq
 80109c0:	4662      	moveq	r2, ip
 80109c2:	3201      	addne	r2, #1
 80109c4:	3501      	addeq	r5, #1
 80109c6:	f022 0201 	bicne.w	r2, r2, #1
 80109ca:	106b      	asrs	r3, r5, #1
 80109cc:	0852      	lsrs	r2, r2, #1
 80109ce:	07e8      	lsls	r0, r5, #31
 80109d0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80109d4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80109d8:	bf48      	it	mi
 80109da:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80109de:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 80109e2:	4616      	mov	r6, r2
 80109e4:	e781      	b.n	80108ea <__ieee754_sqrt+0x2a>
 80109e6:	0adc      	lsrs	r4, r3, #11
 80109e8:	3915      	subs	r1, #21
 80109ea:	055b      	lsls	r3, r3, #21
 80109ec:	2c00      	cmp	r4, #0
 80109ee:	d0fa      	beq.n	80109e6 <__ieee754_sqrt+0x126>
 80109f0:	02e6      	lsls	r6, r4, #11
 80109f2:	d50a      	bpl.n	8010a0a <__ieee754_sqrt+0x14a>
 80109f4:	f1c2 0020 	rsb	r0, r2, #32
 80109f8:	fa23 f000 	lsr.w	r0, r3, r0
 80109fc:	1e55      	subs	r5, r2, #1
 80109fe:	4093      	lsls	r3, r2
 8010a00:	4304      	orrs	r4, r0
 8010a02:	1b4a      	subs	r2, r1, r5
 8010a04:	e78a      	b.n	801091c <__ieee754_sqrt+0x5c>
 8010a06:	4611      	mov	r1, r2
 8010a08:	e7f0      	b.n	80109ec <__ieee754_sqrt+0x12c>
 8010a0a:	0064      	lsls	r4, r4, #1
 8010a0c:	3201      	adds	r2, #1
 8010a0e:	e7ef      	b.n	80109f0 <__ieee754_sqrt+0x130>
 8010a10:	4680      	mov	r8, r0
 8010a12:	e7bf      	b.n	8010994 <__ieee754_sqrt+0xd4>
 8010a14:	7ff00000 	.word	0x7ff00000

08010a18 <__kernel_cos>:
 8010a18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a1c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010a20:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8010a24:	4680      	mov	r8, r0
 8010a26:	460f      	mov	r7, r1
 8010a28:	e9cd 2300 	strd	r2, r3, [sp]
 8010a2c:	da04      	bge.n	8010a38 <__kernel_cos+0x20>
 8010a2e:	f7f0 f86b 	bl	8000b08 <__aeabi_d2iz>
 8010a32:	2800      	cmp	r0, #0
 8010a34:	f000 8086 	beq.w	8010b44 <__kernel_cos+0x12c>
 8010a38:	4642      	mov	r2, r8
 8010a3a:	463b      	mov	r3, r7
 8010a3c:	4640      	mov	r0, r8
 8010a3e:	4639      	mov	r1, r7
 8010a40:	f7ef fdb2 	bl	80005a8 <__aeabi_dmul>
 8010a44:	2200      	movs	r2, #0
 8010a46:	4b4e      	ldr	r3, [pc, #312]	; (8010b80 <__kernel_cos+0x168>)
 8010a48:	4604      	mov	r4, r0
 8010a4a:	460d      	mov	r5, r1
 8010a4c:	f7ef fdac 	bl	80005a8 <__aeabi_dmul>
 8010a50:	a33f      	add	r3, pc, #252	; (adr r3, 8010b50 <__kernel_cos+0x138>)
 8010a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a56:	4682      	mov	sl, r0
 8010a58:	468b      	mov	fp, r1
 8010a5a:	4620      	mov	r0, r4
 8010a5c:	4629      	mov	r1, r5
 8010a5e:	f7ef fda3 	bl	80005a8 <__aeabi_dmul>
 8010a62:	a33d      	add	r3, pc, #244	; (adr r3, 8010b58 <__kernel_cos+0x140>)
 8010a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a68:	f7ef fbe8 	bl	800023c <__adddf3>
 8010a6c:	4622      	mov	r2, r4
 8010a6e:	462b      	mov	r3, r5
 8010a70:	f7ef fd9a 	bl	80005a8 <__aeabi_dmul>
 8010a74:	a33a      	add	r3, pc, #232	; (adr r3, 8010b60 <__kernel_cos+0x148>)
 8010a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a7a:	f7ef fbdd 	bl	8000238 <__aeabi_dsub>
 8010a7e:	4622      	mov	r2, r4
 8010a80:	462b      	mov	r3, r5
 8010a82:	f7ef fd91 	bl	80005a8 <__aeabi_dmul>
 8010a86:	a338      	add	r3, pc, #224	; (adr r3, 8010b68 <__kernel_cos+0x150>)
 8010a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a8c:	f7ef fbd6 	bl	800023c <__adddf3>
 8010a90:	4622      	mov	r2, r4
 8010a92:	462b      	mov	r3, r5
 8010a94:	f7ef fd88 	bl	80005a8 <__aeabi_dmul>
 8010a98:	a335      	add	r3, pc, #212	; (adr r3, 8010b70 <__kernel_cos+0x158>)
 8010a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a9e:	f7ef fbcb 	bl	8000238 <__aeabi_dsub>
 8010aa2:	4622      	mov	r2, r4
 8010aa4:	462b      	mov	r3, r5
 8010aa6:	f7ef fd7f 	bl	80005a8 <__aeabi_dmul>
 8010aaa:	a333      	add	r3, pc, #204	; (adr r3, 8010b78 <__kernel_cos+0x160>)
 8010aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ab0:	f7ef fbc4 	bl	800023c <__adddf3>
 8010ab4:	4622      	mov	r2, r4
 8010ab6:	462b      	mov	r3, r5
 8010ab8:	f7ef fd76 	bl	80005a8 <__aeabi_dmul>
 8010abc:	4622      	mov	r2, r4
 8010abe:	462b      	mov	r3, r5
 8010ac0:	f7ef fd72 	bl	80005a8 <__aeabi_dmul>
 8010ac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ac8:	4604      	mov	r4, r0
 8010aca:	460d      	mov	r5, r1
 8010acc:	4640      	mov	r0, r8
 8010ace:	4639      	mov	r1, r7
 8010ad0:	f7ef fd6a 	bl	80005a8 <__aeabi_dmul>
 8010ad4:	460b      	mov	r3, r1
 8010ad6:	4602      	mov	r2, r0
 8010ad8:	4629      	mov	r1, r5
 8010ada:	4620      	mov	r0, r4
 8010adc:	f7ef fbac 	bl	8000238 <__aeabi_dsub>
 8010ae0:	4b28      	ldr	r3, [pc, #160]	; (8010b84 <__kernel_cos+0x16c>)
 8010ae2:	4680      	mov	r8, r0
 8010ae4:	429e      	cmp	r6, r3
 8010ae6:	4689      	mov	r9, r1
 8010ae8:	dc0e      	bgt.n	8010b08 <__kernel_cos+0xf0>
 8010aea:	4602      	mov	r2, r0
 8010aec:	460b      	mov	r3, r1
 8010aee:	4650      	mov	r0, sl
 8010af0:	4659      	mov	r1, fp
 8010af2:	f7ef fba1 	bl	8000238 <__aeabi_dsub>
 8010af6:	4602      	mov	r2, r0
 8010af8:	2000      	movs	r0, #0
 8010afa:	460b      	mov	r3, r1
 8010afc:	4922      	ldr	r1, [pc, #136]	; (8010b88 <__kernel_cos+0x170>)
 8010afe:	f7ef fb9b 	bl	8000238 <__aeabi_dsub>
 8010b02:	b003      	add	sp, #12
 8010b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b08:	2400      	movs	r4, #0
 8010b0a:	4b20      	ldr	r3, [pc, #128]	; (8010b8c <__kernel_cos+0x174>)
 8010b0c:	4622      	mov	r2, r4
 8010b0e:	429e      	cmp	r6, r3
 8010b10:	bfcc      	ite	gt
 8010b12:	4d1f      	ldrgt	r5, [pc, #124]	; (8010b90 <__kernel_cos+0x178>)
 8010b14:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8010b18:	462b      	mov	r3, r5
 8010b1a:	2000      	movs	r0, #0
 8010b1c:	491a      	ldr	r1, [pc, #104]	; (8010b88 <__kernel_cos+0x170>)
 8010b1e:	f7ef fb8b 	bl	8000238 <__aeabi_dsub>
 8010b22:	4622      	mov	r2, r4
 8010b24:	4606      	mov	r6, r0
 8010b26:	460f      	mov	r7, r1
 8010b28:	462b      	mov	r3, r5
 8010b2a:	4650      	mov	r0, sl
 8010b2c:	4659      	mov	r1, fp
 8010b2e:	f7ef fb83 	bl	8000238 <__aeabi_dsub>
 8010b32:	4642      	mov	r2, r8
 8010b34:	464b      	mov	r3, r9
 8010b36:	f7ef fb7f 	bl	8000238 <__aeabi_dsub>
 8010b3a:	4602      	mov	r2, r0
 8010b3c:	460b      	mov	r3, r1
 8010b3e:	4630      	mov	r0, r6
 8010b40:	4639      	mov	r1, r7
 8010b42:	e7dc      	b.n	8010afe <__kernel_cos+0xe6>
 8010b44:	2000      	movs	r0, #0
 8010b46:	4910      	ldr	r1, [pc, #64]	; (8010b88 <__kernel_cos+0x170>)
 8010b48:	e7db      	b.n	8010b02 <__kernel_cos+0xea>
 8010b4a:	bf00      	nop
 8010b4c:	f3af 8000 	nop.w
 8010b50:	be8838d4 	.word	0xbe8838d4
 8010b54:	bda8fae9 	.word	0xbda8fae9
 8010b58:	bdb4b1c4 	.word	0xbdb4b1c4
 8010b5c:	3e21ee9e 	.word	0x3e21ee9e
 8010b60:	809c52ad 	.word	0x809c52ad
 8010b64:	3e927e4f 	.word	0x3e927e4f
 8010b68:	19cb1590 	.word	0x19cb1590
 8010b6c:	3efa01a0 	.word	0x3efa01a0
 8010b70:	16c15177 	.word	0x16c15177
 8010b74:	3f56c16c 	.word	0x3f56c16c
 8010b78:	5555554c 	.word	0x5555554c
 8010b7c:	3fa55555 	.word	0x3fa55555
 8010b80:	3fe00000 	.word	0x3fe00000
 8010b84:	3fd33332 	.word	0x3fd33332
 8010b88:	3ff00000 	.word	0x3ff00000
 8010b8c:	3fe90000 	.word	0x3fe90000
 8010b90:	3fd20000 	.word	0x3fd20000

08010b94 <__kernel_rem_pio2>:
 8010b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b98:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8010b9c:	9307      	str	r3, [sp, #28]
 8010b9e:	9104      	str	r1, [sp, #16]
 8010ba0:	4bbf      	ldr	r3, [pc, #764]	; (8010ea0 <__kernel_rem_pio2+0x30c>)
 8010ba2:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8010ba4:	1ed4      	subs	r4, r2, #3
 8010ba6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010baa:	2500      	movs	r5, #0
 8010bac:	9302      	str	r3, [sp, #8]
 8010bae:	9b07      	ldr	r3, [sp, #28]
 8010bb0:	9008      	str	r0, [sp, #32]
 8010bb2:	3b01      	subs	r3, #1
 8010bb4:	9306      	str	r3, [sp, #24]
 8010bb6:	2318      	movs	r3, #24
 8010bb8:	fb94 f4f3 	sdiv	r4, r4, r3
 8010bbc:	f06f 0317 	mvn.w	r3, #23
 8010bc0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8010bc4:	fb04 3303 	mla	r3, r4, r3, r3
 8010bc8:	eb03 0a02 	add.w	sl, r3, r2
 8010bcc:	9a06      	ldr	r2, [sp, #24]
 8010bce:	9b02      	ldr	r3, [sp, #8]
 8010bd0:	1aa7      	subs	r7, r4, r2
 8010bd2:	eb03 0802 	add.w	r8, r3, r2
 8010bd6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8010bd8:	2200      	movs	r2, #0
 8010bda:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010bde:	2300      	movs	r3, #0
 8010be0:	ae1e      	add	r6, sp, #120	; 0x78
 8010be2:	4545      	cmp	r5, r8
 8010be4:	dd14      	ble.n	8010c10 <__kernel_rem_pio2+0x7c>
 8010be6:	2600      	movs	r6, #0
 8010be8:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 8010bec:	9b02      	ldr	r3, [sp, #8]
 8010bee:	429e      	cmp	r6, r3
 8010bf0:	dc39      	bgt.n	8010c66 <__kernel_rem_pio2+0xd2>
 8010bf2:	9b08      	ldr	r3, [sp, #32]
 8010bf4:	f04f 0800 	mov.w	r8, #0
 8010bf8:	3b08      	subs	r3, #8
 8010bfa:	9300      	str	r3, [sp, #0]
 8010bfc:	9b07      	ldr	r3, [sp, #28]
 8010bfe:	f04f 0900 	mov.w	r9, #0
 8010c02:	199d      	adds	r5, r3, r6
 8010c04:	ab20      	add	r3, sp, #128	; 0x80
 8010c06:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010c0a:	9305      	str	r3, [sp, #20]
 8010c0c:	2700      	movs	r7, #0
 8010c0e:	e023      	b.n	8010c58 <__kernel_rem_pio2+0xc4>
 8010c10:	42ef      	cmn	r7, r5
 8010c12:	d40b      	bmi.n	8010c2c <__kernel_rem_pio2+0x98>
 8010c14:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010c18:	e9cd 2300 	strd	r2, r3, [sp]
 8010c1c:	f7ef fc5a 	bl	80004d4 <__aeabi_i2d>
 8010c20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c24:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8010c28:	3501      	adds	r5, #1
 8010c2a:	e7da      	b.n	8010be2 <__kernel_rem_pio2+0x4e>
 8010c2c:	4610      	mov	r0, r2
 8010c2e:	4619      	mov	r1, r3
 8010c30:	e7f8      	b.n	8010c24 <__kernel_rem_pio2+0x90>
 8010c32:	9905      	ldr	r1, [sp, #20]
 8010c34:	9d00      	ldr	r5, [sp, #0]
 8010c36:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8010c3a:	9105      	str	r1, [sp, #20]
 8010c3c:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8010c40:	9500      	str	r5, [sp, #0]
 8010c42:	f7ef fcb1 	bl	80005a8 <__aeabi_dmul>
 8010c46:	4602      	mov	r2, r0
 8010c48:	460b      	mov	r3, r1
 8010c4a:	4640      	mov	r0, r8
 8010c4c:	4649      	mov	r1, r9
 8010c4e:	f7ef faf5 	bl	800023c <__adddf3>
 8010c52:	4680      	mov	r8, r0
 8010c54:	4689      	mov	r9, r1
 8010c56:	3701      	adds	r7, #1
 8010c58:	9b06      	ldr	r3, [sp, #24]
 8010c5a:	429f      	cmp	r7, r3
 8010c5c:	dde9      	ble.n	8010c32 <__kernel_rem_pio2+0x9e>
 8010c5e:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8010c62:	3601      	adds	r6, #1
 8010c64:	e7c2      	b.n	8010bec <__kernel_rem_pio2+0x58>
 8010c66:	9b02      	ldr	r3, [sp, #8]
 8010c68:	aa0c      	add	r2, sp, #48	; 0x30
 8010c6a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010c6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c70:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8010c72:	9f02      	ldr	r7, [sp, #8]
 8010c74:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010c78:	930a      	str	r3, [sp, #40]	; 0x28
 8010c7a:	2600      	movs	r6, #0
 8010c7c:	ab98      	add	r3, sp, #608	; 0x260
 8010c7e:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8010c82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010c86:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010c8a:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8010c8e:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8010c92:	ab98      	add	r3, sp, #608	; 0x260
 8010c94:	445b      	add	r3, fp
 8010c96:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 8010c9a:	1bbb      	subs	r3, r7, r6
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	dc71      	bgt.n	8010d84 <__kernel_rem_pio2+0x1f0>
 8010ca0:	4652      	mov	r2, sl
 8010ca2:	4640      	mov	r0, r8
 8010ca4:	4649      	mov	r1, r9
 8010ca6:	f000 fc97 	bl	80115d8 <scalbn>
 8010caa:	2200      	movs	r2, #0
 8010cac:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010cb0:	4604      	mov	r4, r0
 8010cb2:	460d      	mov	r5, r1
 8010cb4:	f7ef fc78 	bl	80005a8 <__aeabi_dmul>
 8010cb8:	f000 fb76 	bl	80113a8 <floor>
 8010cbc:	2200      	movs	r2, #0
 8010cbe:	4b79      	ldr	r3, [pc, #484]	; (8010ea4 <__kernel_rem_pio2+0x310>)
 8010cc0:	f7ef fc72 	bl	80005a8 <__aeabi_dmul>
 8010cc4:	4602      	mov	r2, r0
 8010cc6:	460b      	mov	r3, r1
 8010cc8:	4620      	mov	r0, r4
 8010cca:	4629      	mov	r1, r5
 8010ccc:	f7ef fab4 	bl	8000238 <__aeabi_dsub>
 8010cd0:	460d      	mov	r5, r1
 8010cd2:	4604      	mov	r4, r0
 8010cd4:	f7ef ff18 	bl	8000b08 <__aeabi_d2iz>
 8010cd8:	9005      	str	r0, [sp, #20]
 8010cda:	f7ef fbfb 	bl	80004d4 <__aeabi_i2d>
 8010cde:	4602      	mov	r2, r0
 8010ce0:	460b      	mov	r3, r1
 8010ce2:	4620      	mov	r0, r4
 8010ce4:	4629      	mov	r1, r5
 8010ce6:	f7ef faa7 	bl	8000238 <__aeabi_dsub>
 8010cea:	f1ba 0f00 	cmp.w	sl, #0
 8010cee:	4680      	mov	r8, r0
 8010cf0:	4689      	mov	r9, r1
 8010cf2:	dd6c      	ble.n	8010dce <__kernel_rem_pio2+0x23a>
 8010cf4:	1e7a      	subs	r2, r7, #1
 8010cf6:	ab0c      	add	r3, sp, #48	; 0x30
 8010cf8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8010cfc:	f1ca 0118 	rsb	r1, sl, #24
 8010d00:	9c05      	ldr	r4, [sp, #20]
 8010d02:	fa40 f301 	asr.w	r3, r0, r1
 8010d06:	441c      	add	r4, r3
 8010d08:	408b      	lsls	r3, r1
 8010d0a:	1ac0      	subs	r0, r0, r3
 8010d0c:	ab0c      	add	r3, sp, #48	; 0x30
 8010d0e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010d12:	f1ca 0317 	rsb	r3, sl, #23
 8010d16:	9405      	str	r4, [sp, #20]
 8010d18:	fa40 f303 	asr.w	r3, r0, r3
 8010d1c:	9300      	str	r3, [sp, #0]
 8010d1e:	9b00      	ldr	r3, [sp, #0]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	dd62      	ble.n	8010dea <__kernel_rem_pio2+0x256>
 8010d24:	2200      	movs	r2, #0
 8010d26:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010d2a:	4614      	mov	r4, r2
 8010d2c:	9b05      	ldr	r3, [sp, #20]
 8010d2e:	3301      	adds	r3, #1
 8010d30:	9305      	str	r3, [sp, #20]
 8010d32:	4297      	cmp	r7, r2
 8010d34:	f300 809f 	bgt.w	8010e76 <__kernel_rem_pio2+0x2e2>
 8010d38:	f1ba 0f00 	cmp.w	sl, #0
 8010d3c:	dd07      	ble.n	8010d4e <__kernel_rem_pio2+0x1ba>
 8010d3e:	f1ba 0f01 	cmp.w	sl, #1
 8010d42:	f000 80bb 	beq.w	8010ebc <__kernel_rem_pio2+0x328>
 8010d46:	f1ba 0f02 	cmp.w	sl, #2
 8010d4a:	f000 80c1 	beq.w	8010ed0 <__kernel_rem_pio2+0x33c>
 8010d4e:	9b00      	ldr	r3, [sp, #0]
 8010d50:	2b02      	cmp	r3, #2
 8010d52:	d14a      	bne.n	8010dea <__kernel_rem_pio2+0x256>
 8010d54:	4642      	mov	r2, r8
 8010d56:	464b      	mov	r3, r9
 8010d58:	2000      	movs	r0, #0
 8010d5a:	4953      	ldr	r1, [pc, #332]	; (8010ea8 <__kernel_rem_pio2+0x314>)
 8010d5c:	f7ef fa6c 	bl	8000238 <__aeabi_dsub>
 8010d60:	4680      	mov	r8, r0
 8010d62:	4689      	mov	r9, r1
 8010d64:	2c00      	cmp	r4, #0
 8010d66:	d040      	beq.n	8010dea <__kernel_rem_pio2+0x256>
 8010d68:	4652      	mov	r2, sl
 8010d6a:	2000      	movs	r0, #0
 8010d6c:	494e      	ldr	r1, [pc, #312]	; (8010ea8 <__kernel_rem_pio2+0x314>)
 8010d6e:	f000 fc33 	bl	80115d8 <scalbn>
 8010d72:	4602      	mov	r2, r0
 8010d74:	460b      	mov	r3, r1
 8010d76:	4640      	mov	r0, r8
 8010d78:	4649      	mov	r1, r9
 8010d7a:	f7ef fa5d 	bl	8000238 <__aeabi_dsub>
 8010d7e:	4680      	mov	r8, r0
 8010d80:	4689      	mov	r9, r1
 8010d82:	e032      	b.n	8010dea <__kernel_rem_pio2+0x256>
 8010d84:	2200      	movs	r2, #0
 8010d86:	4b49      	ldr	r3, [pc, #292]	; (8010eac <__kernel_rem_pio2+0x318>)
 8010d88:	4640      	mov	r0, r8
 8010d8a:	4649      	mov	r1, r9
 8010d8c:	f7ef fc0c 	bl	80005a8 <__aeabi_dmul>
 8010d90:	f7ef feba 	bl	8000b08 <__aeabi_d2iz>
 8010d94:	f7ef fb9e 	bl	80004d4 <__aeabi_i2d>
 8010d98:	2200      	movs	r2, #0
 8010d9a:	4b45      	ldr	r3, [pc, #276]	; (8010eb0 <__kernel_rem_pio2+0x31c>)
 8010d9c:	e9cd 0100 	strd	r0, r1, [sp]
 8010da0:	f7ef fc02 	bl	80005a8 <__aeabi_dmul>
 8010da4:	4602      	mov	r2, r0
 8010da6:	460b      	mov	r3, r1
 8010da8:	4640      	mov	r0, r8
 8010daa:	4649      	mov	r1, r9
 8010dac:	f7ef fa44 	bl	8000238 <__aeabi_dsub>
 8010db0:	f7ef feaa 	bl	8000b08 <__aeabi_d2iz>
 8010db4:	ab0c      	add	r3, sp, #48	; 0x30
 8010db6:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8010dba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010dbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010dc2:	f7ef fa3b 	bl	800023c <__adddf3>
 8010dc6:	3601      	adds	r6, #1
 8010dc8:	4680      	mov	r8, r0
 8010dca:	4689      	mov	r9, r1
 8010dcc:	e765      	b.n	8010c9a <__kernel_rem_pio2+0x106>
 8010dce:	d105      	bne.n	8010ddc <__kernel_rem_pio2+0x248>
 8010dd0:	1e7b      	subs	r3, r7, #1
 8010dd2:	aa0c      	add	r2, sp, #48	; 0x30
 8010dd4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010dd8:	15c3      	asrs	r3, r0, #23
 8010dda:	e79f      	b.n	8010d1c <__kernel_rem_pio2+0x188>
 8010ddc:	2200      	movs	r2, #0
 8010dde:	4b35      	ldr	r3, [pc, #212]	; (8010eb4 <__kernel_rem_pio2+0x320>)
 8010de0:	f7ef fe68 	bl	8000ab4 <__aeabi_dcmpge>
 8010de4:	2800      	cmp	r0, #0
 8010de6:	d143      	bne.n	8010e70 <__kernel_rem_pio2+0x2dc>
 8010de8:	9000      	str	r0, [sp, #0]
 8010dea:	2200      	movs	r2, #0
 8010dec:	2300      	movs	r3, #0
 8010dee:	4640      	mov	r0, r8
 8010df0:	4649      	mov	r1, r9
 8010df2:	f7ef fe41 	bl	8000a78 <__aeabi_dcmpeq>
 8010df6:	2800      	cmp	r0, #0
 8010df8:	f000 80c3 	beq.w	8010f82 <__kernel_rem_pio2+0x3ee>
 8010dfc:	1e7c      	subs	r4, r7, #1
 8010dfe:	4623      	mov	r3, r4
 8010e00:	2200      	movs	r2, #0
 8010e02:	9902      	ldr	r1, [sp, #8]
 8010e04:	428b      	cmp	r3, r1
 8010e06:	da6a      	bge.n	8010ede <__kernel_rem_pio2+0x34a>
 8010e08:	2a00      	cmp	r2, #0
 8010e0a:	f000 8084 	beq.w	8010f16 <__kernel_rem_pio2+0x382>
 8010e0e:	ab0c      	add	r3, sp, #48	; 0x30
 8010e10:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010e14:	f1aa 0a18 	sub.w	sl, sl, #24
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	f000 80b0 	beq.w	8010f7e <__kernel_rem_pio2+0x3ea>
 8010e1e:	4652      	mov	r2, sl
 8010e20:	2000      	movs	r0, #0
 8010e22:	4921      	ldr	r1, [pc, #132]	; (8010ea8 <__kernel_rem_pio2+0x314>)
 8010e24:	f000 fbd8 	bl	80115d8 <scalbn>
 8010e28:	4625      	mov	r5, r4
 8010e2a:	4606      	mov	r6, r0
 8010e2c:	460f      	mov	r7, r1
 8010e2e:	f04f 0a00 	mov.w	sl, #0
 8010e32:	00e3      	lsls	r3, r4, #3
 8010e34:	aa98      	add	r2, sp, #608	; 0x260
 8010e36:	eb02 0803 	add.w	r8, r2, r3
 8010e3a:	f8df b070 	ldr.w	fp, [pc, #112]	; 8010eac <__kernel_rem_pio2+0x318>
 8010e3e:	9306      	str	r3, [sp, #24]
 8010e40:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 8010e44:	2d00      	cmp	r5, #0
 8010e46:	f280 80d2 	bge.w	8010fee <__kernel_rem_pio2+0x45a>
 8010e4a:	2500      	movs	r5, #0
 8010e4c:	9a06      	ldr	r2, [sp, #24]
 8010e4e:	ab98      	add	r3, sp, #608	; 0x260
 8010e50:	189e      	adds	r6, r3, r2
 8010e52:	3ea8      	subs	r6, #168	; 0xa8
 8010e54:	1b63      	subs	r3, r4, r5
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	f2c0 80f9 	blt.w	801104e <__kernel_rem_pio2+0x4ba>
 8010e5c:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8010eb8 <__kernel_rem_pio2+0x324>
 8010e60:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 8010e64:	f04f 0a00 	mov.w	sl, #0
 8010e68:	f04f 0b00 	mov.w	fp, #0
 8010e6c:	2700      	movs	r7, #0
 8010e6e:	e0e2      	b.n	8011036 <__kernel_rem_pio2+0x4a2>
 8010e70:	2302      	movs	r3, #2
 8010e72:	9300      	str	r3, [sp, #0]
 8010e74:	e756      	b.n	8010d24 <__kernel_rem_pio2+0x190>
 8010e76:	ab0c      	add	r3, sp, #48	; 0x30
 8010e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e7c:	b94c      	cbnz	r4, 8010e92 <__kernel_rem_pio2+0x2fe>
 8010e7e:	b12b      	cbz	r3, 8010e8c <__kernel_rem_pio2+0x2f8>
 8010e80:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010e84:	a80c      	add	r0, sp, #48	; 0x30
 8010e86:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8010e8a:	2301      	movs	r3, #1
 8010e8c:	3201      	adds	r2, #1
 8010e8e:	461c      	mov	r4, r3
 8010e90:	e74f      	b.n	8010d32 <__kernel_rem_pio2+0x19e>
 8010e92:	1acb      	subs	r3, r1, r3
 8010e94:	a80c      	add	r0, sp, #48	; 0x30
 8010e96:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8010e9a:	4623      	mov	r3, r4
 8010e9c:	e7f6      	b.n	8010e8c <__kernel_rem_pio2+0x2f8>
 8010e9e:	bf00      	nop
 8010ea0:	0801f4f8 	.word	0x0801f4f8
 8010ea4:	40200000 	.word	0x40200000
 8010ea8:	3ff00000 	.word	0x3ff00000
 8010eac:	3e700000 	.word	0x3e700000
 8010eb0:	41700000 	.word	0x41700000
 8010eb4:	3fe00000 	.word	0x3fe00000
 8010eb8:	0801f4b0 	.word	0x0801f4b0
 8010ebc:	1e7a      	subs	r2, r7, #1
 8010ebe:	ab0c      	add	r3, sp, #48	; 0x30
 8010ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ec4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010ec8:	a90c      	add	r1, sp, #48	; 0x30
 8010eca:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010ece:	e73e      	b.n	8010d4e <__kernel_rem_pio2+0x1ba>
 8010ed0:	1e7a      	subs	r2, r7, #1
 8010ed2:	ab0c      	add	r3, sp, #48	; 0x30
 8010ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ed8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010edc:	e7f4      	b.n	8010ec8 <__kernel_rem_pio2+0x334>
 8010ede:	a90c      	add	r1, sp, #48	; 0x30
 8010ee0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010ee4:	3b01      	subs	r3, #1
 8010ee6:	430a      	orrs	r2, r1
 8010ee8:	e78b      	b.n	8010e02 <__kernel_rem_pio2+0x26e>
 8010eea:	3401      	adds	r4, #1
 8010eec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010ef0:	2a00      	cmp	r2, #0
 8010ef2:	d0fa      	beq.n	8010eea <__kernel_rem_pio2+0x356>
 8010ef4:	ab98      	add	r3, sp, #608	; 0x260
 8010ef6:	449b      	add	fp, r3
 8010ef8:	9b07      	ldr	r3, [sp, #28]
 8010efa:	1c7e      	adds	r6, r7, #1
 8010efc:	19dd      	adds	r5, r3, r7
 8010efe:	ab98      	add	r3, sp, #608	; 0x260
 8010f00:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010f04:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 8010f08:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8010f0c:	443c      	add	r4, r7
 8010f0e:	42b4      	cmp	r4, r6
 8010f10:	da04      	bge.n	8010f1c <__kernel_rem_pio2+0x388>
 8010f12:	4627      	mov	r7, r4
 8010f14:	e6b1      	b.n	8010c7a <__kernel_rem_pio2+0xe6>
 8010f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f18:	2401      	movs	r4, #1
 8010f1a:	e7e7      	b.n	8010eec <__kernel_rem_pio2+0x358>
 8010f1c:	f105 0308 	add.w	r3, r5, #8
 8010f20:	9309      	str	r3, [sp, #36]	; 0x24
 8010f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f24:	2700      	movs	r7, #0
 8010f26:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010f2a:	f7ef fad3 	bl	80004d4 <__aeabi_i2d>
 8010f2e:	f04f 0800 	mov.w	r8, #0
 8010f32:	f04f 0900 	mov.w	r9, #0
 8010f36:	9b08      	ldr	r3, [sp, #32]
 8010f38:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8010f3c:	3b08      	subs	r3, #8
 8010f3e:	9300      	str	r3, [sp, #0]
 8010f40:	f105 0310 	add.w	r3, r5, #16
 8010f44:	9305      	str	r3, [sp, #20]
 8010f46:	9b06      	ldr	r3, [sp, #24]
 8010f48:	429f      	cmp	r7, r3
 8010f4a:	dd04      	ble.n	8010f56 <__kernel_rem_pio2+0x3c2>
 8010f4c:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8010f50:	3601      	adds	r6, #1
 8010f52:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010f54:	e7db      	b.n	8010f0e <__kernel_rem_pio2+0x37a>
 8010f56:	9905      	ldr	r1, [sp, #20]
 8010f58:	9d00      	ldr	r5, [sp, #0]
 8010f5a:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8010f5e:	9105      	str	r1, [sp, #20]
 8010f60:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8010f64:	9500      	str	r5, [sp, #0]
 8010f66:	f7ef fb1f 	bl	80005a8 <__aeabi_dmul>
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	4640      	mov	r0, r8
 8010f70:	4649      	mov	r1, r9
 8010f72:	f7ef f963 	bl	800023c <__adddf3>
 8010f76:	3701      	adds	r7, #1
 8010f78:	4680      	mov	r8, r0
 8010f7a:	4689      	mov	r9, r1
 8010f7c:	e7e3      	b.n	8010f46 <__kernel_rem_pio2+0x3b2>
 8010f7e:	3c01      	subs	r4, #1
 8010f80:	e745      	b.n	8010e0e <__kernel_rem_pio2+0x27a>
 8010f82:	f1ca 0200 	rsb	r2, sl, #0
 8010f86:	4640      	mov	r0, r8
 8010f88:	4649      	mov	r1, r9
 8010f8a:	f000 fb25 	bl	80115d8 <scalbn>
 8010f8e:	2200      	movs	r2, #0
 8010f90:	4ba3      	ldr	r3, [pc, #652]	; (8011220 <__kernel_rem_pio2+0x68c>)
 8010f92:	4604      	mov	r4, r0
 8010f94:	460d      	mov	r5, r1
 8010f96:	f7ef fd8d 	bl	8000ab4 <__aeabi_dcmpge>
 8010f9a:	b1f8      	cbz	r0, 8010fdc <__kernel_rem_pio2+0x448>
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	4ba1      	ldr	r3, [pc, #644]	; (8011224 <__kernel_rem_pio2+0x690>)
 8010fa0:	4620      	mov	r0, r4
 8010fa2:	4629      	mov	r1, r5
 8010fa4:	f7ef fb00 	bl	80005a8 <__aeabi_dmul>
 8010fa8:	f7ef fdae 	bl	8000b08 <__aeabi_d2iz>
 8010fac:	4606      	mov	r6, r0
 8010fae:	f7ef fa91 	bl	80004d4 <__aeabi_i2d>
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	4b9a      	ldr	r3, [pc, #616]	; (8011220 <__kernel_rem_pio2+0x68c>)
 8010fb6:	f7ef faf7 	bl	80005a8 <__aeabi_dmul>
 8010fba:	460b      	mov	r3, r1
 8010fbc:	4602      	mov	r2, r0
 8010fbe:	4629      	mov	r1, r5
 8010fc0:	4620      	mov	r0, r4
 8010fc2:	f7ef f939 	bl	8000238 <__aeabi_dsub>
 8010fc6:	f7ef fd9f 	bl	8000b08 <__aeabi_d2iz>
 8010fca:	1c7c      	adds	r4, r7, #1
 8010fcc:	ab0c      	add	r3, sp, #48	; 0x30
 8010fce:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8010fd2:	f10a 0a18 	add.w	sl, sl, #24
 8010fd6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8010fda:	e720      	b.n	8010e1e <__kernel_rem_pio2+0x28a>
 8010fdc:	4620      	mov	r0, r4
 8010fde:	4629      	mov	r1, r5
 8010fe0:	f7ef fd92 	bl	8000b08 <__aeabi_d2iz>
 8010fe4:	ab0c      	add	r3, sp, #48	; 0x30
 8010fe6:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8010fea:	463c      	mov	r4, r7
 8010fec:	e717      	b.n	8010e1e <__kernel_rem_pio2+0x28a>
 8010fee:	ab0c      	add	r3, sp, #48	; 0x30
 8010ff0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010ff4:	f7ef fa6e 	bl	80004d4 <__aeabi_i2d>
 8010ff8:	4632      	mov	r2, r6
 8010ffa:	463b      	mov	r3, r7
 8010ffc:	f7ef fad4 	bl	80005a8 <__aeabi_dmul>
 8011000:	4652      	mov	r2, sl
 8011002:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8011006:	465b      	mov	r3, fp
 8011008:	4630      	mov	r0, r6
 801100a:	4639      	mov	r1, r7
 801100c:	f7ef facc 	bl	80005a8 <__aeabi_dmul>
 8011010:	3d01      	subs	r5, #1
 8011012:	4606      	mov	r6, r0
 8011014:	460f      	mov	r7, r1
 8011016:	e715      	b.n	8010e44 <__kernel_rem_pio2+0x2b0>
 8011018:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 801101c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8011020:	f7ef fac2 	bl	80005a8 <__aeabi_dmul>
 8011024:	4602      	mov	r2, r0
 8011026:	460b      	mov	r3, r1
 8011028:	4650      	mov	r0, sl
 801102a:	4659      	mov	r1, fp
 801102c:	f7ef f906 	bl	800023c <__adddf3>
 8011030:	4682      	mov	sl, r0
 8011032:	468b      	mov	fp, r1
 8011034:	3701      	adds	r7, #1
 8011036:	9b02      	ldr	r3, [sp, #8]
 8011038:	429f      	cmp	r7, r3
 801103a:	dc01      	bgt.n	8011040 <__kernel_rem_pio2+0x4ac>
 801103c:	42bd      	cmp	r5, r7
 801103e:	daeb      	bge.n	8011018 <__kernel_rem_pio2+0x484>
 8011040:	ab48      	add	r3, sp, #288	; 0x120
 8011042:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011046:	e9c3 ab00 	strd	sl, fp, [r3]
 801104a:	3501      	adds	r5, #1
 801104c:	e702      	b.n	8010e54 <__kernel_rem_pio2+0x2c0>
 801104e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8011050:	2b03      	cmp	r3, #3
 8011052:	d86c      	bhi.n	801112e <__kernel_rem_pio2+0x59a>
 8011054:	e8df f003 	tbb	[pc, r3]
 8011058:	022f2f59 	.word	0x022f2f59
 801105c:	9a06      	ldr	r2, [sp, #24]
 801105e:	ab48      	add	r3, sp, #288	; 0x120
 8011060:	189d      	adds	r5, r3, r2
 8011062:	46aa      	mov	sl, r5
 8011064:	46a3      	mov	fp, r4
 8011066:	f1bb 0f00 	cmp.w	fp, #0
 801106a:	f300 8087 	bgt.w	801117c <__kernel_rem_pio2+0x5e8>
 801106e:	46a2      	mov	sl, r4
 8011070:	f1ba 0f01 	cmp.w	sl, #1
 8011074:	f300 809f 	bgt.w	80111b6 <__kernel_rem_pio2+0x622>
 8011078:	2700      	movs	r7, #0
 801107a:	463e      	mov	r6, r7
 801107c:	9d06      	ldr	r5, [sp, #24]
 801107e:	ab48      	add	r3, sp, #288	; 0x120
 8011080:	3508      	adds	r5, #8
 8011082:	441d      	add	r5, r3
 8011084:	2c01      	cmp	r4, #1
 8011086:	f300 80b3 	bgt.w	80111f0 <__kernel_rem_pio2+0x65c>
 801108a:	9b00      	ldr	r3, [sp, #0]
 801108c:	9d48      	ldr	r5, [sp, #288]	; 0x120
 801108e:	9849      	ldr	r0, [sp, #292]	; 0x124
 8011090:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 8011092:	994b      	ldr	r1, [sp, #300]	; 0x12c
 8011094:	2b00      	cmp	r3, #0
 8011096:	f040 80b5 	bne.w	8011204 <__kernel_rem_pio2+0x670>
 801109a:	4603      	mov	r3, r0
 801109c:	462a      	mov	r2, r5
 801109e:	9804      	ldr	r0, [sp, #16]
 80110a0:	e9c0 2300 	strd	r2, r3, [r0]
 80110a4:	4622      	mov	r2, r4
 80110a6:	460b      	mov	r3, r1
 80110a8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80110ac:	463a      	mov	r2, r7
 80110ae:	4633      	mov	r3, r6
 80110b0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80110b4:	e03b      	b.n	801112e <__kernel_rem_pio2+0x59a>
 80110b6:	f04f 0c00 	mov.w	ip, #0
 80110ba:	4626      	mov	r6, r4
 80110bc:	4667      	mov	r7, ip
 80110be:	9d06      	ldr	r5, [sp, #24]
 80110c0:	ab48      	add	r3, sp, #288	; 0x120
 80110c2:	3508      	adds	r5, #8
 80110c4:	441d      	add	r5, r3
 80110c6:	2e00      	cmp	r6, #0
 80110c8:	da42      	bge.n	8011150 <__kernel_rem_pio2+0x5bc>
 80110ca:	9b00      	ldr	r3, [sp, #0]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d049      	beq.n	8011164 <__kernel_rem_pio2+0x5d0>
 80110d0:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 80110d4:	4662      	mov	r2, ip
 80110d6:	460b      	mov	r3, r1
 80110d8:	9904      	ldr	r1, [sp, #16]
 80110da:	2601      	movs	r6, #1
 80110dc:	e9c1 2300 	strd	r2, r3, [r1]
 80110e0:	a948      	add	r1, sp, #288	; 0x120
 80110e2:	463b      	mov	r3, r7
 80110e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110e8:	f7ef f8a6 	bl	8000238 <__aeabi_dsub>
 80110ec:	4684      	mov	ip, r0
 80110ee:	460f      	mov	r7, r1
 80110f0:	ad48      	add	r5, sp, #288	; 0x120
 80110f2:	42b4      	cmp	r4, r6
 80110f4:	da38      	bge.n	8011168 <__kernel_rem_pio2+0x5d4>
 80110f6:	9b00      	ldr	r3, [sp, #0]
 80110f8:	b10b      	cbz	r3, 80110fe <__kernel_rem_pio2+0x56a>
 80110fa:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80110fe:	4662      	mov	r2, ip
 8011100:	463b      	mov	r3, r7
 8011102:	9904      	ldr	r1, [sp, #16]
 8011104:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8011108:	e011      	b.n	801112e <__kernel_rem_pio2+0x59a>
 801110a:	2700      	movs	r7, #0
 801110c:	463d      	mov	r5, r7
 801110e:	9b06      	ldr	r3, [sp, #24]
 8011110:	aa98      	add	r2, sp, #608	; 0x260
 8011112:	4413      	add	r3, r2
 8011114:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8011118:	2c00      	cmp	r4, #0
 801111a:	da0f      	bge.n	801113c <__kernel_rem_pio2+0x5a8>
 801111c:	9b00      	ldr	r3, [sp, #0]
 801111e:	b10b      	cbz	r3, 8011124 <__kernel_rem_pio2+0x590>
 8011120:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8011124:	463a      	mov	r2, r7
 8011126:	462b      	mov	r3, r5
 8011128:	9904      	ldr	r1, [sp, #16]
 801112a:	e9c1 2300 	strd	r2, r3, [r1]
 801112e:	9b05      	ldr	r3, [sp, #20]
 8011130:	f003 0007 	and.w	r0, r3, #7
 8011134:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8011138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801113c:	4638      	mov	r0, r7
 801113e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8011142:	4629      	mov	r1, r5
 8011144:	f7ef f87a 	bl	800023c <__adddf3>
 8011148:	3c01      	subs	r4, #1
 801114a:	4607      	mov	r7, r0
 801114c:	460d      	mov	r5, r1
 801114e:	e7e3      	b.n	8011118 <__kernel_rem_pio2+0x584>
 8011150:	4660      	mov	r0, ip
 8011152:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011156:	4639      	mov	r1, r7
 8011158:	f7ef f870 	bl	800023c <__adddf3>
 801115c:	3e01      	subs	r6, #1
 801115e:	4684      	mov	ip, r0
 8011160:	460f      	mov	r7, r1
 8011162:	e7b0      	b.n	80110c6 <__kernel_rem_pio2+0x532>
 8011164:	4639      	mov	r1, r7
 8011166:	e7b5      	b.n	80110d4 <__kernel_rem_pio2+0x540>
 8011168:	4660      	mov	r0, ip
 801116a:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 801116e:	4639      	mov	r1, r7
 8011170:	f7ef f864 	bl	800023c <__adddf3>
 8011174:	3601      	adds	r6, #1
 8011176:	4684      	mov	ip, r0
 8011178:	460f      	mov	r7, r1
 801117a:	e7ba      	b.n	80110f2 <__kernel_rem_pio2+0x55e>
 801117c:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8011180:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8011184:	4640      	mov	r0, r8
 8011186:	4649      	mov	r1, r9
 8011188:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801118c:	f7ef f856 	bl	800023c <__adddf3>
 8011190:	4602      	mov	r2, r0
 8011192:	460b      	mov	r3, r1
 8011194:	4606      	mov	r6, r0
 8011196:	460f      	mov	r7, r1
 8011198:	4640      	mov	r0, r8
 801119a:	4649      	mov	r1, r9
 801119c:	f7ef f84c 	bl	8000238 <__aeabi_dsub>
 80111a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80111a4:	f7ef f84a 	bl	800023c <__adddf3>
 80111a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80111ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80111b0:	e9ca 6700 	strd	r6, r7, [sl]
 80111b4:	e757      	b.n	8011066 <__kernel_rem_pio2+0x4d2>
 80111b6:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 80111ba:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 80111be:	4630      	mov	r0, r6
 80111c0:	4639      	mov	r1, r7
 80111c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80111c6:	f7ef f839 	bl	800023c <__adddf3>
 80111ca:	4602      	mov	r2, r0
 80111cc:	460b      	mov	r3, r1
 80111ce:	4680      	mov	r8, r0
 80111d0:	4689      	mov	r9, r1
 80111d2:	4630      	mov	r0, r6
 80111d4:	4639      	mov	r1, r7
 80111d6:	f7ef f82f 	bl	8000238 <__aeabi_dsub>
 80111da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80111de:	f7ef f82d 	bl	800023c <__adddf3>
 80111e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80111e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80111ea:	e9c5 8900 	strd	r8, r9, [r5]
 80111ee:	e73f      	b.n	8011070 <__kernel_rem_pio2+0x4dc>
 80111f0:	4638      	mov	r0, r7
 80111f2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80111f6:	4631      	mov	r1, r6
 80111f8:	f7ef f820 	bl	800023c <__adddf3>
 80111fc:	3c01      	subs	r4, #1
 80111fe:	4607      	mov	r7, r0
 8011200:	460e      	mov	r6, r1
 8011202:	e73f      	b.n	8011084 <__kernel_rem_pio2+0x4f0>
 8011204:	9b04      	ldr	r3, [sp, #16]
 8011206:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801120a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 801120e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8011212:	601d      	str	r5, [r3, #0]
 8011214:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8011218:	e9c3 1703 	strd	r1, r7, [r3, #12]
 801121c:	615e      	str	r6, [r3, #20]
 801121e:	e786      	b.n	801112e <__kernel_rem_pio2+0x59a>
 8011220:	41700000 	.word	0x41700000
 8011224:	3e700000 	.word	0x3e700000

08011228 <__kernel_sin>:
 8011228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801122c:	b086      	sub	sp, #24
 801122e:	e9cd 2300 	strd	r2, r3, [sp]
 8011232:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011236:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801123a:	4682      	mov	sl, r0
 801123c:	460c      	mov	r4, r1
 801123e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8011240:	da03      	bge.n	801124a <__kernel_sin+0x22>
 8011242:	f7ef fc61 	bl	8000b08 <__aeabi_d2iz>
 8011246:	2800      	cmp	r0, #0
 8011248:	d050      	beq.n	80112ec <__kernel_sin+0xc4>
 801124a:	4652      	mov	r2, sl
 801124c:	4623      	mov	r3, r4
 801124e:	4650      	mov	r0, sl
 8011250:	4621      	mov	r1, r4
 8011252:	f7ef f9a9 	bl	80005a8 <__aeabi_dmul>
 8011256:	4606      	mov	r6, r0
 8011258:	460f      	mov	r7, r1
 801125a:	4602      	mov	r2, r0
 801125c:	460b      	mov	r3, r1
 801125e:	4650      	mov	r0, sl
 8011260:	4621      	mov	r1, r4
 8011262:	f7ef f9a1 	bl	80005a8 <__aeabi_dmul>
 8011266:	a33e      	add	r3, pc, #248	; (adr r3, 8011360 <__kernel_sin+0x138>)
 8011268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801126c:	4680      	mov	r8, r0
 801126e:	4689      	mov	r9, r1
 8011270:	4630      	mov	r0, r6
 8011272:	4639      	mov	r1, r7
 8011274:	f7ef f998 	bl	80005a8 <__aeabi_dmul>
 8011278:	a33b      	add	r3, pc, #236	; (adr r3, 8011368 <__kernel_sin+0x140>)
 801127a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801127e:	f7ee ffdb 	bl	8000238 <__aeabi_dsub>
 8011282:	4632      	mov	r2, r6
 8011284:	463b      	mov	r3, r7
 8011286:	f7ef f98f 	bl	80005a8 <__aeabi_dmul>
 801128a:	a339      	add	r3, pc, #228	; (adr r3, 8011370 <__kernel_sin+0x148>)
 801128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011290:	f7ee ffd4 	bl	800023c <__adddf3>
 8011294:	4632      	mov	r2, r6
 8011296:	463b      	mov	r3, r7
 8011298:	f7ef f986 	bl	80005a8 <__aeabi_dmul>
 801129c:	a336      	add	r3, pc, #216	; (adr r3, 8011378 <__kernel_sin+0x150>)
 801129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112a2:	f7ee ffc9 	bl	8000238 <__aeabi_dsub>
 80112a6:	4632      	mov	r2, r6
 80112a8:	463b      	mov	r3, r7
 80112aa:	f7ef f97d 	bl	80005a8 <__aeabi_dmul>
 80112ae:	a334      	add	r3, pc, #208	; (adr r3, 8011380 <__kernel_sin+0x158>)
 80112b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112b4:	f7ee ffc2 	bl	800023c <__adddf3>
 80112b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80112bc:	b9dd      	cbnz	r5, 80112f6 <__kernel_sin+0xce>
 80112be:	4602      	mov	r2, r0
 80112c0:	460b      	mov	r3, r1
 80112c2:	4630      	mov	r0, r6
 80112c4:	4639      	mov	r1, r7
 80112c6:	f7ef f96f 	bl	80005a8 <__aeabi_dmul>
 80112ca:	a32f      	add	r3, pc, #188	; (adr r3, 8011388 <__kernel_sin+0x160>)
 80112cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112d0:	f7ee ffb2 	bl	8000238 <__aeabi_dsub>
 80112d4:	4642      	mov	r2, r8
 80112d6:	464b      	mov	r3, r9
 80112d8:	f7ef f966 	bl	80005a8 <__aeabi_dmul>
 80112dc:	4602      	mov	r2, r0
 80112de:	460b      	mov	r3, r1
 80112e0:	4650      	mov	r0, sl
 80112e2:	4621      	mov	r1, r4
 80112e4:	f7ee ffaa 	bl	800023c <__adddf3>
 80112e8:	4682      	mov	sl, r0
 80112ea:	460c      	mov	r4, r1
 80112ec:	4650      	mov	r0, sl
 80112ee:	4621      	mov	r1, r4
 80112f0:	b006      	add	sp, #24
 80112f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112f6:	2200      	movs	r2, #0
 80112f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80112fc:	4b24      	ldr	r3, [pc, #144]	; (8011390 <__kernel_sin+0x168>)
 80112fe:	f7ef f953 	bl	80005a8 <__aeabi_dmul>
 8011302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011306:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801130a:	4640      	mov	r0, r8
 801130c:	4649      	mov	r1, r9
 801130e:	f7ef f94b 	bl	80005a8 <__aeabi_dmul>
 8011312:	4602      	mov	r2, r0
 8011314:	460b      	mov	r3, r1
 8011316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801131a:	f7ee ff8d 	bl	8000238 <__aeabi_dsub>
 801131e:	4632      	mov	r2, r6
 8011320:	463b      	mov	r3, r7
 8011322:	f7ef f941 	bl	80005a8 <__aeabi_dmul>
 8011326:	e9dd 2300 	ldrd	r2, r3, [sp]
 801132a:	f7ee ff85 	bl	8000238 <__aeabi_dsub>
 801132e:	a316      	add	r3, pc, #88	; (adr r3, 8011388 <__kernel_sin+0x160>)
 8011330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011334:	4606      	mov	r6, r0
 8011336:	460f      	mov	r7, r1
 8011338:	4640      	mov	r0, r8
 801133a:	4649      	mov	r1, r9
 801133c:	f7ef f934 	bl	80005a8 <__aeabi_dmul>
 8011340:	4602      	mov	r2, r0
 8011342:	460b      	mov	r3, r1
 8011344:	4630      	mov	r0, r6
 8011346:	4639      	mov	r1, r7
 8011348:	f7ee ff78 	bl	800023c <__adddf3>
 801134c:	4602      	mov	r2, r0
 801134e:	460b      	mov	r3, r1
 8011350:	4650      	mov	r0, sl
 8011352:	4621      	mov	r1, r4
 8011354:	f7ee ff70 	bl	8000238 <__aeabi_dsub>
 8011358:	e7c6      	b.n	80112e8 <__kernel_sin+0xc0>
 801135a:	bf00      	nop
 801135c:	f3af 8000 	nop.w
 8011360:	5acfd57c 	.word	0x5acfd57c
 8011364:	3de5d93a 	.word	0x3de5d93a
 8011368:	8a2b9ceb 	.word	0x8a2b9ceb
 801136c:	3e5ae5e6 	.word	0x3e5ae5e6
 8011370:	57b1fe7d 	.word	0x57b1fe7d
 8011374:	3ec71de3 	.word	0x3ec71de3
 8011378:	19c161d5 	.word	0x19c161d5
 801137c:	3f2a01a0 	.word	0x3f2a01a0
 8011380:	1110f8a6 	.word	0x1110f8a6
 8011384:	3f811111 	.word	0x3f811111
 8011388:	55555549 	.word	0x55555549
 801138c:	3fc55555 	.word	0x3fc55555
 8011390:	3fe00000 	.word	0x3fe00000

08011394 <fabs>:
 8011394:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011398:	4619      	mov	r1, r3
 801139a:	4770      	bx	lr

0801139c <finite>:
 801139c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80113a0:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80113a4:	0fc0      	lsrs	r0, r0, #31
 80113a6:	4770      	bx	lr

080113a8 <floor>:
 80113a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113ac:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80113b0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80113b4:	2e13      	cmp	r6, #19
 80113b6:	4607      	mov	r7, r0
 80113b8:	460b      	mov	r3, r1
 80113ba:	460c      	mov	r4, r1
 80113bc:	4605      	mov	r5, r0
 80113be:	dc35      	bgt.n	801142c <floor+0x84>
 80113c0:	2e00      	cmp	r6, #0
 80113c2:	da16      	bge.n	80113f2 <floor+0x4a>
 80113c4:	a336      	add	r3, pc, #216	; (adr r3, 80114a0 <floor+0xf8>)
 80113c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ca:	f7ee ff37 	bl	800023c <__adddf3>
 80113ce:	2200      	movs	r2, #0
 80113d0:	2300      	movs	r3, #0
 80113d2:	f7ef fb79 	bl	8000ac8 <__aeabi_dcmpgt>
 80113d6:	b148      	cbz	r0, 80113ec <floor+0x44>
 80113d8:	2c00      	cmp	r4, #0
 80113da:	da5b      	bge.n	8011494 <floor+0xec>
 80113dc:	2500      	movs	r5, #0
 80113de:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80113e2:	4a31      	ldr	r2, [pc, #196]	; (80114a8 <floor+0x100>)
 80113e4:	433b      	orrs	r3, r7
 80113e6:	42ab      	cmp	r3, r5
 80113e8:	bf18      	it	ne
 80113ea:	4614      	movne	r4, r2
 80113ec:	4623      	mov	r3, r4
 80113ee:	462f      	mov	r7, r5
 80113f0:	e026      	b.n	8011440 <floor+0x98>
 80113f2:	4a2e      	ldr	r2, [pc, #184]	; (80114ac <floor+0x104>)
 80113f4:	fa42 f806 	asr.w	r8, r2, r6
 80113f8:	ea01 0208 	and.w	r2, r1, r8
 80113fc:	4302      	orrs	r2, r0
 80113fe:	d01f      	beq.n	8011440 <floor+0x98>
 8011400:	a327      	add	r3, pc, #156	; (adr r3, 80114a0 <floor+0xf8>)
 8011402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011406:	f7ee ff19 	bl	800023c <__adddf3>
 801140a:	2200      	movs	r2, #0
 801140c:	2300      	movs	r3, #0
 801140e:	f7ef fb5b 	bl	8000ac8 <__aeabi_dcmpgt>
 8011412:	2800      	cmp	r0, #0
 8011414:	d0ea      	beq.n	80113ec <floor+0x44>
 8011416:	2c00      	cmp	r4, #0
 8011418:	bfbe      	ittt	lt
 801141a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801141e:	fa43 f606 	asrlt.w	r6, r3, r6
 8011422:	19a4      	addlt	r4, r4, r6
 8011424:	ea24 0408 	bic.w	r4, r4, r8
 8011428:	2500      	movs	r5, #0
 801142a:	e7df      	b.n	80113ec <floor+0x44>
 801142c:	2e33      	cmp	r6, #51	; 0x33
 801142e:	dd0b      	ble.n	8011448 <floor+0xa0>
 8011430:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011434:	d104      	bne.n	8011440 <floor+0x98>
 8011436:	4602      	mov	r2, r0
 8011438:	f7ee ff00 	bl	800023c <__adddf3>
 801143c:	4607      	mov	r7, r0
 801143e:	460b      	mov	r3, r1
 8011440:	4638      	mov	r0, r7
 8011442:	4619      	mov	r1, r3
 8011444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011448:	f04f 32ff 	mov.w	r2, #4294967295
 801144c:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8011450:	fa22 f808 	lsr.w	r8, r2, r8
 8011454:	ea18 0f00 	tst.w	r8, r0
 8011458:	d0f2      	beq.n	8011440 <floor+0x98>
 801145a:	a311      	add	r3, pc, #68	; (adr r3, 80114a0 <floor+0xf8>)
 801145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011460:	f7ee feec 	bl	800023c <__adddf3>
 8011464:	2200      	movs	r2, #0
 8011466:	2300      	movs	r3, #0
 8011468:	f7ef fb2e 	bl	8000ac8 <__aeabi_dcmpgt>
 801146c:	2800      	cmp	r0, #0
 801146e:	d0bd      	beq.n	80113ec <floor+0x44>
 8011470:	2c00      	cmp	r4, #0
 8011472:	da02      	bge.n	801147a <floor+0xd2>
 8011474:	2e14      	cmp	r6, #20
 8011476:	d103      	bne.n	8011480 <floor+0xd8>
 8011478:	3401      	adds	r4, #1
 801147a:	ea25 0508 	bic.w	r5, r5, r8
 801147e:	e7b5      	b.n	80113ec <floor+0x44>
 8011480:	2301      	movs	r3, #1
 8011482:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8011486:	fa03 f606 	lsl.w	r6, r3, r6
 801148a:	4435      	add	r5, r6
 801148c:	42bd      	cmp	r5, r7
 801148e:	bf38      	it	cc
 8011490:	18e4      	addcc	r4, r4, r3
 8011492:	e7f2      	b.n	801147a <floor+0xd2>
 8011494:	2500      	movs	r5, #0
 8011496:	462c      	mov	r4, r5
 8011498:	e7a8      	b.n	80113ec <floor+0x44>
 801149a:	bf00      	nop
 801149c:	f3af 8000 	nop.w
 80114a0:	8800759c 	.word	0x8800759c
 80114a4:	7e37e43c 	.word	0x7e37e43c
 80114a8:	bff00000 	.word	0xbff00000
 80114ac:	000fffff 	.word	0x000fffff

080114b0 <matherr>:
 80114b0:	2000      	movs	r0, #0
 80114b2:	4770      	bx	lr

080114b4 <nan>:
 80114b4:	2000      	movs	r0, #0
 80114b6:	4901      	ldr	r1, [pc, #4]	; (80114bc <nan+0x8>)
 80114b8:	4770      	bx	lr
 80114ba:	bf00      	nop
 80114bc:	7ff80000 	.word	0x7ff80000

080114c0 <rint>:
 80114c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80114c6:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 80114ca:	f1bc 0f13 	cmp.w	ip, #19
 80114ce:	4604      	mov	r4, r0
 80114d0:	460d      	mov	r5, r1
 80114d2:	460b      	mov	r3, r1
 80114d4:	4606      	mov	r6, r0
 80114d6:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 80114da:	dc5a      	bgt.n	8011592 <rint+0xd2>
 80114dc:	f1bc 0f00 	cmp.w	ip, #0
 80114e0:	da2b      	bge.n	801153a <rint+0x7a>
 80114e2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80114e6:	4302      	orrs	r2, r0
 80114e8:	d023      	beq.n	8011532 <rint+0x72>
 80114ea:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80114ee:	4302      	orrs	r2, r0
 80114f0:	4256      	negs	r6, r2
 80114f2:	4316      	orrs	r6, r2
 80114f4:	0c4b      	lsrs	r3, r1, #17
 80114f6:	0b36      	lsrs	r6, r6, #12
 80114f8:	4934      	ldr	r1, [pc, #208]	; (80115cc <rint+0x10c>)
 80114fa:	045b      	lsls	r3, r3, #17
 80114fc:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8011500:	ea46 0503 	orr.w	r5, r6, r3
 8011504:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8011508:	4602      	mov	r2, r0
 801150a:	462b      	mov	r3, r5
 801150c:	e9d1 4500 	ldrd	r4, r5, [r1]
 8011510:	4620      	mov	r0, r4
 8011512:	4629      	mov	r1, r5
 8011514:	f7ee fe92 	bl	800023c <__adddf3>
 8011518:	e9cd 0100 	strd	r0, r1, [sp]
 801151c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011520:	462b      	mov	r3, r5
 8011522:	4622      	mov	r2, r4
 8011524:	f7ee fe88 	bl	8000238 <__aeabi_dsub>
 8011528:	4604      	mov	r4, r0
 801152a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801152e:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8011532:	4620      	mov	r0, r4
 8011534:	4629      	mov	r1, r5
 8011536:	b003      	add	sp, #12
 8011538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801153a:	4a25      	ldr	r2, [pc, #148]	; (80115d0 <rint+0x110>)
 801153c:	fa42 f20c 	asr.w	r2, r2, ip
 8011540:	4011      	ands	r1, r2
 8011542:	4301      	orrs	r1, r0
 8011544:	d0f5      	beq.n	8011532 <rint+0x72>
 8011546:	0852      	lsrs	r2, r2, #1
 8011548:	ea05 0102 	and.w	r1, r5, r2
 801154c:	ea50 0601 	orrs.w	r6, r0, r1
 8011550:	d00c      	beq.n	801156c <rint+0xac>
 8011552:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011556:	f1bc 0f13 	cmp.w	ip, #19
 801155a:	bf0c      	ite	eq
 801155c:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8011560:	2600      	movne	r6, #0
 8011562:	ea25 0202 	bic.w	r2, r5, r2
 8011566:	fa43 f30c 	asr.w	r3, r3, ip
 801156a:	4313      	orrs	r3, r2
 801156c:	4917      	ldr	r1, [pc, #92]	; (80115cc <rint+0x10c>)
 801156e:	4632      	mov	r2, r6
 8011570:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8011574:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011578:	4620      	mov	r0, r4
 801157a:	4629      	mov	r1, r5
 801157c:	f7ee fe5e 	bl	800023c <__adddf3>
 8011580:	e9cd 0100 	strd	r0, r1, [sp]
 8011584:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011588:	4622      	mov	r2, r4
 801158a:	462b      	mov	r3, r5
 801158c:	f7ee fe54 	bl	8000238 <__aeabi_dsub>
 8011590:	e008      	b.n	80115a4 <rint+0xe4>
 8011592:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8011596:	dd08      	ble.n	80115aa <rint+0xea>
 8011598:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 801159c:	d1c9      	bne.n	8011532 <rint+0x72>
 801159e:	4602      	mov	r2, r0
 80115a0:	f7ee fe4c 	bl	800023c <__adddf3>
 80115a4:	4604      	mov	r4, r0
 80115a6:	460d      	mov	r5, r1
 80115a8:	e7c3      	b.n	8011532 <rint+0x72>
 80115aa:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 80115ae:	f04f 32ff 	mov.w	r2, #4294967295
 80115b2:	40ca      	lsrs	r2, r1
 80115b4:	4210      	tst	r0, r2
 80115b6:	d0bc      	beq.n	8011532 <rint+0x72>
 80115b8:	0852      	lsrs	r2, r2, #1
 80115ba:	4210      	tst	r0, r2
 80115bc:	bf1f      	itttt	ne
 80115be:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 80115c2:	ea20 0202 	bicne.w	r2, r0, r2
 80115c6:	410e      	asrne	r6, r1
 80115c8:	4316      	orrne	r6, r2
 80115ca:	e7cf      	b.n	801156c <rint+0xac>
 80115cc:	0801f508 	.word	0x0801f508
 80115d0:	000fffff 	.word	0x000fffff
 80115d4:	00000000 	.word	0x00000000

080115d8 <scalbn>:
 80115d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115da:	4616      	mov	r6, r2
 80115dc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80115e0:	4604      	mov	r4, r0
 80115e2:	460d      	mov	r5, r1
 80115e4:	460b      	mov	r3, r1
 80115e6:	b982      	cbnz	r2, 801160a <scalbn+0x32>
 80115e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80115ec:	4303      	orrs	r3, r0
 80115ee:	d034      	beq.n	801165a <scalbn+0x82>
 80115f0:	4b2d      	ldr	r3, [pc, #180]	; (80116a8 <scalbn+0xd0>)
 80115f2:	2200      	movs	r2, #0
 80115f4:	f7ee ffd8 	bl	80005a8 <__aeabi_dmul>
 80115f8:	4b2c      	ldr	r3, [pc, #176]	; (80116ac <scalbn+0xd4>)
 80115fa:	4604      	mov	r4, r0
 80115fc:	429e      	cmp	r6, r3
 80115fe:	460d      	mov	r5, r1
 8011600:	da0d      	bge.n	801161e <scalbn+0x46>
 8011602:	a325      	add	r3, pc, #148	; (adr r3, 8011698 <scalbn+0xc0>)
 8011604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011608:	e01c      	b.n	8011644 <scalbn+0x6c>
 801160a:	f240 77ff 	movw	r7, #2047	; 0x7ff
 801160e:	42ba      	cmp	r2, r7
 8011610:	d109      	bne.n	8011626 <scalbn+0x4e>
 8011612:	4602      	mov	r2, r0
 8011614:	f7ee fe12 	bl	800023c <__adddf3>
 8011618:	4604      	mov	r4, r0
 801161a:	460d      	mov	r5, r1
 801161c:	e01d      	b.n	801165a <scalbn+0x82>
 801161e:	460b      	mov	r3, r1
 8011620:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011624:	3a36      	subs	r2, #54	; 0x36
 8011626:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801162a:	4432      	add	r2, r6
 801162c:	428a      	cmp	r2, r1
 801162e:	dd0c      	ble.n	801164a <scalbn+0x72>
 8011630:	4622      	mov	r2, r4
 8011632:	462b      	mov	r3, r5
 8011634:	a11a      	add	r1, pc, #104	; (adr r1, 80116a0 <scalbn+0xc8>)
 8011636:	e9d1 0100 	ldrd	r0, r1, [r1]
 801163a:	f000 f83b 	bl	80116b4 <copysign>
 801163e:	a318      	add	r3, pc, #96	; (adr r3, 80116a0 <scalbn+0xc8>)
 8011640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011644:	f7ee ffb0 	bl	80005a8 <__aeabi_dmul>
 8011648:	e7e6      	b.n	8011618 <scalbn+0x40>
 801164a:	2a00      	cmp	r2, #0
 801164c:	dd08      	ble.n	8011660 <scalbn+0x88>
 801164e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011652:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011656:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801165a:	4620      	mov	r0, r4
 801165c:	4629      	mov	r1, r5
 801165e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011660:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011664:	da0b      	bge.n	801167e <scalbn+0xa6>
 8011666:	f24c 3350 	movw	r3, #50000	; 0xc350
 801166a:	429e      	cmp	r6, r3
 801166c:	4622      	mov	r2, r4
 801166e:	462b      	mov	r3, r5
 8011670:	dce0      	bgt.n	8011634 <scalbn+0x5c>
 8011672:	a109      	add	r1, pc, #36	; (adr r1, 8011698 <scalbn+0xc0>)
 8011674:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011678:	f000 f81c 	bl	80116b4 <copysign>
 801167c:	e7c1      	b.n	8011602 <scalbn+0x2a>
 801167e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011682:	3236      	adds	r2, #54	; 0x36
 8011684:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011688:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801168c:	4620      	mov	r0, r4
 801168e:	4629      	mov	r1, r5
 8011690:	2200      	movs	r2, #0
 8011692:	4b07      	ldr	r3, [pc, #28]	; (80116b0 <scalbn+0xd8>)
 8011694:	e7d6      	b.n	8011644 <scalbn+0x6c>
 8011696:	bf00      	nop
 8011698:	c2f8f359 	.word	0xc2f8f359
 801169c:	01a56e1f 	.word	0x01a56e1f
 80116a0:	8800759c 	.word	0x8800759c
 80116a4:	7e37e43c 	.word	0x7e37e43c
 80116a8:	43500000 	.word	0x43500000
 80116ac:	ffff3cb0 	.word	0xffff3cb0
 80116b0:	3c900000 	.word	0x3c900000

080116b4 <copysign>:
 80116b4:	b530      	push	{r4, r5, lr}
 80116b6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80116ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80116be:	ea42 0503 	orr.w	r5, r2, r3
 80116c2:	4629      	mov	r1, r5
 80116c4:	bd30      	pop	{r4, r5, pc}
	...

080116c8 <_init>:
 80116c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116ca:	bf00      	nop
 80116cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116ce:	bc08      	pop	{r3}
 80116d0:	469e      	mov	lr, r3
 80116d2:	4770      	bx	lr

080116d4 <_fini>:
 80116d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116d6:	bf00      	nop
 80116d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116da:	bc08      	pop	{r3}
 80116dc:	469e      	mov	lr, r3
 80116de:	4770      	bx	lr
