# Project 0002: RISC-V 32-bit IM Instruction Encoding ğŸš§

### Overview
Implementation of RISC-V 32-bit instruction encoder to convert Instruction enum variants into 32-bit instruction words. This complements the decoder by enabling bidirectional conversion between instruction representations and machine code.

## Tasks

### Instruction Infrastructure ğŸš§
- âœ… Add encode() method to Instruction enum (returns Result<u32, EncodeError>)
- âœ… Create EncodeError type for error handling
- ğŸ“‹ Implement std::error::Error and std::fmt::Display for EncodeError
- âœ… Create helper function encode_r_type() for R-type instructions
- ğŸš§ Create helper functions for I, S, B, U, and J formats as needed
- âœ… Add comprehensive test suite structure (roundtrip tests in src/tests/instruction/roundtrip/)

### R-Type Instruction Encoding ğŸš§
- âœ… ADD instruction
- âœ… SUB instruction  
- âœ… SLL instruction
- âœ… SLT instruction
- ğŸ“‹ SLTU instruction
- ğŸ“‹ XOR instruction
- ğŸ“‹ SRL instruction
- ğŸ“‹ SRA instruction
- ğŸ“‹ OR instruction
- ğŸ“‹ AND instruction

### I-Type Instruction Encoding ğŸ“‹
- ğŸ“‹ ADDI instruction
- ğŸ“‹ SLTI instruction
- ğŸ“‹ SLTIU instruction
- ğŸ“‹ XORI instruction
- ğŸ“‹ ORI instruction
- ğŸ“‹ ANDI instruction
- ğŸ“‹ SLLI instruction
- ğŸ“‹ SRLI instruction
- ğŸ“‹ SRAI instruction

### Load Instruction Encoding ğŸ“‹
- ğŸ“‹ LB instruction
- ğŸ“‹ LH instruction
- ğŸ“‹ LW instruction
- ğŸ“‹ LBU instruction
- ğŸ“‹ LHU instruction

### Store Instruction Encoding ğŸ“‹
- ğŸ“‹ SB instruction
- ğŸ“‹ SH instruction
- ğŸ“‹ SW instruction

### Branch Instruction Encoding ğŸ“‹
- ğŸ“‹ BEQ instruction
- ğŸ“‹ BNE instruction
- ğŸ“‹ BLT instruction
- ğŸ“‹ BGE instruction
- ğŸ“‹ BLTU instruction
- ğŸ“‹ BGEU instruction

### Jump Instruction Encoding ğŸ“‹
- ğŸ“‹ JAL instruction
- ğŸ“‹ JALR instruction

### U-Type Instruction Encoding ğŸ“‹
- ğŸ“‹ LUI instruction
- ğŸ“‹ AUIPC instruction

### System Instruction Encoding ğŸ“‹
- ğŸ“‹ ECALL instruction
- ğŸ“‹ EBREAK instruction

### M Extension Encoding ğŸ“‹
- ğŸ“‹ MUL instruction
- ğŸ“‹ MULH instruction
- ğŸ“‹ MULHSU instruction
- ğŸ“‹ MULHU instruction
- ğŸ“‹ DIV instruction
- ğŸ“‹ DIVU instruction
- ğŸ“‹ REM instruction
- ğŸ“‹ REMU instruction

### Testing & Validation ğŸš§
- âœ… Create helper function assert_encode_decode() for bidirectional testing
- âœ… Reorganize tests into roundtrip directory for combined encode/decode testing
- âœ… Remove duplicate decode tests that are covered by roundtrip tests
- âœ… Round-trip tests (encode then decode should match original)
- ğŸ“‹ Verify encoding matches RISC-V specification test vectors
- ğŸ“‹ Edge case testing for immediate value ranges
- âœ… 100% code coverage maintained
- ğŸš§ Remove decode tests for each instruction as roundtrip tests are added

### Documentation ğŸ“‹
- ğŸ“‹ Add encoding examples to documentation
- ğŸ“‹ Update module-level documentation in src/instruction.rs to reflect encoding capability
- ğŸ“‹ Update CLAUDE.md to document encoding infrastructure and conventions

## Implementation Notes

### Completed Infrastructure
- Created `EncodeError` enum with `NotImplemented` variant for gradual implementation
- Added `encode()` method that returns `Result<u32, EncodeError>`
- Created `encode_r_type()` helper function at bottom of file for R-type encoding
- Reorganized tests: `src/tests/instruction/roundtrip/` for combined encode/decode tests
- Test utility `assert_encode_decode()` in `src/tests/instruction/mod.rs`

### Key Learnings
- Helper functions like `encode_r_type()` should be placed at the bottom of the file
- Roundtrip tests eliminate duplication between encode and decode test suites
- Test organization should mirror instruction types (register/, immediate/, etc.)
- All instruction variants must derive `Debug`, `Clone`, and `PartialEq` for testing
- EncodeError should implement std::error::Error and std::fmt::Display traits for proper error handling
- **IMPORTANT**: When implementing encoding for an instruction, remove only the decode test functions that are covered by roundtrip tests (e.g., in `src/tests/instruction/decode/register/sub.rs`, remove functions like `basic()`, `zero_registers()`, etc. when adding `src/tests/instruction/roundtrip/register/sub.rs`). Keep any decode failure tests that aren't covered by roundtrip. If no tests remain in the file after removal, delete the file and update the mod.rs

## Design Considerations

### Encoding Strategy
- Each instruction variant implements its own encoding logic
- Immediate values are validated to ensure they fit within bit width constraints

### Error Handling
- Return Result<u32, EncodeError> to handle invalid immediate values
- Provide clear error messages for out-of-range immediates
- Always use Result for error handling, never panic

### Testing Approach
- Modify existing decode tests to test bidirectionally using a shared helper function
- The helper should: decode the instruction word, verify it matches expected, encode it back, verify it matches original word
- Every encoded instruction should decode back to the original
- Test boundary values for all immediate fields
- Verify against known instruction encodings from RISC-V spec