{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580827605790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580827605806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 09:46:45 2020 " "Processing started: Tue Feb 04 09:46:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580827605806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827605806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827605806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580827606884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580827606884 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Sistema_Epy.qsys " "Elaborating Qsys system entity \"Sistema_Epy.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827616673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:00 Progress: Loading PROYECTO_V3/Sistema_Epy.qsys " "2020.02.04.09:47:00 Progress: Loading PROYECTO_V3/Sistema_Epy.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827620829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:01 Progress: Reading input file " "2020.02.04.09:47:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827621313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:01 Progress: Adding CLOCK_50 \[clock_source 16.1\] " "2020.02.04.09:47:01 Progress: Adding CLOCK_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827621438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Parameterizing module CLOCK_50 " "2020.02.04.09:47:02 Progress: Parameterizing module CLOCK_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Adding DUAL_CLOCK_FIFO \[altera_up_avalon_video_dual_clock_buffer 16.1\] " "2020.02.04.09:47:02 Progress: Adding DUAL_CLOCK_FIFO \[altera_up_avalon_video_dual_clock_buffer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Parameterizing module DUAL_CLOCK_FIFO " "2020.02.04.09:47:02 Progress: Parameterizing module DUAL_CLOCK_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\] " "2020.02.04.09:47:02 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Parameterizing module JTAG_UART " "2020.02.04.09:47:02 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Adding NIOS2_Data \[altera_nios2_gen2 16.1\] " "2020.02.04.09:47:02 Progress: Adding NIOS2_Data \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Parameterizing module NIOS2_Data " "2020.02.04.09:47:02 Progress: Parameterizing module NIOS2_Data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Adding NIOS2_NN \[altera_nios2_gen2 16.1\] " "2020.02.04.09:47:02 Progress: Adding NIOS2_NN \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Parameterizing module NIOS2_NN " "2020.02.04.09:47:02 Progress: Parameterizing module NIOS2_NN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Adding NIOS2_VGA \[altera_nios2_gen2 16.1\] " "2020.02.04.09:47:02 Progress: Adding NIOS2_VGA \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Parameterizing module NIOS2_VGA " "2020.02.04.09:47:02 Progress: Parameterizing module NIOS2_VGA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:02 Progress: Adding PIXEL_BUFFER_DMA \[altera_up_avalon_video_pixel_buffer_dma 16.1\] " "2020.02.04.09:47:02 Progress: Adding PIXEL_BUFFER_DMA \[altera_up_avalon_video_pixel_buffer_dma 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827622969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:03 Progress: Parameterizing module PIXEL_BUFFER_DMA " "2020.02.04.09:47:03 Progress: Parameterizing module PIXEL_BUFFER_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827623329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:03 Progress: Adding PLL \[altera_pll 16.1\] " "2020.02.04.09:47:03 Progress: Adding PLL \[altera_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827623329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:03 Progress: Parameterizing module PLL " "2020.02.04.09:47:03 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827623938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:03 Progress: Adding RGB_RESAMPLER \[altera_up_avalon_video_rgb_resampler 16.1\] " "2020.02.04.09:47:03 Progress: Adding RGB_RESAMPLER \[altera_up_avalon_video_rgb_resampler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827623969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:03 Progress: Parameterizing module RGB_RESAMPLER " "2020.02.04.09:47:03 Progress: Parameterizing module RGB_RESAMPLER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827623985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:03 Progress: Adding SCALER \[altera_up_avalon_video_scaler 16.1\] " "2020.02.04.09:47:03 Progress: Adding SCALER \[altera_up_avalon_video_scaler 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827623985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module SCALER " "2020.02.04.09:47:04 Progress: Parameterizing module SCALER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding SDRAM_VGA \[altera_avalon_new_sdram_controller 16.1\] " "2020.02.04.09:47:04 Progress: Adding SDRAM_VGA \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module SDRAM_VGA " "2020.02.04.09:47:04 Progress: Parameterizing module SDRAM_VGA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding SYSTEM_ID_1 \[altera_avalon_sysid_qsys 16.1\] " "2020.02.04.09:47:04 Progress: Adding SYSTEM_ID_1 \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module SYSTEM_ID_1 " "2020.02.04.09:47:04 Progress: Parameterizing module SYSTEM_ID_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding TIMER \[altera_avalon_timer 16.1\] " "2020.02.04.09:47:04 Progress: Adding TIMER \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module TIMER " "2020.02.04.09:47:04 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding VGA \[altera_up_avalon_video_vga_controller 16.1\] " "2020.02.04.09:47:04 Progress: Adding VGA \[altera_up_avalon_video_vga_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module VGA " "2020.02.04.09:47:04 Progress: Parameterizing module VGA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding i2c_0 \[altera_avalon_i2c 16.1\] " "2020.02.04.09:47:04 Progress: Adding i2c_0 \[altera_avalon_i2c 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module i2c_0 " "2020.02.04.09:47:04 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding onchip_mem2 \[altera_avalon_onchip_memory2 16.1\] " "2020.02.04.09:47:04 Progress: Adding onchip_mem2 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module onchip_mem2 " "2020.02.04.09:47:04 Progress: Parameterizing module onchip_mem2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding onchip_mem3 \[altera_avalon_onchip_memory2 16.1\] " "2020.02.04.09:47:04 Progress: Adding onchip_mem3 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module onchip_mem3 " "2020.02.04.09:47:04 Progress: Parameterizing module onchip_mem3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding onchip_men1 \[altera_avalon_onchip_memory2 16.1\] " "2020.02.04.09:47:04 Progress: Adding onchip_men1 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module onchip_men1 " "2020.02.04.09:47:04 Progress: Parameterizing module onchip_men1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Adding uart_0 \[altera_avalon_uart 16.1\] " "2020.02.04.09:47:04 Progress: Adding uart_0 \[altera_avalon_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing module uart_0 " "2020.02.04.09:47:04 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Building connections " "2020.02.04.09:47:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Parameterizing connections " "2020.02.04.09:47:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:04 Progress: Validating " "2020.02.04.09:47:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827624327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.04.09:47:07 Progress: Done reading input file " "2020.02.04.09:47:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827627733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Sistema_Epy.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Sistema_Epy.PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.PLL: Able to implement PLL with user settings " "Sistema_Epy.PLL: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.RGB_RESAMPLER: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Sistema_Epy.RGB_RESAMPLER: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.SCALER: Change in Resolution: 320 x 240 -> 640 x 480 " "Sistema_Epy.SCALER: Change in Resolution: 320 x 240 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.SDRAM_VGA: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sistema_Epy.SDRAM_VGA: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.SYSTEM_ID_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Sistema_Epy.SYSTEM_ID_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.SYSTEM_ID_1: Time stamp will be automatically updated when this component is generated. " "Sistema_Epy.SYSTEM_ID_1: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.VGA: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Sistema_Epy.VGA: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy.SCALER.avalon_scaler_source/DUAL_CLOCK_FIFO.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Sistema_Epy.SCALER.avalon_scaler_source/DUAL_CLOCK_FIFO.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sistema_Epy.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver " "Sistema_Epy.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sistema_Epy.uart_0: uart_0.s1 must be connected to an Avalon-MM master " "Sistema_Epy.uart_0: uart_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy: Generating Sistema_Epy \"Sistema_Epy\" for QUARTUS_SYNTH " "Sistema_Epy: Generating Sistema_Epy \"Sistema_Epy\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827629968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827633734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUAL_CLOCK_FIFO: Starting Generation of the Dual Clock Buffer " "DUAL_CLOCK_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUAL_CLOCK_FIFO: \"Sistema_Epy\" instantiated altera_up_avalon_video_dual_clock_buffer \"DUAL_CLOCK_FIFO\" " "DUAL_CLOCK_FIFO: \"Sistema_Epy\" instantiated altera_up_avalon_video_dual_clock_buffer \"DUAL_CLOCK_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Sistema_Epy_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Sistema_Epy_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Sistema_Epy_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0002_JTAG_UART_gen//Sistema_Epy_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Sistema_Epy_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0002_JTAG_UART_gen//Sistema_Epy_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Sistema_Epy_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Sistema_Epy_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Sistema_Epy\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Sistema_Epy\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_NN: \"Sistema_Epy\" instantiated altera_nios2_gen2 \"NIOS2_NN\" " "NIOS2_NN: \"Sistema_Epy\" instantiated altera_nios2_gen2 \"NIOS2_NN\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827636977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_VGA: \"Sistema_Epy\" instantiated altera_nios2_gen2 \"NIOS2_VGA\" " "NIOS2_VGA: \"Sistema_Epy\" instantiated altera_nios2_gen2 \"NIOS2_VGA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIXEL_BUFFER_DMA: Starting Generation of VGA Pixel Buffer " "PIXEL_BUFFER_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIXEL_BUFFER_DMA: \"Sistema_Epy\" instantiated altera_up_avalon_video_pixel_buffer_dma \"PIXEL_BUFFER_DMA\" " "PIXEL_BUFFER_DMA: \"Sistema_Epy\" instantiated altera_up_avalon_video_pixel_buffer_dma \"PIXEL_BUFFER_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"Sistema_Epy\" instantiated altera_pll \"PLL\" " "PLL: \"Sistema_Epy\" instantiated altera_pll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RGB_RESAMPLER: Starting Generation of Video RGB Resampler " "RGB_RESAMPLER: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RGB_RESAMPLER: \"Sistema_Epy\" instantiated altera_up_avalon_video_rgb_resampler \"RGB_RESAMPLER\" " "RGB_RESAMPLER: \"Sistema_Epy\" instantiated altera_up_avalon_video_rgb_resampler \"RGB_RESAMPLER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCALER: Starting Generation of Video Scaler " "SCALER: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCALER: \"Sistema_Epy\" instantiated altera_up_avalon_video_scaler \"SCALER\" " "SCALER: \"Sistema_Epy\" instantiated altera_up_avalon_video_scaler \"SCALER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA: Starting RTL generation for module 'Sistema_Epy_SDRAM_VGA' " "SDRAM_VGA: Starting RTL generation for module 'Sistema_Epy_SDRAM_VGA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Sistema_Epy_SDRAM_VGA --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0007_SDRAM_VGA_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0007_SDRAM_VGA_gen//Sistema_Epy_SDRAM_VGA_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_VGA:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Sistema_Epy_SDRAM_VGA --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0007_SDRAM_VGA_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0007_SDRAM_VGA_gen//Sistema_Epy_SDRAM_VGA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827637709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA: Done RTL generation for module 'Sistema_Epy_SDRAM_VGA' " "SDRAM_VGA: Done RTL generation for module 'Sistema_Epy_SDRAM_VGA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA: \"Sistema_Epy\" instantiated altera_avalon_new_sdram_controller \"SDRAM_VGA\" " "SDRAM_VGA: \"Sistema_Epy\" instantiated altera_avalon_new_sdram_controller \"SDRAM_VGA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSTEM_ID_1: \"Sistema_Epy\" instantiated altera_avalon_sysid_qsys \"SYSTEM_ID_1\" " "SYSTEM_ID_1: \"Sistema_Epy\" instantiated altera_avalon_sysid_qsys \"SYSTEM_ID_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'Sistema_Epy_TIMER' " "TIMER: Starting RTL generation for module 'Sistema_Epy_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Sistema_Epy_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0009_TIMER_gen//Sistema_Epy_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Sistema_Epy_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0009_TIMER_gen//Sistema_Epy_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'Sistema_Epy_TIMER' " "TIMER: Done RTL generation for module 'Sistema_Epy_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"Sistema_Epy\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"Sistema_Epy\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA: Starting Generation of VGA Controller " "VGA: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA: \"Sistema_Epy\" instantiated altera_up_avalon_video_vga_controller \"VGA\" " "VGA: \"Sistema_Epy\" instantiated altera_up_avalon_video_vga_controller \"VGA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem2: Starting RTL generation for module 'Sistema_Epy_onchip_mem2' " "Onchip_mem2: Starting RTL generation for module 'Sistema_Epy_onchip_mem2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem2:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Sistema_Epy_onchip_mem2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0011_onchip_mem2_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0011_onchip_mem2_gen//Sistema_Epy_onchip_mem2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem2:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Sistema_Epy_onchip_mem2 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0011_onchip_mem2_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0011_onchip_mem2_gen//Sistema_Epy_onchip_mem2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem2: Done RTL generation for module 'Sistema_Epy_onchip_mem2' " "Onchip_mem2: Done RTL generation for module 'Sistema_Epy_onchip_mem2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem2: \"Sistema_Epy\" instantiated altera_avalon_onchip_memory2 \"onchip_mem2\" " "Onchip_mem2: \"Sistema_Epy\" instantiated altera_avalon_onchip_memory2 \"onchip_mem2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem3: Starting RTL generation for module 'Sistema_Epy_onchip_mem3' " "Onchip_mem3: Starting RTL generation for module 'Sistema_Epy_onchip_mem3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem3:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Sistema_Epy_onchip_mem3 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0012_onchip_mem3_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0012_onchip_mem3_gen//Sistema_Epy_onchip_mem3_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem3:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Sistema_Epy_onchip_mem3 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0012_onchip_mem3_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0012_onchip_mem3_gen//Sistema_Epy_onchip_mem3_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827638990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem3: Done RTL generation for module 'Sistema_Epy_onchip_mem3' " "Onchip_mem3: Done RTL generation for module 'Sistema_Epy_onchip_mem3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827639537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem3: \"Sistema_Epy\" instantiated altera_avalon_onchip_memory2 \"onchip_mem3\" " "Onchip_mem3: \"Sistema_Epy\" instantiated altera_avalon_onchip_memory2 \"onchip_mem3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827639553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'Sistema_Epy_uart_0' " "Uart_0: Starting RTL generation for module 'Sistema_Epy_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827639584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Sistema_Epy_uart_0 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0013_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0013_uart_0_gen//Sistema_Epy_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Sistema_Epy_uart_0 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0013_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0013_uart_0_gen//Sistema_Epy_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827639584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'Sistema_Epy_uart_0' " "Uart_0: Done RTL generation for module 'Sistema_Epy_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827640053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"Sistema_Epy\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"Sistema_Epy\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827640068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827642936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827643092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827643264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827643436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827643592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827643764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827643936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827644108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827644264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Sistema_Epy\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Sistema_Epy\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827646145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Sistema_Epy\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Sistema_Epy\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827646145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"Sistema_Epy\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"Sistema_Epy\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827646415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Sistema_Epy\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Sistema_Epy\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827646415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Sistema_Epy_NIOS2_NN_cpu' " "Cpu: Starting RTL generation for module 'Sistema_Epy_NIOS2_NN_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827646431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Sistema_Epy_NIOS2_NN_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0016_cpu_gen//Sistema_Epy_NIOS2_NN_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Sistema_Epy_NIOS2_NN_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0016_cpu_gen//Sistema_Epy_NIOS2_NN_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827646431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:27 (*) Starting Nios II generation " "Cpu: # 2020.02.04 09:47:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:27 (*)   Checking for plaintext license. " "Cpu: # 2020.02.04 09:47:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:27 (*)   Plaintext license not found. " "Cpu: # 2020.02.04 09:47:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:27 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.02.04 09:47:27 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:27 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.04 09:47:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:27 (*)   Creating all objects for CPU " "Cpu: # 2020.02.04 09:47:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:29 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.04 09:47:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:29 (*)   Creating plain-text RTL " "Cpu: # 2020.02.04 09:47:29 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:29 (*) Done Nios II generation " "Cpu: # 2020.02.04 09:47:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Sistema_Epy_NIOS2_NN_cpu' " "Cpu: Done RTL generation for module 'Sistema_Epy_NIOS2_NN_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS2_NN\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS2_NN\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Sistema_Epy_NIOS2_VGA_cpu' " "Cpu: Starting RTL generation for module 'Sistema_Epy_NIOS2_VGA_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Sistema_Epy_NIOS2_VGA_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0017_cpu_gen//Sistema_Epy_NIOS2_VGA_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Sistema_Epy_NIOS2_VGA_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8296_5760551611671569002.dir/0017_cpu_gen//Sistema_Epy_NIOS2_VGA_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827649775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:30 (*) Starting Nios II generation " "Cpu: # 2020.02.04 09:47:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:30 (*)   Checking for plaintext license. " "Cpu: # 2020.02.04 09:47:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:31 (*)   Plaintext license not found. " "Cpu: # 2020.02.04 09:47:31 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:31 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.02.04 09:47:31 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:31 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.02.04 09:47:31 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.04 09:47:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:31 (*)   Creating all objects for CPU " "Cpu: # 2020.02.04 09:47:31 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:31 (*)     Testbench " "Cpu: # 2020.02.04 09:47:31 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)     Instruction decoding " "Cpu: # 2020.02.04 09:47:32 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)       Instruction fields " "Cpu: # 2020.02.04 09:47:32 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)       Instruction decodes " "Cpu: # 2020.02.04 09:47:32 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.02.04 09:47:32 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)       Instruction controls " "Cpu: # 2020.02.04 09:47:32 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)     Pipeline frontend " "Cpu: # 2020.02.04 09:47:32 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:32 (*)     Pipeline backend " "Cpu: # 2020.02.04 09:47:32 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:35 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.04 09:47:35 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:37 (*)   Creating encrypted RTL " "Cpu: # 2020.02.04 09:47:37 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.04 09:47:37 (*) Done Nios II generation " "Cpu: # 2020.02.04 09:47:37 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Sistema_Epy_NIOS2_VGA_cpu' " "Cpu: Done RTL generation for module 'Sistema_Epy_NIOS2_VGA_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS2_VGA\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS2_VGA\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIXEL_BUFFER_DMA_avalon_pixel_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PIXEL_BUFFER_DMA_avalon_pixel_dma_master_translator\" " "PIXEL_BUFFER_DMA_avalon_pixel_dma_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PIXEL_BUFFER_DMA_avalon_pixel_dma_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827657993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_VGA_s1_translator\" " "SDRAM_VGA_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_VGA_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIXEL_BUFFER_DMA_avalon_pixel_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PIXEL_BUFFER_DMA_avalon_pixel_dma_master_agent\" " "PIXEL_BUFFER_DMA_avalon_pixel_dma_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PIXEL_BUFFER_DMA_avalon_pixel_dma_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_VGA_s1_agent\" " "SDRAM_VGA_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_VGA_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_VGA_s1_agent_rsp_fifo\" " "SDRAM_VGA_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_VGA_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_VGA_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_VGA_data_master_limiter\" " "NIOS2_VGA_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_VGA_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_VGA_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_VGA_s1_burst_adapter\" " "SDRAM_VGA_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_VGA_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_VGA_data_master_to_SDRAM_VGA_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"NIOS2_VGA_data_master_to_SDRAM_VGA_s1_cmd_width_adapter\" " "NIOS2_VGA_data_master_to_SDRAM_VGA_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"NIOS2_VGA_data_master_to_SDRAM_VGA_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/Sistema_Epy/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sistema_Epy: Done \"Sistema_Epy\" with 59 modules, 101 files " "Sistema_Epy: Done \"Sistema_Epy\" with 59 modules, 101 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827658903 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Sistema_Epy.qsys " "Finished elaborating Qsys system entity \"Sistema_Epy.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827660215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/sistema_epy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/sistema_epy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy " "Found entity 1: Sistema_Epy" {  } { { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_DUAL_CLOCK_FIFO " "Found entity 1: Sistema_Epy_DUAL_CLOCK_FIFO" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_JTAG_UART_sim_scfifo_w " "Found entity 1: Sistema_Epy_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660590 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_JTAG_UART_scfifo_w " "Found entity 2: Sistema_Epy_JTAG_UART_scfifo_w" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660590 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sistema_Epy_JTAG_UART_sim_scfifo_r " "Found entity 3: Sistema_Epy_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660590 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sistema_Epy_JTAG_UART_scfifo_r " "Found entity 4: Sistema_Epy_JTAG_UART_scfifo_r" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660590 ""} { "Info" "ISGN_ENTITY_NAME" "5 Sistema_Epy_JTAG_UART " "Found entity 5: Sistema_Epy_JTAG_UART" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_nn.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_NN " "Found entity 1: Sistema_Epy_NIOS2_NN" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module " "Found entity 1: Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_NIOS2_NN_cpu_register_bank_b_module " "Found entity 2: Sistema_Epy_NIOS2_NN_cpu_register_bank_b_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug " "Found entity 3: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break " "Found entity 4: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "5 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk " "Found entity 5: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "6 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk " "Found entity 6: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "7 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace " "Found entity 7: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "8 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_td_mode " "Found entity 8: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "9 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace " "Found entity 9: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "10 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "11 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "12 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "13 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo " "Found entity 13: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "14 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib " "Found entity 14: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "15 Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im " "Found entity 15: Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "16 Sistema_Epy_NIOS2_NN_cpu_nios2_performance_monitors " "Found entity 16: Sistema_Epy_NIOS2_NN_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "17 Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg " "Found entity 17: Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "18 Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module " "Found entity 18: Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "19 Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem " "Found entity 19: Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "20 Sistema_Epy_NIOS2_NN_cpu_nios2_oci " "Found entity 20: Sistema_Epy_NIOS2_NN_cpu_nios2_oci" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""} { "Info" "ISGN_ENTITY_NAME" "21 Sistema_Epy_NIOS2_NN_cpu " "Found entity 21: Sistema_Epy_NIOS2_NN_cpu" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk " "Found entity 1: Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck " "Found entity 1: Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper " "Found entity 1: Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_NN_cpu_test_bench " "Found entity 1: Sistema_Epy_NIOS2_NN_cpu_test_bench" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA " "Found entity 1: Sistema_Epy_NIOS2_VGA" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827660622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827660622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA_cpu_ic_data_module " "Found entity 1: Sistema_Epy_NIOS2_VGA_cpu_ic_data_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module " "Found entity 2: Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sistema_Epy_NIOS2_VGA_cpu_bht_module " "Found entity 3: Sistema_Epy_NIOS2_VGA_cpu_bht_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module " "Found entity 4: Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "5 Sistema_Epy_NIOS2_VGA_cpu_register_bank_b_module " "Found entity 5: Sistema_Epy_NIOS2_VGA_cpu_register_bank_b_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "6 Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module " "Found entity 6: Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "7 Sistema_Epy_NIOS2_VGA_cpu_dc_data_module " "Found entity 7: Sistema_Epy_NIOS2_VGA_cpu_dc_data_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "8 Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module " "Found entity 8: Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "9 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug " "Found entity 9: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "10 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break " "Found entity 10: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "11 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk " "Found entity 11: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "12 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk " "Found entity 12: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "13 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace " "Found entity 13: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "14 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_td_mode " "Found entity 14: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_td_mode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "15 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace " "Found entity 15: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "16 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "17 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "18 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "19 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo " "Found entity 19: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "20 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib " "Found entity 20: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "21 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im " "Found entity 21: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "22 Sistema_Epy_NIOS2_VGA_cpu_nios2_performance_monitors " "Found entity 22: Sistema_Epy_NIOS2_VGA_cpu_nios2_performance_monitors" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "23 Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg " "Found entity 23: Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "24 Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram_module " "Found entity 24: Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "25 Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem " "Found entity 25: Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "26 Sistema_Epy_NIOS2_VGA_cpu_nios2_oci " "Found entity 26: Sistema_Epy_NIOS2_VGA_cpu_nios2_oci" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""} { "Info" "ISGN_ENTITY_NAME" "27 Sistema_Epy_NIOS2_VGA_cpu " "Found entity 27: Sistema_Epy_NIOS2_VGA_cpu" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk " "Found entity 1: Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck " "Found entity 1: Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_tck.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper " "Found entity 1: Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA_cpu_mult_cell " "Found entity 1: Sistema_Epy_NIOS2_VGA_cpu_mult_cell" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_NIOS2_VGA_cpu_test_bench " "Found entity 1: Sistema_Epy_NIOS2_VGA_cpu_test_bench" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_test_bench.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_PIXEL_BUFFER_DMA " "Found entity 1: Sistema_Epy_PIXEL_BUFFER_DMA" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_PLL " "Found entity 1: Sistema_Epy_PLL" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pll.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_RGB_RESAMPLER " "Found entity 1: Sistema_Epy_RGB_RESAMPLER" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_rgb_resampler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_SCALER " "Found entity 1: Sistema_Epy_SCALER" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_SDRAM_VGA_input_efifo_module " "Found entity 1: Sistema_Epy_SDRAM_VGA_input_efifo_module" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_SDRAM_VGA " "Found entity 2: Sistema_Epy_SDRAM_VGA" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_system_id_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_system_id_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_SYSTEM_ID_1 " "Found entity 1: Sistema_Epy_SYSTEM_ID_1" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_system_id_1.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_system_id_1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_TIMER " "Found entity 1: Sistema_Epy_TIMER" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_timer.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_VGA " "Found entity 1: Sistema_Epy_VGA" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_vga.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_avalon_st_adapter " "Found entity 1: Sistema_Epy_avalon_st_adapter" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Sistema_Epy_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_irq_mapper " "Found entity 1: Sistema_Epy_irq_mapper" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_irq_mapper.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0 " "Found entity 1: Sistema_Epy_mm_interconnect_0" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Sistema_Epy_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Sistema_Epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_demux " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_demux_004 " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_demux_004" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_mux " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Sistema_Epy_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router " "Found entity 2: Sistema_Epy_mm_interconnect_0_router" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_001_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_001 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_001" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_002_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_002 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_002" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_003_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_003 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_003" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_004_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_004 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_004" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_005_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_005 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_005" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_006_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_006 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_006" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_007_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_007 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_007" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_009_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_009 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_009" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sistema_epy_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sistema_epy_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at sistema_epy_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_router_012_default_decode " "Found entity 1: Sistema_Epy_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_mm_interconnect_0_router_012 " "Found entity 2: Sistema_Epy_mm_interconnect_0_router_012" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_rsp_demux " "Found entity 1: Sistema_Epy_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Sistema_Epy_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_rsp_mux " "Found entity 1: Sistema_Epy_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Sistema_Epy_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Sistema_Epy_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Sistema_Epy_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_onchip_mem2 " "Found entity 1: Sistema_Epy_onchip_mem2" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_onchip_mem3 " "Found entity 1: Sistema_Epy_onchip_mem3" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Epy_uart_0_tx " "Found entity 1: Sistema_Epy_uart_0_tx" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sistema_Epy_uart_0_rx_stimulus_source " "Found entity 2: Sistema_Epy_uart_0_rx_stimulus_source" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sistema_Epy_uart_0_rx " "Found entity 3: Sistema_Epy_uart_0_rx" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""} { "Info" "ISGN_ENTITY_NAME" "4 Sistema_Epy_uart_0_regs " "Found entity 4: Sistema_Epy_uart_0_regs" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""} { "Info" "ISGN_ENTITY_NAME" "5 Sistema_Epy_uart_0 " "Found entity 5: Sistema_Epy_uart_0" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sistema_epy/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sistema_epy/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sistema_epy/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sistema_epy/submodules/altera_reset_controller.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sistema_epy/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sistema_epy/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580827661653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sistema_epy/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sistema_epy/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sistema_epy/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827661653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827661653 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_epy_sdram_vga.v(318) " "Verilog HDL or VHDL warning at sistema_epy_sdram_vga.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580827661700 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_epy_sdram_vga.v(328) " "Verilog HDL or VHDL warning at sistema_epy_sdram_vga.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580827661700 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_epy_sdram_vga.v(338) " "Verilog HDL or VHDL warning at sistema_epy_sdram_vga.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580827661700 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sistema_epy_sdram_vga.v(682) " "Verilog HDL or VHDL warning at sistema_epy_sdram_vga.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580827661700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema_Epy " "Elaborating entity \"Sistema_Epy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580827661965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_DUAL_CLOCK_FIFO Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo " "Elaborating entity \"Sistema_Epy_DUAL_CLOCK_FIFO\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "dual_clock_fifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827662012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "Data_FIFO" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827662854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827662870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827662870 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827662870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827662948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827662948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827662948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_gray2bin_f9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827662964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827662964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827662964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_graycounter_cg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_graycounter_8ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_JTAG_UART Sistema_Epy_JTAG_UART:jtag_uart " "Elaborating entity \"Sistema_Epy_JTAG_UART\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "jtag_uart" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_JTAG_UART_scfifo_w Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w " "Elaborating entity \"Sistema_Epy_JTAG_UART_scfifo_w\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "the_Sistema_Epy_JTAG_UART_scfifo_w" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "wfifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827663745 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827663745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827663964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827663964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827663964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827664026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827664026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_w:the_Sistema_Epy_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_JTAG_UART_scfifo_r Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_r:the_Sistema_Epy_JTAG_UART_scfifo_r " "Elaborating entity \"Sistema_Epy_JTAG_UART_scfifo_r\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|Sistema_Epy_JTAG_UART_scfifo_r:the_Sistema_Epy_JTAG_UART_scfifo_r\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "the_Sistema_Epy_JTAG_UART_scfifo_r" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "Sistema_Epy_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827664370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827664370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827664370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827664370 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827664370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Sistema_Epy_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Sistema_Epy_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN Sistema_Epy_NIOS2_NN:nios2_nn " "Elaborating entity \"Sistema_Epy_NIOS2_NN\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "nios2_nn" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn.v" "cpu" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827664995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_test_bench Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_test_bench:the_Sistema_Epy_NIOS2_NN_cpu_test_bench " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_test_bench\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_test_bench:the_Sistema_Epy_NIOS2_NN_cpu_test_bench\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_test_bench" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "Sistema_Epy_NIOS2_NN_cpu_register_bank_a" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665245 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827665245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827665292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827665292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_a_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_register_bank_b_module Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_b_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_b " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_register_bank_b_module\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_register_bank_b_module:Sistema_Epy_NIOS2_NN_cpu_register_bank_b\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "Sistema_Epy_NIOS2_NN_cpu_register_bank_b" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665438 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827665438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_td_mode Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_td_mode:Sistema_Epy_NIOS2_NN_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_td_mode\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_dtrace\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_td_mode:Sistema_Epy_NIOS2_NN_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg:the_Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg:the_Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665703 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827665703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827665766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827665766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_NN_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_NN_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" "the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk " "Elaborating entity \"Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy " "Instantiated megafunction \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827665953 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827665953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827665969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Sistema_Epy_NIOS2_NN:nios2_nn\|Sistema_Epy_NIOS2_NN_cpu:cpu\|Sistema_Epy_NIOS2_NN_cpu_nios2_oci:the_Sistema_Epy_NIOS2_NN_cpu_nios2_oci\|Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_NN_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Sistema_Epy_NIOS2_NN_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA Sistema_Epy_NIOS2_VGA:nios2_vga " "Elaborating entity \"Sistema_Epy_NIOS2_VGA\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "nios2_vga" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga.v" "cpu" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_test_bench Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_test_bench:the_Sistema_Epy_NIOS2_VGA_cpu_test_bench " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_test_bench\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_test_bench:the_Sistema_Epy_NIOS2_VGA_cpu_test_bench\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_test_bench" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_ic_data_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_ic_data_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_ic_data" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666750 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827666750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827666812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827666812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_data_module:Sistema_Epy_NIOS2_VGA_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_ic_tag" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827666891 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827666891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_tgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827666937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827666937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_ic_tag_module:Sistema_Epy_NIOS2_VGA_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_bht_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_bht_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_bht" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827666984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667016 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827667016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827667062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827667062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_bht_module:Sistema_Epy_NIOS2_VGA_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_register_bank_a" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667125 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827667125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827667187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827667187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_a_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_register_bank_b_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_b_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_b " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_register_bank_b_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_register_bank_b_module:Sistema_Epy_NIOS2_VGA_cpu_register_bank_b\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_register_bank_b" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_mult_cell Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_mult_cell\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667328 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827667328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827667437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827667437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827667609 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827667609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827667891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_mult_cell:the_Sistema_Epy_NIOS2_VGA_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827668188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_dc_tag" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 19 " "Parameter \"width_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669079 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827669079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpi1 " "Found entity 1: altsyncram_lpi1" {  } { { "db/altsyncram_lpi1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_lpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827669141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827669141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpi1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated " "Elaborating entity \"altsyncram_lpi1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_tag_module:Sistema_Epy_NIOS2_VGA_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_dc_data_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_dc_data_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_dc_data" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 9283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669235 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827669235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827669282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827669282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_data_module:Sistema_Epy_NIOS2_VGA_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_dc_victim" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827669376 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827669376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827669423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827669423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_dc_victim_module:Sistema_Epy_NIOS2_VGA_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 10174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_debug" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_break" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_xbrk" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dbrk" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_td_mode Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_td_mode:Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_td_mode\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_dtrace\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_td_mode:Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827669954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_pib" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_im" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_avalon_reg" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram_module Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram_module\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_ocimem\|Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram_module:Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "Sistema_Epy_NIOS2_VGA_cpu_ociram_sp_ram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" "the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_tck" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk " "Elaborating entity \"Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk\" for hierarchy \"Sistema_Epy_NIOS2_VGA:nios2_vga\|Sistema_Epy_NIOS2_VGA_cpu:cpu\|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_wrapper\|Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk:the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" "the_Sistema_Epy_NIOS2_VGA_cpu_debug_slave_sysclk" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_PIXEL_BUFFER_DMA Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma " "Elaborating entity \"Sistema_Epy_PIXEL_BUFFER_DMA\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "pixel_buffer_dma" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sistema_epy_pixel_buffer_dma.v(237) " "Verilog HDL assignment warning at sistema_epy_pixel_buffer_dma.v(237): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sistema_epy_pixel_buffer_dma.v(238) " "Verilog HDL assignment warning at sistema_epy_pixel_buffer_dma.v(238): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sistema_epy_pixel_buffer_dma.v(243) " "Verilog HDL assignment warning at sistema_epy_pixel_buffer_dma.v(243): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sistema_epy_pixel_buffer_dma.v(244) " "Verilog HDL assignment warning at sistema_epy_pixel_buffer_dma.v(244): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sistema_epy_pixel_buffer_dma.v(324) " "Verilog HDL assignment warning at sistema_epy_pixel_buffer_dma.v(324): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sistema_epy_pixel_buffer_dma.v(338) " "Verilog HDL assignment warning at sistema_epy_pixel_buffer_dma.v(338): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827670360 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "Image_Buffer" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827670548 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827670548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_9bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_9bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3i1 " "Found entity 1: altsyncram_v3i1" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_v3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3i1 Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram " "Elaborating entity \"altsyncram_v3i1\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u2a1.tdf" "almost_full_comparer" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_u2a1.tdf" "three_comparison" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_u2a1.tdf" "usedw_counter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827670907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827670907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_u2a1.tdf" "wr_ptr" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_PLL Sistema_Epy_PLL:pll " "Elaborating entity \"Sistema_Epy_PLL\" for hierarchy \"Sistema_Epy_PLL:pll\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "pll" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pll.v" "altera_pll_i" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827670985 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1580827671001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_pll.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3000 ps " "Parameter \"phase_shift2\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671016 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_pll.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827671016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_RGB_RESAMPLER Sistema_Epy_RGB_RESAMPLER:rgb_resampler " "Elaborating entity \"Sistema_Epy_RGB_RESAMPLER\" for hierarchy \"Sistema_Epy_RGB_RESAMPLER:rgb_resampler\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "rgb_resampler" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sistema_epy_rgb_resampler.v(106) " "Verilog HDL or VHDL warning at sistema_epy_rgb_resampler.v(106): object \"a\" assigned a value but never read" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_rgb_resampler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_rgb_resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580827671016 "|Sistema_Epy|Sistema_Epy_RGB_RESAMPLER:rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_SCALER Sistema_Epy_SCALER:scaler " "Elaborating entity \"Sistema_Epy_SCALER\" for hierarchy \"Sistema_Epy_SCALER:scaler\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "Multiply_Height" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(206) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671048 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(218) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671048 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(229) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671048 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671266 ""}  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827671266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so91 " "Found entity 1: scfifo_so91" {  } { { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so91 Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated " "Elaborating entity \"scfifo_so91\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fg91 " "Found entity 1: a_dpfifo_fg91" {  } { { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fg91 Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo " "Elaborating entity \"a_dpfifo_fg91\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\"" {  } { { "db/scfifo_so91.tdf" "dpfifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l3i1 " "Found entity 1: altsyncram_l3i1" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l3i1 Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram " "Elaborating entity \"altsyncram_l3i1\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\"" {  } { { "db/a_dpfifo_fg91.tdf" "FIFOram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fg91.tdf" "almost_full_comparer" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_fg91.tdf" "three_comparison" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_j2b:rd_ptr_msb " "Elaborating entity \"cntr_j2b\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_j2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fg91.tdf" "rd_ptr_msb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_fg91.tdf" "usedw_counter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827671641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827671641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_fg91.tdf" "wr_ptr" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "Multiply_Width" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671735 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671735 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_SDRAM_VGA Sistema_Epy_SDRAM_VGA:sdram_vga " "Elaborating entity \"Sistema_Epy_SDRAM_VGA\" for hierarchy \"Sistema_Epy_SDRAM_VGA:sdram_vga\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "sdram_vga" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_SDRAM_VGA_input_efifo_module Sistema_Epy_SDRAM_VGA:sdram_vga\|Sistema_Epy_SDRAM_VGA_input_efifo_module:the_Sistema_Epy_SDRAM_VGA_input_efifo_module " "Elaborating entity \"Sistema_Epy_SDRAM_VGA_input_efifo_module\" for hierarchy \"Sistema_Epy_SDRAM_VGA:sdram_vga\|Sistema_Epy_SDRAM_VGA_input_efifo_module:the_Sistema_Epy_SDRAM_VGA_input_efifo_module\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" "the_Sistema_Epy_SDRAM_VGA_input_efifo_module" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_sdram_vga.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_SYSTEM_ID_1 Sistema_Epy_SYSTEM_ID_1:system_id_1 " "Elaborating entity \"Sistema_Epy_SYSTEM_ID_1\" for hierarchy \"Sistema_Epy_SYSTEM_ID_1:system_id_1\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "system_id_1" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_TIMER Sistema_Epy_TIMER:timer " "Elaborating entity \"Sistema_Epy_TIMER\" for hierarchy \"Sistema_Epy_TIMER:timer\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "timer" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_VGA Sistema_Epy_VGA:vga " "Elaborating entity \"Sistema_Epy_VGA\" for hierarchy \"Sistema_Epy_VGA:vga\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "vga" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Sistema_Epy_VGA:vga\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Sistema_Epy_VGA:vga\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_vga.v" "VGA_Timing" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_vga.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671876 "|Sistema_Epy|Sistema_Epy_VGA:vga|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827671876 "|Sistema_Epy|Sistema_Epy_VGA:vga|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_onchip_mem2 Sistema_Epy_onchip_mem2:onchip_mem2 " "Elaborating entity \"Sistema_Epy_onchip_mem2\" for hierarchy \"Sistema_Epy_onchip_mem2:onchip_mem2\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "onchip_mem2" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827671922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Sistema_Epy_onchip_mem2.hex " "Parameter \"init_file\" = \"Sistema_Epy_onchip_mem2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827671922 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827671922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9n1 " "Found entity 1: altsyncram_l9n1" {  } { { "db/altsyncram_l9n1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827672032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827672032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9n1 Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram\|altsyncram_l9n1:auto_generated " "Elaborating entity \"altsyncram_l9n1\" for hierarchy \"Sistema_Epy_onchip_mem2:onchip_mem2\|altsyncram:the_altsyncram\|altsyncram_l9n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827672032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_onchip_mem3 Sistema_Epy_onchip_mem3:onchip_mem3 " "Elaborating entity \"Sistema_Epy_onchip_mem3\" for hierarchy \"Sistema_Epy_onchip_mem3:onchip_mem3\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "onchip_mem3" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827672297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" "the_altsyncram" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827672313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827672329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram " "Instantiated megafunction \"Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Sistema_Epy_onchip_mem3.hex " "Parameter \"init_file\" = \"Sistema_Epy_onchip_mem3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827672329 ""}  } { { "db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_onchip_mem3.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827672329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcn1 " "Found entity 1: altsyncram_mcn1" {  } { { "db/altsyncram_mcn1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_mcn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827672391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827672391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcn1 Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\|altsyncram_mcn1:auto_generated " "Elaborating entity \"altsyncram_mcn1\" for hierarchy \"Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\|altsyncram_mcn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827672391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827673235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827673235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\|altsyncram_mcn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\|altsyncram_mcn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_mcn1.tdf" "decode3" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_mcn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827673297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827673297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\|altsyncram_mcn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"Sistema_Epy_onchip_mem3:onchip_mem3\|altsyncram:the_altsyncram\|altsyncram_mcn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_mcn1.tdf" "mux2" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_mcn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_uart_0 Sistema_Epy_uart_0:uart_0 " "Elaborating entity \"Sistema_Epy_uart_0\" for hierarchy \"Sistema_Epy_uart_0:uart_0\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "uart_0" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_uart_0_tx Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_tx:the_Sistema_Epy_uart_0_tx " "Elaborating entity \"Sistema_Epy_uart_0_tx\" for hierarchy \"Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_tx:the_Sistema_Epy_uart_0_tx\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "the_Sistema_Epy_uart_0_tx" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_uart_0_rx Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_rx:the_Sistema_Epy_uart_0_rx " "Elaborating entity \"Sistema_Epy_uart_0_rx\" for hierarchy \"Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_rx:the_Sistema_Epy_uart_0_rx\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "the_Sistema_Epy_uart_0_rx" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_uart_0_rx_stimulus_source Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_rx:the_Sistema_Epy_uart_0_rx\|Sistema_Epy_uart_0_rx_stimulus_source:the_Sistema_Epy_uart_0_rx_stimulus_source " "Elaborating entity \"Sistema_Epy_uart_0_rx_stimulus_source\" for hierarchy \"Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_rx:the_Sistema_Epy_uart_0_rx\|Sistema_Epy_uart_0_rx_stimulus_source:the_Sistema_Epy_uart_0_rx_stimulus_source\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "the_Sistema_Epy_uart_0_rx_stimulus_source" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_uart_0_regs Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_regs:the_Sistema_Epy_uart_0_regs " "Elaborating entity \"Sistema_Epy_uart_0_regs\" for hierarchy \"Sistema_Epy_uart_0:uart_0\|Sistema_Epy_uart_0_regs:the_Sistema_Epy_uart_0_regs\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" "the_Sistema_Epy_uart_0_regs" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0 Sistema_Epy_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "mm_interconnect_0" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827673626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_vga_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_vga_data_master_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_data_master_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_vga_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_vga_instruction_master_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_instruction_master_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_nn_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_nn_data_master_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_nn_data_master_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_nn_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_nn_instruction_master_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_nn_instruction_master_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_vga_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_vga_s1_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "sdram_vga_s1_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_1_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_1_control_slave_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "system_id_1_control_slave_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_vga_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_vga_debug_mem_slave_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_debug_mem_slave_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem3_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem3_s1_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "onchip_mem3_s1_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem2_s1_translator\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "onchip_mem2_s1_translator" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_vga_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_vga_data_master_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_data_master_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_vga_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_vga_instruction_master_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_instruction_master_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_nn_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_nn_data_master_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_nn_data_master_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_nn_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_nn_instruction_master_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_nn_instruction_master_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_vga_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_vga_s1_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "sdram_vga_s1_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_vga_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_vga_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rsp_fifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "sdram_vga_s1_agent_rsp_fifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "sdram_vga_s1_agent_rdata_fifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_dma_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_dma_avalon_control_slave_agent\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_agent" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_dma_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_dma_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 2470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router:router " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router:router\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router:router\|Sistema_Epy_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router:router\|Sistema_Epy_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_001 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_001\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_001_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_001:router_001\|Sistema_Epy_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_001:router_001\|Sistema_Epy_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_002 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_002\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_002" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_002_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_002:router_002\|Sistema_Epy_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_002:router_002\|Sistema_Epy_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_003 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_003\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_003" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_003_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_003:router_003\|Sistema_Epy_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_003:router_003\|Sistema_Epy_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_003.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_004 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_004\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_004" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_004_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_004:router_004\|Sistema_Epy_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_004:router_004\|Sistema_Epy_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_005 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_005\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_005" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_005_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_005:router_005\|Sistema_Epy_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_005:router_005\|Sistema_Epy_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_006 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_006\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_006" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_006_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_006:router_006\|Sistema_Epy_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_006:router_006\|Sistema_Epy_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_007 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_007\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_007" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_007_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_007:router_007\|Sistema_Epy_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_007:router_007\|Sistema_Epy_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_009 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_009\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_009" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_009_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_009:router_009\|Sistema_Epy_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_009_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_009:router_009\|Sistema_Epy_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_012 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_012\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_012:router_012\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "router_012" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_router_012_default_decode Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_012:router_012\|Sistema_Epy_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_router_012:router_012\|Sistema_Epy_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_vga_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_vga_data_master_limiter\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_data_master_limiter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_vga_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_vga_instruction_master_limiter\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_instruction_master_limiter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_vga_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_vga_s1_burst_adapter\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "sdram_vga_s1_burst_adapter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_vga_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_vga_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_demux Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_demux\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_demux_001 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_demux_002 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_demux_003 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_demux_004 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_demux_004\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_mux Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_mux\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_mux_001 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827674984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_cmd_mux_002 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_rsp_demux Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_rsp_demux\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_rsp_demux_001 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_rsp_mux Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_rsp_mux\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_rsp_mux_001 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_001.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_rsp_mux_002 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_rsp_mux_003 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_rsp_mux_003.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_vga_data_master_to_sdram_vga_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_vga_data_master_to_sdram_vga_s1_cmd_width_adapter\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "nios2_vga_data_master_to_sdram_vga_s1_cmd_width_adapter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_vga_s1_to_nios2_vga_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_vga_s1_to_nios2_vga_data_master_rsp_width_adapter\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "sdram_vga_s1_to_nios2_vga_data_master_rsp_width_adapter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580827675250 "|Sistema_Epy|Sistema_Epy_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_vga_s1_to_nios2_vga_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580827675250 "|Sistema_Epy|Sistema_Epy_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_vga_s1_to_nios2_vga_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580827675250 "|Sistema_Epy|Sistema_Epy_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_vga_s1_to_nios2_vga_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_avalon_st_adapter Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0.v" 4625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Sistema_Epy_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_irq_mapper Sistema_Epy_irq_mapper:irq_mapper " "Elaborating entity \"Sistema_Epy_irq_mapper\" for hierarchy \"Sistema_Epy_irq_mapper:irq_mapper\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "irq_mapper" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_avalon_st_adapter Sistema_Epy_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Sistema_Epy_avalon_st_adapter\" for hierarchy \"Sistema_Epy_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "avalon_st_adapter" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_Epy_avalon_st_adapter_channel_adapter_0 Sistema_Epy_avalon_st_adapter:avalon_st_adapter\|Sistema_Epy_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Sistema_Epy_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Sistema_Epy_avalon_st_adapter:avalon_st_adapter\|Sistema_Epy_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel sistema_epy_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at sistema_epy_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580827675359 "|Sistema_Epy|Sistema_Epy_avalon_st_adapter:avalon_st_adapter|Sistema_Epy_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sistema_epy_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at sistema_epy_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580827675359 "|Sistema_Epy|Sistema_Epy_avalon_st_adapter:avalon_st_adapter|Sistema_Epy_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "rst_controller" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sistema_epy/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sistema_epy/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "rst_controller_001" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "rst_controller_002" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827675421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677499 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677499 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677499 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677499 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677499 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677499 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677499 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677499 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" "the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1580827677515 "|Sistema_Epy|Sistema_Epy_NIOS2_VGA:nios2_vga|Sistema_Epy_NIOS2_VGA_cpu:cpu|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci|Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace:the_Sistema_Epy_NIOS2_VGA_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677593 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677593 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677624 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677624 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677640 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677640 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scaler_avalon_scaler_source_channel\[1\] " "Net \"scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580827677640 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580827677640 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580827678203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.04.09:48:02 Progress: Loading sld0c5cb781/alt_sld_fab_wrapper_hw.tcl " "2020.02.04.09:48:02 Progress: Loading sld0c5cb781/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827682296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827684874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827685046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827686859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827687000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827687140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827687297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827687312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827687312 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1580827688015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5cb781/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c5cb781/alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827688328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827688422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827688437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827688484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688578 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827688578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sld0c5cb781/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827688640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827688640 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 70 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 100 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 130 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 400 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 430 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 700 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_3b81.tdf" 730 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_dual_clock_fifo.v" 155 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690848 "|Sistema_Epy|Sistema_Epy_DUAL_CLOCK_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1580827690848 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1580827690848 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 38 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 68 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 338 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 368 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 638 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 668 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Sistema_Epy_SCALER:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_l3i1.tdf" 968 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_scaler.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_scaler.v" 177 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 311 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_SCALER:scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_v3i1.tdf" 548 2 0 } } { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/a_dpfifo_u2a1.tdf" 46 2 0 } } { "db/scfifo_9bg1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/scfifo_9bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/submodules/sistema_epy_pixel_buffer_dma.v" 396 0 0 } } { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 271 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827690863 "|Sistema_Epy|Sistema_Epy_PIXEL_BUFFER_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1580827690863 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1580827690863 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580827696004 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1580827696004 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1580827696004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827696051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Sistema_Epy_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_vga_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580827696051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580827696051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580827696098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827696098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580827697020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580827700879 "|Sistema_Epy|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_txd VCC " "Pin \"uart_txd\" is stuck at VCC" {  } { { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580827700879 "|Sistema_Epy|uart_txd"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_external_interface_SYNC GND " "Pin \"vga_external_interface_SYNC\" is stuck at GND" {  } { { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580827700879 "|Sistema_Epy|vga_external_interface_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580827700879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827701363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "425 " "425 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580827706128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827706675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/PROYECTO_V3/output_files/proyecto.map.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/PROYECTO_V3/output_files/proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827708097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 3 0 0 " "Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580827709956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580827709956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd " "No output dependent on input pin \"uart_rxd\"" {  } { { "db/ip/sistema_epy/sistema_epy.v" "" { Text "C:/Users/Estudiante/Desktop/PROYECTO_V3/db/ip/sistema_epy/sistema_epy.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580827710925 "|Sistema_Epy|uart_rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580827710925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6736 " "Implemented 6736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580827710941 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580827710941 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1580827710941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6069 " "Implemented 6069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580827710941 ""} { "Info" "ICUT_CUT_TM_RAMS" "584 " "Implemented 584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580827710941 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1580827710941 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1580827710941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580827710941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580827711066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 09:48:31 2020 " "Processing ended: Tue Feb 04 09:48:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580827711066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580827711066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:34 " "Total CPU time (on all processors): 00:02:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580827711066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580827711066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1580827713394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580827713394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 09:48:32 2020 " "Processing started: Tue Feb 04 09:48:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580827713394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580827713394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proyecto -c proyecto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580827713394 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580827713628 ""}
{ "Info" "0" "" "Project  = proyecto" {  } {  } 0 0 "Project  = proyecto" 0 0 "Fitter" 0 0 1580827713628 ""}
{ "Info" "0" "" "Revision = proyecto" {  } {  } 0 0 "Revision = proyecto" 0 0 "Fitter" 0 0 1580827713628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1580827713925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580827713925 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proyecto 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"proyecto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580827714034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580827714081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580827714081 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1580827714206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580827714816 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580827716316 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580827716581 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1580827729503 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4148 global CLKCTRL_G2 " "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4148 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1580827729940 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G7 " "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1580827729940 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G4 " "Sistema_Epy_PLL:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1580827729940 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1580827729940 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580827729940 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827731800 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1580827731800 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580827731846 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580827731862 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580827731862 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] clk_clk " "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580827731925 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580827731925 "|Sistema_Epy|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580827732034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580827732034 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1580827732050 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1580827732050 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1580827732050 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580827732050 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580827732050 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580827732050 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1580827732050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580827732424 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580827732440 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1580827732565 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1580827732565 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1580827732565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580827732565 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580827732596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580827732596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580827732612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580827733471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1580827733487 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1580827733487 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1580827733487 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1580827733487 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1580827733487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580827733487 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580827734081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580827739658 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1580827741205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580827752432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580827762556 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580827767375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580827767375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580827773274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Estudiante/Desktop/PROYECTO_V3/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1580827783828 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580827783828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1580827812821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580827812821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580827812836 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.61 " "Total time spent on timing analysis during the Fitter is 4.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1580827821367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580827821523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580827824617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580827824617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580827827570 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580827840163 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1580827840710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Estudiante/Desktop/PROYECTO_V3/output_files/proyecto.fit.smsg " "Generated suppressed messages file C:/Users/Estudiante/Desktop/PROYECTO_V3/output_files/proyecto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580827841350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7161 " "Peak virtual memory: 7161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580827843850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 09:50:43 2020 " "Processing ended: Tue Feb 04 09:50:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580827843850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580827843850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:37 " "Total CPU time (on all processors): 00:04:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580827843850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580827843850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580827846304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580827846304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 09:50:46 2020 " "Processing started: Tue Feb 04 09:50:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580827846304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580827846304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proyecto -c proyecto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580827846304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1580827847741 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580827857303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580827857928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 09:50:57 2020 " "Processing ended: Tue Feb 04 09:50:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580827857928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580827857928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580827857928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580827857928 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580827858975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580827860069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580827860069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 09:50:59 2020 " "Processing started: Tue Feb 04 09:50:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580827860069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827860069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyecto -c proyecto " "Command: quartus_sta proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827860069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1580827860241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827861506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827861506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827861553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827861553 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1580827862553 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862553 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_nn_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862600 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.sdc " "Reading SDC File: 'c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/sistema_epy_nios2_vga_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862616 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/estudiante/desktop/proyecto_v3/db/ip/sistema_epy/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862616 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] clk_clk " "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580827862663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862663 "|Sistema_Epy|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862913 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1580827862944 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827862944 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1580827862944 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1580827862975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.106 " "Worst-case setup slack is 11.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.106               0.000 altera_reserved_tck  " "   11.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 altera_reserved_tck  " "    0.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.949 " "Worst-case recovery slack is 14.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.949               0.000 altera_reserved_tck  " "   14.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 altera_reserved_tck  " "    0.869               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.569 " "Worst-case minimum pulse width slack is 15.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.569               0.000 altera_reserved_tck  " "   15.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827863038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863038 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.307 ns " "Worst Case Available Settling Time: 62.307 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827863116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863116 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1580827863116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827863178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827868631 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] clk_clk " "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580827869037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869037 "|Sistema_Epy|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869225 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1580827869240 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.255 " "Worst-case setup slack is 11.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.255               0.000 altera_reserved_tck  " "   11.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.024 " "Worst-case recovery slack is 15.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.024               0.000 altera_reserved_tck  " "   15.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.809 " "Worst-case removal slack is 0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 altera_reserved_tck  " "    0.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.576 " "Worst-case minimum pulse width slack is 15.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.576               0.000 altera_reserved_tck  " "   15.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827869272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869272 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.382 ns " "Worst Case Available Settling Time: 62.382 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827869319 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869319 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1580827869334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827869584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827874771 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] clk_clk " "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580827875162 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875162 "|Sistema_Epy|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875349 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1580827875365 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.385 " "Worst-case setup slack is 13.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.385               0.000 altera_reserved_tck  " "   13.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 altera_reserved_tck  " "    0.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.882 " "Worst-case recovery slack is 15.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.882               0.000 altera_reserved_tck  " "   15.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.573 " "Worst-case minimum pulse width slack is 15.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.573               0.000 altera_reserved_tck  " "   15.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827875396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875396 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.643 ns " "Worst Case Available Settling Time: 63.643 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827875443 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875443 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1580827875474 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] clk_clk " "Register Sistema_Epy_SDRAM_VGA:sdram_vga\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580827875928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827875928 "|Sistema_Epy|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876099 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1580827876115 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.760 " "Worst-case setup slack is 13.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.760               0.000 altera_reserved_tck  " "   13.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 altera_reserved_tck  " "    0.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.988 " "Worst-case recovery slack is 15.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.988               0.000 altera_reserved_tck  " "   15.988               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.352 " "Worst-case removal slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 altera_reserved_tck  " "    0.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.630 " "Worst-case minimum pulse width slack is 15.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.630               0.000 altera_reserved_tck  " "   15.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580827876146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876146 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.863 ns " "Worst Case Available Settling Time: 63.863 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580827876193 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827876193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827878256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827878256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5440 " "Peak virtual memory: 5440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580827878396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 09:51:18 2020 " "Processing ended: Tue Feb 04 09:51:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580827878396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580827878396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580827878396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827878396 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1580827879302 ""}
