# do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/avg_pool_unit.v 
# -- Compiling module avg_pool_unit
# 
# Top level modules:
# 	avg_pool_unit
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/cnn_core_unit.v 
# -- Compiling module cnn_top
# 
# Top level modules:
# 	cnn_top
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/cnn_engine.v 
# -- Compiling module cnn_engine
# 
# Top level modules:
# 	cnn_engine
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/fc_layer.v 
# -- Compiling module fc_layer
# 
# Top level modules:
# 	fc_layer
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/mac_unit.v 
# -- Compiling module mac_unit
# 
# Top level modules:
# 	mac_unit
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/multi_core.v 
# -- Compiling module multi_core
# 
# Top level modules:
# 	multi_core
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/pool_layer.v 
# -- Compiling module pool_layer
# 
# Top level modules:
# 	pool_layer
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:54 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/relu_unit.v 
# -- Compiling module relu_unit
# 
# Top level modules:
# 	relu_unit
# End time: 17:47:54 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/tb_cnn_multi.v 
# -- Compiling module tb_cnn_multi
# 
# Top level modules:
# 	tb_cnn_multi
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/tb_cnn_unit.v 
# -- Compiling module tb_cnn_unit
# 
# Top level modules:
# 	tb_cnn_unit
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/bus_decoder.v 
# -- Compiling module bus_decoder
# 
# Top level modules:
# 	bus_decoder
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/dual_ram.v 
# -- Compiling module dual_ram
# 
# Top level modules:
# 	dual_ram
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/gpio_module.v 
# -- Compiling module gpio_module
# 
# Top level modules:
# 	gpio_module
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/tb_gpio.v 
# -- Compiling module tb_gpio
# 
# Top level modules:
# 	tb_gpio
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/rxuart.v 
# -- Compiling module rxuart
# 
# Top level modules:
# 	rxuart
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/txuart.v 
# -- Compiling module txuart
# 
# Top level modules:
# 	txuart
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/wbuart.v 
# -- Compiling module wbuart
# 
# Top level modules:
# 	wbuart
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/ufifo.v 
# -- Compiling module ufifo
# 
# Top level modules:
# 	ufifo
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v 
# -- Compiling module dual_ram_wb
# -- Compiling module gpio_wb
# -- Compiling module multi_core_wb
# -- Compiling module wb_interconnect
# 
# Top level modules:
# 	wb_interconnect
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:47:55 on Jul 26,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_wrapper.v 
# -- Compiling module dual_ram_wb
# -- Compiling module gpio_wb
# -- Compiling module multi_core_wb
# 
# Top level modules:
# 	dual_ram_wb
# 	gpio_wb
# 	multi_core_wb
# End time: 17:47:55 on Jul 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_top
# vsim tb_top 
# Start time: 17:48:02 on Jul 26,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.wb_interconnect
# Loading work.bus_decoder
# Loading work.dual_ram_wb
# Loading work.dual_ram
# Loading work.wbuart
# Loading work.rxuart
# Loading work.ufifo
# Loading work.txuart
# Loading work.gpio_wb
# Loading work.multi_core_wb
# Loading work.multi_core
# Loading work.cnn_top
# Loading work.cnn_engine
# Loading work.mac_unit
# Loading work.pool_layer
# Loading work.avg_pool_unit
# Loading work.fc_layer
# Loading work.relu_unit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uart_inst'.  Expected 19, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/uart_inst File: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (5) for port 'i_wb_addr'. The port definition is at: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/wbuart.v(63).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/uart_inst File: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v Line: 71
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'i_reset'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'i_wb_sel'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'i_cts_n'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'o_rts_n'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'o_uart_rx_int'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'o_uart_tx_int'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'o_uart_rxfifo_int'.
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(71): [TFMPC] - Missing connection for port 'o_uart_txfifo_int'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'gpio_inst'.  Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/gpio_inst File: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'wb_adr_i'. The port definition is at: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_wrapper.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/gpio_inst File: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_dat_i'. The port definition is at: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_wrapper.v(72).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/dut/gpio_inst File: /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v Line: 86
# ** Warning: (vsim-3722) /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v(86): [TFMPC] - Missing connection for port 'led_done'.
run -all
# 
# ---- Output Feature Map ----
# Read from 40000004: xxxxxxxx
# Read from 40000008: xxxxxxxx
# Read from 4000000c: xxxxxxxx
# Read from 40000010: xxxxxxxx
# Read from 40000014: xxxxxxxx
# Read from 40000018: xxxxxxxx
# Read from 4000001c: xxxxxxxx
# Read from 40000020: xxxxxxxx
# Read from 40000024: xxxxxxxx
# Read from 40000028: xxxxxxxx
# Read from 4000002c: xxxxxxxx
# Read from 40000030: xxxxxxxx
# Read from 40000034: xxxxxxxx
# Read from 40000038: xxxxxxxx
# Read from 4000003c: xxxxxxxx
# Read from 40000040: xxxxxxxx
# ** Note: $stop    : /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/tb_top.v(127)
#    Time: 865 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/tb_top.v line 127
# End time: 17:53:49 on Jul 26,2025, Elapsed time: 0:05:47
# Errors: 0, Warnings: 14
