#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1781db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1781f40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x177a4c0 .functor NOT 1, L_0x17b3a90, C4<0>, C4<0>, C4<0>;
L_0x17b3820 .functor XOR 1, L_0x17b36c0, L_0x17b3780, C4<0>, C4<0>;
L_0x17b3980 .functor XOR 1, L_0x17b3820, L_0x17b38e0, C4<0>, C4<0>;
v0x17b0960_0 .net *"_ivl_10", 0 0, L_0x17b38e0;  1 drivers
v0x17b0a60_0 .net *"_ivl_12", 0 0, L_0x17b3980;  1 drivers
v0x17b0b40_0 .net *"_ivl_2", 0 0, L_0x17b3620;  1 drivers
v0x17b0c00_0 .net *"_ivl_4", 0 0, L_0x17b36c0;  1 drivers
v0x17b0ce0_0 .net *"_ivl_6", 0 0, L_0x17b3780;  1 drivers
v0x17b0e10_0 .net *"_ivl_8", 0 0, L_0x17b3820;  1 drivers
v0x17b0ef0_0 .net "a", 0 0, v0x17aeb50_0;  1 drivers
v0x17b0f90_0 .net "b", 0 0, v0x17aebf0_0;  1 drivers
v0x17b1030_0 .net "c", 0 0, v0x17aec90_0;  1 drivers
v0x17b10d0_0 .var "clk", 0 0;
v0x17b1170_0 .net "d", 0 0, v0x17aee00_0;  1 drivers
v0x17b1210_0 .net "out_dut", 0 0, L_0x17b3430;  1 drivers
v0x17b12b0_0 .net "out_ref", 0 0, L_0x17b2280;  1 drivers
v0x17b1350_0 .var/2u "stats1", 159 0;
v0x17b13f0_0 .var/2u "strobe", 0 0;
v0x17b1490_0 .net "tb_match", 0 0, L_0x17b3a90;  1 drivers
v0x17b1550_0 .net "tb_mismatch", 0 0, L_0x177a4c0;  1 drivers
v0x17b1720_0 .net "wavedrom_enable", 0 0, v0x17aeef0_0;  1 drivers
v0x17b17c0_0 .net "wavedrom_title", 511 0, v0x17aef90_0;  1 drivers
L_0x17b3620 .concat [ 1 0 0 0], L_0x17b2280;
L_0x17b36c0 .concat [ 1 0 0 0], L_0x17b2280;
L_0x17b3780 .concat [ 1 0 0 0], L_0x17b3430;
L_0x17b38e0 .concat [ 1 0 0 0], L_0x17b2280;
L_0x17b3a90 .cmp/eeq 1, L_0x17b3620, L_0x17b3980;
S_0x17820d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1781f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1782850 .functor NOT 1, v0x17aec90_0, C4<0>, C4<0>, C4<0>;
L_0x177ad80 .functor NOT 1, v0x17aebf0_0, C4<0>, C4<0>, C4<0>;
L_0x17b19d0 .functor AND 1, L_0x1782850, L_0x177ad80, C4<1>, C4<1>;
L_0x17b1a70 .functor NOT 1, v0x17aee00_0, C4<0>, C4<0>, C4<0>;
L_0x17b1ba0 .functor NOT 1, v0x17aeb50_0, C4<0>, C4<0>, C4<0>;
L_0x17b1ca0 .functor AND 1, L_0x17b1a70, L_0x17b1ba0, C4<1>, C4<1>;
L_0x17b1d80 .functor OR 1, L_0x17b19d0, L_0x17b1ca0, C4<0>, C4<0>;
L_0x17b1e40 .functor AND 1, v0x17aeb50_0, v0x17aec90_0, C4<1>, C4<1>;
L_0x17b1f00 .functor AND 1, L_0x17b1e40, v0x17aee00_0, C4<1>, C4<1>;
L_0x17b1fc0 .functor OR 1, L_0x17b1d80, L_0x17b1f00, C4<0>, C4<0>;
L_0x17b2130 .functor AND 1, v0x17aebf0_0, v0x17aec90_0, C4<1>, C4<1>;
L_0x17b21a0 .functor AND 1, L_0x17b2130, v0x17aee00_0, C4<1>, C4<1>;
L_0x17b2280 .functor OR 1, L_0x17b1fc0, L_0x17b21a0, C4<0>, C4<0>;
v0x177a730_0 .net *"_ivl_0", 0 0, L_0x1782850;  1 drivers
v0x177a7d0_0 .net *"_ivl_10", 0 0, L_0x17b1ca0;  1 drivers
v0x17ad340_0 .net *"_ivl_12", 0 0, L_0x17b1d80;  1 drivers
v0x17ad400_0 .net *"_ivl_14", 0 0, L_0x17b1e40;  1 drivers
v0x17ad4e0_0 .net *"_ivl_16", 0 0, L_0x17b1f00;  1 drivers
v0x17ad610_0 .net *"_ivl_18", 0 0, L_0x17b1fc0;  1 drivers
v0x17ad6f0_0 .net *"_ivl_2", 0 0, L_0x177ad80;  1 drivers
v0x17ad7d0_0 .net *"_ivl_20", 0 0, L_0x17b2130;  1 drivers
v0x17ad8b0_0 .net *"_ivl_22", 0 0, L_0x17b21a0;  1 drivers
v0x17ad990_0 .net *"_ivl_4", 0 0, L_0x17b19d0;  1 drivers
v0x17ada70_0 .net *"_ivl_6", 0 0, L_0x17b1a70;  1 drivers
v0x17adb50_0 .net *"_ivl_8", 0 0, L_0x17b1ba0;  1 drivers
v0x17adc30_0 .net "a", 0 0, v0x17aeb50_0;  alias, 1 drivers
v0x17adcf0_0 .net "b", 0 0, v0x17aebf0_0;  alias, 1 drivers
v0x17addb0_0 .net "c", 0 0, v0x17aec90_0;  alias, 1 drivers
v0x17ade70_0 .net "d", 0 0, v0x17aee00_0;  alias, 1 drivers
v0x17adf30_0 .net "out", 0 0, L_0x17b2280;  alias, 1 drivers
S_0x17ae090 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1781f40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17aeb50_0 .var "a", 0 0;
v0x17aebf0_0 .var "b", 0 0;
v0x17aec90_0 .var "c", 0 0;
v0x17aed60_0 .net "clk", 0 0, v0x17b10d0_0;  1 drivers
v0x17aee00_0 .var "d", 0 0;
v0x17aeef0_0 .var "wavedrom_enable", 0 0;
v0x17aef90_0 .var "wavedrom_title", 511 0;
S_0x17ae330 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17ae090;
 .timescale -12 -12;
v0x17ae590_0 .var/2s "count", 31 0;
E_0x177cd00/0 .event negedge, v0x17aed60_0;
E_0x177cd00/1 .event posedge, v0x17aed60_0;
E_0x177cd00 .event/or E_0x177cd00/0, E_0x177cd00/1;
E_0x177cf50 .event negedge, v0x17aed60_0;
E_0x17679f0 .event posedge, v0x17aed60_0;
S_0x17ae690 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17ae090;
 .timescale -12 -12;
v0x17ae890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ae970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17ae090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17af0f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1781f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17b23e0 .functor NOT 1, v0x17aeb50_0, C4<0>, C4<0>, C4<0>;
L_0x17b2450 .functor NOT 1, v0x17aebf0_0, C4<0>, C4<0>, C4<0>;
L_0x17b24e0 .functor AND 1, L_0x17b23e0, L_0x17b2450, C4<1>, C4<1>;
L_0x17b25f0 .functor AND 1, L_0x17b24e0, v0x17aec90_0, C4<1>, C4<1>;
L_0x17b26e0 .functor NOT 1, v0x17aebf0_0, C4<0>, C4<0>, C4<0>;
L_0x17b2750 .functor AND 1, v0x17aeb50_0, L_0x17b26e0, C4<1>, C4<1>;
L_0x17b2850 .functor NOT 1, v0x17aee00_0, C4<0>, C4<0>, C4<0>;
L_0x17b28c0 .functor AND 1, L_0x17b2750, L_0x17b2850, C4<1>, C4<1>;
L_0x17b2a20 .functor OR 1, L_0x17b25f0, L_0x17b28c0, C4<0>, C4<0>;
L_0x17b2b30 .functor AND 1, v0x17aeb50_0, v0x17aebf0_0, C4<1>, C4<1>;
L_0x17b2e20 .functor AND 1, L_0x17b2b30, v0x17aec90_0, C4<1>, C4<1>;
L_0x17b2fa0 .functor OR 1, L_0x17b2a20, L_0x17b2e20, C4<0>, C4<0>;
L_0x17b3120 .functor NOT 1, v0x17aec90_0, C4<0>, C4<0>, C4<0>;
L_0x17b3190 .functor AND 1, v0x17aeb50_0, L_0x17b3120, C4<1>, C4<1>;
L_0x17b30b0 .functor AND 1, L_0x17b3190, v0x17aee00_0, C4<1>, C4<1>;
L_0x17b3430 .functor OR 1, L_0x17b2fa0, L_0x17b30b0, C4<0>, C4<0>;
v0x17af3e0_0 .net *"_ivl_0", 0 0, L_0x17b23e0;  1 drivers
v0x17af4c0_0 .net *"_ivl_10", 0 0, L_0x17b2750;  1 drivers
v0x17af5a0_0 .net *"_ivl_12", 0 0, L_0x17b2850;  1 drivers
v0x17af690_0 .net *"_ivl_14", 0 0, L_0x17b28c0;  1 drivers
v0x17af770_0 .net *"_ivl_16", 0 0, L_0x17b2a20;  1 drivers
v0x17af8a0_0 .net *"_ivl_18", 0 0, L_0x17b2b30;  1 drivers
v0x17af980_0 .net *"_ivl_2", 0 0, L_0x17b2450;  1 drivers
v0x17afa60_0 .net *"_ivl_20", 0 0, L_0x17b2e20;  1 drivers
v0x17afb40_0 .net *"_ivl_22", 0 0, L_0x17b2fa0;  1 drivers
v0x17afc20_0 .net *"_ivl_24", 0 0, L_0x17b3120;  1 drivers
v0x17afd00_0 .net *"_ivl_26", 0 0, L_0x17b3190;  1 drivers
v0x17afde0_0 .net *"_ivl_28", 0 0, L_0x17b30b0;  1 drivers
v0x17afec0_0 .net *"_ivl_4", 0 0, L_0x17b24e0;  1 drivers
v0x17affa0_0 .net *"_ivl_6", 0 0, L_0x17b25f0;  1 drivers
v0x17b0080_0 .net *"_ivl_8", 0 0, L_0x17b26e0;  1 drivers
v0x17b0160_0 .net "a", 0 0, v0x17aeb50_0;  alias, 1 drivers
v0x17b0200_0 .net "b", 0 0, v0x17aebf0_0;  alias, 1 drivers
v0x17b0400_0 .net "c", 0 0, v0x17aec90_0;  alias, 1 drivers
v0x17b04f0_0 .net "d", 0 0, v0x17aee00_0;  alias, 1 drivers
v0x17b05e0_0 .net "out", 0 0, L_0x17b3430;  alias, 1 drivers
S_0x17b0740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1781f40;
 .timescale -12 -12;
E_0x177caa0 .event anyedge, v0x17b13f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b13f0_0;
    %nor/r;
    %assign/vec4 v0x17b13f0_0, 0;
    %wait E_0x177caa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17ae090;
T_3 ;
    %fork t_1, S_0x17ae330;
    %jmp t_0;
    .scope S_0x17ae330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17ae590_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17aee00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17aec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17aebf0_0, 0;
    %assign/vec4 v0x17aeb50_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17679f0;
    %load/vec4 v0x17ae590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17ae590_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17aee00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17aec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17aebf0_0, 0;
    %assign/vec4 v0x17aeb50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x177cf50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17ae970;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x177cd00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17aeb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17aebf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17aec90_0, 0;
    %assign/vec4 v0x17aee00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17ae090;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1781f40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b13f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1781f40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b10d0_0;
    %inv;
    %store/vec4 v0x17b10d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1781f40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17aed60_0, v0x17b1550_0, v0x17b0ef0_0, v0x17b0f90_0, v0x17b1030_0, v0x17b1170_0, v0x17b12b0_0, v0x17b1210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1781f40;
T_7 ;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1781f40;
T_8 ;
    %wait E_0x177cd00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b1350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1350_0, 4, 32;
    %load/vec4 v0x17b1490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1350_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b1350_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1350_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17b12b0_0;
    %load/vec4 v0x17b12b0_0;
    %load/vec4 v0x17b1210_0;
    %xor;
    %load/vec4 v0x17b12b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1350_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17b1350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1350_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter6/response4/top_module.sv";
