<stg><name>hls_dijkstra_Pipeline_VITIS_LOOP_24_2</name>


<trans_list>

<trans id="418" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="39" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dist, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dist, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %graph, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_29_3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:9 %count_1 = load i4 %count

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:11 %dist_addr_1 = getelementptr i32 %dist, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dist_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i:20 %icmp_ln24 = icmp_eq  i4 %count_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i:21 %count_2 = add i4 %count_1, i4 1

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:49 %dist_load_7 = load i4 %dist_addr_1

]]></Node>
<StgValue><ssdm name="dist_load_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc65.i:0 %store_ln24 = store i4 %count_2, i4 %count

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
for.inc65.i:1 %br_ln24 = br void %VITIS_LOOP_29_3.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:14 %dist_addr_4 = getelementptr i32 %dist, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dist_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:28 %dist_load_4 = load i4 %dist_addr_4

]]></Node>
<StgValue><ssdm name="dist_load_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:49 %dist_load_7 = load i4 %dist_addr_1

]]></Node>
<StgValue><ssdm name="dist_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:18 %dist_addr_8 = getelementptr i32 %dist, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dist_addr_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:2 %dist_load = load i4 %dist_addr_8

]]></Node>
<StgValue><ssdm name="dist_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:28 %dist_load_4 = load i4 %dist_addr_4

]]></Node>
<StgValue><ssdm name="dist_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:17 %dist_addr_7 = getelementptr i32 %dist, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dist_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:2 %dist_load = load i4 %dist_addr_8

]]></Node>
<StgValue><ssdm name="dist_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:5 %dist_load_1 = load i4 %dist_addr_7

]]></Node>
<StgValue><ssdm name="dist_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:5 %dist_load_1 = load i4 %dist_addr_7

]]></Node>
<StgValue><ssdm name="dist_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:8 %sptSet = phi i1 0, void %newFuncRoot, i1 %sptSet_9, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:16 %dist_addr_6 = getelementptr i32 %dist, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dist_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:4 %min_dist_1_0 = select i1 %sptSet, i32 2147483647, i32 %dist_load

]]></Node>
<StgValue><ssdm name="min_dist_1_0"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:13 %dist_load_2 = load i4 %dist_addr_6

]]></Node>
<StgValue><ssdm name="dist_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:7 %sptSet_1 = phi i1 0, void %newFuncRoot, i1 %sptSet_10, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:15 %dist_addr_5 = getelementptr i32 %dist, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dist_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:6 %icmp_ln30 = icmp_slt  i32 %min_dist_1_0, i32 %dist_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:7 %xor_ln30 = xor i1 %icmp_ln30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:9 %select_ln30_1 = select i1 %xor_ln30, i32 %dist_load_1, i32 %min_dist_1_0

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:12 %min_dist_1_1 = select i1 %sptSet_1, i32 %min_dist_1_0, i32 %select_ln30_1

]]></Node>
<StgValue><ssdm name="min_dist_1_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:13 %dist_load_2 = load i4 %dist_addr_6

]]></Node>
<StgValue><ssdm name="dist_load_2"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:14 %icmp_ln30_1 = icmp_slt  i32 %min_dist_1_1, i32 %dist_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:20 %dist_load_3 = load i4 %dist_addr_5

]]></Node>
<StgValue><ssdm name="dist_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:5 %sptSet_3 = phi i1 0, void %newFuncRoot, i1 %sptSet_12, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_3"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:6 %sptSet_2 = phi i1 0, void %newFuncRoot, i1 %sptSet_11, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_2"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:13 %dist_addr_3 = getelementptr i32 %dist, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dist_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:15 %xor_ln30_1 = xor i1 %icmp_ln30_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:17 %select_ln30_9 = select i1 %xor_ln30_1, i32 %dist_load_2, i32 %min_dist_1_1

]]></Node>
<StgValue><ssdm name="select_ln30_9"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:19 %min_dist_1_2 = select i1 %sptSet_2, i32 %min_dist_1_1, i32 %select_ln30_9

]]></Node>
<StgValue><ssdm name="min_dist_1_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:20 %dist_load_3 = load i4 %dist_addr_5

]]></Node>
<StgValue><ssdm name="dist_load_3"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:21 %icmp_ln30_2 = icmp_slt  i32 %min_dist_1_2, i32 %dist_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:22 %xor_ln30_2 = xor i1 %icmp_ln30_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:24 %select_ln30_10 = select i1 %xor_ln30_2, i32 %dist_load_3, i32 %min_dist_1_2

]]></Node>
<StgValue><ssdm name="select_ln30_10"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:27 %min_dist_1_3 = select i1 %sptSet_3, i32 %min_dist_1_2, i32 %select_ln30_10

]]></Node>
<StgValue><ssdm name="min_dist_1_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:35 %dist_load_5 = load i4 %dist_addr_3

]]></Node>
<StgValue><ssdm name="dist_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:4 %sptSet_4 = phi i1 0, void %newFuncRoot, i1 %sptSet_13, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_4"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:12 %dist_addr_2 = getelementptr i32 %dist, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dist_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:29 %icmp_ln30_3 = icmp_slt  i32 %min_dist_1_3, i32 %dist_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln30_3"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:30 %xor_ln30_3 = xor i1 %icmp_ln30_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_3"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:32 %select_ln30_11 = select i1 %xor_ln30_3, i32 %dist_load_4, i32 %min_dist_1_3

]]></Node>
<StgValue><ssdm name="select_ln30_11"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:34 %min_dist_1_4 = select i1 %sptSet_4, i32 %min_dist_1_3, i32 %select_ln30_11

]]></Node>
<StgValue><ssdm name="min_dist_1_4"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:35 %dist_load_5 = load i4 %dist_addr_3

]]></Node>
<StgValue><ssdm name="dist_load_5"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:36 %icmp_ln30_4 = icmp_slt  i32 %min_dist_1_4, i32 %dist_load_5

]]></Node>
<StgValue><ssdm name="icmp_ln30_4"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:42 %dist_load_6 = load i4 %dist_addr_2

]]></Node>
<StgValue><ssdm name="dist_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:3 %sptSet_5 = phi i1 0, void %newFuncRoot, i1 %sptSet_14, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_5"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i:10 %dist_addr = getelementptr i32 %dist, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="dist_addr"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:3 %sptSet_cast = select i1 %sptSet, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="sptSet_cast"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:8 %select_ln30 = select i1 %xor_ln30, i2 1, i2 %sptSet_cast

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:10 %u_1_1 = select i1 %sptSet_1, i2 %sptSet_cast, i2 %select_ln30

]]></Node>
<StgValue><ssdm name="u_1_1"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="2">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:11 %u_1_1_cast = sext i2 %u_1_1

]]></Node>
<StgValue><ssdm name="u_1_1_cast"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:16 %select_ln30_2 = select i1 %xor_ln30_1, i3 2, i3 %u_1_1_cast

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:18 %u_1_2 = select i1 %sptSet_2, i3 %u_1_1_cast, i3 %select_ln30_2

]]></Node>
<StgValue><ssdm name="u_1_2"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:23 %select_ln30_3 = select i1 %xor_ln30_2, i3 3, i3 %u_1_2

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:25 %u_1_3 = select i1 %sptSet_3, i3 %u_1_2, i3 %select_ln30_3

]]></Node>
<StgValue><ssdm name="u_1_3"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:26 %u_1_3_cast = sext i3 %u_1_3

]]></Node>
<StgValue><ssdm name="u_1_3_cast"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:31 %select_ln30_4 = select i1 %xor_ln30_3, i4 4, i4 %u_1_3_cast

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:33 %u_1_4 = select i1 %sptSet_4, i4 %u_1_3_cast, i4 %select_ln30_4

]]></Node>
<StgValue><ssdm name="u_1_4"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:37 %xor_ln30_4 = xor i1 %icmp_ln30_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_4"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:38 %select_ln30_5 = select i1 %xor_ln30_4, i4 5, i4 %u_1_4

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:39 %select_ln30_12 = select i1 %xor_ln30_4, i32 %dist_load_5, i32 %min_dist_1_4

]]></Node>
<StgValue><ssdm name="select_ln30_12"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:40 %u_1_5 = select i1 %sptSet_5, i4 %u_1_4, i4 %select_ln30_5

]]></Node>
<StgValue><ssdm name="u_1_5"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:41 %min_dist_1_5 = select i1 %sptSet_5, i32 %min_dist_1_4, i32 %select_ln30_12

]]></Node>
<StgValue><ssdm name="min_dist_1_5"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:42 %dist_load_6 = load i4 %dist_addr_2

]]></Node>
<StgValue><ssdm name="dist_load_6"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:43 %icmp_ln30_5 = icmp_slt  i32 %min_dist_1_5, i32 %dist_load_6

]]></Node>
<StgValue><ssdm name="icmp_ln30_5"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:44 %xor_ln30_5 = xor i1 %icmp_ln30_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_5"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:56 %dist_load_8 = load i4 %dist_addr

]]></Node>
<StgValue><ssdm name="dist_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:1 %sptSet_7 = phi i1 0, void %newFuncRoot, i1 %sptSet_16, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_7"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:2 %sptSet_6 = phi i1 0, void %newFuncRoot, i1 %sptSet_15, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_6"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:45 %select_ln30_6 = select i1 %xor_ln30_5, i4 6, i4 %u_1_5

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:46 %select_ln30_13 = select i1 %xor_ln30_5, i32 %dist_load_6, i32 %min_dist_1_5

]]></Node>
<StgValue><ssdm name="select_ln30_13"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:47 %u_1_6 = select i1 %sptSet_6, i4 %u_1_5, i4 %select_ln30_6

]]></Node>
<StgValue><ssdm name="u_1_6"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:48 %min_dist_1_6 = select i1 %sptSet_6, i32 %min_dist_1_5, i32 %select_ln30_13

]]></Node>
<StgValue><ssdm name="min_dist_1_6"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:50 %icmp_ln30_6 = icmp_slt  i32 %min_dist_1_6, i32 %dist_load_7

]]></Node>
<StgValue><ssdm name="icmp_ln30_6"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:51 %xor_ln30_6 = xor i1 %icmp_ln30_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_6"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:53 %select_ln30_14 = select i1 %xor_ln30_6, i32 %dist_load_7, i32 %min_dist_1_6

]]></Node>
<StgValue><ssdm name="select_ln30_14"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:55 %min_dist_1_7 = select i1 %sptSet_7, i32 %min_dist_1_6, i32 %select_ln30_14

]]></Node>
<StgValue><ssdm name="min_dist_1_7"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:56 %dist_load_8 = load i4 %dist_addr

]]></Node>
<StgValue><ssdm name="dist_load_8"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:57 %icmp_ln30_7 = icmp_slt  i32 %min_dist_1_7, i32 %dist_load_8

]]></Node>
<StgValue><ssdm name="icmp_ln30_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:0 %sptSet_8 = phi i1 0, void %newFuncRoot, i1 %sptSet_17, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="sptSet_8"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i:22 %br_ln24 = br i1 %icmp_ln24, void %VITIS_LOOP_29_3.i.split_ifconv, void %_Z8dijkstraPA9_iiPi.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:52 %select_ln30_7 = select i1 %xor_ln30_6, i4 7, i4 %u_1_6

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:54 %u_1_7 = select i1 %sptSet_7, i4 %u_1_6, i4 %select_ln30_7

]]></Node>
<StgValue><ssdm name="u_1_7"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:58 %xor_ln30_7 = xor i1 %icmp_ln30_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30_7"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:59 %select_ln30_8 = select i1 %xor_ln30_7, i4 8, i4 %u_1_7

]]></Node>
<StgValue><ssdm name="select_ln30_8"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:60 %select_ln29 = select i1 %sptSet_8, i4 %u_1_7, i4 %select_ln30_8

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:62 %zext_ln39 = zext i4 %select_ln29

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:63 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln29, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:64 %add_ln39_9 = add i7 %tmp, i7 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39_9"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:65 %zext_ln39_1 = zext i7 %add_ln39_9

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:66 %graph_addr = getelementptr i32 %graph, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="graph_addr"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:91 %icmp_ln36 = icmp_eq  i4 %select_ln29, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:115 %sptSet_9 = or i1 %icmp_ln36, i1 %sptSet

]]></Node>
<StgValue><ssdm name="sptSet_9"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.0:0 %graph_load = load i7 %graph_addr

]]></Node>
<StgValue><ssdm name="graph_load"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0">
<![CDATA[
_Z8dijkstraPA9_iiPi.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:61 %zext_ln36 = zext i4 %select_ln29

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:67 %add_ln39_10 = add i7 %add_ln39_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln39_10"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:68 %zext_ln39_2 = zext i7 %add_ln39_10

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:69 %graph_addr_1 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="graph_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:92 %icmp_ln36_1 = icmp_eq  i4 %select_ln29, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:114 %sptSet_10 = or i1 %icmp_ln36_1, i1 %sptSet_1

]]></Node>
<StgValue><ssdm name="sptSet_10"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:116 %dist_addr_9 = getelementptr i32 %dist, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="dist_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.0:0 %graph_load = load i7 %graph_addr

]]></Node>
<StgValue><ssdm name="graph_load"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.0:1 %icmp_ln39 = icmp_eq  i32 %graph_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.0:2 %br_ln39 = br i1 %icmp_ln39, void %land.lhs.true37.i.0, void %for.body29.i.split.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
land.lhs.true37.i.0:0 %dist_load_9 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_9"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.1:0 %br_ln39 = br i1 %sptSet_10, void %land.lhs.true32.i.1, void %for.body29.i.split.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.1:0 %graph_load_1 = load i7 %graph_addr_1

]]></Node>
<StgValue><ssdm name="graph_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="164" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:70 %add_ln39_11 = add i7 %add_ln39_9, i7 2

]]></Node>
<StgValue><ssdm name="add_ln39_11"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:71 %zext_ln39_3 = zext i7 %add_ln39_11

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:72 %graph_addr_2 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="graph_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:93 %icmp_ln36_2 = icmp_eq  i4 %select_ln29, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln36_2"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:113 %sptSet_11 = or i1 %icmp_ln36_2, i1 %sptSet_2

]]></Node>
<StgValue><ssdm name="sptSet_11"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
land.lhs.true37.i.0:0 %dist_load_9 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_9"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.0:1 %icmp_ln39_1 = icmp_eq  i32 %dist_load_9, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.0:2 %br_ln39 = br i1 %icmp_ln39_1, void %land.lhs.true41.i.0, void %for.body29.i.split.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.0:0 %add_ln39 = add i32 %dist_load_9, i32 %graph_load

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.1:0 %graph_load_1 = load i7 %graph_addr_1

]]></Node>
<StgValue><ssdm name="graph_load_1"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.1:1 %icmp_ln39_9 = icmp_eq  i32 %graph_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_9"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.1:2 %br_ln39 = br i1 %icmp_ln39_9, void %land.lhs.true37.i.1, void %for.body29.i.split.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.2:0 %br_ln39 = br i1 %sptSet_11, void %land.lhs.true32.i.2, void %for.body29.i.split.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.2:0 %graph_load_2 = load i7 %graph_addr_2

]]></Node>
<StgValue><ssdm name="graph_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="178" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:73 %add_ln39_12 = add i7 %add_ln39_9, i7 3

]]></Node>
<StgValue><ssdm name="add_ln39_12"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:74 %zext_ln39_4 = zext i7 %add_ln39_12

]]></Node>
<StgValue><ssdm name="zext_ln39_4"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:75 %graph_addr_3 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="graph_addr_3"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:94 %icmp_ln36_3 = icmp_eq  i4 %select_ln29, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln36_3"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:112 %sptSet_12 = or i1 %icmp_ln36_3, i1 %sptSet_3

]]></Node>
<StgValue><ssdm name="sptSet_12"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.0:1 %icmp_ln39_2 = icmp_slt  i32 %add_ln39, i32 %dist_load

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.0:2 %br_ln39 = br i1 %icmp_ln39_2, void %for.body29.i.split.1, void %if.then51.i.0

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="0"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then51.i.0:0 %store_ln40 = store i32 %add_ln39, i4 %dist_addr_8

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_9" val="0"/>
<literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln39_1" val="0"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.0:1 %br_ln41 = br void %for.body29.i.split.1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.2:0 %graph_load_2 = load i7 %graph_addr_2

]]></Node>
<StgValue><ssdm name="graph_load_2"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.2:1 %icmp_ln39_12 = icmp_eq  i32 %graph_load_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_12"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.2:2 %br_ln39 = br i1 %icmp_ln39_12, void %land.lhs.true37.i.2, void %for.body29.i.split.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.3:0 %br_ln39 = br i1 %sptSet_12, void %land.lhs.true32.i.3, void %for.body29.i.split.4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.3:0 %graph_load_3 = load i7 %graph_addr_3

]]></Node>
<StgValue><ssdm name="graph_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="192" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:76 %add_ln39_13 = add i7 %add_ln39_9, i7 4

]]></Node>
<StgValue><ssdm name="add_ln39_13"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:77 %zext_ln39_5 = zext i7 %add_ln39_13

]]></Node>
<StgValue><ssdm name="zext_ln39_5"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:78 %graph_addr_4 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_5

]]></Node>
<StgValue><ssdm name="graph_addr_4"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:95 %icmp_ln36_4 = icmp_eq  i4 %select_ln29, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln36_4"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:111 %sptSet_13 = or i1 %icmp_ln36_4, i1 %sptSet_4

]]></Node>
<StgValue><ssdm name="sptSet_13"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
land.lhs.true37.i.1:0 %dist_load_10 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_10"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.3:0 %graph_load_3 = load i7 %graph_addr_3

]]></Node>
<StgValue><ssdm name="graph_load_3"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.3:1 %icmp_ln39_3 = icmp_eq  i32 %graph_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_3"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.3:2 %br_ln39 = br i1 %icmp_ln39_3, void %land.lhs.true37.i.3, void %for.body29.i.split.4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.4:0 %br_ln39 = br i1 %sptSet_13, void %land.lhs.true32.i.4, void %for.body29.i.split.5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.4:0 %graph_load_4 = load i7 %graph_addr_4

]]></Node>
<StgValue><ssdm name="graph_load_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="203" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:79 %add_ln39_14 = add i7 %add_ln39_9, i7 5

]]></Node>
<StgValue><ssdm name="add_ln39_14"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:80 %zext_ln39_6 = zext i7 %add_ln39_14

]]></Node>
<StgValue><ssdm name="zext_ln39_6"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:81 %graph_addr_5 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="graph_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:96 %icmp_ln36_5 = icmp_eq  i4 %select_ln29, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln36_5"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:110 %sptSet_14 = or i1 %icmp_ln36_5, i1 %sptSet_5

]]></Node>
<StgValue><ssdm name="sptSet_14"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
land.lhs.true37.i.1:0 %dist_load_10 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_10"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.1:1 %icmp_ln39_10 = icmp_eq  i32 %dist_load_10, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_10"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.1:2 %br_ln39 = br i1 %icmp_ln39_10, void %land.lhs.true41.i.1, void %for.body29.i.split.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
<literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.1:0 %add_ln39_1 = add i32 %dist_load_10, i32 %graph_load_1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.4:0 %graph_load_4 = load i7 %graph_addr_4

]]></Node>
<StgValue><ssdm name="graph_load_4"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.4:1 %icmp_ln39_4 = icmp_eq  i32 %graph_load_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_4"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.4:2 %br_ln39 = br i1 %icmp_ln39_4, void %land.lhs.true37.i.4, void %for.body29.i.split.5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.5:0 %br_ln39 = br i1 %sptSet_14, void %land.lhs.true32.i.5, void %for.body29.i.split.6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.5:0 %graph_load_5 = load i7 %graph_addr_5

]]></Node>
<StgValue><ssdm name="graph_load_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="217" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:82 %add_ln39_15 = add i7 %add_ln39_9, i7 6

]]></Node>
<StgValue><ssdm name="add_ln39_15"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:83 %zext_ln39_7 = zext i7 %add_ln39_15

]]></Node>
<StgValue><ssdm name="zext_ln39_7"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:84 %graph_addr_6 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_7

]]></Node>
<StgValue><ssdm name="graph_addr_6"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:97 %icmp_ln36_6 = icmp_eq  i4 %select_ln29, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln36_6"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:109 %sptSet_15 = or i1 %icmp_ln36_6, i1 %sptSet_6

]]></Node>
<StgValue><ssdm name="sptSet_15"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
<literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.1:1 %icmp_ln39_11 = icmp_slt  i32 %add_ln39_1, i32 %dist_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln39_11"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
<literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.1:2 %br_ln39 = br i1 %icmp_ln39_11, void %for.body29.i.split.2, void %if.then51.i.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
<literal name="icmp_ln39_10" val="0"/>
<literal name="icmp_ln39_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then51.i.1:0 %store_ln40 = store i32 %add_ln39_1, i4 %dist_addr_7

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_10" val="0"/>
<literal name="icmp_ln39_9" val="0"/>
<literal name="icmp_ln39_10" val="0"/>
<literal name="icmp_ln39_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.1:1 %br_ln41 = br void %for.body29.i.split.2

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.5:0 %graph_load_5 = load i7 %graph_addr_5

]]></Node>
<StgValue><ssdm name="graph_load_5"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.5:1 %icmp_ln39_5 = icmp_eq  i32 %graph_load_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_5"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.5:2 %br_ln39 = br i1 %icmp_ln39_5, void %land.lhs.true37.i.5, void %for.body29.i.split.6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.6:0 %br_ln39 = br i1 %sptSet_15, void %land.lhs.true32.i.6, void %for.body29.i.split.7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.6:0 %graph_load_6 = load i7 %graph_addr_6

]]></Node>
<StgValue><ssdm name="graph_load_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="231" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:85 %add_ln39_16 = add i7 %add_ln39_9, i7 7

]]></Node>
<StgValue><ssdm name="add_ln39_16"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:86 %zext_ln39_8 = zext i7 %add_ln39_16

]]></Node>
<StgValue><ssdm name="zext_ln39_8"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:87 %graph_addr_7 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="graph_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:88 %add_ln39_17 = add i7 %add_ln39_9, i7 8

]]></Node>
<StgValue><ssdm name="add_ln39_17"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:98 %icmp_ln36_7 = icmp_eq  i4 %select_ln29, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln36_7"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:108 %sptSet_16 = or i1 %icmp_ln36_7, i1 %sptSet_7

]]></Node>
<StgValue><ssdm name="sptSet_16"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.2:0 %dist_load_11 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_11"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.6:0 %graph_load_6 = load i7 %graph_addr_6

]]></Node>
<StgValue><ssdm name="graph_load_6"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.6:1 %icmp_ln39_6 = icmp_eq  i32 %graph_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_6"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.6:2 %br_ln39 = br i1 %icmp_ln39_6, void %land.lhs.true37.i.6, void %for.body29.i.split.7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.7:0 %br_ln39 = br i1 %sptSet_16, void %land.lhs.true32.i.7, void %for.body29.i.split.8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.7:0 %graph_load_7 = load i7 %graph_addr_7

]]></Node>
<StgValue><ssdm name="graph_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:0 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:89 %zext_ln39_9 = zext i7 %add_ln39_17

]]></Node>
<StgValue><ssdm name="zext_ln39_9"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:90 %graph_addr_8 = getelementptr i32 %graph, i64 0, i64 %zext_ln39_9

]]></Node>
<StgValue><ssdm name="graph_addr_8"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:99 %or_ln36 = or i1 %icmp_ln36, i1 %icmp_ln36_1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:100 %or_ln36_1 = or i1 %icmp_ln36_2, i1 %icmp_ln36_3

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:101 %or_ln36_2 = or i1 %or_ln36_1, i1 %or_ln36

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:102 %or_ln36_3 = or i1 %icmp_ln36_4, i1 %icmp_ln36_5

]]></Node>
<StgValue><ssdm name="or_ln36_3"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:103 %or_ln36_4 = or i1 %icmp_ln36_6, i1 %icmp_ln36_7

]]></Node>
<StgValue><ssdm name="or_ln36_4"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:104 %or_ln36_5 = or i1 %or_ln36_4, i1 %or_ln36_3

]]></Node>
<StgValue><ssdm name="or_ln36_5"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:105 %or_ln36_6 = or i1 %or_ln36_5, i1 %or_ln36_2

]]></Node>
<StgValue><ssdm name="or_ln36_6"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:106 %xor_ln36 = xor i1 %or_ln36_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:107 %sptSet_17 = or i1 %sptSet_8, i1 %xor_ln36

]]></Node>
<StgValue><ssdm name="sptSet_17"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_29_3.i.split_ifconv:117 %br_ln39 = br i1 %sptSet_9, void %land.lhs.true32.i.0, void %for.body29.i.split.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.2:0 %dist_load_11 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_11"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.2:1 %icmp_ln39_13 = icmp_eq  i32 %dist_load_11, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_13"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.2:2 %br_ln39 = br i1 %icmp_ln39_13, void %land.lhs.true41.i.2, void %for.body29.i.split.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
<literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.2:0 %add_ln39_2 = add i32 %dist_load_11, i32 %graph_load_2

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.7:0 %graph_load_7 = load i7 %graph_addr_7

]]></Node>
<StgValue><ssdm name="graph_load_7"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.7:1 %icmp_ln39_7 = icmp_eq  i32 %graph_load_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_7"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.7:2 %br_ln39 = br i1 %icmp_ln39_7, void %land.lhs.true37.i.7, void %for.body29.i.split.8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29.i.split.8:0 %br_ln39 = br i1 %sptSet_17, void %land.lhs.true32.i.8, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.8:0 %graph_load_8 = load i7 %graph_addr_8

]]></Node>
<StgValue><ssdm name="graph_load_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="266" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
<literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.2:1 %icmp_ln39_14 = icmp_slt  i32 %add_ln39_2, i32 %dist_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln39_14"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
<literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.2:2 %br_ln39 = br i1 %icmp_ln39_14, void %for.body29.i.split.3, void %if.then51.i.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
<literal name="icmp_ln39_13" val="0"/>
<literal name="icmp_ln39_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then51.i.2:0 %store_ln40 = store i32 %add_ln39_2, i4 %dist_addr_6

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_11" val="0"/>
<literal name="icmp_ln39_12" val="0"/>
<literal name="icmp_ln39_13" val="0"/>
<literal name="icmp_ln39_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.2:1 %br_ln41 = br void %for.body29.i.split.3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="7">
<![CDATA[
land.lhs.true32.i.8:0 %graph_load_8 = load i7 %graph_addr_8

]]></Node>
<StgValue><ssdm name="graph_load_8"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true32.i.8:1 %icmp_ln39_8 = icmp_eq  i32 %graph_load_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_8"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32.i.8:2 %br_ln39 = br i1 %icmp_ln39_8, void %land.lhs.true37.i.8, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="273" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
land.lhs.true37.i.3:0 %dist_load_12 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="274" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
land.lhs.true37.i.3:0 %dist_load_12 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_12"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.3:1 %icmp_ln39_15 = icmp_eq  i32 %dist_load_12, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_15"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.3:2 %br_ln39 = br i1 %icmp_ln39_15, void %land.lhs.true41.i.3, void %for.body29.i.split.4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
<literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.3:0 %add_ln39_3 = add i32 %dist_load_12, i32 %graph_load_3

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="278" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
<literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.3:1 %icmp_ln39_16 = icmp_slt  i32 %add_ln39_3, i32 %dist_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln39_16"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
<literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.3:2 %br_ln39 = br i1 %icmp_ln39_16, void %for.body29.i.split.4, void %if.then51.i.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
<literal name="icmp_ln39_15" val="0"/>
<literal name="icmp_ln39_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then51.i.3:0 %store_ln40 = store i32 %add_ln39_3, i4 %dist_addr_5

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_12" val="0"/>
<literal name="icmp_ln39_3" val="0"/>
<literal name="icmp_ln39_15" val="0"/>
<literal name="icmp_ln39_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.3:1 %br_ln41 = br void %for.body29.i.split.4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="282" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
land.lhs.true37.i.4:0 %dist_load_13 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="283" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
land.lhs.true37.i.4:0 %dist_load_13 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_13"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.4:1 %icmp_ln39_17 = icmp_eq  i32 %dist_load_13, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_17"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.4:2 %br_ln39 = br i1 %icmp_ln39_17, void %land.lhs.true41.i.4, void %for.body29.i.split.5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
<literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.4:0 %add_ln39_4 = add i32 %dist_load_13, i32 %graph_load_4

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="287" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
<literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.4:1 %icmp_ln39_18 = icmp_slt  i32 %add_ln39_4, i32 %dist_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln39_18"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
<literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.4:2 %br_ln39 = br i1 %icmp_ln39_18, void %for.body29.i.split.5, void %if.then51.i.4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
<literal name="icmp_ln39_17" val="0"/>
<literal name="icmp_ln39_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then51.i.4:0 %store_ln40 = store i32 %add_ln39_4, i4 %dist_addr_4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_13" val="0"/>
<literal name="icmp_ln39_4" val="0"/>
<literal name="icmp_ln39_17" val="0"/>
<literal name="icmp_ln39_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.4:1 %br_ln41 = br void %for.body29.i.split.5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="291" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
land.lhs.true37.i.5:0 %dist_load_14 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="292" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
land.lhs.true37.i.5:0 %dist_load_14 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_14"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.5:1 %icmp_ln39_19 = icmp_eq  i32 %dist_load_14, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_19"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.5:2 %br_ln39 = br i1 %icmp_ln39_19, void %land.lhs.true41.i.5, void %for.body29.i.split.6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
<literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.5:0 %add_ln39_5 = add i32 %dist_load_14, i32 %graph_load_5

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="296" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
<literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.5:1 %icmp_ln39_20 = icmp_slt  i32 %add_ln39_5, i32 %dist_load_5

]]></Node>
<StgValue><ssdm name="icmp_ln39_20"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
<literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.5:2 %br_ln39 = br i1 %icmp_ln39_20, void %for.body29.i.split.6, void %if.then51.i.5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
<literal name="icmp_ln39_19" val="0"/>
<literal name="icmp_ln39_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then51.i.5:0 %store_ln40 = store i32 %add_ln39_5, i4 %dist_addr_3

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_14" val="0"/>
<literal name="icmp_ln39_5" val="0"/>
<literal name="icmp_ln39_19" val="0"/>
<literal name="icmp_ln39_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.5:1 %br_ln41 = br void %for.body29.i.split.6

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="300" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
land.lhs.true37.i.6:0 %dist_load_15 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_15"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="301" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
land.lhs.true37.i.6:0 %dist_load_15 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_15"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.6:1 %icmp_ln39_21 = icmp_eq  i32 %dist_load_15, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_21"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.6:2 %br_ln39 = br i1 %icmp_ln39_21, void %land.lhs.true41.i.6, void %for.body29.i.split.7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="304" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
<literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.6:0 %add_ln39_6 = add i32 %dist_load_15, i32 %graph_load_6

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="305" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
<literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.6:1 %icmp_ln39_22 = icmp_slt  i32 %add_ln39_6, i32 %dist_load_6

]]></Node>
<StgValue><ssdm name="icmp_ln39_22"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
<literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.6:2 %br_ln39 = br i1 %icmp_ln39_22, void %for.body29.i.split.7, void %if.then51.i.6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
<literal name="icmp_ln39_21" val="0"/>
<literal name="icmp_ln39_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then51.i.6:0 %store_ln40 = store i32 %add_ln39_6, i4 %dist_addr_2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_15" val="0"/>
<literal name="icmp_ln39_6" val="0"/>
<literal name="icmp_ln39_21" val="0"/>
<literal name="icmp_ln39_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.6:1 %br_ln41 = br void %for.body29.i.split.7

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="309" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
land.lhs.true37.i.7:0 %dist_load_16 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_16"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="310" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
land.lhs.true37.i.7:0 %dist_load_16 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_16"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.7:1 %icmp_ln39_23 = icmp_eq  i32 %dist_load_16, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_23"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.7:2 %br_ln39 = br i1 %icmp_ln39_23, void %land.lhs.true41.i.7, void %for.body29.i.split.8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
<literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.7:0 %add_ln39_7 = add i32 %dist_load_16, i32 %graph_load_7

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="314" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
<literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.7:1 %icmp_ln39_24 = icmp_slt  i32 %add_ln39_7, i32 %dist_load_7

]]></Node>
<StgValue><ssdm name="icmp_ln39_24"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
<literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.7:2 %br_ln39 = br i1 %icmp_ln39_24, void %for.body29.i.split.8, void %if.then51.i.7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
<literal name="icmp_ln39_23" val="0"/>
<literal name="icmp_ln39_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then51.i.7:0 %store_ln40 = store i32 %add_ln39_7, i4 %dist_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_16" val="0"/>
<literal name="icmp_ln39_7" val="0"/>
<literal name="icmp_ln39_23" val="0"/>
<literal name="icmp_ln39_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.7:1 %br_ln41 = br void %for.body29.i.split.8

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="318" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
land.lhs.true37.i.8:0 %dist_load_17 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_17"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="319" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
land.lhs.true37.i.8:0 %dist_load_17 = load i4 %dist_addr_9

]]></Node>
<StgValue><ssdm name="dist_load_17"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true37.i.8:1 %icmp_ln39_25 = icmp_eq  i32 %dist_load_17, i32 2147483647

]]></Node>
<StgValue><ssdm name="icmp_ln39_25"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true37.i.8:2 %br_ln39 = br i1 %icmp_ln39_25, void %land.lhs.true41.i.8, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="322" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
<literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.8:0 %add_ln39_8 = add i32 %dist_load_17, i32 %graph_load_8

]]></Node>
<StgValue><ssdm name="add_ln39_8"/></StgValue>
</operation>

<operation id="323" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
<literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true41.i.8:1 %icmp_ln39_26 = icmp_slt  i32 %add_ln39_8, i32 %dist_load_8

]]></Node>
<StgValue><ssdm name="icmp_ln39_26"/></StgValue>
</operation>

<operation id="324" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
<literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true41.i.8:2 %br_ln39 = br i1 %icmp_ln39_26, void %for.inc65.i, void %if.then51.i.8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="325" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
<literal name="icmp_ln39_25" val="0"/>
<literal name="icmp_ln39_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then51.i.8:0 %store_ln40 = store i32 %add_ln39_8, i4 %dist_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sptSet_17" val="0"/>
<literal name="icmp_ln39_8" val="0"/>
<literal name="icmp_ln39_25" val="0"/>
<literal name="icmp_ln39_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
if.then51.i.8:1 %br_ln41 = br void %for.inc65.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="41" st_id="416">
</state>

<state id="42" st_id="417">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
