library verilog;
use verilog.vl_types.all;
entity BlackCell is
    port(
        PIK             : in     vl_logic;
        PKJ             : in     vl_logic;
        GIK             : in     vl_logic;
        GKJ             : in     vl_logic;
        GIJ             : out    vl_logic;
        PIJ             : out    vl_logic
    );
end BlackCell;
