<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/lvds_rx_clockbuffer_altclkctrl_0.vhd"
   type="VHDL"
   library="altclkctrl_0" />
 <file path="simulation/lvds_rx_clockbuffer.vhd" type="VHDL" />
 <topLevel name="lvds_rx_clockbuffer" />
 <deviceFamily name="arriav" />
</simPackage>
