# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_1bit.vhd" \
"../../../../TOP.srcs/sources_1/new/Adder_Unsigned_2bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_16bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_32bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_44bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_4bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_56bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Adder_Unsigned_8bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Exponential.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Multiplier_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Multiplier_gamma.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Negate_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Square_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Square_Difference.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Subtractor_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Twos_Complement_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Twos_Complement_Inv_28bits.vhd" \
"../../../../TOP.srcs/sources_1/imports/source/Kernel_rbf.vhd" \
"../../../../TOP.srcs/sources_1/new/Multiplier_12bits.vhd" \
"../../../../TOP.srcs/sources_1/new/Adder_Unsigned_24bits.vhd" \
"../../../../TOP.srcs/sources_1/new/Multiplier_Signed_12bits.vhd" \
"../../../../TOP.srcs/sources_1/new/Twos_Complement_Inv_12bits.vhd" \
"../../../../TOP.srcs/sources_1/new/Twos_Complement_13bits.vhd" \
"../../../../TOP.srcs/sources_1/new/Adder_Signed_20bits.vhd" \
"../../../../TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Adder_Unsigned_1bit_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Adder_Unsigned_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Adder_Unsigned_44bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Adder_Unsigned_4bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Adder_Unsigned_56bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Exponential_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Kernel_rbf_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Multiplier_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Multiplier_gamma_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Negate_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Square_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Square_Difference_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Subtractor_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Twos_Complement_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/imports/sim/Twos_Complement_Inv_28bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/new/Twos_Complement_Inv_12bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/new/Multiplier_Signed_12bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/new/Two_Complement_13bits_tb.vhd" \
"../../../../TOP.srcs/sim_1/new/Adder_Signed_20bits_tb.vhd" \

# Do not sort compile order
nosort
