//DMA
DMA,40053000,0,4,4,4,8,4,C,4,10,4,14,4,18,4,1C,4,24,4,30,4,34,4,38,4,40,4,44,4,48,4,4C,4,80,4,84,4,88,4,8C,4,C0,4,C4,4,C8,4,CC,4,100,4,104,4,108,4,10C,4,

//DMA_EN  DMA Enable Register
DMA_EN,0,32,rw,00000000,00000001,
EN,0,0,rw,$,

//DMA_INTSTAT0  DMA Interrupt Status Register 0
DMA_INTSTAT0,4,32,r,00000000,000F000F,
REQERR,19,16,r,
TRNERR,3,0,r,$,

//DMA_INTSTAT1  DMA Interrupt Status Register 1
DMA_INTSTAT1,8,32,r,00000000,000F000F,
BTC,19,16,r,
TC,3,0,r,$,

//DMA_INTMASK0  DMA Interrupt Mask Register 0
DMA_INTMASK0,C,32,rw,00000000,000F000F,
MSKREQERR,19,16,rw,
MSKTRNERR,3,0,rw,$,

//DMA_INTMASK1  DMA Interrupt Mask Register 1
DMA_INTMASK1,10,32,rw,00000000,000F000F,
MSKBTC,19,16,rw,
MSKTC,3,0,rw,$,

//DMA_INTCLR0  DMA Interrupt Status Clear Register 0
DMA_INTCLR0,14,32,w,00000000,000F000F,
CLRREQERR,19,16,w,
CLRTRNERR,3,0,w,$,

//DMA_INTCLR1  DMA Interrupt Status Clear Register 1
DMA_INTCLR1,18,32,w,00000000,000F000F,
CLRBTC,19,16,w,
CLRTC,3,0,w,$,

//DMA_CHEN  DMA Channel Enable Register
DMA_CHEN,1C,32,rw,00000000,0000000F,
CHEN,3,0,rw,$,

//DMA_CHSTAT  DMA Status Register
DMA_CHSTAT,24,32,r,00000000,000F0001,
CHACT,19,16,r,
DMAACT,0,0,r,$,

//DMA_RAM_LLP  
DMA_RAM_LLP,30,32,rw,20000000,FFFFC000,
LLP,31,14,rw,$,

//DMA_ROM_LLP  
DMA_ROM_LLP,34,32,rw,00000000,FFFFC000,
LLP,31,14,rw,$,

//DMA_CHENCLR  DMA Channel Enable Clear Register
DMA_CHENCLR,38,32,w,00000000,0000000F,
CHENCLR,3,0,w,$,

//DMA_SAR0  DMA Channel 0 Source Address Register
DMA_SAR0,40,32,rw,00000000,FFFFFFFF,$,

//DMA_DAR0  DMA Channel 0 Destination Address Register
DMA_DAR0,44,32,rw,00000000,FFFFFFFF,$,

//DMA_CH0CTL0  DMA Channel 0 Control Register 0
DMA_CH0CTL0,48,32,rw,00000001,FFFFFFFF,
HSIZE,31,30,rw,
LLPRUN,29,29,rw,
LLPEN,28,28,rw,
LLP,27,18,rw,
CNT,17,8,rw,
BLKSIZE,7,0,rw,$,

//DMA_CH0CTL1  DMA Channel 0 Control Register 1
DMA_CH0CTL1,4C,32,rw,00000000,FFFFFFFF,
DINC,31,30,rw,
SINC,29,28,rw,
LLPSEL,27,27,rw,
RPTNSSEL,26,25,rw,
RPTNSEN,24,24,rw,
RPTNSCNT,23,16,rw,
OFFSET,15,0,rw,$,

//DMA_SAR1  DMA Channel 1 Source Address Register
DMA_SAR1,80,32,rw,00000000,FFFFFFFF,$,

//DMA_DAR1  DMA Channel 1 Destination Address Register
DMA_DAR1,84,32,rw,00000000,FFFFFFFF,$,

//DMA_CH1CTL0  DMA Channel 1 Control Register 0
DMA_CH1CTL0,88,32,rw,00000001,FFFFFFFF,
HSIZE,31,30,rw,
LLPRUN,29,29,rw,
LLPEN,28,28,rw,
LLP,27,18,rw,
CNT,17,8,rw,
BLKSIZE,7,0,rw,$,

//DMA_CH1CTL1  DMA Channel 1 Control Register 1
DMA_CH1CTL1,8C,32,rw,00000000,FFFFFFFF,
DINC,31,30,rw,
SINC,29,28,rw,
LLPSEL,27,27,rw,
RPTNSSEL,26,25,rw,
RPTNSEN,24,24,rw,
RPTNSCNT,23,16,rw,
OFFSET,15,0,rw,$,

//DMA_SAR2  DMA Channel 2 Source Address Register
DMA_SAR2,C0,32,rw,00000000,FFFFFFFF,$,

//DMA_DAR2  DMA Channel 2 Destination Address Register
DMA_DAR2,C4,32,rw,00000000,FFFFFFFF,$,

//DMA_CH2CTL0  DMA Channel 2 Control Register 0
DMA_CH2CTL0,C8,32,rw,00000001,FFFFFFFF,
HSIZE,31,30,rw,
LLPRUN,29,29,rw,
LLPEN,28,28,rw,
LLP,27,18,rw,
CNT,17,8,rw,
BLKSIZE,7,0,rw,$,

//DMA_CH2CTL1  DMA Channel 2 Control Register 1
DMA_CH2CTL1,CC,32,rw,00000000,FFFFFFFF,
DINC,31,30,rw,
SINC,29,28,rw,
LLPSEL,27,27,rw,
RPTNSSEL,26,25,rw,
RPTNSEN,24,24,rw,
RPTNSCNT,23,16,rw,
OFFSET,15,0,rw,$,

//DMA_SAR3  DMA Channel 3 Source Address Register
DMA_SAR3,100,32,rw,00000000,FFFFFFFF,$,

//DMA_DAR3  DMA Channel 3 Destination Address Register
DMA_DAR3,104,32,rw,00000000,FFFFFFFF,$,

//DMA_CH3CTL0  DMA Channel 3 Control Register 0
DMA_CH3CTL0,108,32,rw,00000001,FFFFFFFF,
HSIZE,31,30,rw,
LLPRUN,29,29,rw,
LLPEN,28,28,rw,
LLP,27,18,rw,
CNT,17,8,rw,
BLKSIZE,7,0,rw,$,

//DMA_CH3CTL1  DMA Channel 3 Control Register 1
DMA_CH3CTL1,10C,32,rw,00000000,FFFFFFFF,
DINC,31,30,rw,
SINC,29,28,rw,
LLPSEL,27,27,rw,
RPTNSSEL,26,25,rw,
RPTNSEN,24,24,rw,
RPTNSCNT,23,16,rw,
OFFSET,15,0,rw,$,

