// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FCMP_3(	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
  input         clock,	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
                reset,	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
                io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_op,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_result	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire        _FCMPCore_io_eq;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24
  wire        _FCMPCore_io_le;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24
  wire        _FCMPCore_io_lt;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24
  wire [4:0]  _FCMPCore_io_fflags;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         eq;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         le;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         lt;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  fflags;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  op;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_result_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
    automatic logic _op_T_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:53
    automatic logic _GEN;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:26
    _op_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
    _GEN = ~io_out_ready & _op_T_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
    if (reset) begin	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      if (~_GEN)	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:26
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _op_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      eq <= _FCMPCore_io_eq;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _op_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      le <= _FCMPCore_io_le;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _op_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      lt <= _FCMPCore_io_lt;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _op_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      fflags <= _FCMPCore_io_fflags;	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _op_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      op <= io_in_bits_op;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~_GEN) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{10,26}, :26:79
      a <= io_in_bits_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      b <= io_in_bits_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      automatic logic [7:0][31:0] _GEN_0;	// dependencies/fpuv2/src/main/scala/FCMP.scala:31:44
      _GEN_0 =
        {{32'h0},
         {32'h0},
         {{31'h0, ~eq}},
         {{31'h0, eq}},
         {{31'h0, lt}},
         {{31'h0, le}},
         {lt ? b : a},
         {32'h0}};	// dependencies/fpuv2/src/main/scala/FCMP.scala:26:16, :31:44, :33:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_result_r <= fflags[4] ? 32'h0 : op == 3'h0 ? (lt ? a : b) : _GEN_0[op];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, :27:16, :29:{19,31}, :31:44, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      automatic logic [31:0] _RANDOM[0:3];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
        `INIT_RANDOM_PROLOG_	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
        end	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
        REG = _RANDOM[2'h0][0];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
        REG_1 = _RANDOM[2'h0][1];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
        eq = _RANDOM[2'h0][2];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        le = _RANDOM[2'h0][3];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        lt = _RANDOM[2'h0][4];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        fflags = _RANDOM[2'h0][9:5];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        op = _RANDOM[2'h0][12:10];	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        a = {_RANDOM[2'h0][31:13], _RANDOM[2'h1][12:0]};	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        b = {_RANDOM[2'h1][31:13], _RANDOM[2'h2][12:0]};	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_result_r = {_RANDOM[2'h2][31:13], _RANDOM[2'h3][12:0]};	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
      `FIRRTL_AFTER_INITIAL	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FCMP FCMPCore (	// dependencies/fpuv2/src/main/scala/FCMP.scala:14:24
    .io_a      (io_in_bits_a),
    .io_b      (io_in_bits_b),
    .io_eq     (_FCMPCore_io_eq),
    .io_le     (_FCMPCore_io_le),
    .io_lt     (_FCMPCore_io_lt),
    .io_fflags (_FCMPCore_io_fflags)
  );
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  assign io_out_bits_result = io_out_bits_result_r;	// dependencies/fpuv2/src/main/scala/FCMP.scala:9:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
endmodule

