
---------- Begin Simulation Statistics ----------
final_tick                                   86640500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218019                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657224                       # Number of bytes of host memory used
host_op_rate                                   421631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                             1756818506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10724                       # Number of instructions simulated
sim_ops                                         20782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000087                       # Number of seconds simulated
sim_ticks                                    86640500                       # Number of ticks simulated
system.cpu.Branches                              2194                       # Number of branches fetched
system.cpu.committedInsts                       10724                       # Number of instructions committed
system.cpu.committedOps                         20782                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           173281                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               173280.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                10907                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                6491                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1605                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   1323                       # Number of float alu accesses
system.cpu.num_fp_insts                          1323                       # number of float instructions
system.cpu.num_fp_register_reads                 1569                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 759                       # number of times the floating registers were written
system.cpu.num_func_calls                         391                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 19882                       # Number of integer alu accesses
system.cpu.num_int_insts                        19882                       # number of integer instructions
system.cpu.num_int_register_reads               38827                       # number of times the integer registers were read
system.cpu.num_int_register_writes              15495                       # number of times the integer registers were written
system.cpu.num_load_insts                        2152                       # Number of load instructions
system.cpu.num_mem_refs                          4277                       # number of memory refs
system.cpu.num_store_insts                       2125                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   349      1.68%      1.68% # Class of executed instruction
system.cpu.op_class::IntAlu                     15554     74.77%     76.45% # Class of executed instruction
system.cpu.op_class::IntMult                        6      0.03%     76.48% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.10%     76.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     148      0.71%     77.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                      120      0.58%     77.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.36%     78.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                     253      1.22%     79.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::MemRead                     2077      9.98%     89.42% # Class of executed instruction
system.cpu.op_class::MemWrite                    1625      7.81%     97.24% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  75      0.36%     97.60% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                500      2.40%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      20802                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             39                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data         3990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3990                       # number of overall hits
system.cpu.dcache.overall_hits::total            3990                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          285                       # number of overall misses
system.cpu.dcache.overall_misses::total           285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23434500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23434500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23434500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23434500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4275                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4275                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82226.315789                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82226.315789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82226.315789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82226.315789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23149500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23149500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23149500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23149500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81226.315789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81226.315789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81226.315789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81226.315789                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80031.007752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80031.007752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.059944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79031.007752                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79031.007752                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13110500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13110500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84041.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84041.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12954500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12954500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.073481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83041.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83041.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           166.882349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                    15                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   166.882349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.081486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.081486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.139160                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8835                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        2154                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2126                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        13717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13717                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13717                       # number of overall hits
system.cpu.icache.overall_hits::total           13717                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          577                       # number of overall misses
system.cpu.icache.overall_misses::total           577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45501500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45501500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45501500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45501500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        14294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        14294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14294                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.040367                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040367                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.040367                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040367                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78858.752166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78858.752166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78858.752166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78858.752166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.icache.writebacks::total                11                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44924500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44924500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44924500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44924500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040367                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040367                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77858.752166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77858.752166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77858.752166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77858.752166                       # average overall mshr miss latency
system.cpu.icache.replacements                     11                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13717                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45501500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45501500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        14294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.040367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78858.752166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78858.752166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44924500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44924500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77858.752166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77858.752166                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           268.071437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14294                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.772964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   268.071437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.130894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.130894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          566                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             29165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            29165                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       14294                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     86640500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.demand_misses::.cpu.inst                575                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::total                    860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               575                       # number of overall misses
system.l2.overall_misses::.cpu.data               285                       # number of overall misses
system.l2.overall_misses::total                   860                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     22722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66760000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44038000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     22722000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66760000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  862                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 862                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.996534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997680                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.996534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997680                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76587.826087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79726.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77627.906977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76587.826087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79726.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77627.906977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     19872000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58160000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     19872000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58160000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.996534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.996534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997680                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66587.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69726.315789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67627.906977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66587.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69726.315789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67627.906977                       # average overall mshr miss latency
system.l2.replacements                             39                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           11                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               11                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           11                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           11                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 156                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81541.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81541.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11160500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11160500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71541.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71541.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.996534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76587.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76587.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.996534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66587.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66587.826087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77531.007752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77531.007752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8711500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8711500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67531.007752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67531.007752                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   430.159341                       # Cycle average of tags in use
system.l2.tags.total_refs                         873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.002296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.777933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       260.434881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       165.946527                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.127165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.081029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.210039                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          737                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2617                       # Number of tag accesses
system.l2.tags.data_accesses                     2617                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000545500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       860                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   55040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    635.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      86543500                       # Total gap between requests
system.mem_ctrls.avgGap                     100631.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        18240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 424743624.517402350903                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 210525100.847755938768                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          575                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          285                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14808500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      8226750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25753.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28865.79                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        18240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         55040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          575                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            860                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    424743625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    210525101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        635268725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    424743625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    424743625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    424743625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    210525101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       635268725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  860                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 6910250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           23035250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8035.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26785.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 632                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   244.285714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   162.843799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.892510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           76     33.93%     33.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           69     30.80%     64.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           35     15.62%     80.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           17      7.59%     87.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            6      2.68%     90.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            5      2.23%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.45%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.89%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           13      5.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 55040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              635.268725                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          599760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2092020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     34275240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      4406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      48442335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   559.118830                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     11169250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     72611250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1028160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          542685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        4048380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     38578740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       782880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      51741885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   597.202059                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1678000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     82102500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                704                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           704                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        55040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        55040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   55040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 860                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy              861000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4593750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             156                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           577                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1165                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          570                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1735                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        18240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  55872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              39                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.203611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    862     95.67%     95.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     39      4.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                901                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     86640500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             447500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            865500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            427500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
