[{"DBLP title": "Top Picks from Hot Interconnects 2011: Petascale Network Architectures.", "DBLP authors": ["Torsten Hoefler", "Patrick Geoffray", "Fabrizio Petrini", "Jesper Larsson Tr\u00e4ff"], "year": 2012, "MAG papers": [{"PaperId": 2095113196, "PaperTitle": "top picks from hot interconnects 2011 petascale network architectures", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 1.0, "university of illinois at urbana champaign": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Tianhe-1A Interconnect and Message-Passing Services.", "DBLP authors": ["Min Xie", "Yutong Lu", "Kefei Wang", "Lu Liu", "Hongjia Cao", "Xuejun Yang"], "year": 2012, "MAG papers": [{"PaperId": 2038577397, "PaperTitle": "tianhe 1a interconnect and message passing services", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 55, "Affiliations": {"national university of defense technology": 6.0}}], "source": "ES"}, {"DBLP title": "The Tofu Interconnect.", "DBLP authors": ["Yuichiro Ajima", "Tomohiro Inoue", "Shinya Hiramoto", "Yuzo Takagi", "Toshiyuki Shimizu"], "year": 2012, "MAG papers": [{"PaperId": 2062826522, "PaperTitle": "the tofu interconnect", "Year": 2012, "CitationCount": 82, "EstimatedCitation": 123, "Affiliations": {"fujitsu": 4.0}}], "source": "ES"}, {"DBLP title": "The IBM Blue Gene/Q Interconnection Fabric.", "DBLP authors": ["Dong Chen", "Noel Eisley", "Philip Heidelberger", "Robert M. Senger", "Yutaka Sugawara", "Sameer Kumar", "Valentina Salapura", "David L. Satterfield", "Burkhard D. Steinmacher-Burow", "Jeffrey J. Parker"], "year": 2012, "MAG papers": [{"PaperId": 1987117608, "PaperTitle": "the ibm blue gene q interconnection fabric", "Year": 2012, "CitationCount": 82, "EstimatedCitation": 135, "Affiliations": {"ibm": 9.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Resource Management for Software-Defined Radio Clouds.", "DBLP authors": ["Ismael G\u00f3mez Miguelez", "Vuk Marojevic", "Antoni Gelonch Bosch"], "year": 2012, "MAG papers": [{"PaperId": 2076447525, "PaperTitle": "resource management for software defined radio clouds", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Designing a Multicore and Multiprocessor Individual-Based Simulation Engine.", "DBLP authors": ["Fabrice Harrouet"], "year": 2012, "MAG papers": [{"PaperId": 1984660158, "PaperTitle": "designing a multicore and multiprocessor individual based simulation engine", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "(Re)Designing Data-Centric Data Centers.", "DBLP authors": ["Parthasarathy Ranganathan", "Jichuan Chang"], "year": 2012, "MAG papers": [{"PaperId": 2051282875, "PaperTitle": "re designing data centric data centers", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "Sparc T4: A Dynamically Threaded Server-on-a-Chip.", "DBLP authors": ["Manish Shah", "Robert T. Golla", "Greg Grohoski", "Paul J. Jordan", "Jama Barreh", "Jeffrey Brooks", "Mark Greenberg", "Gideon Levinsky", "Mark Luttrell", "Christopher Olson", "Zeid Samoail", "Matt Smittle", "Thomas A. Ziaja"], "year": 2012, "MAG papers": [{"PaperId": 2157229543, "PaperTitle": "sparc t4 a dynamically threaded server on a chip", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 64, "Affiliations": {"oracle corporation": 13.0}}], "source": "ES"}, {"DBLP title": "Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge.", "DBLP authors": ["Efraim Rotem", "Alon Naveh", "Avinash Ananthakrishnan", "Eliezer Weissmann", "Doron Rajwan"], "year": 2012, "MAG papers": [{"PaperId": 2070525241, "PaperTitle": "power management architecture of the intel microarchitecture code named sandy bridge", "Year": 2012, "CitationCount": 343, "EstimatedCitation": 535, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "AMD Fusion APU: Llano.", "DBLP authors": ["Alexander Branover", "Denis Foley", "Maurice Steinman"], "year": 2012, "MAG papers": [{"PaperId": 1966668827, "PaperTitle": "amd fusion apu llano", "Year": 2012, "CitationCount": 102, "EstimatedCitation": 153, "Affiliations": {"advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Godson-T: An Efficient Many-Core Processor Exploring Thread-Level Parallelism.", "DBLP authors": ["Dongrui Fan", "Hao Zhang", "Da Wang", "Xiaochun Ye", "Fenglong Song", "Guojie Li", "Ninghui Sun"], "year": 2012, "MAG papers": [{"PaperId": 2029337124, "PaperTitle": "godson t an efficient many core processor exploring thread level parallelism", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The IBM Blue Gene/Q Compute Chip.", "DBLP authors": ["Ruud A. Haring", "Martin Ohmacht", "Thomas W. Fox", "Michael Gschwind", "David L. Satterfield", "Krishnan Sugavanam", "Paul Coteus", "Philip Heidelberger", "Matthias A. Blumrich", "Robert W. Wisniewski", "Alan Gara", "George L.-T. Chiu", "Peter A. Boyle", "Norman H. Christ", "Changhoan Kim"], "year": 2012, "MAG papers": [{"PaperId": 2034297532, "PaperTitle": "the ibm blue gene q compute chip", "Year": 2012, "CitationCount": 232, "EstimatedCitation": 368, "Affiliations": {"ibm": 12.0, "columbia university": 1.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Top Picks from the 2011 Computer Architecture Conferences.", "DBLP authors": ["Paolo Faraboschi", "T. N. Vijaykumar"], "year": 2012, "MAG papers": [{"PaperId": 2133866970, "PaperTitle": "top picks from the 2011 computer architecture conferences", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Kilo TM: Hardware Transactional Memory for GPU Architectures.", "DBLP authors": ["Wilson Wai Lun Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "year": 2012, "MAG papers": [{"PaperId": 2014039063, "PaperTitle": "kilo tm hardware transactional memory for gpu architectures", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of british columbia": 3.0, "electronic arts": 1.0}}], "source": "ES"}, {"DBLP title": "A QoS-Enabled On-Die Interconnect Fabric for Kilo-Node Chips.", "DBLP authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "year": 2012, "MAG papers": [{"PaperId": 2152166204, "PaperTitle": "a qos enabled on die interconnect fabric for kilo node chips", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"carnegie mellon university": 1.0, "university of texas at austin": 1.0, "ecole normale superieure": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable and Efficient Fine-Grained Cache Partitioning with Vantage.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2012, "MAG papers": [{"PaperId": 1965259547, "PaperTitle": "scalable and efficient fine grained cache partitioning with vantage", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Eliminating Redundant Computation and Exposing Parallelism through Data-Triggered Threads.", "DBLP authors": ["Hung-Wei Tseng", "Dean M. Tullsen"], "year": 2012, "MAG papers": [{"PaperId": 2085810392, "PaperTitle": "eliminating redundant computation and exposing parallelism through data triggered threads", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "FabScalar: Automating Superscalar Core Design.", "DBLP authors": ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "year": 2012, "MAG papers": [{"PaperId": 1987003477, "PaperTitle": "fabscalar automating superscalar core design", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"north carolina state university": 9.0}}], "source": "ES"}, {"DBLP title": "Supporting Very Large DRAM Caches with Compound-Access Scheduling and MissMap.", "DBLP authors": ["Gabriel H. Loh", "Mark D. Hill"], "year": 2012, "MAG papers": [{"PaperId": 2075293780, "PaperTitle": "supporting very large dram caches with compound access scheduling and missmap", "Year": 2012, "CitationCount": 60, "EstimatedCitation": 91, "Affiliations": {"advanced micro devices": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Free-p: A Practical End-to-End Nonvolatile Memory Protection Mechanism.", "DBLP authors": ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "year": 2012, "MAG papers": [{"PaperId": 2019703854, "PaperTitle": "free p a practical end to end nonvolatile memory protection mechanism", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"hewlett packard": 5.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Increasing Utilization in Modern Warehouse-Scale Computers Using Bubble-Up.", "DBLP authors": ["Jason Mars", "Lingjia Tang", "Kevin Skadron", "Mary Lou Soffa", "Robert Hundt"], "year": 2012, "MAG papers": [{"PaperId": 2034002727, "PaperTitle": "increasing utilization in modern warehouse scale computers using bubble up", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 54, "Affiliations": {"university of virginia": 4.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Optical High Radix Switch Design.", "DBLP authors": ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "year": 2012, "MAG papers": [{"PaperId": 2012194795, "PaperTitle": "optical high radix switch design", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"hewlett packard": 5.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "What is Happening to Power, Performance, and Software?", "DBLP authors": ["Hadi Esmaeilzadeh", "Ting Cao", "Xi Yang", "Stephen Blackburn", "Kathryn S. McKinley"], "year": 2012, "MAG papers": [{"PaperId": 2149611663, "PaperTitle": "what is happening to power performance and software", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"australian national university": 3.0, "microsoft": 1.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Dark Silicon and the End of Multicore Scaling.", "DBLP authors": ["Hadi Esmaeilzadeh", "Emily R. Blem", "Ren\u00e9e St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "year": 2012, "MAG papers": [{"PaperId": 2098335003, "PaperTitle": "dark silicon and the end of multicore scaling", "Year": 2012, "CitationCount": 198, "EstimatedCitation": 329, "Affiliations": {"university of wisconsin madison": 2.0, "microsoft": 1.0, "university of texas at austin": 1.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Texture Caches.", "DBLP authors": ["Michael C. Doggett"], "year": 2012, "MAG papers": [{"PaperId": 2294413161, "PaperTitle": "texture caches", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Helix: Making the Extraction of Thread-Level Parallelism Mainstream.", "DBLP authors": ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "year": 2012, "MAG papers": [{"PaperId": 2125550683, "PaperTitle": "helix making the extraction of thread level parallelism mainstream", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"harvard university": 4.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Extraction of Coarse-Grained Data-Flow Threads from Imperative Programs.", "DBLP authors": ["Feng Li", "Antoniu Pop", "Albert Cohen"], "year": 2012, "MAG papers": [{"PaperId": 2102770006, "PaperTitle": "automatic extraction of coarse grained data flow threads from imperative programs", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ecole normale superieure": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Underclocked Software Prefetching: More Cores, Less Energy.", "DBLP authors": ["Md. Kamruzzaman", "Steven Swanson", "Dean M. Tullsen"], "year": 2012, "MAG papers": [{"PaperId": 1993764489, "PaperTitle": "underclocked software prefetching more cores less energy", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "The Kremlin Oracle for Sequential Code Parallelization.", "DBLP authors": ["Saturnino Garcia", "Donghwan Jeon", "Christopher M. Louie", "Michael Bedford Taylor"], "year": 2012, "MAG papers": [{"PaperId": 1966817240, "PaperTitle": "the kremlin oracle for sequential code parallelization", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "SWAP: Parallelization through Algorithm Substitution.", "DBLP authors": ["Hengjie Li", "Wenting He", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Chengyong Wu"], "year": 2012, "MAG papers": [{"PaperId": 2080372348, "PaperTitle": "swap parallelization through algorithm substitution", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 4.0, "ghent university": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Ultra Low-Energy SRAM Design for Smart Ubiquitous Sensors.", "DBLP authors": ["Vibhu Sharma", "Stefan Cosemans", "Maryam Ashouei", "Jos Huisken", "Francky Catthoor", "Wim Dehaene"], "year": 2012, "MAG papers": [{"PaperId": 2087010589, "PaperTitle": "ultra low energy sram design for smart ubiquitous sensors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"katholieke universiteit leuven": 4.0, "imec": 2.0}}], "source": "ES"}, {"DBLP title": "e6500: Freescale's Low-Power, High-Performance Multithreaded Embedded Processor.", "DBLP authors": ["David Burgess", "Edmund Gieske", "James Holt", "Thomas Hoy", "Gary Whisenhunt"], "year": 2012, "MAG papers": [{"PaperId": 2064866989, "PaperTitle": "e6500 freescale s low power high performance multithreaded embedded processor", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"freescale semiconductor": 5.0}}], "source": "ES"}, {"DBLP title": "DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing.", "DBLP authors": ["Venkatraman Govindaraju", "Chen-Han Ho", "Tony Nowatzki", "Jatin Chhugani", "Nadathur Satish", "Karthikeyan Sankaralingam", "Changkyu Kim"], "year": 2012, "MAG papers": [{"PaperId": 1969529818, "PaperTitle": "dyser unifying functionality and parallelism specialization for energy efficient computing", "Year": 2012, "CitationCount": 193, "EstimatedCitation": 221, "Affiliations": {"intel": 3.0, "university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Optimizing Data-Center TCO with Scale-Out Processors.", "DBLP authors": ["Boris Grot", "Damien Hardy", "Pejman Lotfi-Kamran", "Babak Falsafi", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "year": 2012, "MAG papers": [{"PaperId": 1989174502, "PaperTitle": "optimizing data center tco with scale out processors", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 53, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of cyprus": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive Power Capping for Servers with Multithreaded Workloads.", "DBLP authors": ["Sherief Reda", "Ryan Cochran", "Ayse K. Coskun"], "year": 2012, "MAG papers": [{"PaperId": 2064430610, "PaperTitle": "adaptive power capping for servers with multithreaded workloads", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 69, "Affiliations": {"brown university": 2.0, "boston university": 1.0}}], "source": "ES"}, {"DBLP title": "Redefining the Role of the CPU in the Era of CPU-GPU Integration.", "DBLP authors": ["Manish Arora", "Siddhartha Nath", "Subhra Mazumdar", "Scott B. Baden", "Dean M. Tullsen"], "year": 2012, "MAG papers": [{"PaperId": 2115711516, "PaperTitle": "redefining the role of the cpu in the era of cpu gpu integration", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 78, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "The Problem of Evaluating CPU-GPU Systems with 3D Visualization Applications.", "DBLP authors": ["Javier Verd\u00fa", "Alex Pajuelo", "Mateo Valero"], "year": 2012, "MAG papers": [{"PaperId": 2078014145, "PaperTitle": "the problem of evaluating cpu gpu systems with 3d visualization applications", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "The XMOS Architecture and XS1 Chips.", "DBLP authors": ["David May"], "year": 2012, "MAG papers": [{"PaperId": 2037874152, "PaperTitle": "the xmos architecture and xs1 chips", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of bristol": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power, Real-Time Object-Recognition Processors for Mobile Vision Systems.", "DBLP authors": ["Jinwook Oh", "Gyeonghoon Kim", "Injoon Hong", "Junyoung Park", "Seungjin Lee", "Joo-Young Kim", "Jeong-Ho Woo", "Hoi-Jun Yoo"], "year": 2012, "MAG papers": [{"PaperId": 1997058333, "PaperTitle": "low power real time object recognition processors for mobile vision systems", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaist": 8.0}}], "source": "ES"}, {"DBLP title": "The Dependable Responsive Multithreaded Processor for Distributed Real-Time Systems.", "DBLP authors": ["Kazutoshi Suito", "Rikuhei Ueda", "Kei Fujii", "Takuma Kogo", "Hiroki Matsutani", "Nobuyuki Yamasaki"], "year": 2012, "MAG papers": [{"PaperId": 2083248212, "PaperTitle": "the dependable responsive multithreaded processor for distributed real time systems", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"keio university": 6.0}}], "source": "ES"}]