# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_18_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_18 {C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:41 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_18" C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18.v 
# -- Compiling module q_6_18
# -- Compiling module t_ff
# 
# Top level modules:
# 	q_6_18
# End time: 15:52:41 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:53 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v 
# -- Compiling module four_bit_updown_sync_cntr_tb
# 
# Top level modules:
# 	four_bit_updown_sync_cntr_tb
# End time: 15:52:53 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:32 on Nov 09,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v 
# -- Compiling module q_6_18_tb
# 
# Top level modules:
# 	q_6_18_tb
# End time: 15:53:32 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_18_tb
# vsim work.q_6_18_tb 
# Start time: 15:53:35 on Nov 09,2019
# Loading work.q_6_18_tb
# Loading work.q_6_18
# Loading work.t_ff
add wave -position insertpoint  \
sim:/q_6_18_tb/rstn \
sim:/q_6_18_tb/clk \
sim:/q_6_18_tb/up \
sim:/q_6_18_tb/down \
sim:/q_6_18_tb/count \
sim:/q_6_18_tb/carry \
sim:/q_6_18_tb/T_in
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v(29)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_18_tb
# 1
# Break in Module q_6_18_tb at C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v line 29
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_18 C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:52 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_18" C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18.v 
# -- Compiling module q_6_18
# -- Compiling module t_ff
# 
# Top level modules:
# 	q_6_18
# End time: 15:55:52 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_18
# Loading work.t_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v(29)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_18_tb
# 1
# Break in Module q_6_18_tb at C:/Users/czhe/Downloads/digital_design/q_6_18/q_6_18_tb.v line 29
# End time: 15:56:56 on Nov 09,2019, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
