# compile verilog/system verilog design source files
verilog xil_defaultlib  "BMEM_GCD_SPI_Wrapper_tb_func_synth.v"
sv xil_defaultlib  "../../../../project_5_2.srcs/sim_1/imports/project_5/BMEM_GCD_SPI_Wrapper_tb.sv"

# Do not sort compile order
nosort
