/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _01_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_1z[1:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign { _00_[10:8], _00_[6:1] } = _01_;
  assign celloutsig_0_0z = in_data[20] | ~(in_data[56]);
  assign celloutsig_1_5z = celloutsig_1_2z[6] | ~(celloutsig_1_1z[1]);
  assign celloutsig_1_1z = { in_data[136:135], celloutsig_1_0z } + in_data[143:141];
  assign celloutsig_0_6z = ! { in_data[31:29], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_2z[7] & ~(celloutsig_1_1z[1]);
  assign celloutsig_0_29z = { _00_[8], 1'h0, _00_[6] } != celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[167:151] !== in_data[163:147];
  assign celloutsig_1_19z = celloutsig_1_5z & celloutsig_1_6z[5];
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[4:1], celloutsig_0_0z, 1'h0, celloutsig_0_1z, 1'h0 };
  assign celloutsig_1_18z = ^ { celloutsig_1_6z[1], celloutsig_1_1z };
  assign celloutsig_0_28z = ^ { _00_[4:1], 1'h0 };
  assign celloutsig_1_6z = { celloutsig_1_2z[6], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } >> { in_data[148:145], celloutsig_1_2z };
  assign celloutsig_1_2z = { in_data[125:123], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >> { in_data[108:105], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[3:1] ~^ in_data[16:14];
  assign celloutsig_0_1z = { in_data[59:56], celloutsig_0_0z } ~^ in_data[47:43];
  assign { _00_[7], _00_[0] } = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
