vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)\tri_buff.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)\nbit_tristate_buffer.vhd"
