# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Downloads/PROJET_TP/tb_fifo.vhd" \

# Do not sort compile order
nosort
