// Seed: 2296005576
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wand id_5,
    input supply0 id_6,
    output tri id_7,
    output tri0 id_8,
    input wire id_9,
    input wor id_10,
    output uwire id_11,
    input tri1 id_12,
    input supply0 id_13,
    output wand id_14,
    output supply0 id_15,
    output supply1 id_16
    , id_18
);
  wire id_19;
  wire id_20 = -1'd0;
endmodule
module module_1 #(
    parameter id_12 = 32'd57,
    parameter id_5  = 32'd65
) (
    input supply1 id_0,
    input wire id_1,
    output uwire id_2,
    output wand id_3,
    output supply0 id_4,
    input wire _id_5
);
  wire id_7;
  wire id_8;
  wire [id_5 : 1] id_9;
  assign id_2 = -1;
  wire id_10;
  parameter id_11 = 1;
  logic [1 : -1] _id_12;
  wire id_13;
  wire [id_12  +  -1 : -1 'b0] id_14;
  integer id_15, id_16, id_17, id_18;
  generate
    wire id_19;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_11 = 0;
endmodule
