Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,506
design__inferred_latch__count,0
design__instance__count,11155
design__instance__area,60534.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,279
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003727478615473956
power__switching__total,0.0002415752096567303
power__leakage__total,6.531298168965805E-8
power__total,0.0006143883801996708
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.4725449054695028
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.9725449609806556
timing__hold__ws__corner:nom_tt_025C_1v80,0.2796475352659578
timing__setup__ws__corner:nom_tt_025C_1v80,56.88194964938601
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.279648
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,87.325890
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,279
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.0995802357647477
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.5995802912759005
timing__hold__ws__corner:nom_ss_100C_1v60,0.8051572969576891
timing__setup__ws__corner:nom_ss_100C_1v60,53.41733251369266
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.805157
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,75.078079
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,279
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.39640189475107634
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.7345018134938509
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09807527290115384
timing__setup__ws__corner:nom_ff_n40C_1v95,58.03537015225266
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.098075
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,92.092796
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,279
design__max_cap_violation__count,1
clock__skew__worst_hold,1.122853952710493
clock__skew__worst_setup,0.7217857626993697
timing__hold__ws,0.09566875340491533
timing__setup__ws,53.38367410334778
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095669
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,74.882072
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 300.0
design__core__bbox,5.52 10.88 544.18 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,165000
design__core__area,149446
design__instance__count__stdcell,11155
design__instance__area__stdcell,60534.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.405059
design__instance__utilization__stdcell,0.405059
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,39406295
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,159057
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,196
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,6162
route__net__special,2
route__drc_errors__iter:1,3515
route__wirelength__iter:1,180142
route__drc_errors__iter:2,1640
route__wirelength__iter:2,178752
route__drc_errors__iter:3,1382
route__wirelength__iter:3,178339
route__drc_errors__iter:4,79
route__wirelength__iter:4,178124
route__drc_errors__iter:5,30
route__wirelength__iter:5,178112
route__drc_errors__iter:6,1
route__wirelength__iter:6,178138
route__drc_errors__iter:7,0
route__wirelength__iter:7,178136
route__drc_errors,0
route__wirelength,178136
route__vias,44907
route__vias__singlecut,44907
route__vias__multicut,0
design__disconnected_pin__count,167
design__critical_disconnected_pin__count,0
route__wirelength__max,735.28
timing__unannotated_net__count__corner:nom_tt_025C_1v80,382
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,382
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,382
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,279
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.46496560695505895
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.9555803085953802
timing__hold__ws__corner:min_tt_025C_1v80,0.27552749750505123
timing__setup__ws__corner:min_tt_025C_1v80,56.935542336746416
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.275528
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,87.465271
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,382
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,279
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.0702382616393842
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.570238317150537
timing__hold__ws__corner:min_ss_100C_1v60,0.7987715159840478
timing__setup__ws__corner:min_ss_100C_1v60,53.51445660299056
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.798772
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,75.336006
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,382
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,279
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.39321916280521835
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.7217857626993697
timing__hold__ws__corner:min_ff_n40C_1v95,0.09566875340491533
timing__setup__ws__corner:min_ff_n40C_1v95,58.0719844204619
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.095669
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,92.228859
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,382
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,279
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.4873053209993473
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.9873053765105001
timing__hold__ws__corner:max_tt_025C_1v80,0.2794197174948616
timing__setup__ws__corner:max_tt_025C_1v80,56.86184484210907
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.279420
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,87.221947
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,382
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,279
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.122853952710493
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.6228540082216458
timing__hold__ws__corner:max_ss_100C_1v60,0.8066136875625819
timing__setup__ws__corner:max_ss_100C_1v60,53.38367410334778
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.806614
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,74.882072
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,382
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,279
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.40092011401102606
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.745639793236499
timing__hold__ws__corner:max_ff_n40C_1v95,0.0982829401237832
timing__setup__ws__corner:max_ff_n40C_1v95,58.02042033266946
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.098283
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,92.000198
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,382
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,382
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000688773
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000659845
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000804068
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000659845
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007930000000000000308190972742039548393222503364086151123046875
ir__drop__worst,0.00006889999999999999423516694463387466385029256343841552734375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
