

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_3'
================================================================
* Date:           Thu Apr 13 22:42:36 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_pqcrystals_dilithium2_ref_poly_reduce_label2  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/polyvec.c:187]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln187, %pqcrystals_dilithium2_ref_poly_reduce_label2 ]" [dilithium2/polyvec.c:187]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln188_1, %pqcrystals_dilithium2_ref_poly_reduce_label2 ]" [dilithium2/polyvec.c:188]   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i_8, %pqcrystals_dilithium2_ref_poly_reduce_label2 ]"   --->   Operation 9 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.52ns)   --->   "%icmp_ln187 = icmp eq i11 %indvar_flatten, -1024" [dilithium2/polyvec.c:187]   --->   Operation 10 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.76ns)   --->   "%add_ln187 = add i11 %indvar_flatten, 1" [dilithium2/polyvec.c:187]   --->   Operation 11 'add' 'add_ln187' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %2, label %pqcrystals_dilithium2_ref_poly_reduce_label2" [dilithium2/polyvec.c:187]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:187]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln187)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.34ns)   --->   "%icmp_ln32 = icmp eq i9 %i_0_i, -256" [dilithium2/poly.c:32->dilithium2/polyvec.c:188]   --->   Operation 14 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln187)> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.07ns)   --->   "%select_ln188 = select i1 %icmp_ln32, i9 0, i9 %i_0_i" [dilithium2/polyvec.c:188]   --->   Operation 15 'select' 'select_ln188' <Predicate = (!icmp_ln187)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.79ns)   --->   "%select_ln188_1 = select i1 %icmp_ln32, i3 %i, i3 %i_0" [dilithium2/polyvec.c:188]   --->   Operation 16 'select' 'select_ln188_1' <Predicate = (!icmp_ln187)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %select_ln188_1, i8 0)" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i11 %tmp to i12" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 18 'zext' 'zext_ln33' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i9 %select_ln188 to i12" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 19 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "%add_ln33 = add i12 %zext_ln33_1, %zext_ln33" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 20 'add' 'add_ln33' <Predicate = (!icmp_ln187)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i12 %add_ln33 to i64" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 21 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln33_2" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 22 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 23 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln187)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%i_8 = add i9 %select_ln188, 1" [dilithium2/poly.c:32->dilithium2/polyvec.c:188]   --->   Operation 24 'add' 'i_8' <Predicate = (!icmp_ln187)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 25 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 25 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln187)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 26 [1/1] (2.18ns)   --->   "%add_ln36 = add nsw i32 %v_vec_coeffs_load, 4194304" [dilithium2/reduce.c:36->dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 26 'add' 'add_ln36' <Predicate = (!icmp_ln187)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %add_ln36, i32 23, i32 31)" [dilithium2/reduce.c:36->dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.12>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([47 x i8]* @L_pqcrystals_dilithi)"   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 29 'speclooptripcount' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([45 x i8]* @p_str21) nounwind" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @p_str21)" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 31 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 32 'specpipeline' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%t = sext i9 %trunc_ln to i32" [dilithium2/reduce.c:36->dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 33 'sext' 't' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.82ns) (grouped into DSP with root node t_4)   --->   "%mul_ln37 = mul i32 %t, -8380417" [dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 34 'mul' 'mul_ln37' <Predicate = (!icmp_ln187)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (3.53ns) (root node of the DSP)   --->   "%t_4 = add i32 %v_vec_coeffs_load, %mul_ln37" [dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 35 'add' 't_4' <Predicate = (!icmp_ln187)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (2.77ns)   --->   "store i32 %t_4, i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 36 'store' <Predicate = (!icmp_ln187)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @p_str21, i32 %tmp_i)" [dilithium2/poly.c:33->dilithium2/polyvec.c:188]   --->   Operation 37 'specregionend' 'empty' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:32->dilithium2/polyvec.c:188]   --->   Operation 38 'br' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [dilithium2/polyvec.c:189]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln187              (br               ) [ 011110]
indvar_flatten        (phi              ) [ 001000]
i_0                   (phi              ) [ 001000]
i_0_i                 (phi              ) [ 001000]
icmp_ln187            (icmp             ) [ 001110]
add_ln187             (add              ) [ 011110]
br_ln187              (br               ) [ 000000]
i                     (add              ) [ 000000]
icmp_ln32             (icmp             ) [ 000000]
select_ln188          (select           ) [ 000000]
select_ln188_1        (select           ) [ 011110]
tmp                   (bitconcatenate   ) [ 000000]
zext_ln33             (zext             ) [ 000000]
zext_ln33_1           (zext             ) [ 000000]
add_ln33              (add              ) [ 000000]
zext_ln33_2           (zext             ) [ 000000]
v_vec_coeffs_addr     (getelementptr    ) [ 001110]
i_8                   (add              ) [ 011110]
v_vec_coeffs_load     (load             ) [ 001010]
add_ln36              (add              ) [ 000000]
trunc_ln              (partselect       ) [ 001010]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specloopname_ln33     (specloopname     ) [ 000000]
tmp_i                 (specregionbegin  ) [ 000000]
specpipeline_ln33     (specpipeline     ) [ 000000]
t                     (sext             ) [ 000000]
mul_ln37              (mul              ) [ 000000]
t_4                   (add              ) [ 000000]
store_ln33            (store            ) [ 000000]
empty                 (specregionend    ) [ 000000]
br_ln32               (br               ) [ 011110]
ret_ln189             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_pqcrystals_dilithi"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="v_vec_coeffs_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2"/>
<pin id="71" dir="0" index="4" bw="10" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
<pin id="74" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v_vec_coeffs_load/2 store_ln33/4 "/>
</bind>
</comp>

<comp id="75" class="1005" name="indvar_flatten_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="1"/>
<pin id="77" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="indvar_flatten_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_0_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_0_i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="1"/>
<pin id="99" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_0_i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln187_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln187_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln32_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln188_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln188_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln33_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln33_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln33_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln33_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_8_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln36_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="t_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="200" class="1007" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37/4 t_4/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln187_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="212" class="1005" name="add_ln187_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="217" class="1005" name="select_ln188_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln188_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="v_vec_coeffs_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_8_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="233" class="1005" name="v_vec_coeffs_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="trunc_ln_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="79" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="79" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="90" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="101" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="101" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="126" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="120" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="90" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="140" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="132" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="179"><net_src comp="132" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="65" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="65" pin=4"/></net>

<net id="211"><net_src comp="108" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="114" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="220"><net_src comp="140" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="225"><net_src comp="58" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="231"><net_src comp="175" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="236"><net_src comp="65" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="241"><net_src comp="187" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_vec_coeffs | {4 }
 - Input state : 
	Port: pqcrystals_dilithium.3 : v_vec_coeffs | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln187 : 1
		add_ln187 : 1
		br_ln187 : 2
		i : 1
		icmp_ln32 : 1
		select_ln188 : 2
		select_ln188_1 : 2
		tmp : 3
		zext_ln33 : 4
		zext_ln33_1 : 3
		add_ln33 : 5
		zext_ln33_2 : 6
		v_vec_coeffs_addr : 7
		v_vec_coeffs_load : 8
		i_8 : 3
	State 3
		add_ln36 : 1
		trunc_ln : 2
	State 4
		mul_ln37 : 1
		t_4 : 2
		store_ln33 : 3
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln187_fu_114   |    0    |    0    |    18   |
|          |        i_fu_120       |    0    |    0    |    12   |
|    add   |    add_ln33_fu_164    |    0    |    0    |    18   |
|          |       i_8_fu_175      |    0    |    0    |    16   |
|          |    add_ln36_fu_181    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln187_fu_108   |    0    |    0    |    13   |
|          |    icmp_ln32_fu_126   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln188_fu_132  |    0    |    0    |    9    |
|          | select_ln188_1_fu_140 |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_200      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_148      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln33_fu_156   |    0    |    0    |    0    |
|   zext   |   zext_ln33_1_fu_160  |    0    |    0    |    0    |
|          |   zext_ln33_2_fu_170  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_187    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |        t_fu_197       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   141   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln187_reg_212    |   11   |
|       i_0_i_reg_97      |    9   |
|        i_0_reg_86       |    3   |
|       i_8_reg_228       |    9   |
|    icmp_ln187_reg_208   |    1   |
|  indvar_flatten_reg_75  |   11   |
|  select_ln188_1_reg_217 |    3   |
|     trunc_ln_reg_238    |    9   |
|v_vec_coeffs_addr_reg_222|   10   |
|v_vec_coeffs_load_reg_233|   32   |
+-------------------------+--------+
|          Total          |   98   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_200    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||   2.7   ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   98   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   98   |   159  |
+-----------+--------+--------+--------+--------+
