#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x564112d74520 .scope module, "ShiftRegister_TB" "ShiftRegister_TB" 2 1;
 .timescale 0 0;
P_0x564112d746b0 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x564112d8ab80_0 .var "clock", 0 0;
v0x564112d8ac40_0 .var "data", 0 0;
v0x564112d8ace0_0 .net "output_data", 7 0, L_0x564112d8afa0;  1 drivers
v0x564112d8ade0_0 .var "reset_n", 0 0;
v0x564112d8aeb0_0 .var "shift_enable", 0 0;
S_0x564112d74750 .scope module, "dut" "ShiftRegister" 2 16, 3 1 0, S_0x564112d74520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "output_data";
L_0x564112d8afa0 .functor BUFZ 8, v0x564112d8aa00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x564112d642f0_0 .net "clock", 0 0, v0x564112d8ab80_0;  1 drivers
v0x564112d8a6b0_0 .net "data", 0 0, v0x564112d8ac40_0;  1 drivers
v0x564112d8a770_0 .net "output_data", 7 0, L_0x564112d8afa0;  alias, 1 drivers
v0x564112d8a830_0 .net "reset_n", 0 0, v0x564112d8ade0_0;  1 drivers
v0x564112d8a8f0_0 .net "shift_enable", 0 0, v0x564112d8aeb0_0;  1 drivers
v0x564112d8aa00_0 .var "shift_register", 7 0;
E_0x564112d727e0/0 .event negedge, v0x564112d8a830_0;
E_0x564112d727e0/1 .event posedge, v0x564112d642f0_0;
E_0x564112d727e0 .event/or E_0x564112d727e0/0, E_0x564112d727e0/1;
    .scope S_0x564112d74750;
T_0 ;
    %wait E_0x564112d727e0;
    %load/vec4 v0x564112d8a830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564112d8aa00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564112d8a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x564112d8a6b0_0;
    %load/vec4 v0x564112d8aa00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564112d8aa00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564112d74520;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564112d8ab80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564112d8ade0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564112d8ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564112d8aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564112d8ade0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564112d8ade0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564112d8ac40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564112d8aeb0_0, 0, 1;
    %delay 20, 0;
    %delay 80, 0;
    %load/vec4 v0x564112d8ace0_0;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 48 "$error", "Test case 1 failed" {0 0 0};
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564112d8ac40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564112d8aeb0_0, 0, 1;
    %delay 20, 0;
    %delay 80, 0;
    %load/vec4 v0x564112d8ace0_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 59 "$error", "Test case 2 failed" {0 0 0};
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564112d8aeb0_0, 0, 1;
    %delay 20, 0;
    %delay 0, 0;
    %load/vec4 v0x564112d8ace0_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 69 "$error", "Test case 3 failed" {0 0 0};
T_1.4 ;
    %vpi_call 2 74 "$display", "Simulation completed successfully!" {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x564112d74520;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x564112d8ab80_0;
    %inv;
    %store/vec4 v0x564112d8ab80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenches/shift_register_tb.v";
    "src/shift_register.v";
