Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: rw_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rw_ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rw_ram"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : rw_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\rw_ram\rw_ram.v" into library work
Parsing module <rw_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <rw_ram>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rw_ram>.
    Related source file is "D:\Users\rw_ram\rw_ram.v".
    Found 4x4-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <rw_ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port RAM                               : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Multiplexers                                         : 14
 8-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rw_ram>.
INFO:Xst:3231 - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     clkA           | connected to signal <row1_clk>      | rise     |
    |     weA            | connected to signal <u9sw5_r_en_0>  | low      |
    |     addrA          | connected to signal <u10_addr>      |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rw_ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed RAM                   : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 14
 8-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rw_ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rw_ram, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rw_ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 2
#      LUT4                        : 7
#      LUT6                        : 7
#      VCC                         : 1
# FlipFlops/Latches                : 4
#      FDE                         : 4
# RAMS                             : 4
#      RAM16X1S                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 8
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               4  out of  184304     0%  
 Number of Slice LUTs:                   24  out of  92152     0%  
    Number used as Logic:                20  out of  92152     0%  
    Number used as Memory:                4  out of  21680     0%  
       Number used as RAM:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     24
   Number with an unused Flip Flop:      20  out of     24    83%  
   Number with an unused LUT:             0  out of     24     0%  
   Number of fully used LUT-FF pairs:     4  out of     24    16%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    338     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
row1_clk                           | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.671ns (Maximum Frequency: 598.498MHz)
   Minimum input arrival time before clock: 3.261ns
   Maximum output required time after clock: 4.946ns
   Maximum combinational path delay: 6.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'row1_clk'
  Clock period: 1.671ns (frequency: 598.498MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.671ns (Levels of Logic = 0)
  Source:            Mram_ram1 (RAM)
  Destination:       data_out_0 (FF)
  Source Clock:      row1_clk rising
  Destination Clock: row1_clk rising

  Data Path: Mram_ram1 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1S:WCLK->O      1   0.990   0.579  Mram_ram1 (_n0124<0>)
     FDE:D                     0.102          data_out_0
    ----------------------------------------
    Total                      1.671ns (1.092ns logic, 0.579ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'row1_clk'
  Total number of paths / destination ports: 36 / 24
-------------------------------------------------------------------------
Offset:              3.261ns (Levels of Logic = 2)
  Source:            u9sw5_r_en (PAD)
  Destination:       data_out_0 (FF)
  Destination Clock: row1_clk rising

  Data Path: u9sw5_r_en to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.830  u9sw5_r_en_IBUF (u9sw5_r_en_IBUF)
     LUT2:I1->O            4   0.205   0.683  _n0128_inv1 (_n0128_inv)
     FDE:CE                    0.322          data_out_0
    ----------------------------------------
    Total                      3.261ns (1.749ns logic, 1.512ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'row1_clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.946ns (Levels of Logic = 2)
  Source:            data_out_3 (FF)
  Destination:       num1_seg7<6> (PAD)
  Source Clock:      row1_clk rising

  Data Path: data_out_3 to num1_seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.147  data_out_3 (data_out_3)
     LUT6:I1->O            1   0.203   0.579  Mmux_num1_seg77 (num1_seg7_6_OBUF)
     OBUF:I->O                 2.571          num1_seg7_6_OBUF (num1_seg7<6>)
    ----------------------------------------
    Total                      4.946ns (3.221ns logic, 1.725ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 35 / 7
-------------------------------------------------------------------------
Delay:               6.409ns (Levels of Logic = 4)
  Source:            data_in<3> (PAD)
  Destination:       num1_seg7<6> (PAD)

  Data Path: data_in<3> to num1_seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.050  data_in_3_IBUF (data_in_3_IBUF)
     LUT4:I0->O            1   0.203   0.580  Mmux_num1_seg77_SW0 (N2)
     LUT6:I5->O            1   0.205   0.579  Mmux_num1_seg77 (num1_seg7_6_OBUF)
     OBUF:I->O                 2.571          num1_seg7_6_OBUF (num1_seg7<6>)
    ----------------------------------------
    Total                      6.409ns (4.201ns logic, 2.208ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock row1_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
row1_clk       |    1.671|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.09 secs
 
--> 

Total memory usage is 275836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

