
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: pc_fwd_ch0.sv
Parsing SystemVerilog input from `pc_fwd_ch0.sv' to AST representation.
Generating RTLIL representation for module `\rvfi_channel'.
Generating RTLIL representation for module `\rvfi_testbench'.
Generating RTLIL representation for module `\rvfi_seq'.
Generating RTLIL representation for module `\rvfi_assume_seq'.
Generating RTLIL representation for module `\rvfi_pc_fwd_check'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv
Parsing SystemVerilog input from `/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv' to AST representation.
Generating RTLIL representation for module `\rvfi_wrapper'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv
Parsing SystemVerilog input from `/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv' to AST representation.
Generating RTLIL representation for module `\myRiscv'.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:355.25-355.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:356.25-356.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:357.25-357.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:358.25-358.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:359.25-359.49.
Warning: wire '\rvfi_mem_rmask' is assigned in a block at /home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:360.25-360.49.
Successfully finished Verilog frontend.

4. Executing PREP pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Used module:     \rvfi_wrapper
Used module:         \myRiscv
Used module:     \rvfi_pc_fwd_check

4.1.2. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Used module:     \rvfi_wrapper
Used module:         \myRiscv
Used module:     \rvfi_pc_fwd_check
Removing unused module `\rvfi_assume_seq'.
Removing unused module `\rvfi_seq'.
Removing unused module `\rvfi_channel'.
Removed 3 unused modules.
Module rvfi_testbench directly or indirectly contains formal properties -> setting "keep" attribute.
Module rvfi_pc_fwd_check directly or indirectly contains formal properties -> setting "keep" attribute.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$125 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$125 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$124 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$123 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$79 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$79 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$78 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$78 in module myRiscv.
Removed 1 dead cases from process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$77 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$77 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$76 in module myRiscv.
Marked 1 switch rules as full_case in process $proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71 in module myRiscv.
Marked 3 switch rules as full_case in process $proc$rvfi_pc_fwd_check.sv:26$33 in module rvfi_pc_fwd_check.
Removed a total of 4 dead cases.

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 40 assignments to connections.

4.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\rvfi_testbench.$proc$rvfi_testbench.sv:32$14'.
  Set init value: \cycle_reg = 8'00000000
Found init rule in `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$55'.
  Set init value: $formal$rvfi_pc_fwd_check.sv:40$31_EN = 1'0
Found init rule in `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$53'.
  Set init value: $formal$rvfi_pc_fwd_check.sv:38$30_EN = 1'0
Found init rule in `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$51'.
  Set init value: $formal$rvfi_pc_fwd_check.sv:36$29_EN = 1'0
Found init rule in `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:21$50'.
  Set init value: \expect_pc_valid = 1'0

4.2.5. Executing PROC_ARST pass (detect async resets in processes).

4.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
     1/120: $10\ctrl_instr_trap[0:0]
     2/120: $10\instr_valid[0:0]
     3/120: $10\alu_ctrl[3:0]
     4/120: $10\ld_ctrl[2:0]
     5/120: $10\imm_sel[2:0]
     6/120: $10\wr_data_sel[1:0]
     7/120: $10\rd_data_sel[1:0]
     8/120: $10\pc_sel[1:0]
     9/120: $10\src_2_sel[0:0]
    10/120: $10\src_1_sel[0:0]
    11/120: $10\rf_wr_en[0:0]
    12/120: $10\wr_en[3:0]
    13/120: $9\ctrl_instr_trap[0:0]
    14/120: $9\instr_valid[0:0]
    15/120: $9\alu_ctrl[3:0]
    16/120: $9\ld_ctrl[2:0]
    17/120: $9\imm_sel[2:0]
    18/120: $9\wr_data_sel[1:0]
    19/120: $9\rd_data_sel[1:0]
    20/120: $9\pc_sel[1:0]
    21/120: $9\src_2_sel[0:0]
    22/120: $9\src_1_sel[0:0]
    23/120: $9\rf_wr_en[0:0]
    24/120: $9\wr_en[3:0]
    25/120: $8\ctrl_instr_trap[0:0]
    26/120: $8\instr_valid[0:0]
    27/120: $8\alu_ctrl[3:0]
    28/120: $8\ld_ctrl[2:0]
    29/120: $8\imm_sel[2:0]
    30/120: $8\wr_data_sel[1:0]
    31/120: $8\rd_data_sel[1:0]
    32/120: $8\pc_sel[1:0]
    33/120: $8\src_2_sel[0:0]
    34/120: $8\src_1_sel[0:0]
    35/120: $8\rf_wr_en[0:0]
    36/120: $8\wr_en[3:0]
    37/120: $7\ctrl_instr_trap[0:0]
    38/120: $7\instr_valid[0:0]
    39/120: $7\alu_ctrl[3:0]
    40/120: $7\ld_ctrl[2:0]
    41/120: $7\imm_sel[2:0]
    42/120: $7\wr_data_sel[1:0]
    43/120: $7\rd_data_sel[1:0]
    44/120: $7\pc_sel[1:0]
    45/120: $7\src_2_sel[0:0]
    46/120: $7\src_1_sel[0:0]
    47/120: $7\rf_wr_en[0:0]
    48/120: $7\wr_en[3:0]
    49/120: $6\ctrl_instr_trap[0:0]
    50/120: $6\instr_valid[0:0]
    51/120: $6\alu_ctrl[3:0]
    52/120: $6\ld_ctrl[2:0]
    53/120: $6\imm_sel[2:0]
    54/120: $6\wr_data_sel[1:0]
    55/120: $6\rd_data_sel[1:0]
    56/120: $6\pc_sel[1:0]
    57/120: $6\src_2_sel[0:0]
    58/120: $6\src_1_sel[0:0]
    59/120: $6\rf_wr_en[0:0]
    60/120: $6\wr_en[3:0]
    61/120: $5\ctrl_instr_trap[0:0]
    62/120: $5\instr_valid[0:0]
    63/120: $5\alu_ctrl[3:0]
    64/120: $5\ld_ctrl[2:0]
    65/120: $5\imm_sel[2:0]
    66/120: $5\wr_data_sel[1:0]
    67/120: $5\rd_data_sel[1:0]
    68/120: $5\pc_sel[1:0]
    69/120: $5\src_2_sel[0:0]
    70/120: $5\src_1_sel[0:0]
    71/120: $5\rf_wr_en[0:0]
    72/120: $5\wr_en[3:0]
    73/120: $4\ctrl_instr_trap[0:0]
    74/120: $4\instr_valid[0:0]
    75/120: $4\alu_ctrl[3:0]
    76/120: $4\ld_ctrl[2:0]
    77/120: $4\imm_sel[2:0]
    78/120: $4\wr_data_sel[1:0]
    79/120: $4\rd_data_sel[1:0]
    80/120: $4\pc_sel[1:0]
    81/120: $4\src_2_sel[0:0]
    82/120: $4\src_1_sel[0:0]
    83/120: $4\rf_wr_en[0:0]
    84/120: $4\wr_en[3:0]
    85/120: $3\ctrl_instr_trap[0:0]
    86/120: $3\instr_valid[0:0]
    87/120: $3\alu_ctrl[3:0]
    88/120: $3\ld_ctrl[2:0]
    89/120: $3\imm_sel[2:0]
    90/120: $3\wr_data_sel[1:0]
    91/120: $3\rd_data_sel[1:0]
    92/120: $3\pc_sel[1:0]
    93/120: $3\src_2_sel[0:0]
    94/120: $3\src_1_sel[0:0]
    95/120: $3\rf_wr_en[0:0]
    96/120: $3\wr_en[3:0]
    97/120: $2\ctrl_instr_trap[0:0]
    98/120: $2\instr_valid[0:0]
    99/120: $2\alu_ctrl[3:0]
   100/120: $2\ld_ctrl[2:0]
   101/120: $2\imm_sel[2:0]
   102/120: $2\wr_data_sel[1:0]
   103/120: $2\rd_data_sel[1:0]
   104/120: $2\pc_sel[1:0]
   105/120: $2\src_2_sel[0:0]
   106/120: $2\src_1_sel[0:0]
   107/120: $2\rf_wr_en[0:0]
   108/120: $2\wr_en[3:0]
   109/120: $1\ctrl_instr_trap[0:0]
   110/120: $1\instr_valid[0:0]
   111/120: $1\alu_ctrl[3:0]
   112/120: $1\ld_ctrl[2:0]
   113/120: $1\imm_sel[2:0]
   114/120: $1\wr_data_sel[1:0]
   115/120: $1\rd_data_sel[1:0]
   116/120: $1\pc_sel[1:0]
   117/120: $1\src_2_sel[0:0]
   118/120: $1\src_1_sel[0:0]
   119/120: $1\rf_wr_en[0:0]
   120/120: $1\wr_en[3:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$125'.
     1/1: $1\rvfi_mem_rmask[3:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$124'.
     1/1: $1\rd_data_ext[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$123'.
     1/1: $1\imm_ext[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
     1/4: $1\carry[0:0]
     2/4: $1\addr[31:0]
     3/4: $1\o_flag[0:0]
     4/4: $1\b_flag[0:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$99'.
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
     1/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$92
     2/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_DATA[31:0]$91
     3/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_ADDR[4:0]$90
     4/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$95
     5/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_DATA[31:0]$94
     6/6: $1$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_ADDR[4:0]$93
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$79'.
     1/1: $1\dst_data[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$78'.
     1/1: $1\alu_in_2[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$77'.
     1/1: $1\alu_in_1[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$76'.
     1/1: $1\pc_next[31:0]
Creating decoders for process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71'.
     1/3: $0\instr_index[63:0]
     2/3: $0\pc_last[31:0]
     3/3: $0\pc[31:0]
Creating decoders for process `\rvfi_testbench.$proc$rvfi_testbench.sv:32$14'.
Creating decoders for process `\rvfi_testbench.$proc$rvfi_testbench.sv:35$8'.
Creating decoders for process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$55'.
Creating decoders for process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$53'.
Creating decoders for process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$51'.
Creating decoders for process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:21$50'.
Creating decoders for process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
     1/14: $3\expect_pc_valid[0:0]
     2/14: $3\expect_pc[31:0]
     3/14: $2\channel_idx[31:0]
     4/14: $2\expect_pc_valid[0:0]
     5/14: $2\expect_pc[31:0]
     6/14: $1\expect_pc_valid[0:0]
     7/14: $1\channel_idx[31:0]
     8/14: $1\expect_pc[31:0]
     9/14: $0$formal$rvfi_pc_fwd_check.sv:36$29_EN[0:0]$35
    10/14: $0$formal$rvfi_pc_fwd_check.sv:36$29_CHECK[0:0]$34
    11/14: $0$formal$rvfi_pc_fwd_check.sv:38$30_EN[0:0]$37
    12/14: $0$formal$rvfi_pc_fwd_check.sv:38$30_CHECK[0:0]$36
    13/14: $0$formal$rvfi_pc_fwd_check.sv:40$31_EN[0:0]$39
    14/14: $0$formal$rvfi_pc_fwd_check.sv:40$31_CHECK[0:0]$38

4.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\myRiscv.\wr_en' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\rf_wr_en' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\src_1_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\src_2_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\pc_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\rd_data_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\wr_data_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\imm_sel' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\ld_ctrl' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\alu_ctrl' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\instr_valid' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\ctrl_instr_trap' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
No latch inferred for signal `\myRiscv.\rvfi_mem_rmask' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$125'.
No latch inferred for signal `\myRiscv.\rd_data_ext' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$124'.
No latch inferred for signal `\myRiscv.\imm_ext' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$123'.
No latch inferred for signal `\myRiscv.\addr' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
No latch inferred for signal `\myRiscv.\o_flag' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
No latch inferred for signal `\myRiscv.\b_flag' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
No latch inferred for signal `\myRiscv.\carry' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
No latch inferred for signal `\myRiscv.\src_data_1' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$99'.
No latch inferred for signal `\myRiscv.\src_data_2' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$99'.
No latch inferred for signal `\myRiscv.\dst_data' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$79'.
No latch inferred for signal `\myRiscv.\alu_in_2' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$78'.
No latch inferred for signal `\myRiscv.\alu_in_1' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$77'.
No latch inferred for signal `\myRiscv.\pc_next' from process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$76'.

4.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_ADDR' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
  created $dff cell `$procdff$1902' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_DATA' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
  created $dff cell `$procdff$1903' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
  created $dff cell `$procdff$1904' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_ADDR' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
  created $dff cell `$procdff$1905' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_DATA' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
  created $dff cell `$procdff$1906' with positive edge clock.
Creating register for signal `\myRiscv.$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
  created $dff cell `$procdff$1907' with positive edge clock.
Creating register for signal `\myRiscv.\pc' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71'.
  created $dff cell `$procdff$1908' with positive edge clock.
Creating register for signal `\myRiscv.\pc_last' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71'.
  created $dff cell `$procdff$1909' with positive edge clock.
Creating register for signal `\myRiscv.\instr_index' using process `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71'.
  created $dff cell `$procdff$1910' with positive edge clock.
Creating register for signal `\rvfi_testbench.\cycle_reg' using process `\rvfi_testbench.$proc$rvfi_testbench.sv:35$8'.
  created $dff cell `$procdff$1911' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.\expect_pc' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1912' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.\expect_pc_valid' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1913' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.\channel_idx' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.$formal$rvfi_pc_fwd_check.sv:36$29_CHECK' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.$formal$rvfi_pc_fwd_check.sv:36$29_EN' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.$formal$rvfi_pc_fwd_check.sv:38$30_CHECK' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.$formal$rvfi_pc_fwd_check.sv:38$30_EN' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.$formal$rvfi_pc_fwd_check.sv:40$31_CHECK' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\rvfi_pc_fwd_check.$formal$rvfi_pc_fwd_check.sv:40$31_EN' using process `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
  created $dff cell `$procdff$1920' with positive edge clock.

4.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$126'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$125'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$125'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$124'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$124'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$123'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$123'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$106'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$99'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:181$82'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$79'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$79'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$78'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$78'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$77'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$77'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$76'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0$76'.
Found and cleaned up 1 empty switch in `\myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71'.
Removing empty process `myRiscv.$proc$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$71'.
Removing empty process `rvfi_testbench.$proc$rvfi_testbench.sv:32$14'.
Removing empty process `rvfi_testbench.$proc$rvfi_testbench.sv:35$8'.
Removing empty process `rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$55'.
Removing empty process `rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$53'.
Removing empty process `rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:0$51'.
Removing empty process `rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:21$50'.
Found and cleaned up 4 empty switches in `\rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
Removing empty process `rvfi_pc_fwd_check.$proc$rvfi_pc_fwd_check.sv:26$33'.
Cleaned up 24 empty switches.

4.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module myRiscv.
<suppressed ~70 debug messages>
Optimizing module rvfi_wrapper.
Optimizing module rvfi_testbench.
Optimizing module rvfi_pc_fwd_check.
<suppressed ~2 debug messages>

4.3. Executing FLATTEN pass (flatten design).
Deleting now unused module myRiscv.
Deleting now unused module rvfi_wrapper.
Deleting now unused module rvfi_pc_fwd_check.
<suppressed ~3 debug messages>

4.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 71 unused cells and 501 unused wires.
<suppressed ~77 debug messages>

4.6. Executing CHECK pass (checking for obvious problems).
Checking module rvfi_testbench...
Found and reported 0 problems.

4.7. Executing OPT pass (performing simple optimizations).

4.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
<suppressed ~537 debug messages>
Removed a total of 179 cells.

4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rvfi_testbench..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1275.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1301.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1327.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1353.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1366.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1379.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1392.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1405.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1418.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1432.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1460.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1474.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1488.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1514.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1527.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1541.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1555.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1569.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1582.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1231.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1245.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1247.
    dead port 1/2 on $mux $flatten\checker_inst.$procmux$1851.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1260.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1262.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$216.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$232.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$252.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$272.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$280.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$288.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$296.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1029.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$304.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$311.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$321.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1041.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$341.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$363.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$397.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1053.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$407.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$417.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1064.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$426.
    dead port 1/2 on $mux $flatten\checker_inst.$procmux$1821.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$435.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$447.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$450.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$452.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1076.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$481.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$484.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$486.
    dead port 1/2 on $mux $flatten\checker_inst.$procmux$1824.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$546.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$549.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$551.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$562.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$565.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$567.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1090.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$579.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$582.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$584.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1092.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$596.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$599.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$601.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$613.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$616.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$618.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$629.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$632.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$634.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1122.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$646.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$648.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1124.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$674.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$676.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$730.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$732.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$744.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$746.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1152.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$758.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$760.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1154.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$772.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$774.
    dead port 1/2 on $mux $flatten\checker_inst.$procmux$1830.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$786.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$788.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$800.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$802.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1182.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$813.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1184.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$835.
    dead port 1/2 on $mux $flatten\checker_inst.$procmux$1833.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$879.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1197.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$890.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1199.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$901.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$912.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$923.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1213.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$934.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$1215.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$946.
    dead port 1/2 on $mux $flatten\checker_inst.$procmux$1845.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$970.
    dead port 2/2 on $mux $flatten\wrapper.\uut.$procmux$994.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$procmux$1229.
    dead port 1/2 on $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$75.
Removed 117 multiplexer ports.
<suppressed ~42 debug messages>

4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rvfi_testbench.
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1687: { $flatten\wrapper.\uut.$procmux$1433_CMP $flatten\wrapper.\uut.$procmux$1093_CMP $flatten\wrapper.\uut.$procmux$1591_CMP $flatten\wrapper.\uut.$procmux$1589_CMP $flatten\wrapper.\uut.$procmux$1588_CMP $auto$opt_reduce.cc:134:opt_mux$1924 }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1700: { $flatten\wrapper.\uut.$procmux$1093_CMP $flatten\wrapper.\uut.$procmux$1030_CMP $flatten\wrapper.\uut.$procmux$1591_CMP }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1708: { $flatten\wrapper.\uut.$procmux$1711_CMP $flatten\wrapper.\uut.$procmux$1710_CMP $auto$opt_reduce.cc:134:opt_mux$1926 }
    Consolidated identical input bits for $mux cell $flatten\wrapper.\uut.$procmux$1775:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85
      New ports: A=1'0, B=1'1, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0]
      New connections: $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [31:1] = { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:183$59_EN[31:0]$85 [0] }
    Consolidated identical input bits for $mux cell $flatten\wrapper.\uut.$procmux$1784:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88
      New ports: A=1'1, B=1'0, Y=$flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0]
      New connections: $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [31:1] = { $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] $flatten\wrapper.\uut.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:185$60_EN[31:0]$88 [0] }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$1416: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$1364: { }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1585: { $flatten\wrapper.\uut.$procmux$1433_CMP $flatten\wrapper.\uut.$procmux$1093_CMP $flatten\wrapper.\uut.$procmux$1030_CMP $flatten\wrapper.\uut.$procmux$1591_CMP $flatten\wrapper.\uut.$procmux$1590_CMP $flatten\wrapper.\uut.$procmux$1589_CMP $flatten\wrapper.\uut.$procmux$1588_CMP $auto$opt_reduce.cc:134:opt_mux$1928 }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1618: $flatten\wrapper.\uut.$procmux$1433_CMP
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1626: { $flatten\wrapper.\uut.$procmux$1433_CMP $flatten\wrapper.\uut.$procmux$1093_CMP $flatten\wrapper.\uut.$procmux$1030_CMP $flatten\wrapper.\uut.$procmux$1590_CMP $flatten\wrapper.\uut.$procmux$1589_CMP $flatten\wrapper.\uut.$procmux$1588_CMP $auto$opt_reduce.cc:134:opt_mux$1930 }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$741: { }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1647: { $flatten\wrapper.\uut.$procmux$1433_CMP $flatten\wrapper.\uut.$procmux$1093_CMP $flatten\wrapper.\uut.$procmux$1591_CMP $flatten\wrapper.\uut.$procmux$1589_CMP $flatten\wrapper.\uut.$procmux$1588_CMP $flatten\wrapper.\uut.$procmux$1587_CMP $flatten\wrapper.\uut.$procmux$1586_CMP }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$797: { }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1660: { $flatten\wrapper.\uut.$procmux$1591_CMP $flatten\wrapper.\uut.$procmux$1590_CMP $flatten\wrapper.\uut.$procmux$1589_CMP $flatten\wrapper.\uut.$procmux$1588_CMP }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$888: { }
    New ctrl vector for $mux cell $flatten\wrapper.\uut.$procmux$932: { }
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1700: $flatten\wrapper.\uut.$procmux$1030_CMP
    New ctrl vector for $pmux cell $flatten\wrapper.\uut.$procmux$1660: { $flatten\wrapper.\uut.$procmux$1590_CMP $flatten\wrapper.\uut.$procmux$1589_CMP $flatten\wrapper.\uut.$procmux$1588_CMP }
  Optimizing cells in module \rvfi_testbench.
Performed a total of 18 changes.

4.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 0 unused cells and 312 unused wires.
<suppressed ~1 debug messages>

4.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.7.8. Rerunning OPT passes. (Maybe there is more to do..)

4.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rvfi_testbench..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

4.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rvfi_testbench.
Performed a total of 0 changes.

4.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
Removed a total of 0 cells.

4.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..

4.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.7.14. Finished OPT passes. (There is nothing left to do.)

4.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 bits (of 32) from mux cell rvfi_testbench.$ternary$rvfi_testbench.sv:33$7 ($mux).
Removed top 31 bits (of 32) from port B of cell rvfi_testbench.$add$rvfi_testbench.sv:36$10 ($add).
Removed top 23 bits (of 32) from port Y of cell rvfi_testbench.$add$rvfi_testbench.sv:36$10 ($add).
Removed top 24 bits (of 32) from mux cell rvfi_testbench.$ternary$rvfi_testbench.sv:36$11 ($mux).
Removed top 28 bits (of 32) from port B of cell rvfi_testbench.$lt$rvfi_testbench.sv:41$12 ($lt).
Removed top 3 bits (of 8) from port B of cell rvfi_testbench.$eq$rvfi_testbench.sv:53$13 ($eq).
Removed top 31 bits (of 32) from port B of cell rvfi_testbench.$flatten\checker_inst.$sub$rvfi_pc_fwd_check.sv:45$44 ($sub).
Removed top 28 bits (of 32) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:104$64 ($add).
Removed top 63 bits (of 64) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$74 ($add).
Removed top 1 bits (of 2) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1806_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$127 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:431$136 ($eq).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:445$141 ($ne).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:475$151 ($ne).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:475$153 ($ne).
Removed top 1 bits (of 2) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1795_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:565$172 ($eq).
Removed top 1 bits (of 2) from mux cell rvfi_testbench.$flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:585$179 ($mux).
Removed top 1 bits (of 2) from mux cell rvfi_testbench.$flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:603$192 ($mux).
Removed top 1 bits (of 2) from mux cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$395 ($mux).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1030_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1093_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1433_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1586_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1587_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1591_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1710_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1711_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1724_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1725_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1726_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1743_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1745_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1746_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1747_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1748_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell rvfi_testbench.$flatten\wrapper.\uut.$procmux$1749_CMP0 ($eq).
Removed top 1 bits (of 9) from port Y of cell rvfi_testbench.$add$rvfi_testbench.sv:36$10 ($add).
Removed top 24 bits (of 32) from wire rvfi_testbench.$add$rvfi_testbench.sv:36$10_Y.
Removed top 1 bits (of 2) from wire rvfi_testbench.$flatten\wrapper.\uut.$9\pc_sel[1:0].
Removed top 31 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:245$116_Y.
Removed top 31 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:252$117_Y.
Removed top 1 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:238$115_Y.
Removed top 14 bits (of 32) from wire rvfi_testbench.$flatten\wrapper.\uut.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:231$113_Y.
Removed top 1 bits (of 2) from wire rvfi_testbench.$flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:585$179_Y.
Removed top 1 bits (of 2) from wire rvfi_testbench.$flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:603$192_Y.
Removed top 31 bits (of 32) from wire rvfi_testbench.$ne$rvfi_testbench.sv:36$9_Y.

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

4.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.11.4. Finished fast OPT passes.

4.12. Printing statistics.

=== rvfi_testbench ===

   Number of wires:                354
   Number of wire bits:           3773
   Number of public wires:         143
   Number of public wire bits:    2516
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                252
     $add                            5
     $and                            5
     $anyconst                       1
     $anyseq                         2
     $assert                         1
     $assume                         3
     $dff                           11
     $eq                            43
     $initstate                      1
     $logic_and                      7
     $logic_not                     10
     $logic_or                       8
     $lt                             3
     $mem_v2                         1
     $mux                          105
     $ne                             4
     $not                            5
     $or                             2
     $pmux                          17
     $reduce_bool                    5
     $reduce_or                      2
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            2
     $xor                            6

4.13. Executing CHECK pass (checking for obvious problems).
Checking module rvfi_testbench...
Found and reported 0 problems.

5. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

6. Executing ASYNC2SYNC pass.

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

8. Executing SETUNDEF pass (replace undef values with defined constants).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
Removed a total of 0 cells.

9.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1911 ($dff) from module rvfi_testbench (D = $add$rvfi_testbench.sv:36$10_Y, Q = \cycle_reg, rval = 8'00000001).
Adding SRST signal on $flatten\wrapper.\uut.$procdff$1910 ($dff) from module rvfi_testbench (D = $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129$74_Y, Q = \wrapper.uut.instr_index, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\wrapper.\uut.$procdff$1909 ($dff) from module rvfi_testbench (D = \wrapper.uut.pc, Q = \wrapper.uut.pc_last, rval = 0).
Adding SRST signal on $flatten\wrapper.\uut.$procdff$1908 ($dff) from module rvfi_testbench (D = \wrapper.uut.pc_next, Q = \wrapper.uut.pc, rval = 0).
Adding SRST signal on $flatten\checker_inst.$procdff$1913 ($dff) from module rvfi_testbench (D = $flatten\checker_inst.$2\expect_pc_valid[0:0], Q = \checker_inst.expect_pc_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2070 ($sdff) from module rvfi_testbench (D = 1'1, Q = \checker_inst.expect_pc_valid).
Adding EN signal on $flatten\checker_inst.$procdff$1912 ($dff) from module rvfi_testbench (D = \wrapper.uut.pc, Q = \checker_inst.expect_pc).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

9.5. Rerunning OPT passes. (Removed registers in this run.)

9.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvfi_testbench.

9.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rvfi_testbench'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.8. Executing OPT_DFF pass (perform DFF optimizations).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rvfi_testbench..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.10. Finished fast OPT passes.

10. Executing CHECK pass (checking for obvious problems).
Checking module rvfi_testbench...
Found and reported 0 problems.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \rvfi_testbench

11.2. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Removed 0 unused modules.
Module rvfi_testbench directly or indirectly contains formal properties -> setting "keep" attribute.

12. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 193bf5204b, CPU: user 0.68s system 0.01s, MEM: 23.24 MB peak
Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 19% 8x opt_clean (0 sec), 18% 3x check (0 sec), ...
