<?xml version="1.0" encoding="UTF-8"?>
<module id="ECTL" HW_revision="" XML_version="1" description="Ethernet Control Module">
     <register id="IDVER" acronym="IDVER" offset="0x00" width="32" description="Identification and  Version register">
<bitfield id="CPGMACSS_S_IDENT" width="16" begin="31" end="16" resetval="45" description="CPGMACSS_S Identification value" range="" rwaccess="R"></bitfield>
<bitfield id="CPGMACSS_S_RTL_VER" width="5" begin="15" end="11" resetval="0" description="CPGMACSS_S RTL Version value" range="" rwaccess="R"></bitfield>
<bitfield id="CPGMACSS_S_MAJ_VER" width="3" begin="10" end="8" resetval="1" description="CPGMACSS_S Major Version Value" range="" rwaccess="R"></bitfield>
<bitfield id="CPGMACSS_S_MINOR_VER" width="8" begin="7" end="0" resetval="2" description="CPGMACSS_S Minor Version Value" range="" rwaccess="R"></bitfield>
</register>
     <register id="SOFT_RESET" acronym="SOFT_RESET" offset="0x04" width="32" description="Software Reset Register">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="reserved  read as zero" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0" description="Software reset  Writing a one to this bit causes the CPGMACSS_S logic to be reset (INT, REGS, CPPI). Software reset occurs on the clock following the register bit write." range="" rwaccess="R/W">
<bitenum id="YES" value="27" token="YES" description="Software reset occurs" />
<bitenum id="NO" value="11" token="NO" description="No software reset" />
</bitfield>
</register>
     <register id="EM_CONTROL" acronym="EM_CONTROL" offset="0x08" width="32" description="Emulation Control Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="reserved  read as zero" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Emulation Soft Bit" range="" rwaccess="R/W"></bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Emulation Free Bit" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="INT_CONTROL" acronym="INT_CONTROL" offset="0x0C" width="32" description="Interrupt Control Register">
<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="reserved  read as zero" range="" rwaccess="N"></bitfield>
<bitfield id="INT_PACE_EN" width="6" begin="21" end="16" resetval="0" description="Interrupt Pacing Enable Bus" range="" rwaccess="R/W">
<bitenum id="ENABLE_RX" value="0" token="ENABLE_RX" description="Enables Rx_Pulse Pacing" />
<bitenum id="ENABLE_TX" value="1" token="ENABLE_TX" description="Enables Tx_Pulse Pacing" />
</bitfield>
<bitfield id="_RESV_3" width="4" begin="15" end="12" resetval="0" description="reserved  read as zero" range="" rwaccess="N"></bitfield>
<bitfield id="INT_PRESCALE" width="12" begin="11" end="0" resetval="0" description="Interrupt counter prescaler. The number of CPUCLK/6 periods in 4 ms." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RX_THRESH_EN" acronym="RX_THRESH_EN" offset="0x10" width="32" description="Receive Threshold Interrupt Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RX_THRESH_EN" width="8" begin="7" end="0" resetval="0" description="Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on RX_THRESH_PULSE" range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RX_EN" acronym="RX_EN" offset="0x14" width="32" description="Receive Interrupt Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RX_EN" width="8" begin="7" end="0" resetval="0" description="Receive Enable - Each bit in this register corresponds to the bit in the rx interrupt that is enabled to generate an interrupt on RX_PULSE." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TX_EN" acronym="TX_EN" offset="0x18" width="32" description="Transmit Interrupt Enable Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="TX_EN" width="8" begin="7" end="0" resetval="0" description="Transmit Enable - Each bit in this register corresponds to the bit in the tx interrupt that is enabled to generate an interrupt on TX_PULSE." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="MISC_EN" acronym="MISC_EN" offset="0x1C" width="32" description="Misc Interrupt Enable Register">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="MISC_EN" width="4" begin="3" end="0" resetval="0" description="Misc Enable - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on Misc_PULSE." range="" rwaccess="R"></bitfield>
</register>
     <register id="RX_THRESH_STAT" acronym="RX_THRESH_STAT" offset="0x40" width="32" description="Receive Threshold Masked Interrupt Status Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RX_THRESH_STAT" width="8" begin="7" end="0" resetval="0" description="Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on RX_THRESH_PULSE." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RX_STAT" acronym="RX_STAT" offset="0x44" width="32" description="Receive Interrupt Masked Interrupt Status Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RX_STAT" width="8" begin="7" end="0" resetval="0" description="Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on RX_PULSE." range="" rwaccess="R"></bitfield>
</register>
     <register id="TX_STAT" acronym="TX_STAT" offset="0x48" width="32" description="Transmit Interrupt Masked Interrupt Status Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="TX_STAT" width="8" begin="7" end="0" resetval="0" description="Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on TX_PULSE ." range="" rwaccess="R"></bitfield>
</register>
     <register id="MISC_STAT" acronym="MISC_STAT" offset="0x4C" width="32" description="Misc Interrupt Masked Interrupt Status Register">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="MISC_STAT" width="4" begin="3" end="0" resetval="0" description=" Misc Masked Interrupt Status - Each bit in this register corresponds to the miscellaneous interrupt (stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled and generating an interrupt on MISC_PULSE ." range="" rwaccess="R"></bitfield>
</register>
     <register id="RX_IMAX" acronym="RX_IMAX" offset="0x70" width="32" description=" Receive Interrupts Per Millisecond">
<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RX_IMAX" width="6" begin="5" end="0" resetval="0" description="Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="TX_IMAX" acronym="TX_IMAX" offset="0x74" width="32" description="Transmit Interrupts Per Millisecond">
<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="TX_IMAX" width="6" begin="5" end="0" resetval="0" description="Transmit Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on TX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="R/W"></bitfield>
</register>
</module>
