// Seed: 4245818077
module module_0 (
    output wire id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output tri   id_4
);
  always disable id_6;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_21 = 32'd30
) (
    input tri id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wire id_7,
    output uwire id_8,
    input wire id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    input wor id_14,
    output wire id_15,
    input supply0 id_16,
    input wor id_17,
    input tri1 id_18,
    output tri1 id_19
);
  assign id_8  = -1;
  assign id_13 = -1'b0;
  logic _id_21;
  ;
  wire [1  ^  -1 'b0 : id_21] id_22, id_23, id_24;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_10,
      id_11
  );
  assign id_2 = id_14 + -1;
endmodule
