INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Masters_VT/Lab/Hicks/Fast_adder_4/Fast_adder_4.srcs/sources_1/new/4_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Masters_VT/Lab/Hicks/Fast_adder_4/Fast_adder_4.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bit_adder
