\hypertarget{group___peripheral__registers__structures}{}\section{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network F\+I\+F\+O\+Mail\+Box. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank2__3___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em R\+NG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+C\+MI. \end{DoxyCompactList}\item 
struct \hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Ethernet M\+AC. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_p_i2_c___type_def}{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_l_p_t_i_m___type_def}{L\+P\+T\+I\+M\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em L\+P\+T\+I\+M\+ER. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_r_y_p___type_def}{C\+R\+Y\+P\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Crypto Processor. \end{DoxyCompactList}\item 
struct \hyperlink{struct_h_a_s_h___type_def}{H\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em H\+A\+SH. \end{DoxyCompactList}\item 
struct \hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+ST. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a2_d___type_def}{D\+M\+A2\+D\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+M\+A2D Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_c___bank1___type_def}{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_c___bank1_e___type_def}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_c___bank2__3___type_def}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_c___bank4___type_def}{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_c___bank5__6___type_def}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank5\+\_\+6. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_a_i___type_def}{S\+A\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_a_i___block___type_def}{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_l_t_d_c___type_def}{L\+T\+D\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em L\+C\+D-\/\+T\+FT Display Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_l_t_d_c___layer___type_def}{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em L\+C\+D-\/\+T\+FT Display layer x Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_e_c___type_def}{C\+E\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Consumer Electronics Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_m_c___bank3___type_def}{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \hyperlink{struct_q_u_a_d_s_p_i___type_def}{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Q\+U\+AD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_p_d_i_f_r_x___type_def}{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em S\+P\+D\+I\+F\+RX Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_s_i___type_def}{D\+S\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+SI Controller. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0803\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0807\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0801\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x80000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0801\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x80000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0801\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x80000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x0807\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{S\+P\+I4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}{S\+P\+I5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga019f3ad3b3212e56b45984efd8b8efef}{C\+R\+Y\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga398d121ca28c3f0f90a140b62184e242}{H\+A\+S\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga41efdf0e6db11dad3003d01882ee8bcb}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x08000000\+U)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{S\+R\+A\+M2\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x2001\+C000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x40024000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x\+A0000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x22380000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~((uint32\+\_\+t)0x42480000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{F\+L\+A\+S\+H\+\_\+\+E\+ND}~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{S\+R\+A\+M\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{S\+R\+A\+M1\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{A\+D\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga019f3ad3b3212e56b45984efd8b8efef}{C\+R\+Y\+P\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga398d121ca28c3f0f90a140b62184e242}{H\+A\+S\+H\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga41efdf0e6db11dad3003d01882ee8bcb}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}~(\hyperlink{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E0042000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x40040000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x50000000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x800\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x900\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+B00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x400\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x440\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x500\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x20\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x\+E00\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}~((uint32\+\_\+t )0x1000\+U)
\item 
\#define \hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~((uint32\+\_\+t )0x1000\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 609 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 614 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 614 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 709 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 709 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 711 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 901 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 970 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 995 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}}
\index{A\+D\+C1\+\_\+\+B\+A\+SE@{A\+D\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C1\+\_\+\+B\+A\+SE}{ADC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}


Definition at line 1065 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 902 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 971 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 996 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}}
\index{A\+D\+C2\+\_\+\+B\+A\+SE@{A\+D\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C2\+\_\+\+B\+A\+SE}{ADC2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2100\+U)}\hypertarget{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}{}\label{group___peripheral__registers__structures_ga6544abc57f9759f610eee09a02442ae6}


Definition at line 1066 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 903 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 972 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 997 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}}
\index{A\+D\+C3\+\_\+\+B\+A\+SE@{A\+D\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C3\+\_\+\+B\+A\+SE}{ADC3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2200\+U)}\hypertarget{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}{}\label{group___peripheral__registers__structures_gaca766f86c8e0b00a8e2b0224dcbb4c82}


Definition at line 1067 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 610 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 615 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 615 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 710 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 710 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 712 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 904 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 973 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 998 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}}
\index{A\+D\+C\+\_\+\+B\+A\+SE@{A\+D\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+B\+A\+SE}{ADC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2300\+U)}\hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}


Definition at line 1068 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}
A\+P\+B1 peripherals 

Definition at line 590 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}
A\+P\+B1 peripherals 

Definition at line 593 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}
A\+P\+B1 peripherals 

Definition at line 593 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 684 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 684 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 686 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 864 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 933 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 958 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00020000\+U)}\hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}


Definition at line 1028 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 685 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 685 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 687 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 865 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 934 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 959 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{AHB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}
A\+P\+B1 peripherals 

Definition at line 1029 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 588 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 591 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 591 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 682 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 682 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 684 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 862 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 931 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 956 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB1PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~{\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}


Definition at line 1026 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 589 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 592 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 592 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 683 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 683 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 685 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 863 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 932 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 957 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{APB2PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x00010000\+U)}\hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}


Definition at line 1027 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 669 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 669 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 671 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 847 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 916 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 941 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE}{BKPSRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40024000\+U)}\hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}
Backup S\+R\+A\+M(4 K\+B) base address in the alias region 

Definition at line 1011 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 673 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 673 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 675 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 852 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 921 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 946 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{BKPSRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define B\+K\+P\+S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42480000\+U)}\hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}
Backup S\+R\+A\+M(4 K\+B) base address in the bit-\/band region 

Definition at line 1016 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 891 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 960 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 985 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}}
\index{C\+A\+N1\+\_\+\+B\+A\+SE@{C\+A\+N1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N1\+\_\+\+B\+A\+SE}{CAN1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}{}\label{group___peripheral__registers__structures_gad8e45ea6c032d9fce1b0516fff9d8eaa}


Definition at line 1055 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 892 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 961 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 986 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}}
\index{C\+A\+N2\+\_\+\+B\+A\+SE@{C\+A\+N2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+A\+N2\+\_\+\+B\+A\+SE}{CAN2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+A\+N2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6800\+U)}\hypertarget{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}{}\label{group___peripheral__registers__structures_gaf7b8267b0d439f8f3e82f86be4b9fba1}


Definition at line 1056 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 665 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 665 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 667 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 843 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 912 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 937 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE}{CCMDATARAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x10000000\+U)}\hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}
C\+C\+M(core coupled memory) data R\+A\+M(64 K\+B) base address in the alias region 

Definition at line 1007 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 854 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 923 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 948 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}}
\index{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND@{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND}{CCMDATARAM_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+\_\+\+E\+ND~((uint32\+\_\+t)0x1000\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}{}\label{group___peripheral__registers__structures_ga9fbe263946209e6f09faf93512bd2f9a}
C\+CM data R\+AM end address 

Definition at line 1018 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 622 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 628 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 628 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 727 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 727 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 730 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 923 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 992 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1017 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}}
\index{C\+R\+C\+\_\+\+B\+A\+SE@{C\+R\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+C\+\_\+\+B\+A\+SE}{CRC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}


Definition at line 1087 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}}
\index{C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+Y\+P\+\_\+\+B\+A\+SE}{CRYP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+Y\+P\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)}\hypertarget{group___peripheral__registers__structures_ga019f3ad3b3212e56b45984efd8b8efef}{}\label{group___peripheral__registers__structures_ga019f3ad3b3212e56b45984efd8b8efef}


Definition at line 1015 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}}
\index{C\+R\+Y\+P\+\_\+\+B\+A\+SE@{C\+R\+Y\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{C\+R\+Y\+P\+\_\+\+B\+A\+SE}{CRYP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+R\+Y\+P\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60000\+U)}\hypertarget{group___peripheral__registers__structures_ga019f3ad3b3212e56b45984efd8b8efef}{}\label{group___peripheral__registers__structures_ga019f3ad3b3212e56b45984efd8b8efef}


Definition at line 1116 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 604 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 609 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 609 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 894 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 963 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 988 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}}
\index{D\+A\+C\+\_\+\+B\+A\+SE@{D\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+SE}{DAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7400\+U)}\hypertarget{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}{}\label{group___peripheral__registers__structures_gad18d0b914c7f68cecbee1a2d23a67d38}
A\+P\+B2 peripherals 

Definition at line 1058 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}


Definition at line 646 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}


Definition at line 652 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}


Definition at line 652 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 750 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 750 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 753 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 955 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1027 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1055 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}}
\index{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE@{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}{DBGMCU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E0042000\+U)}\hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}
U\+SB registers base address 

Definition at line 1128 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}


Definition at line 1045 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}}
\index{D\+C\+M\+I\+\_\+\+B\+A\+SE@{D\+C\+M\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+C\+M\+I\+\_\+\+B\+A\+SE}{DCMI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+C\+M\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x50000\+U)}\hypertarget{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}{}\label{group___peripheral__registers__structures_ga55b794507e021135486de57129a2505c}


Definition at line 1115 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 625 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 631 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 631 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 730 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 730 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 733 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 926 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 995 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1020 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+B\+A\+SE}{DMA1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}


Definition at line 1090 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 626 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 632 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 632 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 731 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 731 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 734 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 927 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 996 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1021 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA1_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}


Definition at line 1091 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 627 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 633 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 633 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 732 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 732 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 735 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 928 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 997 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1022 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA1_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}


Definition at line 1092 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 628 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 634 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 634 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 733 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 733 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 736 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 929 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 998 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1023 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA1_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}


Definition at line 1093 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 629 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 635 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 635 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 734 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 734 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 737 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 930 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 999 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1024 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA1_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}


Definition at line 1094 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 630 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 636 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 636 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 735 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 735 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 738 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 931 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1000 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1025 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA1_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}


Definition at line 1095 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 631 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 637 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 637 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 736 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 736 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 739 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 932 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1001 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1026 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA1_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}


Definition at line 1096 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 632 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 638 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 638 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 737 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 737 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 740 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 933 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1002 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1027 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA1_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}


Definition at line 1097 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 633 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 639 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 639 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 738 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 738 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 741 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 934 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1003 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1028 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA1_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A1\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}


Definition at line 1098 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 634 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 640 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 640 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 739 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 739 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 742 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 935 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1004 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1029 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+B\+A\+SE}{DMA2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6400\+U)}\hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}


Definition at line 1099 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 635 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 641 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 641 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 740 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 740 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 743 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 936 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1005 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1030 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}{DMA2_Stream0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x010\+U)}\hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}


Definition at line 1100 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 636 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 642 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 642 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 741 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 741 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 744 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 937 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1006 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1031 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}{DMA2_Stream1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x028\+U)}\hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}


Definition at line 1101 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 637 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 643 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 643 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 742 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 742 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 745 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 938 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1007 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1032 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}{DMA2_Stream2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x040\+U)}\hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}


Definition at line 1102 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 638 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 644 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 644 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 743 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 743 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 746 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 939 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1008 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1033 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}{DMA2_Stream3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x058\+U)}\hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}


Definition at line 1103 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 639 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 645 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 645 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 744 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 744 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 747 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 940 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 1009 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 1034 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}{DMA2_Stream4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x070\+U)}\hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}


Definition at line 1104 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 640 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 646 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 646 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 745 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 745 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 748 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 941 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1010 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1035 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}{DMA2_Stream5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x088\+U)}\hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}


Definition at line 1105 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 641 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 647 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 647 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 746 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 746 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 749 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 942 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1011 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1036 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}{DMA2_Stream6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+A0\+U)}\hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}


Definition at line 1106 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 642 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 648 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 648 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 747 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 747 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 750 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}
A\+H\+B2 peripherals 

Definition at line 943 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}
A\+H\+B2 peripherals 

Definition at line 1012 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1037 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}}
\index{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE@{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}{DMA2_Stream7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE~({\bf D\+M\+A2\+\_\+\+B\+A\+SE} + 0x0\+B8\+U)}\hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}


Definition at line 1107 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1038 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+B\+A\+SE}{ETH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x8000\+U)}\hypertarget{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}{}\label{group___peripheral__registers__structures_gad965a7b1106ece575ed3da10c45c65cc}


Definition at line 1108 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}
A\+H\+B2 peripherals 

Definition at line 1042 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE}{ETH_DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+D\+M\+A\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}{}\label{group___peripheral__registers__structures_gace2114e1b37c1ba88d60f3e831b67e93}
A\+H\+B2 peripherals 

Definition at line 1112 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1039 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE}{ETH_MAC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE})}\hypertarget{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}{}\label{group___peripheral__registers__structures_ga3cf7005808feb61bff1fee01e50a711a}


Definition at line 1109 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1040 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE}{ETH_MMC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+M\+M\+C\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0100\+U)}\hypertarget{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}{}\label{group___peripheral__registers__structures_ga4946f2b3b03f7998343ac1778fbcf725}


Definition at line 1110 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1041 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}}
\index{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE@{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE}{ETH_PTP_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+T\+H\+\_\+\+P\+T\+P\+\_\+\+B\+A\+SE~({\bf E\+T\+H\+\_\+\+B\+A\+SE} + 0x0700\+U)}\hypertarget{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}{}\label{group___peripheral__registers__structures_gaa0f60b922aeb7275c785cbaa8f94ecf0}


Definition at line 1111 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 613 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 618 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 618 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 715 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 715 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 717 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 908 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 977 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1002 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}}
\index{E\+X\+T\+I\+\_\+\+B\+A\+SE@{E\+X\+T\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{E\+X\+T\+I\+\_\+\+B\+A\+SE}{EXTI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define E\+X\+T\+I\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}


Definition at line 1072 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 576 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 579 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 579 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 664 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 664 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 666 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 842 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 911 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 936 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+B\+A\+SE}{FLASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x08000000\+U)}\hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}


Peripheral\+\_\+memory\+\_\+map. 

\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+S\+H(up to 1 M\+B)} base address in the alias region 

Definition at line 1006 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0801\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 581 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0801\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 584 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0801\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 584 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0803\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 674 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0807\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 674 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x0807\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 676 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 853 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 922 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 947 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}}
\index{F\+L\+A\+S\+H\+\_\+\+E\+ND@{F\+L\+A\+S\+H\+\_\+\+E\+ND}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+E\+ND}{FLASH_END}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+E\+ND~((uint32\+\_\+t)0x080\+F\+F\+F\+F\+F\+U)}\hypertarget{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}{}\label{group___peripheral__registers__structures_ga8be554f354e5aa65370f6db63d4f3ee4}
F\+L\+A\+SH end address 

Definition at line 1017 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 624 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 630 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 630 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 729 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 729 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 732 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 925 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 994 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1019 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}{FLASH_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}


Definition at line 1089 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}}
\index{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}{FMPI2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}{}\label{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}


Definition at line 602 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}}
\index{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}{FMPI2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}{}\label{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}


Definition at line 607 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}}
\index{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE@{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE}{FMPI2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+M\+P\+I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x6000\+U)}\hypertarget{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}{}\label{group___peripheral__registers__structures_gac6e36f905b89086de0fceda4325a9a8e}


Definition at line 607 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{}\label{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}


Definition at line 949 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{}\label{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}


Definition at line 1021 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{}\label{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}


Definition at line 1049 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}{}\label{group___peripheral__registers__structures_gad196fe6f5e4041b201d14f43508c06d2}


Definition at line 1122 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{}\label{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}


Definition at line 950 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{}\label{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}


Definition at line 1022 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{}\label{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}


Definition at line 1050 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank1E_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0104\+U)}\hypertarget{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}{}\label{group___peripheral__registers__structures_gaea182589c84aee30b7f735474d8774e2}


Definition at line 1123 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{}\label{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}


Definition at line 951 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{}\label{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}


Definition at line 1023 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{}\label{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}


Definition at line 1051 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank2_3_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x0060\+U)}\hypertarget{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}{}\label{group___peripheral__registers__structures_ga851707a200f63e03c336073706fdce1d}


Definition at line 1124 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{}\label{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}


Definition at line 952 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{}\label{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}


Definition at line 1024 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{}\label{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}


Definition at line 1052 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_Bank4_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE~({\bf F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE} + 0x00\+A0\+U)}\hypertarget{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}{}\label{group___peripheral__registers__structures_gaf9e5417133160b0bdd0498d982acec19}


Definition at line 1125 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{}\label{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}
F\+S\+MC registers base address 

Definition at line 848 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{}\label{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}
F\+S\+MC registers base address 

Definition at line 917 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{}\label{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}
F\+S\+MC registers base address 

Definition at line 942 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}}
\index{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE@{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE}{FSMC_R_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+S\+M\+C\+\_\+\+R\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x\+A0000000\+U)}\hypertarget{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}{}\label{group___peripheral__registers__structures_gaddf0e199dccba83272b20c9fb4d3aaed}
F\+S\+MC registers base address 

Definition at line 1012 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 618 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 624 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 624 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 721 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 721 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 724 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 914 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 983 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1008 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}{GPIOA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+A\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}


Definition at line 1078 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 619 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 625 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 625 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 722 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 722 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 725 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 915 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 984 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1009 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}{GPIOB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+B\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}


Definition at line 1079 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 620 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 626 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 626 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 723 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 723 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 726 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 916 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 985 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1010 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}{GPIOC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}


Definition at line 1080 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 724 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 724 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 727 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 917 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 986 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 1011 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}{GPIOD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+D\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}


Definition at line 1081 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 725 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 725 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 728 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 918 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 987 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1012 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}{GPIOE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+E\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}


Definition at line 1082 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 919 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 988 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1013 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}{GPIOF_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+F\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}{}\label{group___peripheral__registers__structures_ga7f9a3f4223a1a784af464a114978d26e}


Definition at line 1083 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 920 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 989 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1014 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}{GPIOG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{}\label{group___peripheral__registers__structures_ga5d8ca4020f2e8c00bde974e8e7c13cfe}


Definition at line 1084 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 621 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 627 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 627 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 726 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 726 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 729 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 921 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 990 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 1015 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}{GPIOH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}


Definition at line 1085 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 922 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 991 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1016 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}}
\index{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE@{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}{GPIOI_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+I\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{}\label{group___peripheral__registers__structures_ga50acf918c2e1c4597d5ccfe25eb3ad3d}


Definition at line 1086 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+B\+A\+SE}{HASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)}\hypertarget{group___peripheral__registers__structures_ga398d121ca28c3f0f90a140b62184e242}{}\label{group___peripheral__registers__structures_ga398d121ca28c3f0f90a140b62184e242}


Definition at line 1016 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+B\+A\+SE}{HASH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60400\+U)}\hypertarget{group___peripheral__registers__structures_ga398d121ca28c3f0f90a140b62184e242}{}\label{group___peripheral__registers__structures_ga398d121ca28c3f0f90a140b62184e242}


Definition at line 1117 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}{HASH_DIGEST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)}\hypertarget{group___peripheral__registers__structures_ga41efdf0e6db11dad3003d01882ee8bcb}{}\label{group___peripheral__registers__structures_ga41efdf0e6db11dad3003d01882ee8bcb}


Definition at line 1017 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}}
\index{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE@{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE}{HASH_DIGEST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60710\+U)}\hypertarget{group___peripheral__registers__structures_ga41efdf0e6db11dad3003d01882ee8bcb}{}\label{group___peripheral__registers__structures_ga41efdf0e6db11dad3003d01882ee8bcb}


Definition at line 1118 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 600 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 605 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 605 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 700 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 700 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 702 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 888 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 957 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 982 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}}
\index{I2\+C1\+\_\+\+B\+A\+SE@{I2\+C1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C1\+\_\+\+B\+A\+SE}{I2C1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5400\+U)}\hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}


Definition at line 1052 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 601 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 606 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 606 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 701 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 701 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 703 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 889 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 958 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 983 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}}
\index{I2\+C2\+\_\+\+B\+A\+SE@{I2\+C2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C2\+\_\+\+B\+A\+SE}{I2C2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5800\+U)}\hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}


Definition at line 1053 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 702 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 702 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 704 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 890 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 959 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 984 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}}
\index{I2\+C3\+\_\+\+B\+A\+SE@{I2\+C3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+C3\+\_\+\+B\+A\+SE}{I2C3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}


Definition at line 1054 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 602 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 602 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 695 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 695 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 697 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 880 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 949 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 974 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}}
\index{I2\+S2ext\+\_\+\+B\+A\+SE@{I2\+S2ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S2ext\+\_\+\+B\+A\+SE}{I2S2ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S2ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}


Definition at line 1044 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 698 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 698 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 700 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 883 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 952 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 977 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}}
\index{I2\+S3ext\+\_\+\+B\+A\+SE@{I2\+S3ext\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I2\+S3ext\+\_\+\+B\+A\+SE}{I2S3ext_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S3ext\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}


Definition at line 1047 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 598 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 601 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 601 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 694 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 694 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 696 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 879 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 948 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 973 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{I\+W\+D\+G\+\_\+\+B\+A\+SE@{I\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+B\+A\+SE}{IWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}


Definition at line 1043 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE@{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE@{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}{LPTIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}{}\label{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}


Definition at line 595 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE@{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE@{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}{LPTIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}{}\label{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}


Definition at line 598 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE@{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE@{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE}{LPTIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2400\+U)}\hypertarget{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}{}\label{group___peripheral__registers__structures_ga012ceb003fbb615eedb39a8d7f31c9c6}


Definition at line 598 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 578 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 581 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 581 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 668 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 668 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 670 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 846 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 915 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 940 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x40000000\+U)}\hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}
Peripheral base address in the alias region 

Definition at line 1010 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 580 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 583 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 583 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 672 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 672 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 674 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 851 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 920 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 945 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{PERIPH_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x42000000\+U)}\hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}
Peripheral base address in the bit-\/band region 

Definition at line 1015 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 603 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 608 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 608 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}
A\+P\+B2 peripherals 

Definition at line 703 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}
A\+P\+B2 peripherals 

Definition at line 703 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}
A\+P\+B2 peripherals 

Definition at line 705 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 893 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 962 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 987 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}}
\index{P\+W\+R\+\_\+\+B\+A\+SE@{P\+W\+R\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{P\+W\+R\+\_\+\+B\+A\+SE}{PWR_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+W\+R\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x7000\+U)}\hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}


Definition at line 1057 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 623 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 629 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 629 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 728 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 728 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 731 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 924 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 993 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1018 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}}
\index{R\+C\+C\+\_\+\+B\+A\+SE@{R\+C\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+C\+C\+\_\+\+B\+A\+SE}{RCC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+C\+C\+\_\+\+B\+A\+SE~({\bf A\+H\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}


Definition at line 1088 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x80000\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}


Definition at line 643 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x80000\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}


Definition at line 649 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x80000\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}


Definition at line 649 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}
F\+S\+MC Bankx registers base address 

Definition at line 946 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}
F\+S\+MC Bankx registers base address 

Definition at line 1018 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}
F\+S\+MC Bankx registers base address 

Definition at line 1046 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}}
\index{R\+N\+G\+\_\+\+B\+A\+SE@{R\+N\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+N\+G\+\_\+\+B\+A\+SE}{RNG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+N\+G\+\_\+\+B\+A\+SE~({\bf A\+H\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x60800\+U)}\hypertarget{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}{}\label{group___peripheral__registers__structures_gab92662976cfe62457141e5b4f83d541c}
F\+S\+MC Bankx registers base address 

Definition at line 1119 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 596 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 599 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 599 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 692 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 692 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 694 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 877 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 946 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 971 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}}
\index{R\+T\+C\+\_\+\+B\+A\+SE@{R\+T\+C\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{R\+T\+C\+\_\+\+B\+A\+SE}{RTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\+T\+C\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2800\+U)}\hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}


Definition at line 1041 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 711 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 711 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 713 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 905 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 974 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 999 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}}
\index{S\+D\+I\+O\+\_\+\+B\+A\+SE@{S\+D\+I\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+B\+A\+SE}{SDIO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}


Definition at line 1069 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 611 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 616 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 616 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 712 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 712 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 714 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 906 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 975 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1000 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3000\+U)}\hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}


Definition at line 1070 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 603 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 603 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 696 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 696 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 698 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 881 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 950 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 975 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}


Definition at line 1045 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 697 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 697 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 699 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 882 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 951 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 976 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}}
\index{S\+P\+I3\+\_\+\+B\+A\+SE@{S\+P\+I3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I3\+\_\+\+B\+A\+SE}{SPI3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}


Definition at line 1046 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}


Definition at line 713 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}


Definition at line 713 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}}
\index{S\+P\+I4\+\_\+\+B\+A\+SE@{S\+P\+I4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I4\+\_\+\+B\+A\+SE}{SPI4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I4\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3400\+U)}\hypertarget{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{}\label{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}


Definition at line 715 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}
A\+H\+B1 peripherals 

Definition at line 621 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}
A\+H\+B1 peripherals 

Definition at line 621 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}}
\index{S\+P\+I5\+\_\+\+B\+A\+SE@{S\+P\+I5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+P\+I5\+\_\+\+B\+A\+SE}{SPI5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I5\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}{}\label{group___peripheral__registers__structures_gac1c58d33414e167d478ecd0e31331dfa}
A\+H\+B1 peripherals 

Definition at line 721 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(32 K\+B) base address in the alias region 

Definition at line 577 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(32 K\+B) base address in the alias region 

Definition at line 580 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(32 K\+B) base address in the alias region 

Definition at line 580 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 666 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 666 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 668 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 844 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 913 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 938 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+A\+SE}{SRAM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x20000000\+U)}\hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}
S\+R\+A\+M1(112 K\+B) base address in the alias region 

Definition at line 1008 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(32 K\+B) base address in the bit-\/band region 

Definition at line 579 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(32 K\+B) base address in the bit-\/band region 

Definition at line 582 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(32 K\+B) base address in the bit-\/band region 

Definition at line 582 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 670 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 670 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 672 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 849 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 918 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 943 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM1_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22000000\+U)}\hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}
S\+R\+A\+M1(112 K\+B) base address in the bit-\/band region 

Definition at line 1013 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 667 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 667 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 669 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 845 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 914 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 939 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+A\+SE}{SRAM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x2001\+C000\+U)}\hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}
S\+R\+A\+M2(16 K\+B) base address in the alias region 

Definition at line 1009 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 671 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 671 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 673 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 850 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 919 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 944 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM2_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M2\+\_\+\+B\+B\+\_\+\+B\+A\+SE~((uint32\+\_\+t)0x22380000\+U)}\hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}
S\+R\+A\+M2(16 K\+B) base address in the bit-\/band region 

Definition at line 1014 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 584 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 587 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 587 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 677 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 677 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 679 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 857 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 926 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 951 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+A\+SE}{SRAM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}


Definition at line 1021 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 585 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 588 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 588 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 678 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 678 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 680 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 858 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 927 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 952 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}
\index{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE@{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE}{SRAM_BB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+R\+A\+M\+\_\+\+B\+B\+\_\+\+B\+A\+SE~{\bf S\+R\+A\+M1\+\_\+\+B\+B\+\_\+\+B\+A\+SE}}\hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}
Peripheral memory map 

Definition at line 1022 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 612 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 617 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 617 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 714 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 714 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 716 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 907 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 976 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1001 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}}
\index{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE@{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}{SYSCFG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x3800\+U)}\hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}


Definition at line 1071 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 717 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 717 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 719 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 910 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 979 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1004 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}}
\index{T\+I\+M10\+\_\+\+B\+A\+SE@{T\+I\+M10\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M10\+\_\+\+B\+A\+SE}{TIM10_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M10\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}


Definition at line 1074 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 615 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 620 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 620 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 718 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 718 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}


Definition at line 720 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 911 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 980 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 1005 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}}
\index{T\+I\+M11\+\_\+\+B\+A\+SE@{T\+I\+M11\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M11\+\_\+\+B\+A\+SE}{TIM11_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M11\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}
A\+H\+B1 peripherals 

Definition at line 1075 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 874 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 943 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 968 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}}
\index{T\+I\+M12\+\_\+\+B\+A\+SE@{T\+I\+M12\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M12\+\_\+\+B\+A\+SE}{TIM12_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M12\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1800\+U)}\hypertarget{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}{}\label{group___peripheral__registers__structures_ga33dea32fadbaecea161c2ef7927992fd}


Definition at line 1038 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}


Definition at line 875 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}


Definition at line 944 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}


Definition at line 969 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}}
\index{T\+I\+M13\+\_\+\+B\+A\+SE@{T\+I\+M13\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M13\+\_\+\+B\+A\+SE}{TIM13_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M13\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1\+C00\+U)}\hypertarget{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}{}\label{group___peripheral__registers__structures_gad20f79948e9359125a40bbf6ed063590}


Definition at line 1039 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 876 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 945 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 970 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}}
\index{T\+I\+M14\+\_\+\+B\+A\+SE@{T\+I\+M14\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M14\+\_\+\+B\+A\+SE}{TIM14_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M14\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2000\+U)}\hypertarget{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}{}\label{group___peripheral__registers__structures_ga862855347d6e1d92730dfe17ee8e90b8}


Definition at line 1040 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 606 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 611 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 611 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 706 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 706 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 708 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 897 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 966 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 991 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}}
\index{T\+I\+M1\+\_\+\+B\+A\+SE@{T\+I\+M1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M1\+\_\+\+B\+A\+SE}{TIM1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}


Definition at line 1061 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 688 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 688 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 690 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 868 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 937 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 962 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}}
\index{T\+I\+M2\+\_\+\+B\+A\+SE@{T\+I\+M2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M2\+\_\+\+B\+A\+SE}{TIM2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0000\+U)}\hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}


Definition at line 1032 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 689 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 689 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 691 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 869 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 938 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 963 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}}
\index{T\+I\+M3\+\_\+\+B\+A\+SE@{T\+I\+M3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M3\+\_\+\+B\+A\+SE}{TIM3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}


Definition at line 1033 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 690 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 690 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 692 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 870 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 939 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 964 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}}
\index{T\+I\+M4\+\_\+\+B\+A\+SE@{T\+I\+M4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M4\+\_\+\+B\+A\+SE}{TIM4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0800\+U)}\hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}


Definition at line 1034 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 593 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 596 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 596 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 691 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 691 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 693 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 871 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 940 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 965 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}}
\index{T\+I\+M5\+\_\+\+B\+A\+SE@{T\+I\+M5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M5\+\_\+\+B\+A\+SE}{TIM5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}


Definition at line 1035 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 594 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 597 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 597 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 872 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 941 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 966 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}}
\index{T\+I\+M6\+\_\+\+B\+A\+SE@{T\+I\+M6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M6\+\_\+\+B\+A\+SE}{TIM6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M6\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}{}\label{group___peripheral__registers__structures_ga8268ec947929f192559f28c6bf7d1eac}


Definition at line 1036 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 873 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 942 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 967 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}}
\index{T\+I\+M7\+\_\+\+B\+A\+SE@{T\+I\+M7\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M7\+\_\+\+B\+A\+SE}{TIM7_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M7\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}{}\label{group___peripheral__registers__structures_ga0ebf54364c6a2be6eb19ded6b18b6387}


Definition at line 1037 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 898 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 967 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 992 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}}
\index{T\+I\+M8\+\_\+\+B\+A\+SE@{T\+I\+M8\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M8\+\_\+\+B\+A\+SE}{TIM8_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M8\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x0400\+U)}\hypertarget{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{}\label{group___peripheral__registers__structures_ga5b72f698b7a048a6f9fcfe2efe5bc1db}


Definition at line 1062 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 614 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 619 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 619 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 716 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 716 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 718 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 909 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 978 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 1003 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}}
\index{T\+I\+M9\+\_\+\+B\+A\+SE@{T\+I\+M9\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{T\+I\+M9\+\_\+\+B\+A\+SE}{TIM9_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M9\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4000\+U)}\hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}


Definition at line 1073 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 886 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 955 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 980 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group___peripheral__registers__structures_ga94d92270bf587ccdc3a37a5bb5d20467}


Definition at line 1050 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 887 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 956 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 981 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x5000\+U)}\hypertarget{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}{}\label{group___peripheral__registers__structures_gaa155689c0e206e6994951dc3cf31052a}


Definition at line 1051 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 607 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 612 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 612 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 707 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 707 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 709 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 899 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 968 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 993 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}{USART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}


Definition at line 1063 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 599 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 604 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 604 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 699 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 699 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 701 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 884 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 953 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 978 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}{USART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4400\+U)}\hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}


Definition at line 1048 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 885 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 954 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 979 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}{USART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x4800\+U)}\hypertarget{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}{}\label{group___peripheral__registers__structures_gabe0d6539ac0026d598274ee7f45b0251}


Definition at line 1049 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 608 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 613 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 613 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 708 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 708 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 710 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 900 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 969 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 994 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}}
\index{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE@{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}{USART6_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE~({\bf A\+P\+B2\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x1400\+U)}\hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}


Definition at line 1064 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 756 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 756 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 759 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 962 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1034 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1062 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE}{USB_OTG_DEVICE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x800\+U)}\hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}


Definition at line 1135 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 759 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 759 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 762 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 965 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1037 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1065 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE}{USB_OTG_EP_REG_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+E\+P\+\_\+\+R\+E\+G\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}


Definition at line 1138 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 765 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 765 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 768 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 971 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 1043 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 1071 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE}{USB_OTG_FIFO_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}


Definition at line 1144 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 766 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 766 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 769 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 972 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1044 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1072 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{USB_OTG_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x1000\+U)}\hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}


Definition at line 1145 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 753 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 753 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 756 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 959 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1031 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1059 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_FS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x50000000\+U)}\hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}


Definition at line 1132 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 755 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 755 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 758 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 961 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1033 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1061 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE}{USB_OTG_GLOBAL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x000\+U)}\hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}


Definition at line 1134 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 760 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 760 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 763 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 966 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1038 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1066 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x400\+U)}\hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}


Definition at line 1139 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 762 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 762 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 765 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 968 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1040 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1068 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE}{USB_OTG_HOST_CHANNEL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x500\+U)}\hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}


Definition at line 1141 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 763 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 763 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 766 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 969 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1041 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1069 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE}{USB_OTG_HOST_CHANNEL_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+I\+ZE~((uint32\+\_\+t )0x20\+U)}\hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}


Definition at line 1142 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 761 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 761 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 764 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 967 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1039 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1067 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE}{USB_OTG_HOST_PORT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+O\+S\+T\+\_\+\+P\+O\+R\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x440\+U)}\hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}


Definition at line 1140 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 958 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1030 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1058 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}{USB_OTG_HS_PERIPH_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x40040000\+U)}\hypertarget{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}{}\label{group___peripheral__registers__structures_gaa405d2ebfd7e9394237b6639f16a5409}


Definition at line 1131 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 757 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 757 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 760 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 963 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 1035 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 1063 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_IN_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x900\+U)}\hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}


Definition at line 1136 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 758 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 758 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 761 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 964 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1036 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1064 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE}{USB_OTG_OUT_ENDPOINT_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+B00\+U)}\hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}


Definition at line 1137 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 764 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 764 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 767 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 970 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 1042 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 1070 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE}{USB_OTG_PCGCCTL_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+P\+C\+G\+C\+C\+T\+L\+\_\+\+B\+A\+SE~((uint32\+\_\+t )0x\+E00\+U)}\hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}


Definition at line 1143 of file stm32f417xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 597 of file stm32f410tx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 600 of file stm32f410rx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 600 of file stm32f410cx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 693 of file stm32f401xc.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 693 of file stm32f401xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 695 of file stm32f411xe.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 878 of file stm32f405xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 947 of file stm32f415xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 972 of file stm32f407xx.\+h.

\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}!W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}}
\index{W\+W\+D\+G\+\_\+\+B\+A\+SE@{W\+W\+D\+G\+\_\+\+B\+A\+SE}!Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsubsection[{\texorpdfstring{W\+W\+D\+G\+\_\+\+B\+A\+SE}{WWDG_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define W\+W\+D\+G\+\_\+\+B\+A\+SE~({\bf A\+P\+B1\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + 0x2\+C00\+U)}\hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}


Definition at line 1042 of file stm32f417xx.\+h.

