Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Fri Sep 20 09:04:16 2024
| Host             : cx8 running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file ./hw_power.rpt
| Design           : c2c_wrapper
| Device           : xcvu19p-fsva3824-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.522        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.570        |
| Device Static (W)        | 5.952        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 96.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.295 |       31 |       --- |             --- |
| CLB Logic                |     0.095 |    90317 |       --- |             --- |
|   LUT as Distributed RAM |     0.051 |     2206 |    956160 |            0.23 |
|   LUT as Logic           |     0.035 |    26570 |   4085760 |            0.65 |
|   Register               |     0.004 |    46107 |   8171520 |            0.56 |
|   LUT as Shift Register  |     0.004 |     1216 |    956160 |            0.13 |
|   CARRY8                 |    <0.001 |      256 |    510720 |            0.05 |
|   Others                 |    <0.001 |     3075 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      742 |   4085760 |            0.02 |
|   BUFG                   |     0.000 |        1 |       320 |            0.31 |
| Signals                  |     0.099 |    88368 |       --- |             --- |
| Block RAM                |     0.081 |    168.5 |      2160 |            7.80 |
| MMCM                     |     0.216 |        0 |       --- |             --- |
| PLL                      |     0.170 |        3 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |      3840 |            0.08 |
| I/O                      |     0.650 |      126 |      2072 |            6.08 |
| GTY                      |     0.962 |        4 |        48 |            8.33 |
| Static Power             |     5.952 |          |           |                 |
| Total                    |     8.522 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     3.600 |       0.760 |      2.840 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.615 |       0.332 |      0.283 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.020 |       0.005 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     1.755 |       0.211 |      1.544 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.363 |       0.146 |      0.216 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.087 |       0.087 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.212 |       0.175 |      0.037 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.619 |       0.601 |      0.018 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.008 |       0.005 |      0.002 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                              | Domain                                                                                                                                                                                                                                                                                                                                                                                              | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                                                                                                                                                                                                                                                                                                                       | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                          |            12.8 |
| GTYE4_CHANNEL_TXOUTCLKPCS[0]_1                                                                                                                                                                                                                                                                                                                                                                                     | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                     |            12.8 |
| GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                                                                                                                                                                                                                                                                                                                       | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                          |            12.8 |
| GTYE4_CHANNEL_TXOUTCLKPCS[1]_1                                                                                                                                                                                                                                                                                                                                                                                     | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                     |            12.8 |
| GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                          | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                                             |            12.8 |
| GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                        | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |            12.8 |
| GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                          | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                                             |            12.8 |
| GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                        | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |            12.8 |
| aurora_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                | aurora_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                 |             6.4 |
| c0_sys_clk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                   | c0_sys_clk_clk_p                                                                                                                                                                                                                                                                                                                                                                                    |             3.3 |
| c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                      | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon                      |            12.8 |
| c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O                      | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon                      |            12.8 |
| c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |            12.8 |
| c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gtye4_cpll_cal_tx_i/txoutclkmon |            12.8 |
| clk_100M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                           | c2c_i/clk_wiz_0/inst/clk_100M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                       |            10.0 |
| clk_50M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                            | c2c_i/clk_wiz_0/inst/clk_50M_c2c_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                        |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                                                  |            50.0 |
| gclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                         | gclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                          |            10.0 |
| mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                       | c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                |             3.8 |
| mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                                       | c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                |            15.0 |
| mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                                       | c2c_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                |             7.5 |
| pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                         | c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                                                                                                                                                                                                                    |             0.5 |
| pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                     | c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                                              |             3.8 |
| pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                         | c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                                                                                                                                                                                                                    |             0.5 |
| pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                     | c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                                              |             3.8 |
| pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                         | c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                                                                                                                                                                                                                    |             0.5 |
| pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                     | c2c_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                                             |             3.8 |
| rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                    | c2c_i/aurora_master/inst/c2c_aurora_master_0_wrapper_i/c2c_aurora_master_0_multi_gt_i/c2c_aurora_master_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_master_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                       |            12.8 |
| rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                  | c2c_i/aurora_slave/inst/c2c_aurora_slave_0_core_i/c2c_aurora_slave_0_wrapper_i/c2c_aurora_slave_0_multi_gt_i/c2c_aurora_slave_0_gt_i/inst/gen_gtwizard_gtye4_top.c2c_aurora_slave_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                  |            12.8 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| c2c_wrapper              |     2.570 |
|   c2c_i                  |     2.567 |
|     aurora_master        |     0.525 |
|       inst               |     0.525 |
|     aurora_slave         |     0.533 |
|       inst               |     0.533 |
|     axi_interconnect_0   |     0.051 |
|       s00_couplers       |     0.051 |
|     axi_traffic_gen_0    |     0.039 |
|       inst               |     0.039 |
|     c2c_master           |     0.012 |
|       inst               |     0.012 |
|     c2c_slave            |     0.016 |
|       inst               |     0.016 |
|     clk_wiz_0            |     0.100 |
|       inst               |     0.100 |
|     ddr4_0               |     1.214 |
|       inst               |     1.214 |
|     smartconnect_0       |     0.011 |
|       inst               |     0.011 |
|     system_ila_0         |     0.007 |
|       inst               |     0.007 |
|     system_ila_2         |     0.058 |
|       inst               |     0.058 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
+--------------------------+-----------+


