{
  "module_name": "cache.json",
  "hash_id": "7e1ecb1ce1ba00aa9c04886026f3d5e53227c0d1e15fdaa6bd0cc74261c7f3a9",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a73/cache.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_INVAL\"\n    },\n    {\n        \"PublicDescription\": \"Number of ways read in the instruction cache - Tag RAM\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"I_TAG_RAM_RD\",\n        \"BriefDescription\": \"Number of ways read in the instruction cache - Tag RAM\"\n    },\n    {\n        \"PublicDescription\": \"Number of ways read in the instruction cache - Data RAM\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"I_DATA_RAM_RD\",\n        \"BriefDescription\": \"Number of ways read in the instruction cache - Data RAM\"\n    },\n    {\n        \"PublicDescription\": \"Number of ways read in the instruction BTAC RAM\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"I_BTAC_RAM_RD\",\n        \"BriefDescription\": \"Number of ways read in the instruction BTAC RAM\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 PLD TLB refill\",\n        \"EventCode\": \"0xE7\",\n        \"EventName\": \"PLD_UTLB_REFILL\",\n        \"BriefDescription\": \"Level 1 PLD TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 CP15 TLB refill\",\n        \"EventCode\": \"0xE8\",\n        \"EventName\": \"CP15_UTLB_REFILL\",\n        \"BriefDescription\": \"Level 1 CP15 TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 TLB flush\",\n        \"EventCode\": \"0xE9\",\n        \"EventName\": \"UTLB_FLUSH\",\n        \"BriefDescription\": \"Level 1 TLB flush\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB access\",\n        \"EventCode\": \"0xEA\",\n        \"EventName\": \"TLB_ACCESS\",\n        \"BriefDescription\": \"Level 2 TLB access\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB miss\",\n        \"EventCode\": \"0xEB\",\n        \"EventName\": \"TLB_MISS\",\n        \"BriefDescription\": \"Level 2 TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"Data cache hit in itself due to VIPT aliasing\",\n        \"EventCode\": \"0xEC\",\n        \"EventName\": \"DCACHE_SELF_HIT_VIPT\",\n        \"BriefDescription\": \"Data cache hit in itself due to VIPT aliasing\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}