<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Admin\Documents\fpga_project_test36\impl\gwsynthesis\fpga_project_test36.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Admin\Documents\fpga_project_test36\src\fpga_project_test36.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-UV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Apr  5 14:53:46 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>508</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>485</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_1MHz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q </td>
</tr>
<tr>
<td>3</td>
<td>lcd_display_inst/n439_10</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>lcd_display_inst/n433_s6/F </td>
</tr>
<tr>
<td>4</td>
<td>lcd_write_cmd_data_inst/n110_21</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_s16/F </td>
</tr>
<tr>
<td>5</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>143.549(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_1MHz</td>
<td>50.000(MHz)</td>
<td>89.465(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of lcd_display_inst/n439_10!</h4>
<h4>No timing paths to get frequency of lcd_write_cmd_data_inst/n110_21!</h4>
<h4>No timing paths to get frequency of lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_display_inst/n439_10</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_display_inst/n439_10</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_write_cmd_data_inst/n110_21</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_write_cmd_data_inst/n110_21</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.549</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/Q</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>10.000</td>
<td>-0.967</td>
<td>7.987</td>
</tr>
<tr>
<td>2</td>
<td>3.067</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/Q</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>10.000</td>
<td>-0.967</td>
<td>7.470</td>
</tr>
<tr>
<td>3</td>
<td>4.719</td>
<td>lcd_display_inst/cnt_0_s0/Q</td>
<td>lcd_display_inst/next_state_2_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_display_inst/n439_10:[F]</td>
<td>10.000</td>
<td>-2.275</td>
<td>7.125</td>
</tr>
<tr>
<td>4</td>
<td>4.996</td>
<td>lcd_display_inst/cnt_0_s0/Q</td>
<td>lcd_display_inst/next_state_0_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_display_inst/n439_10:[F]</td>
<td>10.000</td>
<td>-2.275</td>
<td>6.848</td>
</tr>
<tr>
<td>5</td>
<td>5.392</td>
<td>lcd_display_inst/next_state_0_s0/Q</td>
<td>lcd_display_inst/state_0_s0/D</td>
<td>lcd_display_inst/n439_10:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>2.275</td>
<td>1.904</td>
</tr>
<tr>
<td>6</td>
<td>5.492</td>
<td>lcd_write_cmd_data_inst/state_3_s0/Q</td>
<td>lcd_display_inst/next_state_1_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_display_inst/n439_10:[F]</td>
<td>10.000</td>
<td>-2.275</td>
<td>6.353</td>
</tr>
<tr>
<td>7</td>
<td>5.794</td>
<td>lcd_display_inst/next_state_2_s0/Q</td>
<td>lcd_display_inst/state_2_s0/D</td>
<td>lcd_display_inst/n439_10:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>2.275</td>
<td>1.502</td>
</tr>
<tr>
<td>8</td>
<td>5.794</td>
<td>lcd_display_inst/next_state_1_s0/Q</td>
<td>lcd_display_inst/state_1_s0/D</td>
<td>lcd_display_inst/n439_10:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>2.275</td>
<td>1.502</td>
</tr>
<tr>
<td>9</td>
<td>7.102</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0/Q</td>
<td>lcd_write_cmd_data_inst/state_2_s0/D</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>0.967</td>
<td>1.502</td>
</tr>
<tr>
<td>10</td>
<td>7.102</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0/Q</td>
<td>lcd_write_cmd_data_inst/state_0_s0/D</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>0.967</td>
<td>1.502</td>
</tr>
<tr>
<td>11</td>
<td>7.184</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0/Q</td>
<td>lcd_write_cmd_data_inst/state_1_s0/D</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>0.967</td>
<td>1.419</td>
</tr>
<tr>
<td>12</td>
<td>7.184</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0/Q</td>
<td>lcd_write_cmd_data_inst/state_3_s0/D</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>clk_1MHz:[R]</td>
<td>10.000</td>
<td>0.967</td>
<td>1.419</td>
</tr>
<tr>
<td>13</td>
<td>7.381</td>
<td>lcd_write_cmd_data_inst/state_0_s0/Q</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>10.000</td>
<td>-0.967</td>
<td>3.155</td>
</tr>
<tr>
<td>14</td>
<td>7.381</td>
<td>lcd_write_cmd_data_inst/state_0_s0/Q</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
<td>10.000</td>
<td>-0.967</td>
<td>3.155</td>
</tr>
<tr>
<td>15</td>
<td>8.822</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_6_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.778</td>
</tr>
<tr>
<td>16</td>
<td>9.019</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_1_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.582</td>
</tr>
<tr>
<td>17</td>
<td>9.487</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_5_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.113</td>
</tr>
<tr>
<td>18</td>
<td>9.499</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_3_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.101</td>
</tr>
<tr>
<td>19</td>
<td>9.926</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_4_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.674</td>
</tr>
<tr>
<td>20</td>
<td>9.958</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.642</td>
</tr>
<tr>
<td>21</td>
<td>9.982</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_2_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.618</td>
</tr>
<tr>
<td>22</td>
<td>9.993</td>
<td>sensor_inst/distanceRAW_13_s0/Q</td>
<td>lcd_display_inst/data_0_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.607</td>
</tr>
<tr>
<td>23</td>
<td>10.299</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.301</td>
</tr>
<tr>
<td>24</td>
<td>10.772</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_20_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.828</td>
</tr>
<tr>
<td>25</td>
<td>10.772</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_19_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.828</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.967</td>
<td>clk_1MHz_gen/n75_s3/I2</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/D</td>
<td>clk_1MHz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.640</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/state_3_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/next_state_3_s1/D</td>
<td>clk_1MHz:[R]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14:[R]</td>
<td>0.000</td>
<td>-0.282</td>
<td>0.952</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>clk_1MHz_gen/count_0_s0/Q</td>
<td>clk_1MHz_gen/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>refresher_inst/counter_0_s0/Q</td>
<td>refresher_inst/counter_0_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>sensor_inst/distanceRAW_0_s2/Q</td>
<td>sensor_inst/distanceRAW_0_s2/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>lcd_display_inst/cnt_10_s0/Q</td>
<td>lcd_display_inst/cnt_10_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>lcd_display_inst/ena_write_s2/Q</td>
<td>lcd_display_inst/ena_write_s2/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/Q</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0/Q</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>lcd_display_inst/cnt_14_s0/Q</td>
<td>lcd_display_inst/cnt_14_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>lcd_display_inst/cnt_15_s0/Q</td>
<td>lcd_display_inst/cnt_15_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>lcd_display_inst/cnt_16_s0/Q</td>
<td>lcd_display_inst/cnt_16_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>lcd_display_inst/cnt_19_s0/Q</td>
<td>lcd_display_inst/cnt_19_s0/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>sensor_inst/counter_0_s2/Q</td>
<td>sensor_inst/counter_0_s2/D</td>
<td>clk_1MHz:[R]</td>
<td>clk_1MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_28_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_24_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_17_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>clk_1MHz_gen/count_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_write_cmd_data_inst/n44_s3/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n44_s3/F</td>
</tr>
<tr>
<td>4.068</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>lcd_write_cmd_data_inst/n115_s29/I2</td>
</tr>
<tr>
<td>5.094</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n115_s29/F</td>
</tr>
<tr>
<td>5.513</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>lcd_write_cmd_data_inst/n115_s26/I0</td>
</tr>
<tr>
<td>6.335</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n115_s26/F</td>
</tr>
<tr>
<td>7.145</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>lcd_write_cmd_data_inst/n118_s55/I2</td>
</tr>
<tr>
<td>7.967</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n118_s55/F</td>
</tr>
<tr>
<td>8.303</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>lcd_write_cmd_data_inst/n118_s53/I1</td>
</tr>
<tr>
<td>9.335</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n118_s53/F</td>
</tr>
<tr>
<td>9.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0/G</td>
</tr>
<tr>
<td>12.284</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/next_state_0_s0</td>
</tr>
<tr>
<td>11.884</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.801, 60.109%; route: 2.728, 34.152%; tC2Q: 0.458, 5.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>lcd_write_cmd_data_inst/n44_s3/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n44_s3/F</td>
</tr>
<tr>
<td>4.068</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>lcd_write_cmd_data_inst/n115_s29/I2</td>
</tr>
<tr>
<td>5.094</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n115_s29/F</td>
</tr>
<tr>
<td>5.513</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>lcd_write_cmd_data_inst/n115_s26/I0</td>
</tr>
<tr>
<td>6.335</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n115_s26/F</td>
</tr>
<tr>
<td>7.145</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>lcd_write_cmd_data_inst/n115_s24/I1</td>
</tr>
<tr>
<td>7.770</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n115_s24/F</td>
</tr>
<tr>
<td>8.818</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0/G</td>
</tr>
<tr>
<td>12.284</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/next_state_1_s0</td>
</tr>
<tr>
<td>11.884</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.572, 47.820%; route: 3.439, 46.044%; tC2Q: 0.458, 6.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/next_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_display_inst/n439_10:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>lcd_display_inst/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.600</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>lcd_display_inst/n438_s15/I0</td>
</tr>
<tr>
<td>4.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s15/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>lcd_display_inst/n438_s12/I3</td>
</tr>
<tr>
<td>5.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s12/F</td>
</tr>
<tr>
<td>5.532</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>lcd_display_inst/n438_s8/I1</td>
</tr>
<tr>
<td>6.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s8/F</td>
</tr>
<tr>
<td>7.374</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_display_inst/n432_s7/I0</td>
</tr>
<tr>
<td>8.473</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n432_s7/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/next_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/n439_10</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C15[0][B]</td>
<td>lcd_display_inst/n433_s6/F</td>
</tr>
<tr>
<td>13.622</td>
<td>3.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_display_inst/next_state_2_s0/G</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/next_state_2_s0</td>
</tr>
<tr>
<td>13.192</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_display_inst/next_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 56.870%; route: 2.615, 36.698%; tC2Q: 0.458, 6.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.622, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/next_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_display_inst/n439_10:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>lcd_display_inst/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.600</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>lcd_display_inst/n438_s15/I0</td>
</tr>
<tr>
<td>4.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s15/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>lcd_display_inst/n438_s12/I3</td>
</tr>
<tr>
<td>5.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s12/F</td>
</tr>
<tr>
<td>5.532</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>lcd_display_inst/n438_s8/I1</td>
</tr>
<tr>
<td>6.564</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s8/F</td>
</tr>
<tr>
<td>7.374</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>lcd_display_inst/n438_s6/I1</td>
</tr>
<tr>
<td>8.196</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n438_s6/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/next_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/n439_10</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C15[0][B]</td>
<td>lcd_display_inst/n433_s6/F</td>
</tr>
<tr>
<td>13.622</td>
<td>3.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>lcd_display_inst/next_state_0_s0/G</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/next_state_0_s0</td>
</tr>
<tr>
<td>13.192</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>lcd_display_inst/next_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 55.125%; route: 2.615, 38.182%; tC2Q: 0.458, 6.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.622, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/next_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_display_inst/n439_10:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/n439_10</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C15[0][B]</td>
<td>lcd_display_inst/n433_s6/F</td>
</tr>
<tr>
<td>13.622</td>
<td>3.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>lcd_display_inst/next_state_0_s0/G</td>
</tr>
<tr>
<td>14.081</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/next_state_0_s0/Q</td>
</tr>
<tr>
<td>15.526</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>lcd_display_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/state_0_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>lcd_display_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.275</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.622, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/next_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_display_inst/n439_10:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>lcd_write_cmd_data_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>2.995</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>lcd_state_0_s6/I1</td>
</tr>
<tr>
<td>3.817</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">lcd_state_0_s6/F</td>
</tr>
<tr>
<td>6.107</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>lcd_display_inst/n435_s7/I0</td>
</tr>
<tr>
<td>6.733</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n435_s7/F</td>
</tr>
<tr>
<td>7.701</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/next_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/n439_10</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C15[0][B]</td>
<td>lcd_display_inst/n433_s6/F</td>
</tr>
<tr>
<td>13.622</td>
<td>3.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>lcd_display_inst/next_state_1_s0/G</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/next_state_1_s0</td>
</tr>
<tr>
<td>13.192</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>lcd_display_inst/next_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 22.792%; route: 4.447, 69.993%; tC2Q: 0.458, 7.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.622, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/next_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_display_inst/n439_10:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/n439_10</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C15[0][B]</td>
<td>lcd_display_inst/n433_s6/F</td>
</tr>
<tr>
<td>13.622</td>
<td>3.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>lcd_display_inst/next_state_2_s0/G</td>
</tr>
<tr>
<td>14.081</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/next_state_2_s0/Q</td>
</tr>
<tr>
<td>15.124</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>lcd_display_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/state_2_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>lcd_display_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.275</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.622, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 69.482%; tC2Q: 0.458, 30.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/next_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_display_inst/n439_10:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/n439_10</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R17C15[0][B]</td>
<td>lcd_display_inst/n433_s6/F</td>
</tr>
<tr>
<td>13.622</td>
<td>3.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>lcd_display_inst/next_state_1_s0/G</td>
</tr>
<tr>
<td>14.081</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/next_state_1_s0/Q</td>
</tr>
<tr>
<td>15.124</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>lcd_display_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_display_inst/state_1_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>lcd_display_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.275</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.622, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 69.482%; tC2Q: 0.458, 30.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0/G</td>
</tr>
<tr>
<td>12.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_2_s0/Q</td>
</tr>
<tr>
<td>13.816</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>lcd_write_cmd_data_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/state_2_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>lcd_write_cmd_data_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 69.482%; tC2Q: 0.458, 30.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>lcd_write_cmd_data_inst/next_state_0_s0/G</td>
</tr>
<tr>
<td>12.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_0_s0/Q</td>
</tr>
<tr>
<td>13.816</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>lcd_write_cmd_data_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/state_0_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>lcd_write_cmd_data_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.044, 69.482%; tC2Q: 0.458, 30.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>lcd_write_cmd_data_inst/next_state_1_s0/G</td>
</tr>
<tr>
<td>12.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_1_s0/Q</td>
</tr>
<tr>
<td>13.734</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>lcd_write_cmd_data_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/state_1_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>lcd_write_cmd_data_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 67.706%; tC2Q: 0.458, 32.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0/G</td>
</tr>
<tr>
<td>12.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_3_s0/Q</td>
</tr>
<tr>
<td>13.734</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>lcd_write_cmd_data_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>21.318</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/state_3_s0</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>lcd_write_cmd_data_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 67.706%; tC2Q: 0.458, 32.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>lcd_write_cmd_data_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>2.638</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>lcd_write_cmd_data_inst/n109_s26/I2</td>
</tr>
<tr>
<td>3.670</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n109_s26/F</td>
</tr>
<tr>
<td>3.681</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_write_cmd_data_inst/n109_s24/I2</td>
</tr>
<tr>
<td>4.503</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n109_s24/F</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0/G</td>
</tr>
<tr>
<td>12.284</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/next_state_3_s0</td>
</tr>
<tr>
<td>11.884</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_write_cmd_data_inst/next_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 58.756%; route: 0.843, 26.718%; tC2Q: 0.458, 14.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_write_cmd_data_inst/n110_21:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>lcd_write_cmd_data_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>2.638</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>lcd_write_cmd_data_inst/n109_s26/I2</td>
</tr>
<tr>
<td>3.670</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n109_s26/F</td>
</tr>
<tr>
<td>3.681</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_write_cmd_data_inst/n112_s26/I3</td>
</tr>
<tr>
<td>4.503</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n112_s26/F</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/next_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/n110_21</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R14C30[3][B]</td>
<td>lcd_write_cmd_data_inst/n110_s16/F</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0/G</td>
</tr>
<tr>
<td>12.284</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/next_state_2_s0</td>
</tr>
<tr>
<td>11.884</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>lcd_write_cmd_data_inst/next_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 58.756%; route: 0.843, 26.718%; tC2Q: 0.458, 14.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.314, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>7.525</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>lcd_display_inst/n445_s92/I2</td>
</tr>
<tr>
<td>8.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n445_s92/F</td>
</tr>
<tr>
<td>9.384</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>lcd_display_inst/n445_s87/I2</td>
</tr>
<tr>
<td>10.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n445_s87/F</td>
</tr>
<tr>
<td>11.303</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_display_inst/n445_s84/I3</td>
</tr>
<tr>
<td>12.125</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n445_s84/F</td>
</tr>
<tr>
<td>12.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_display_inst/data_6_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_display_inst/data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 42.784%; route: 5.708, 52.964%; tC2Q: 0.458, 4.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>7.525</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>lcd_display_inst/n448_s92/I2</td>
</tr>
<tr>
<td>8.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n448_s92/F</td>
</tr>
<tr>
<td>9.868</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>lcd_display_inst/n450_s94/I3</td>
</tr>
<tr>
<td>10.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n450_s94/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_display_inst/n450_s91/I3</td>
</tr>
<tr>
<td>11.929</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n450_s91/F</td>
</tr>
<tr>
<td>11.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_display_inst/data_1_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_display_inst/data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 41.724%; route: 5.708, 53.945%; tC2Q: 0.458, 4.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>7.044</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>lcd_display_inst/n445_s91/I2</td>
</tr>
<tr>
<td>8.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n445_s91/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>lcd_display_inst/n446_s89/I2</td>
</tr>
<tr>
<td>9.624</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n446_s89/F</td>
</tr>
<tr>
<td>10.429</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>lcd_display_inst/n446_s86/I3</td>
</tr>
<tr>
<td>11.461</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n446_s86/F</td>
</tr>
<tr>
<td>11.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>lcd_display_inst/data_5_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>lcd_display_inst/data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.850, 47.958%; route: 4.805, 47.509%; tC2Q: 0.458, 4.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>7.525</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>lcd_display_inst/n445_s92/I2</td>
</tr>
<tr>
<td>8.551</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n445_s92/F</td>
</tr>
<tr>
<td>8.972</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>lcd_display_inst/n448_s86/I1</td>
</tr>
<tr>
<td>9.998</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n448_s86/F</td>
</tr>
<tr>
<td>10.417</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>lcd_display_inst/n448_s84/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n448_s84/F</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>lcd_display_inst/data_3_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>lcd_display_inst/data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.742, 46.946%; route: 4.901, 48.517%; tC2Q: 0.458, 4.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>7.525</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>lcd_display_inst/n447_s93/I1</td>
</tr>
<tr>
<td>8.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n447_s93/F</td>
</tr>
<tr>
<td>9.373</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>lcd_display_inst/n447_s82/I0</td>
</tr>
<tr>
<td>10.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n447_s82/F</td>
</tr>
<tr>
<td>10.200</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>lcd_display_inst/n447_s81/I0</td>
</tr>
<tr>
<td>11.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n447_s81/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>lcd_display_inst/data_4_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>lcd_display_inst/data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.334, 44.798%; route: 4.882, 50.464%; tC2Q: 0.458, 4.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C36[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.952</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/I2</td>
</tr>
<tr>
<td>3.978</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/F</td>
</tr>
<tr>
<td>4.403</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/I1</td>
</tr>
<tr>
<td>5.502</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/F</td>
</tr>
<tr>
<td>6.818</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/I0</td>
</tr>
<tr>
<td>7.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s4/I1</td>
</tr>
<tr>
<td>9.537</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s4/F</td>
</tr>
<tr>
<td>9.958</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s2/I2</td>
</tr>
<tr>
<td>10.990</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s2/F</td>
</tr>
<tr>
<td>10.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.881, 50.620%; route: 4.303, 44.626%; tC2Q: 0.458, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>7.525</td>
<td>1.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>lcd_display_inst/n448_s90/I2</td>
</tr>
<tr>
<td>8.551</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n448_s90/F</td>
</tr>
<tr>
<td>8.972</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>lcd_display_inst/n449_s86/I3</td>
</tr>
<tr>
<td>10.004</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s86/F</td>
</tr>
<tr>
<td>10.340</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_display_inst/n449_s83/I2</td>
</tr>
<tr>
<td>10.966</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s83/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_display_inst/data_2_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_display_inst/data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.342, 45.142%; route: 4.818, 50.092%; tC2Q: 0.458, 4.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>sensor_inst/distanceRAW_13_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_13_s0/Q</td>
</tr>
<tr>
<td>2.226</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[3][B]</td>
<td>buzzer_d_s1/I0</td>
</tr>
<tr>
<td>3.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C26[3][B]</td>
<td style=" background: #97FFFF;">buzzer_d_s1/F</td>
</tr>
<tr>
<td>5.228</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>lcd_display_inst/n449_s96/I2</td>
</tr>
<tr>
<td>5.854</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n449_s96/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>lcd_display_inst/n450_s95/I0</td>
</tr>
<tr>
<td>7.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n450_s95/F</td>
</tr>
<tr>
<td>9.028</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>lcd_display_inst/n451_s90/I0</td>
</tr>
<tr>
<td>10.127</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n451_s90/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>lcd_display_inst/n451_s87/I2</td>
</tr>
<tr>
<td>10.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n451_s87/F</td>
</tr>
<tr>
<td>10.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">lcd_display_inst/data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>lcd_display_inst/data_0_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>lcd_display_inst/data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 47.996%; route: 4.538, 47.233%; tC2Q: 0.458, 4.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C36[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.952</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/I2</td>
</tr>
<tr>
<td>3.978</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/F</td>
</tr>
<tr>
<td>4.403</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/I1</td>
</tr>
<tr>
<td>5.502</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/F</td>
</tr>
<tr>
<td>6.818</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/I0</td>
</tr>
<tr>
<td>7.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s4/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s4/F</td>
</tr>
<tr>
<td>9.549</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n37_s2/I1</td>
</tr>
<tr>
<td>10.648</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n37_s2/F</td>
</tr>
<tr>
<td>10.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.949, 53.212%; route: 3.893, 41.860%; tC2Q: 0.458, 4.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C36[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.952</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/I2</td>
</tr>
<tr>
<td>3.978</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/F</td>
</tr>
<tr>
<td>4.403</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/I1</td>
</tr>
<tr>
<td>5.502</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/F</td>
</tr>
<tr>
<td>6.818</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/I0</td>
</tr>
<tr>
<td>7.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n36_s3/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n36_s3/F</td>
</tr>
<tr>
<td>9.549</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n35_s2/I1</td>
</tr>
<tr>
<td>10.175</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n35_s2/F</td>
</tr>
<tr>
<td>10.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_20_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.476, 50.705%; route: 3.893, 44.103%; tC2Q: 0.458, 5.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.806</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C36[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.952</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/I2</td>
</tr>
<tr>
<td>3.978</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n51_s3/F</td>
</tr>
<tr>
<td>4.403</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/I1</td>
</tr>
<tr>
<td>5.502</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n48_s4/F</td>
</tr>
<tr>
<td>6.818</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/I0</td>
</tr>
<tr>
<td>7.917</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n41_s3/F</td>
</tr>
<tr>
<td>8.912</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n36_s3/I1</td>
</tr>
<tr>
<td>9.538</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n36_s3/F</td>
</tr>
<tr>
<td>9.549</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n36_s2/I2</td>
</tr>
<tr>
<td>10.175</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n36_s2/F</td>
</tr>
<tr>
<td>10.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>21.348</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>20.948</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.476, 50.705%; route: 3.893, 44.103%; tC2Q: 0.458, 5.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1MHz_gen/n75_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">clk_1MHz_gen/n75_s3/I2</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">clk_1MHz_gen/n75_s3/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">clk_1MHz_gen/clk_1MHz_temp_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/next_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>1.557</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n167_s22/I3</td>
</tr>
<tr>
<td>1.929</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n167_s22/F</td>
</tr>
<tr>
<td>1.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/next_state_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_14</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n168_s8/F</td>
</tr>
<tr>
<td>1.259</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/next_state_3_s1/G</td>
</tr>
<tr>
<td>1.289</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/next_state_3_s1</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/next_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.061%; route: 0.247, 25.938%; tC2Q: 0.333, 35.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_1MHz_gen/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1MHz_gen/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>clk_1MHz_gen/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">clk_1MHz_gen/count_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>clk_1MHz_gen/n74_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">clk_1MHz_gen/n74_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">clk_1MHz_gen/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>clk_1MHz_gen/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>clk_1MHz_gen/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>refresher_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>refresher_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>refresher_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">refresher_inst/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>refresher_inst/n48_s2/I0</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">refresher_inst/n48_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">refresher_inst/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>refresher_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>refresher_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/distanceRAW_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sensor_inst/distanceRAW_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sensor_inst/distanceRAW_0_s2/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_0_s2/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sensor_inst/n96_s3/I2</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">sensor_inst/n96_s3/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sensor_inst/distanceRAW_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sensor_inst/distanceRAW_0_s2/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sensor_inst/distanceRAW_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>lcd_display_inst/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>lcd_display_inst/n359_s2/I3</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n359_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>lcd_display_inst/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>lcd_display_inst/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/ena_write_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/ena_write_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>lcd_display_inst/ena_write_s2/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/ena_write_s2/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>lcd_display_inst/n417_s5/I2</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n417_s5/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/ena_write_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>lcd_display_inst/ena_write_s2/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>lcd_display_inst/ena_write_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_write_cmd_data_inst/n36_s2/I3</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n36_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s2/I1</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n38_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n45_s2/I1</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n45_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n49_s2/I3</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n49_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n42_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n42_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/n37_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/i2c_writframe_inst/n37_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>lcd_write_cmd_data_inst/i2c_writframe_inst/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>lcd_write_cmd_data_inst/n48_s4/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n48_s4/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_write_cmd_data_inst/n46_s2/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n46_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>lcd_write_cmd_data_inst/n44_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n44_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>lcd_write_cmd_data_inst/n41_s2/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n41_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>lcd_write_cmd_data_inst/n40_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n40_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>lcd_write_cmd_data_inst/n35_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n35_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>lcd_write_cmd_data_inst/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_19_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>lcd_write_cmd_data_inst/n31_s2/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_cmd_data_inst/n31_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">lcd_write_cmd_data_inst/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>lcd_write_cmd_data_inst/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>lcd_display_inst/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>lcd_display_inst/n355_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n355_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>lcd_display_inst/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>lcd_display_inst/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>lcd_display_inst/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>lcd_display_inst/n354_s2/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n354_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>lcd_display_inst/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>lcd_display_inst/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>lcd_display_inst/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_16_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>lcd_display_inst/n353_s2/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n353_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>lcd_display_inst/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>lcd_display_inst/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_display_inst/cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_display_inst/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>lcd_display_inst/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_19_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>lcd_display_inst/n350_s2/I1</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_display_inst/n350_s2/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">lcd_display_inst/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>lcd_display_inst/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>lcd_display_inst/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>sensor_inst/counter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sensor_inst/counter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>sensor_inst/counter_0_s2/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">sensor_inst/counter_0_s2/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>sensor_inst/n39_s3/I2</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">sensor_inst/n39_s3/F</td>
</tr>
<tr>
<td>1.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">sensor_inst/counter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>172</td>
<td>R14C20[0][A]</td>
<td>clk_1MHz_gen/clk_1MHz_temp_s2/Q</td>
</tr>
<tr>
<td>0.977</td>
<td>0.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>sensor_inst/counter_0_s2/CLK</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>sensor_inst/counter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.977, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_28_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_24_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1MHz_gen/count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1MHz_gen/count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1MHz_gen/count_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>172</td>
<td>clk_1MHz</td>
<td>2.549</td>
<td>1.719</td>
</tr>
<tr>
<td>33</td>
<td>clk_d</td>
<td>13.034</td>
<td>0.262</td>
</tr>
<tr>
<td>32</td>
<td>n40_16</td>
<td>13.034</td>
<td>1.507</td>
</tr>
<tr>
<td>28</td>
<td>ptr_0[1]</td>
<td>7.352</td>
<td>1.811</td>
</tr>
<tr>
<td>27</td>
<td>measure_signal</td>
<td>12.887</td>
<td>0.862</td>
</tr>
<tr>
<td>26</td>
<td>ptr_0[0]</td>
<td>7.225</td>
<td>2.118</td>
</tr>
<tr>
<td>25</td>
<td>state[3]</td>
<td>5.416</td>
<td>1.373</td>
</tr>
<tr>
<td>24</td>
<td>ptr[3]</td>
<td>7.444</td>
<td>1.796</td>
</tr>
<tr>
<td>23</td>
<td>state[1]</td>
<td>6.288</td>
<td>1.258</td>
</tr>
<tr>
<td>23</td>
<td>state[2]</td>
<td>5.877</td>
<td>0.898</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C27</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C27</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C33</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C26</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C25</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C25</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
