
0426_RCcar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056e4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005884  08005884  00006884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005960  08005960  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005960  08005960  00006960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005968  08005968  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005968  08005968  00006968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800596c  0800596c  0000696c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005970  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  20000068  080059d8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  080059d8  00007410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139d8  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003051  00000000  00000000  0001aa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  0001dac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000daf  00000000  00000000  0001ec60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000190b8  00000000  00000000  0001fa0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d8f  00000000  00000000  00038ac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009328d  00000000  00000000  00050856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3ae3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005050  00000000  00000000  000e3b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000e8b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800586c 	.word	0x0800586c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	0800586c 	.word	0x0800586c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_UART_RxCpltCallback>:
extern TIM_HandleTypeDef htim1, htim2, htim3;
extern UART_HandleTypeDef huart2;
uint8_t rcvData;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a0b      	ldr	r2, [pc, #44]	@ (80005cc <HAL_UART_RxCpltCallback+0x3c>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d10f      	bne.n	80005c2 <HAL_UART_RxCpltCallback+0x32>
	{
		Listener_ISR_Process(rcvData);
 80005a2:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <HAL_UART_RxCpltCallback+0x40>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 f94c 	bl	8000844 <Listener_ISR_Process>
		HAL_UART_Transmit(&huart2, &rcvData, 1, 100);
 80005ac:	2364      	movs	r3, #100	@ 0x64
 80005ae:	2201      	movs	r2, #1
 80005b0:	4907      	ldr	r1, [pc, #28]	@ (80005d0 <HAL_UART_RxCpltCallback+0x40>)
 80005b2:	4808      	ldr	r0, [pc, #32]	@ (80005d4 <HAL_UART_RxCpltCallback+0x44>)
 80005b4:	f003 f9c6 	bl	8003944 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, &rcvData, 1);
 80005b8:	2201      	movs	r2, #1
 80005ba:	4905      	ldr	r1, [pc, #20]	@ (80005d0 <HAL_UART_RxCpltCallback+0x40>)
 80005bc:	4805      	ldr	r0, [pc, #20]	@ (80005d4 <HAL_UART_RxCpltCallback+0x44>)
 80005be:	f003 fa4c 	bl	8003a5a <HAL_UART_Receive_IT>
		//HAL_UART_Transmit(&huart2, &rcvData, 1, 100);
	}
}
 80005c2:	bf00      	nop
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	40004400 	.word	0x40004400
 80005d0:	20000084 	.word	0x20000084
 80005d4:	20000274 	.word	0x20000274

080005d8 <AP_Main_init>:


void AP_Main_init()
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &rcvData, 1);
 80005dc:	2201      	movs	r2, #1
 80005de:	490a      	ldr	r1, [pc, #40]	@ (8000608 <AP_Main_init+0x30>)
 80005e0:	480a      	ldr	r0, [pc, #40]	@ (800060c <AP_Main_init+0x34>)
 80005e2:	f003 fa3a 	bl	8003a5a <HAL_UART_Receive_IT>
	//sys_init();
	DelayInit();
 80005e6:	f000 fb9f 	bl	8000d28 <DelayInit>
	Que_Car_init();
 80005ea:	f000 fa8f 	bl	8000b0c <Que_Car_init>
	Listener_init();
 80005ee:	f000 f93f 	bl	8000870 <Listener_init>
	Model_hardwareinit(&htim3, &htim1, &htim2, &htim3);
 80005f2:	4b07      	ldr	r3, [pc, #28]	@ (8000610 <AP_Main_init+0x38>)
 80005f4:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <AP_Main_init+0x3c>)
 80005f6:	4908      	ldr	r1, [pc, #32]	@ (8000618 <AP_Main_init+0x40>)
 80005f8:	4805      	ldr	r0, [pc, #20]	@ (8000610 <AP_Main_init+0x38>)
 80005fa:	f000 fabb 	bl	8000b74 <Model_hardwareinit>
	Controller_Car_init();
 80005fe:	f000 f815 	bl	800062c <Controller_Car_init>
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000084 	.word	0x20000084
 800060c:	20000274 	.word	0x20000274
 8000610:	2000022c 	.word	0x2000022c
 8000614:	200001e4 	.word	0x200001e4
 8000618:	2000019c 	.word	0x2000019c

0800061c <AP_Main_execute>:
void AP_Main_execute()
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	Listener_CarMode_EventCheck();
 8000620:	f000 f932 	bl	8000888 <Listener_CarMode_EventCheck>
	Controller_Car_execute();
 8000624:	f000 f81a 	bl	800065c <Controller_Car_execute>
}
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}

0800062c <Controller_Car_init>:
 * 1. Motor : speed & action(forward, back, ...)
 * 2. UART : output data
 */

void Controller_Car_init()
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
	prevCarModeState = OFF;
 8000630:	4b07      	ldr	r3, [pc, #28]	@ (8000650 <Controller_Car_init+0x24>)
 8000632:	2200      	movs	r2, #0
 8000634:	701a      	strb	r2, [r3, #0]

	MotorSpeed = 1000;
 8000636:	4b07      	ldr	r3, [pc, #28]	@ (8000654 <Controller_Car_init+0x28>)
 8000638:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800063c:	801a      	strh	r2, [r3, #0]
	turnDiffSpeed = 300;
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <Controller_Car_init+0x2c>)
 8000640:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000644:	801a      	strh	r2, [r3, #0]
}
 8000646:	bf00      	nop
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	20000085 	.word	0x20000085
 8000654:	20000086 	.word	0x20000086
 8000658:	20000088 	.word	0x20000088

0800065c <Controller_Car_execute>:

void Controller_Car_execute()
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
	uint8_t curCarModeState = Model_getCarModeState();
 8000662:	f000 fab7 	bl	8000bd4 <Model_getCarModeState>
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
	//uint8_t curCarModeState = LEFT_FORWARD;
	//curCarModeState = RIGHT_FORWARD;
	if(prevCarModeState == curCarModeState) return;
 800066a:	4b20      	ldr	r3, [pc, #128]	@ (80006ec <Controller_Car_execute+0x90>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	79fa      	ldrb	r2, [r7, #7]
 8000670:	429a      	cmp	r2, r3
 8000672:	d036      	beq.n	80006e2 <Controller_Car_execute+0x86>

	switch (curCarModeState)
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	2b04      	cmp	r3, #4
 8000678:	d82f      	bhi.n	80006da <Controller_Car_execute+0x7e>
 800067a:	a201      	add	r2, pc, #4	@ (adr r2, 8000680 <Controller_Car_execute+0x24>)
 800067c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000680:	08000695 	.word	0x08000695
 8000684:	0800069b 	.word	0x0800069b
 8000688:	080006a7 	.word	0x080006a7
 800068c:	080006b3 	.word	0x080006b3
 8000690:	080006c7 	.word	0x080006c7
	{
		case OFF:
			//stopMode();
			Controller_CarOFF_Run();
 8000694:	f000 f830 	bl	80006f8 <Controller_CarOFF_Run>
			break;
 8000698:	e01f      	b.n	80006da <Controller_Car_execute+0x7e>

		case FORWARD:
			Controller_CarForward_Run(MotorSpeed);
 800069a:	4b15      	ldr	r3, [pc, #84]	@ (80006f0 <Controller_Car_execute+0x94>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f840 	bl	8000724 <Controller_CarForward_Run>
			break;
 80006a4:	e019      	b.n	80006da <Controller_Car_execute+0x7e>

		case BACKWARD:
			Controller_CarBackward_Run(MotorSpeed);
 80006a6:	4b12      	ldr	r3, [pc, #72]	@ (80006f0 <Controller_Car_execute+0x94>)
 80006a8:	881b      	ldrh	r3, [r3, #0]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f85c 	bl	8000768 <Controller_CarBackward_Run>
			break;
 80006b0:	e013      	b.n	80006da <Controller_Car_execute+0x7e>

		case RIGHT_FORWARD:
			Controller_CarRightForward_Run(MotorSpeed, turnDiffSpeed);
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <Controller_Car_execute+0x94>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	461a      	mov	r2, r3
 80006b8:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <Controller_Car_execute+0x98>)
 80006ba:	881b      	ldrh	r3, [r3, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	4610      	mov	r0, r2
 80006c0:	f000 f874 	bl	80007ac <Controller_CarRightForward_Run>
			break;
 80006c4:	e009      	b.n	80006da <Controller_Car_execute+0x7e>

		case LEFT_FORWARD:
			Controller_CarLeftForward_Run(MotorSpeed, turnDiffSpeed);
 80006c6:	4b0a      	ldr	r3, [pc, #40]	@ (80006f0 <Controller_Car_execute+0x94>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	461a      	mov	r2, r3
 80006cc:	4b09      	ldr	r3, [pc, #36]	@ (80006f4 <Controller_Car_execute+0x98>)
 80006ce:	881b      	ldrh	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	4610      	mov	r0, r2
 80006d4:	f000 f890 	bl	80007f8 <Controller_CarLeftForward_Run>
			break;
 80006d8:	bf00      	nop
	}
	prevCarModeState = curCarModeState;
 80006da:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <Controller_Car_execute+0x90>)
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	7013      	strb	r3, [r2, #0]
 80006e0:	e000      	b.n	80006e4 <Controller_Car_execute+0x88>
	if(prevCarModeState == curCarModeState) return;
 80006e2:	bf00      	nop
}
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20000085 	.word	0x20000085
 80006f0:	20000086 	.word	0x20000086
 80006f4:	20000088 	.word	0x20000088

080006f8 <Controller_CarOFF_Run>:

void Controller_CarOFF_Run()
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	Motor_SetSpeed(&hLeftMotor, 0);
 80006fc:	2100      	movs	r1, #0
 80006fe:	4807      	ldr	r0, [pc, #28]	@ (800071c <Controller_CarOFF_Run+0x24>)
 8000700:	f000 fbbb 	bl	8000e7a <Motor_SetSpeed>
	Motor_SetSpeed(&hRightMotor, 0);
 8000704:	2100      	movs	r1, #0
 8000706:	4806      	ldr	r0, [pc, #24]	@ (8000720 <Controller_CarOFF_Run+0x28>)
 8000708:	f000 fbb7 	bl	8000e7a <Motor_SetSpeed>
	Presenter_Motor_Run(OFF);
 800070c:	2000      	movs	r0, #0
 800070e:	f000 f983 	bl	8000a18 <Presenter_Motor_Run>
	Presenter_UART_Run(OFF);
 8000712:	2000      	movs	r0, #0
 8000714:	f000 f9c2 	bl	8000a9c <Presenter_UART_Run>
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000114 	.word	0x20000114
 8000720:	2000012c 	.word	0x2000012c

08000724 <Controller_CarForward_Run>:
void Controller_CarForward_Run(int speedVal)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	if(speedVal > 1000) speedVal = 1000;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000732:	dd02      	ble.n	800073a <Controller_CarForward_Run+0x16>
 8000734:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000738:	607b      	str	r3, [r7, #4]
	Motor_SetSpeed(&hLeftMotor, speedVal);
 800073a:	6879      	ldr	r1, [r7, #4]
 800073c:	4808      	ldr	r0, [pc, #32]	@ (8000760 <Controller_CarForward_Run+0x3c>)
 800073e:	f000 fb9c 	bl	8000e7a <Motor_SetSpeed>
	Motor_SetSpeed(&hRightMotor, speedVal);
 8000742:	6879      	ldr	r1, [r7, #4]
 8000744:	4807      	ldr	r0, [pc, #28]	@ (8000764 <Controller_CarForward_Run+0x40>)
 8000746:	f000 fb98 	bl	8000e7a <Motor_SetSpeed>
	Presenter_Motor_Run(FORWARD);
 800074a:	2001      	movs	r0, #1
 800074c:	f000 f964 	bl	8000a18 <Presenter_Motor_Run>
	Presenter_UART_Run(FORWARD);
 8000750:	2001      	movs	r0, #1
 8000752:	f000 f9a3 	bl	8000a9c <Presenter_UART_Run>
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000114 	.word	0x20000114
 8000764:	2000012c 	.word	0x2000012c

08000768 <Controller_CarBackward_Run>:
void Controller_CarBackward_Run(int speedVal)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	if(speedVal > 1000) speedVal = 1000;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000776:	dd02      	ble.n	800077e <Controller_CarBackward_Run+0x16>
 8000778:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800077c:	607b      	str	r3, [r7, #4]
	Motor_SetSpeed(&hLeftMotor, speedVal);
 800077e:	6879      	ldr	r1, [r7, #4]
 8000780:	4808      	ldr	r0, [pc, #32]	@ (80007a4 <Controller_CarBackward_Run+0x3c>)
 8000782:	f000 fb7a 	bl	8000e7a <Motor_SetSpeed>
	Motor_SetSpeed(&hRightMotor, speedVal);
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	4807      	ldr	r0, [pc, #28]	@ (80007a8 <Controller_CarBackward_Run+0x40>)
 800078a:	f000 fb76 	bl	8000e7a <Motor_SetSpeed>
	Presenter_Motor_Run(BACKWARD);
 800078e:	2002      	movs	r0, #2
 8000790:	f000 f942 	bl	8000a18 <Presenter_Motor_Run>
	Presenter_UART_Run(BACKWARD);
 8000794:	2002      	movs	r0, #2
 8000796:	f000 f981 	bl	8000a9c <Presenter_UART_Run>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000114 	.word	0x20000114
 80007a8:	2000012c 	.word	0x2000012c

080007ac <Controller_CarRightForward_Run>:
void Controller_CarRightForward_Run(int speedVal, int speedDif)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
	if(speedVal > 1000) speedVal = 1000;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80007bc:	dd02      	ble.n	80007c4 <Controller_CarRightForward_Run+0x18>
 80007be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c2:	607b      	str	r3, [r7, #4]
	//if((speedVal+speedDif) > 1000) speedVal = 1000-speedDif;
	Motor_SetSpeed(&hLeftMotor, speedVal);
 80007c4:	6879      	ldr	r1, [r7, #4]
 80007c6:	480a      	ldr	r0, [pc, #40]	@ (80007f0 <Controller_CarRightForward_Run+0x44>)
 80007c8:	f000 fb57 	bl	8000e7a <Motor_SetSpeed>
	Motor_SetSpeed(&hRightMotor, speedVal-speedDif);
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	4619      	mov	r1, r3
 80007d4:	4807      	ldr	r0, [pc, #28]	@ (80007f4 <Controller_CarRightForward_Run+0x48>)
 80007d6:	f000 fb50 	bl	8000e7a <Motor_SetSpeed>
	Presenter_Motor_Run(RIGHT_FORWARD);
 80007da:	2003      	movs	r0, #3
 80007dc:	f000 f91c 	bl	8000a18 <Presenter_Motor_Run>
	Presenter_UART_Run(RIGHT_FORWARD);
 80007e0:	2003      	movs	r0, #3
 80007e2:	f000 f95b 	bl	8000a9c <Presenter_UART_Run>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000114 	.word	0x20000114
 80007f4:	2000012c 	.word	0x2000012c

080007f8 <Controller_CarLeftForward_Run>:
void Controller_CarLeftForward_Run(int speedVal, int speedDif)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
	if(speedVal > 1000) speedVal = 1000;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000808:	dd02      	ble.n	8000810 <Controller_CarLeftForward_Run+0x18>
 800080a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800080e:	607b      	str	r3, [r7, #4]
	//if(speedVal<speedDif) speedVal = 1000-speedDif;
	Motor_SetSpeed(&hLeftMotor, speedVal-speedDif);
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	4619      	mov	r1, r3
 8000818:	4808      	ldr	r0, [pc, #32]	@ (800083c <Controller_CarLeftForward_Run+0x44>)
 800081a:	f000 fb2e 	bl	8000e7a <Motor_SetSpeed>
	Motor_SetSpeed(&hRightMotor, speedVal);
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	4807      	ldr	r0, [pc, #28]	@ (8000840 <Controller_CarLeftForward_Run+0x48>)
 8000822:	f000 fb2a 	bl	8000e7a <Motor_SetSpeed>
	Presenter_Motor_Run(LEFT_FORWARD);
 8000826:	2004      	movs	r0, #4
 8000828:	f000 f8f6 	bl	8000a18 <Presenter_Motor_Run>
	Presenter_UART_Run(LEFT_FORWARD);
 800082c:	2004      	movs	r0, #4
 800082e:	f000 f935 	bl	8000a9c <Presenter_UART_Run>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000114 	.word	0x20000114
 8000840:	2000012c 	.word	0x2000012c

08000844 <Listener_ISR_Process>:
 * 1. Receive a string via UART to decide modeState & save in Model
 *
 */

void Listener_ISR_Process(uint8_t rcvData)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
	enQue_CarModeState(rcvData);
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	4618      	mov	r0, r3
 8000852:	f000 f965 	bl	8000b20 <enQue_CarModeState>
	if(rcvData == '\n')			// Check the last char in a string
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	2b0a      	cmp	r3, #10
 800085a:	d102      	bne.n	8000862 <Listener_ISR_Process+0x1e>
	{
		printf("rxCmplt\n");		// for debug
 800085c:	4803      	ldr	r0, [pc, #12]	@ (800086c <Listener_ISR_Process+0x28>)
 800085e:	f004 f9a1 	bl	8004ba4 <puts>
	}
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	08005884 	.word	0x08005884

08000870 <Listener_init>:

void Listener_init()
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
	CarModeState_Li = OFF;
 8000874:	4b03      	ldr	r3, [pc, #12]	@ (8000884 <Listener_init+0x14>)
 8000876:	2200      	movs	r2, #0
 8000878:	701a      	strb	r2, [r3, #0]
	Listener_clearModeBuf();
 800087a:	f000 f8a1 	bl	80009c0 <Listener_clearModeBuf>
}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	200000a1 	.word	0x200000a1

08000888 <Listener_CarMode_EventCheck>:

void Listener_CarMode_EventCheck()
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
  uint8_t ch = deQue_CarModeState();
 800088e:	f000 f957 	bl	8000b40 <deQue_CarModeState>
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
	if(Que_Car_isEmpty())
 8000896:	f000 f963 	bl	8000b60 <Que_Car_isEmpty>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d007      	beq.n	80008b0 <Listener_CarMode_EventCheck+0x28>
	{
		memset(CarModeBuf, 0, sizeof(CarModeBuf));
 80008a0:	2214      	movs	r2, #20
 80008a2:	2100      	movs	r1, #0
 80008a4:	483d      	ldr	r0, [pc, #244]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 80008a6:	f004 fa5d 	bl	8004d64 <memset>
		index_carmodebuf = 0;
 80008aa:	4b3d      	ldr	r3, [pc, #244]	@ (80009a0 <Listener_CarMode_EventCheck+0x118>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	701a      	strb	r2, [r3, #0]
	}
	if(ch)
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00e      	beq.n	80008d4 <Listener_CarMode_EventCheck+0x4c>
	{
		printf("%c\n", ch);		// for debug
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	4619      	mov	r1, r3
 80008ba:	483a      	ldr	r0, [pc, #232]	@ (80009a4 <Listener_CarMode_EventCheck+0x11c>)
 80008bc:	f004 f90a 	bl	8004ad4 <iprintf>
		CarModeBuf[index_carmodebuf++] = ch;
 80008c0:	4b37      	ldr	r3, [pc, #220]	@ (80009a0 <Listener_CarMode_EventCheck+0x118>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	1c5a      	adds	r2, r3, #1
 80008c6:	b2d1      	uxtb	r1, r2
 80008c8:	4a35      	ldr	r2, [pc, #212]	@ (80009a0 <Listener_CarMode_EventCheck+0x118>)
 80008ca:	7011      	strb	r1, [r2, #0]
 80008cc:	4619      	mov	r1, r3
 80008ce:	4a33      	ldr	r2, [pc, #204]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	5453      	strb	r3, [r2, r1]
	}

	if (strcmp(CarModeBuf, "OFF") == 0)
 80008d4:	4934      	ldr	r1, [pc, #208]	@ (80009a8 <Listener_CarMode_EventCheck+0x120>)
 80008d6:	4831      	ldr	r0, [pc, #196]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 80008d8:	f7ff fc82 	bl	80001e0 <strcmp>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10d      	bne.n	80008fe <Listener_CarMode_EventCheck+0x76>
	{
		CarModeState_Li = OFF;
 80008e2:	4b32      	ldr	r3, [pc, #200]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
		Model_setCarModeState(CarModeState_Li);
 80008e8:	4b30      	ldr	r3, [pc, #192]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f000 f97d 	bl	8000bec <Model_setCarModeState>
		printf("%s\n", CarModeBuf);		// for debug
 80008f2:	482a      	ldr	r0, [pc, #168]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 80008f4:	f004 f956 	bl	8004ba4 <puts>
		Listener_clearModeBuf();
 80008f8:	f000 f862 	bl	80009c0 <Listener_clearModeBuf>
	{
		CarModeState_Li = LEFT_FORWARD;
		Model_setCarModeState(CarModeState_Li);
		Listener_clearModeBuf();
	}
}
 80008fc:	e049      	b.n	8000992 <Listener_CarMode_EventCheck+0x10a>
	else if (strcmp(CarModeBuf, "FORW") == 0)
 80008fe:	492c      	ldr	r1, [pc, #176]	@ (80009b0 <Listener_CarMode_EventCheck+0x128>)
 8000900:	4826      	ldr	r0, [pc, #152]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 8000902:	f7ff fc6d 	bl	80001e0 <strcmp>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d10d      	bne.n	8000928 <Listener_CarMode_EventCheck+0xa0>
		CarModeState_Li = FORWARD;
 800090c:	4b27      	ldr	r3, [pc, #156]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
		Model_setCarModeState(CarModeState_Li);
 8000912:	4b26      	ldr	r3, [pc, #152]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	4618      	mov	r0, r3
 8000918:	f000 f968 	bl	8000bec <Model_setCarModeState>
		printf("%s\n", CarModeBuf);		// for debug
 800091c:	481f      	ldr	r0, [pc, #124]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 800091e:	f004 f941 	bl	8004ba4 <puts>
		Listener_clearModeBuf();
 8000922:	f000 f84d 	bl	80009c0 <Listener_clearModeBuf>
}
 8000926:	e034      	b.n	8000992 <Listener_CarMode_EventCheck+0x10a>
	else if (strcmp(CarModeBuf, "BACK") == 0)
 8000928:	4922      	ldr	r1, [pc, #136]	@ (80009b4 <Listener_CarMode_EventCheck+0x12c>)
 800092a:	481c      	ldr	r0, [pc, #112]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 800092c:	f7ff fc58 	bl	80001e0 <strcmp>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d10a      	bne.n	800094c <Listener_CarMode_EventCheck+0xc4>
		CarModeState_Li = BACKWARD;
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 8000938:	2202      	movs	r2, #2
 800093a:	701a      	strb	r2, [r3, #0]
		Model_setCarModeState(CarModeState_Li);
 800093c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f000 f953 	bl	8000bec <Model_setCarModeState>
		Listener_clearModeBuf();
 8000946:	f000 f83b 	bl	80009c0 <Listener_clearModeBuf>
}
 800094a:	e022      	b.n	8000992 <Listener_CarMode_EventCheck+0x10a>
	else if (strcmp(CarModeBuf, "RIGHT") == 0)
 800094c:	491a      	ldr	r1, [pc, #104]	@ (80009b8 <Listener_CarMode_EventCheck+0x130>)
 800094e:	4813      	ldr	r0, [pc, #76]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 8000950:	f7ff fc46 	bl	80001e0 <strcmp>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d10a      	bne.n	8000970 <Listener_CarMode_EventCheck+0xe8>
		CarModeState_Li = RIGHT_FORWARD;
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 800095c:	2203      	movs	r2, #3
 800095e:	701a      	strb	r2, [r3, #0]
		Model_setCarModeState(CarModeState_Li);
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	4618      	mov	r0, r3
 8000966:	f000 f941 	bl	8000bec <Model_setCarModeState>
		Listener_clearModeBuf();
 800096a:	f000 f829 	bl	80009c0 <Listener_clearModeBuf>
}
 800096e:	e010      	b.n	8000992 <Listener_CarMode_EventCheck+0x10a>
	else if (strcmp(CarModeBuf, "LEFT") == 0)
 8000970:	4912      	ldr	r1, [pc, #72]	@ (80009bc <Listener_CarMode_EventCheck+0x134>)
 8000972:	480a      	ldr	r0, [pc, #40]	@ (800099c <Listener_CarMode_EventCheck+0x114>)
 8000974:	f7ff fc34 	bl	80001e0 <strcmp>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d109      	bne.n	8000992 <Listener_CarMode_EventCheck+0x10a>
		CarModeState_Li = LEFT_FORWARD;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 8000980:	2204      	movs	r2, #4
 8000982:	701a      	strb	r2, [r3, #0]
		Model_setCarModeState(CarModeState_Li);
 8000984:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <Listener_CarMode_EventCheck+0x124>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 f92f 	bl	8000bec <Model_setCarModeState>
		Listener_clearModeBuf();
 800098e:	f000 f817 	bl	80009c0 <Listener_clearModeBuf>
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	2000008c 	.word	0x2000008c
 80009a0:	200000a0 	.word	0x200000a0
 80009a4:	0800588c 	.word	0x0800588c
 80009a8:	08005890 	.word	0x08005890
 80009ac:	200000a1 	.word	0x200000a1
 80009b0:	08005894 	.word	0x08005894
 80009b4:	0800589c 	.word	0x0800589c
 80009b8:	080058a4 	.word	0x080058a4
 80009bc:	080058ac 	.word	0x080058ac

080009c0 <Listener_clearModeBuf>:

void Listener_clearModeBuf()
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	memset(CarModeBuf, 0, sizeof(CarModeBuf));
 80009c4:	2214      	movs	r2, #20
 80009c6:	2100      	movs	r1, #0
 80009c8:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <Listener_clearModeBuf+0x20>)
 80009ca:	f004 f9cb 	bl	8004d64 <memset>
	index_carmodebuf = 0;
 80009ce:	4b05      	ldr	r3, [pc, #20]	@ (80009e4 <Listener_clearModeBuf+0x24>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
	printf("ClearBuffer\n");		// for debug
 80009d4:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <Listener_clearModeBuf+0x28>)
 80009d6:	f004 f8e5 	bl	8004ba4 <puts>
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	2000008c 	.word	0x2000008c
 80009e4:	200000a0 	.word	0x200000a0
 80009e8:	080058b4 	.word	0x080058b4

080009ec <_write>:
 * 2. Motor : Forward, Back, ...
 *
 */

int _write(int file, char *ptr, int len)		// for printf() function
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 1000);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a00:	68b9      	ldr	r1, [r7, #8]
 8000a02:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <_write+0x28>)
 8000a04:	f002 ff9e 	bl	8003944 <HAL_UART_Transmit>

	return len;
 8000a08:	687b      	ldr	r3, [r7, #4]
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3710      	adds	r7, #16
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000274 	.word	0x20000274

08000a18 <Presenter_Motor_Run>:

void Presenter_Motor_Run(uint8_t state)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2b04      	cmp	r3, #4
 8000a26:	d830      	bhi.n	8000a8a <Presenter_Motor_Run+0x72>
 8000a28:	a201      	add	r2, pc, #4	@ (adr r2, 8000a30 <Presenter_Motor_Run+0x18>)
 8000a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a2e:	bf00      	nop
 8000a30:	08000a45 	.word	0x08000a45
 8000a34:	08000a53 	.word	0x08000a53
 8000a38:	08000a61 	.word	0x08000a61
 8000a3c:	08000a6f 	.word	0x08000a6f
 8000a40:	08000a7d 	.word	0x08000a7d
	{
		case OFF:
			Motor_Stop(&hLeftMotor);
 8000a44:	4813      	ldr	r0, [pc, #76]	@ (8000a94 <Presenter_Motor_Run+0x7c>)
 8000a46:	f000 f9b8 	bl	8000dba <Motor_Stop>
			Motor_Stop(&hRightMotor);
 8000a4a:	4813      	ldr	r0, [pc, #76]	@ (8000a98 <Presenter_Motor_Run+0x80>)
 8000a4c:	f000 f9b5 	bl	8000dba <Motor_Stop>
			break;
 8000a50:	e01b      	b.n	8000a8a <Presenter_Motor_Run+0x72>

		case FORWARD:
			Motor_Forward(&hLeftMotor);
 8000a52:	4810      	ldr	r0, [pc, #64]	@ (8000a94 <Presenter_Motor_Run+0x7c>)
 8000a54:	f000 f9d1 	bl	8000dfa <Motor_Forward>
			Motor_Forward(&hRightMotor);
 8000a58:	480f      	ldr	r0, [pc, #60]	@ (8000a98 <Presenter_Motor_Run+0x80>)
 8000a5a:	f000 f9ce 	bl	8000dfa <Motor_Forward>
			break;
 8000a5e:	e014      	b.n	8000a8a <Presenter_Motor_Run+0x72>

		case BACKWARD:
			Motor_Backward(&hLeftMotor);
 8000a60:	480c      	ldr	r0, [pc, #48]	@ (8000a94 <Presenter_Motor_Run+0x7c>)
 8000a62:	f000 f9ea 	bl	8000e3a <Motor_Backward>
			Motor_Backward(&hRightMotor);
 8000a66:	480c      	ldr	r0, [pc, #48]	@ (8000a98 <Presenter_Motor_Run+0x80>)
 8000a68:	f000 f9e7 	bl	8000e3a <Motor_Backward>
			break;
 8000a6c:	e00d      	b.n	8000a8a <Presenter_Motor_Run+0x72>

		case RIGHT_FORWARD:
			Motor_Forward(&hLeftMotor);
 8000a6e:	4809      	ldr	r0, [pc, #36]	@ (8000a94 <Presenter_Motor_Run+0x7c>)
 8000a70:	f000 f9c3 	bl	8000dfa <Motor_Forward>
			Motor_Forward(&hRightMotor);
 8000a74:	4808      	ldr	r0, [pc, #32]	@ (8000a98 <Presenter_Motor_Run+0x80>)
 8000a76:	f000 f9c0 	bl	8000dfa <Motor_Forward>
			break;
 8000a7a:	e006      	b.n	8000a8a <Presenter_Motor_Run+0x72>

		case LEFT_FORWARD:
			Motor_Forward(&hLeftMotor);
 8000a7c:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <Presenter_Motor_Run+0x7c>)
 8000a7e:	f000 f9bc 	bl	8000dfa <Motor_Forward>
			Motor_Forward(&hRightMotor);
 8000a82:	4805      	ldr	r0, [pc, #20]	@ (8000a98 <Presenter_Motor_Run+0x80>)
 8000a84:	f000 f9b9 	bl	8000dfa <Motor_Forward>
			break;
 8000a88:	bf00      	nop
	}
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000114 	.word	0x20000114
 8000a98:	2000012c 	.word	0x2000012c

08000a9c <Presenter_UART_Run>:

void Presenter_UART_Run(uint8_t state)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	2b04      	cmp	r3, #4
 8000aaa:	d821      	bhi.n	8000af0 <Presenter_UART_Run+0x54>
 8000aac:	a201      	add	r2, pc, #4	@ (adr r2, 8000ab4 <Presenter_UART_Run+0x18>)
 8000aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab2:	bf00      	nop
 8000ab4:	08000ac9 	.word	0x08000ac9
 8000ab8:	08000ad1 	.word	0x08000ad1
 8000abc:	08000ad9 	.word	0x08000ad9
 8000ac0:	08000ae1 	.word	0x08000ae1
 8000ac4:	08000ae9 	.word	0x08000ae9
	{
		case OFF:
			printf("Mode : OFF\n");
 8000ac8:	480b      	ldr	r0, [pc, #44]	@ (8000af8 <Presenter_UART_Run+0x5c>)
 8000aca:	f004 f86b 	bl	8004ba4 <puts>
			break;
 8000ace:	e00f      	b.n	8000af0 <Presenter_UART_Run+0x54>

		case FORWARD:
			printf("Mode : Forward\n");
 8000ad0:	480a      	ldr	r0, [pc, #40]	@ (8000afc <Presenter_UART_Run+0x60>)
 8000ad2:	f004 f867 	bl	8004ba4 <puts>
			break;
 8000ad6:	e00b      	b.n	8000af0 <Presenter_UART_Run+0x54>

		case BACKWARD:
			printf("Mode : Backward\n");
 8000ad8:	4809      	ldr	r0, [pc, #36]	@ (8000b00 <Presenter_UART_Run+0x64>)
 8000ada:	f004 f863 	bl	8004ba4 <puts>
			break;
 8000ade:	e007      	b.n	8000af0 <Presenter_UART_Run+0x54>

		case RIGHT_FORWARD:
			printf("Mode : RightForward\n");
 8000ae0:	4808      	ldr	r0, [pc, #32]	@ (8000b04 <Presenter_UART_Run+0x68>)
 8000ae2:	f004 f85f 	bl	8004ba4 <puts>
			break;
 8000ae6:	e003      	b.n	8000af0 <Presenter_UART_Run+0x54>

		case LEFT_FORWARD:
			printf("Mode : LeftForward\n");
 8000ae8:	4807      	ldr	r0, [pc, #28]	@ (8000b08 <Presenter_UART_Run+0x6c>)
 8000aea:	f004 f85b 	bl	8004ba4 <puts>
			break;
 8000aee:	bf00      	nop
	}
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	080058c0 	.word	0x080058c0
 8000afc:	080058cc 	.word	0x080058cc
 8000b00:	080058dc 	.word	0x080058dc
 8000b04:	080058ec 	.word	0x080058ec
 8000b08:	08005900 	.word	0x08005900

08000b0c <Que_Car_init>:
 */

Que_t carmodeQue;

void Que_Car_init()
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	Que_init(&carmodeQue);
 8000b10:	4802      	ldr	r0, [pc, #8]	@ (8000b1c <Que_Car_init+0x10>)
 8000b12:	f000 f87b 	bl	8000c0c <Que_init>
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200000a4 	.word	0x200000a4

08000b20 <enQue_CarModeState>:

void enQue_CarModeState(uint8_t data)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	71fb      	strb	r3, [r7, #7]
	enQue(&carmodeQue, data);
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4803      	ldr	r0, [pc, #12]	@ (8000b3c <enQue_CarModeState+0x1c>)
 8000b30:	f000 f8a2 	bl	8000c78 <enQue>
}
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	200000a4 	.word	0x200000a4

08000b40 <deQue_CarModeState>:

uint8_t deQue_CarModeState()
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
	uint8_t temp = deQue(&carmodeQue);
 8000b46:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <deQue_CarModeState+0x1c>)
 8000b48:	f000 f8c2 	bl	8000cd0 <deQue>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	71fb      	strb	r3, [r7, #7]

	return temp;
 8000b50:	79fb      	ldrb	r3, [r7, #7]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200000a4 	.word	0x200000a4

08000b60 <Que_Car_isEmpty>:

int Que_Car_isEmpty()
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
	return QueEmpty(&carmodeQue);
 8000b64:	4802      	ldr	r0, [pc, #8]	@ (8000b70 <Que_Car_isEmpty+0x10>)
 8000b66:	f000 f875 	bl	8000c54 <QueEmpty>
 8000b6a:	4603      	mov	r3, r0
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	200000a4 	.word	0x200000a4

08000b74 <Model_hardwareinit>:

uint8_t CarModeState_Mo;

void Model_hardwareinit(TIM_HandleTypeDef *motor_htim, TIM_HandleTypeDef *UltraLeft_htim,
		TIM_HandleTypeDef *UltraCenter_htim, TIM_HandleTypeDef *UltraRight_htim)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af04      	add	r7, sp, #16
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	603b      	str	r3, [r7, #0]
	Motor_init(&hLeftMotor, motor_htim, TIM_CHANNEL_1, LEFT_DIR1_Port,
 8000b82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b86:	9302      	str	r3, [sp, #8]
 8000b88:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc0 <Model_hardwareinit+0x4c>)
 8000b8a:	9301      	str	r3, [sp, #4]
 8000b8c:	2380      	movs	r3, #128	@ 0x80
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <Model_hardwareinit+0x50>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	68f9      	ldr	r1, [r7, #12]
 8000b96:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <Model_hardwareinit+0x54>)
 8000b98:	f000 f8f0 	bl	8000d7c <Motor_init>
			LEFT_DIR1_Port_Pin, LEFT_DIR2_Port, LEFT_DIR2_Port_Pin);
	Motor_init(&hRightMotor, motor_htim, TIM_CHANNEL_2, RIGHT_DIR1_Port,
 8000b9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ba0:	9302      	str	r3, [sp, #8]
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <Model_hardwareinit+0x58>)
 8000ba4:	9301      	str	r3, [sp, #4]
 8000ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <Model_hardwareinit+0x4c>)
 8000bae:	2204      	movs	r2, #4
 8000bb0:	68f9      	ldr	r1, [r7, #12]
 8000bb2:	4807      	ldr	r0, [pc, #28]	@ (8000bd0 <Model_hardwareinit+0x5c>)
 8000bb4:	f000 f8e2 	bl	8000d7c <Motor_init>
			RIGHT_DIR1_Port_Pin, RIGHT_DIR2_Port, RIGHT_DIR2_Port_Pin);
}
 8000bb8:	bf00      	nop
 8000bba:	3710      	adds	r7, #16
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40020000 	.word	0x40020000
 8000bc4:	40020800 	.word	0x40020800
 8000bc8:	20000114 	.word	0x20000114
 8000bcc:	40020400 	.word	0x40020400
 8000bd0:	2000012c 	.word	0x2000012c

08000bd4 <Model_getCarModeState>:


uint8_t Model_getCarModeState()
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
	return CarModeState_Mo;
 8000bd8:	4b03      	ldr	r3, [pc, #12]	@ (8000be8 <Model_getCarModeState+0x14>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	20000144 	.word	0x20000144

08000bec <Model_setCarModeState>:
void Model_setCarModeState(uint8_t data)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	71fb      	strb	r3, [r7, #7]
	CarModeState_Mo = data;
 8000bf6:	4a04      	ldr	r2, [pc, #16]	@ (8000c08 <Model_setCarModeState+0x1c>)
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	7013      	strb	r3, [r2, #0]
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	20000144 	.word	0x20000144

08000c0c <Que_init>:
 */

#include "Queue.h"

void Que_init(Que_t *Que)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	Que->head = 0;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2200      	movs	r2, #0
 8000c18:	669a      	str	r2, [r3, #104]	@ 0x68
	Que->tail = 0;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	665a      	str	r2, [r3, #100]	@ 0x64
	Que->QueCounter = 0;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <QueFull>:

uint8_t QueFull(Que_t *Que)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
	//if(head == ((tail+1) % BUF_SIZE))
	if(Que->QueCounter == BUF_SIZE)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000c3e:	2b64      	cmp	r3, #100	@ 0x64
 8000c40:	d101      	bne.n	8000c46 <QueFull+0x14>
		return 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	e000      	b.n	8000c48 <QueFull+0x16>
	else
		return 0;
 8000c46:	2300      	movs	r3, #0
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <QueEmpty>:
uint8_t QueEmpty(Que_t *Que)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	//if(head == tail)
	if(Que->QueCounter == 0)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d101      	bne.n	8000c68 <QueEmpty+0x14>
		return 1;
 8000c64:	2301      	movs	r3, #1
 8000c66:	e000      	b.n	8000c6a <QueEmpty+0x16>
	else
		return 0;
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <enQue>:

void enQue(Que_t *Que, uint8_t data)			// push(write)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	460b      	mov	r3, r1
 8000c82:	70fb      	strb	r3, [r7, #3]
	if(QueFull(Que)) return;
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f7ff ffd4 	bl	8000c32 <QueFull>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d119      	bne.n	8000cc4 <enQue+0x4c>

	Que->QueBuff[Que->tail] = data;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	78f9      	ldrb	r1, [r7, #3]
 8000c98:	54d1      	strb	r1, [r2, r3]
	Que->tail = (Que->tail+1) % BUF_SIZE;			// tail : 0~3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000c9e:	1c5a      	adds	r2, r3, #1
 8000ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ccc <enQue+0x54>)
 8000ca2:	fb83 1302 	smull	r1, r3, r3, r2
 8000ca6:	1159      	asrs	r1, r3, #5
 8000ca8:	17d3      	asrs	r3, r2, #31
 8000caa:	1acb      	subs	r3, r1, r3
 8000cac:	2164      	movs	r1, #100	@ 0x64
 8000cae:	fb01 f303 	mul.w	r3, r1, r3
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	6653      	str	r3, [r2, #100]	@ 0x64
	Que->QueCounter++;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000cbc:	1c5a      	adds	r2, r3, #1
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000cc2:	e000      	b.n	8000cc6 <enQue+0x4e>
	if(QueFull(Que)) return;
 8000cc4:	bf00      	nop
}
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	51eb851f 	.word	0x51eb851f

08000cd0 <deQue>:

uint8_t deQue(Que_t *Que)			// pop(read)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	if(QueEmpty(Que)) return 0;
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f7ff ffbb 	bl	8000c54 <QueEmpty>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <deQue+0x18>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	e019      	b.n	8000d1c <deQue+0x4c>

	uint8_t temp = Que->QueBuff[Que->head];
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	5cd3      	ldrb	r3, [r2, r3]
 8000cf0:	73fb      	strb	r3, [r7, #15]
	Que->head = (Que->head+1) % BUF_SIZE;			// head : 0~3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000cf6:	1c5a      	adds	r2, r3, #1
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <deQue+0x54>)
 8000cfa:	fb83 1302 	smull	r1, r3, r3, r2
 8000cfe:	1159      	asrs	r1, r3, #5
 8000d00:	17d3      	asrs	r3, r2, #31
 8000d02:	1acb      	subs	r3, r1, r3
 8000d04:	2164      	movs	r1, #100	@ 0x64
 8000d06:	fb01 f303 	mul.w	r3, r1, r3
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	6693      	str	r3, [r2, #104]	@ 0x68
	Que->QueCounter--;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000d14:	1e5a      	subs	r2, r3, #1
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	66da      	str	r2, [r3, #108]	@ 0x6c

	return temp;
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	51eb851f 	.word	0x51eb851f

08000d28 <DelayInit>:

#include "delayUS.h"


void DelayInit(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <DelayInit+0x4c>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <DelayInit+0x4c>)
 8000d32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000d36:	60d3      	str	r3, [r2, #12]
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000d38:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <DelayInit+0x4c>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d74 <DelayInit+0x4c>)
 8000d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d42:	60d3      	str	r3, [r2, #12]

	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000d44:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <DelayInit+0x50>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0b      	ldr	r2, [pc, #44]	@ (8000d78 <DelayInit+0x50>)
 8000d4a:	f023 0301 	bic.w	r3, r3, #1
 8000d4e:	6013      	str	r3, [r2, #0]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <DelayInit+0x50>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <DelayInit+0x50>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6013      	str	r3, [r2, #0]

	DWT->CYCCNT = 0;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <DelayInit+0x50>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM volatile ("NOP");
 8000d62:	bf00      	nop
	__ASM volatile ("NOP");
 8000d64:	bf00      	nop
	__ASM volatile ("NOP");
 8000d66:	bf00      	nop
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000edf0 	.word	0xe000edf0
 8000d78:	e0001000 	.word	0xe0001000

08000d7c <Motor_init>:
void Motor_init(Motor_t *Motor,
			TIM_HandleTypeDef *htim,
			uint32_t Channel,
			GPIO_TypeDef *Dir1_GPIO, uint16_t Dir1_GPIO_Pin,
			GPIO_TypeDef *Dir2_GPIO, uint16_t Dir2_GPIO_Pin)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
 8000d88:	603b      	str	r3, [r7, #0]
	Motor->htim = htim;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	68ba      	ldr	r2, [r7, #8]
 8000d8e:	601a      	str	r2, [r3, #0]
	Motor->Channel = Channel;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	605a      	str	r2, [r3, #4]
	Motor->Dir1_GPIO = Dir1_GPIO;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	683a      	ldr	r2, [r7, #0]
 8000d9a:	609a      	str	r2, [r3, #8]
	Motor->Dir1_GPIO_Pin = Dir1_GPIO_Pin;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	8b3a      	ldrh	r2, [r7, #24]
 8000da0:	819a      	strh	r2, [r3, #12]
	Motor->Dir2_GPIO = Dir2_GPIO;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	69fa      	ldr	r2, [r7, #28]
 8000da6:	611a      	str	r2, [r3, #16]
	Motor->Dir2_GPIO_Pin = Dir2_GPIO_Pin;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	8c3a      	ldrh	r2, [r7, #32]
 8000dac:	829a      	strh	r2, [r3, #20]

}
 8000dae:	bf00      	nop
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <Motor_Stop>:
void Motor_Stop(Motor_t *Motor)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b082      	sub	sp, #8
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(Motor->Dir1_GPIO, Motor->Dir1_GPIO_Pin, RESET);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6898      	ldr	r0, [r3, #8]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	899b      	ldrh	r3, [r3, #12]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f001 f8e7 	bl	8001fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor->Dir2_GPIO, Motor->Dir2_GPIO_Pin, RESET);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6918      	ldr	r0, [r3, #16]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	8a9b      	ldrh	r3, [r3, #20]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f001 f8df 	bl	8001fa0 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(Motor->htim, Motor->Channel);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	4619      	mov	r1, r3
 8000dec:	4610      	mov	r0, r2
 8000dee:	f002 f825 	bl	8002e3c <HAL_TIM_PWM_Stop>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <Motor_Forward>:
void Motor_Forward(Motor_t *Motor)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(Motor->Dir1_GPIO, Motor->Dir1_GPIO_Pin, RESET);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6898      	ldr	r0, [r3, #8]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	899b      	ldrh	r3, [r3, #12]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f001 f8c7 	bl	8001fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor->Dir2_GPIO, Motor->Dir2_GPIO_Pin, SET);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6918      	ldr	r0, [r3, #16]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	8a9b      	ldrh	r3, [r3, #20]
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	f001 f8bf 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(Motor->htim, Motor->Channel);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	f001 ff55 	bl	8002cdc <HAL_TIM_PWM_Start>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <Motor_Backward>:
void Motor_Backward(Motor_t *Motor)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(Motor->Dir1_GPIO, Motor->Dir1_GPIO_Pin, SET);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6898      	ldr	r0, [r3, #8]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	899b      	ldrh	r3, [r3, #12]
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f001 f8a7 	bl	8001fa0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor->Dir2_GPIO, Motor->Dir2_GPIO_Pin, RESET);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6918      	ldr	r0, [r3, #16]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	8a9b      	ldrh	r3, [r3, #20]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f001 f89f 	bl	8001fa0 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(Motor->htim, Motor->Channel);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	f001 ff35 	bl	8002cdc <HAL_TIM_PWM_Start>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_t *Motor, int speedVal)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	b083      	sub	sp, #12
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
 8000e82:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, speedVal);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d105      	bne.n	8000e98 <Motor_SetSpeed+0x1e>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	683a      	ldr	r2, [r7, #0]
 8000e94:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e96:	e018      	b.n	8000eca <Motor_SetSpeed+0x50>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, speedVal);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	d105      	bne.n	8000eac <Motor_SetSpeed+0x32>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000eaa:	e00e      	b.n	8000eca <Motor_SetSpeed+0x50>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, speedVal);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	2b08      	cmp	r3, #8
 8000eb2:	d105      	bne.n	8000ec0 <Motor_SetSpeed+0x46>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000ebe:	e004      	b.n	8000eca <Motor_SetSpeed+0x50>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, speedVal);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f000 fcc7 	bl	800186c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f811 	bl	8000f04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 f9ed 	bl	80012c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ee6:	f000 f875 	bl	8000fd4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000eea:	f000 f93d 	bl	8001168 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000eee:	f000 f9bd 	bl	800126c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000ef2:	f000 f89d 	bl	8001030 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000ef6:	f000 f8eb 	bl	80010d0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  AP_Main_init();
 8000efa:	f7ff fb6d 	bl	80005d8 <AP_Main_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  	AP_Main_execute();
 8000efe:	f7ff fb8d 	bl	800061c <AP_Main_execute>
 8000f02:	e7fc      	b.n	8000efe <main+0x28>

08000f04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b094      	sub	sp, #80	@ 0x50
 8000f08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0a:	f107 0320 	add.w	r3, r7, #32
 8000f0e:	2230      	movs	r2, #48	@ 0x30
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f003 ff26 	bl	8004d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <SystemClock_Config+0xc8>)
 8000f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f30:	4a26      	ldr	r2, [pc, #152]	@ (8000fcc <SystemClock_Config+0xc8>)
 8000f32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f38:	4b24      	ldr	r3, [pc, #144]	@ (8000fcc <SystemClock_Config+0xc8>)
 8000f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f44:	2300      	movs	r3, #0
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	4b21      	ldr	r3, [pc, #132]	@ (8000fd0 <SystemClock_Config+0xcc>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a20      	ldr	r2, [pc, #128]	@ (8000fd0 <SystemClock_Config+0xcc>)
 8000f4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd0 <SystemClock_Config+0xcc>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f60:	2301      	movs	r3, #1
 8000f62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f6e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f74:	2304      	movs	r3, #4
 8000f76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000f78:	2364      	movs	r3, #100	@ 0x64
 8000f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f80:	2304      	movs	r3, #4
 8000f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f84:	f107 0320 	add.w	r3, r7, #32
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f001 f967 	bl	800225c <HAL_RCC_OscConfig>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f94:	f000 fa20 	bl	80013d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f98:	230f      	movs	r3, #15
 8000f9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fae:	f107 030c 	add.w	r3, r7, #12
 8000fb2:	2103      	movs	r1, #3
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f001 fbc9 	bl	800274c <HAL_RCC_ClockConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fc0:	f000 fa0a 	bl	80013d8 <Error_Handler>
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	3750      	adds	r7, #80	@ 0x50
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40007000 	.word	0x40007000

08000fd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	@ (8001024 <MX_I2C1_Init+0x50>)
 8000fda:	4a13      	ldr	r2, [pc, #76]	@ (8001028 <MX_I2C1_Init+0x54>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fde:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <MX_I2C1_Init+0x50>)
 8000fe0:	4a12      	ldr	r2, [pc, #72]	@ (800102c <MX_I2C1_Init+0x58>)
 8000fe2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <MX_I2C1_Init+0x50>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <MX_I2C1_Init+0x50>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <MX_I2C1_Init+0x50>)
 8000ff2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ff6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <MX_I2C1_Init+0x50>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <MX_I2C1_Init+0x50>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001004:	4b07      	ldr	r3, [pc, #28]	@ (8001024 <MX_I2C1_Init+0x50>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800100a:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <MX_I2C1_Init+0x50>)
 800100c:	2200      	movs	r2, #0
 800100e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	@ (8001024 <MX_I2C1_Init+0x50>)
 8001012:	f000 ffdf 	bl	8001fd4 <HAL_I2C_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800101c:	f000 f9dc 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000148 	.word	0x20000148
 8001028:	40005400 	.word	0x40005400
 800102c:	000186a0 	.word	0x000186a0

08001030 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800104c:	4b1e      	ldr	r3, [pc, #120]	@ (80010c8 <MX_TIM1_Init+0x98>)
 800104e:	4a1f      	ldr	r2, [pc, #124]	@ (80010cc <MX_TIM1_Init+0x9c>)
 8001050:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001052:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_TIM1_Init+0x98>)
 8001054:	2263      	movs	r2, #99	@ 0x63
 8001056:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_TIM1_Init+0x98>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_TIM1_Init+0x98>)
 8001060:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001064:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001066:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_TIM1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800106c:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_TIM1_Init+0x98>)
 800106e:	2200      	movs	r2, #0
 8001070:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_TIM1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001078:	4813      	ldr	r0, [pc, #76]	@ (80010c8 <MX_TIM1_Init+0x98>)
 800107a:	f001 fd87 	bl	8002b8c <HAL_TIM_Base_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001084:	f000 f9a8 	bl	80013d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001088:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	4619      	mov	r1, r3
 8001094:	480c      	ldr	r0, [pc, #48]	@ (80010c8 <MX_TIM1_Init+0x98>)
 8001096:	f001 fff7 	bl	8003088 <HAL_TIM_ConfigClockSource>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80010a0:	f000 f99a 	bl	80013d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a4:	2300      	movs	r3, #0
 80010a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_TIM1_Init+0x98>)
 80010b2:	f002 fb89 	bl	80037c8 <HAL_TIMEx_MasterConfigSynchronization>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80010bc:	f000 f98c 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	2000019c 	.word	0x2000019c
 80010cc:	40010000 	.word	0x40010000

080010d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d6:	f107 0308 	add.w	r3, r7, #8
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e4:	463b      	mov	r3, r7
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <MX_TIM2_Init+0x94>)
 80010ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <MX_TIM2_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <MX_TIM2_Init+0x94>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001100:	4b18      	ldr	r3, [pc, #96]	@ (8001164 <MX_TIM2_Init+0x94>)
 8001102:	f04f 32ff 	mov.w	r2, #4294967295
 8001106:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <MX_TIM2_Init+0x94>)
 800110a:	2200      	movs	r2, #0
 800110c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110e:	4b15      	ldr	r3, [pc, #84]	@ (8001164 <MX_TIM2_Init+0x94>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001114:	4813      	ldr	r0, [pc, #76]	@ (8001164 <MX_TIM2_Init+0x94>)
 8001116:	f001 fd39 	bl	8002b8c <HAL_TIM_Base_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001120:	f000 f95a 	bl	80013d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001124:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001128:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	4619      	mov	r1, r3
 8001130:	480c      	ldr	r0, [pc, #48]	@ (8001164 <MX_TIM2_Init+0x94>)
 8001132:	f001 ffa9 	bl	8003088 <HAL_TIM_ConfigClockSource>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800113c:	f000 f94c 	bl	80013d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001140:	2300      	movs	r3, #0
 8001142:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001148:	463b      	mov	r3, r7
 800114a:	4619      	mov	r1, r3
 800114c:	4805      	ldr	r0, [pc, #20]	@ (8001164 <MX_TIM2_Init+0x94>)
 800114e:	f002 fb3b 	bl	80037c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001158:	f000 f93e 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800115c:	bf00      	nop
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200001e4 	.word	0x200001e4

08001168 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08e      	sub	sp, #56	@ 0x38
 800116c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
 8001194:	615a      	str	r2, [r3, #20]
 8001196:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001198:	4b32      	ldr	r3, [pc, #200]	@ (8001264 <MX_TIM3_Init+0xfc>)
 800119a:	4a33      	ldr	r2, [pc, #204]	@ (8001268 <MX_TIM3_Init+0x100>)
 800119c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 800119e:	4b31      	ldr	r3, [pc, #196]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80011aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011be:	4829      	ldr	r0, [pc, #164]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011c0:	f001 fce4 	bl	8002b8c <HAL_TIM_Base_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80011ca:	f000 f905 	bl	80013d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	4619      	mov	r1, r3
 80011da:	4822      	ldr	r0, [pc, #136]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011dc:	f001 ff54 	bl	8003088 <HAL_TIM_ConfigClockSource>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80011e6:	f000 f8f7 	bl	80013d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011ea:	481e      	ldr	r0, [pc, #120]	@ (8001264 <MX_TIM3_Init+0xfc>)
 80011ec:	f001 fd1d 	bl	8002c2a <HAL_TIM_PWM_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011f6:	f000 f8ef 	bl	80013d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fa:	2300      	movs	r3, #0
 80011fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001202:	f107 0320 	add.w	r3, r7, #32
 8001206:	4619      	mov	r1, r3
 8001208:	4816      	ldr	r0, [pc, #88]	@ (8001264 <MX_TIM3_Init+0xfc>)
 800120a:	f002 fadd 	bl	80037c8 <HAL_TIMEx_MasterConfigSynchronization>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001214:	f000 f8e0 	bl	80013d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001218:	2360      	movs	r3, #96	@ 0x60
 800121a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	2200      	movs	r2, #0
 800122c:	4619      	mov	r1, r3
 800122e:	480d      	ldr	r0, [pc, #52]	@ (8001264 <MX_TIM3_Init+0xfc>)
 8001230:	f001 fe68 	bl	8002f04 <HAL_TIM_PWM_ConfigChannel>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800123a:	f000 f8cd 	bl	80013d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	2204      	movs	r2, #4
 8001242:	4619      	mov	r1, r3
 8001244:	4807      	ldr	r0, [pc, #28]	@ (8001264 <MX_TIM3_Init+0xfc>)
 8001246:	f001 fe5d 	bl	8002f04 <HAL_TIM_PWM_ConfigChannel>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001250:	f000 f8c2 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001254:	4803      	ldr	r0, [pc, #12]	@ (8001264 <MX_TIM3_Init+0xfc>)
 8001256:	f000 f981 	bl	800155c <HAL_TIM_MspPostInit>

}
 800125a:	bf00      	nop
 800125c:	3738      	adds	r7, #56	@ 0x38
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	2000022c 	.word	0x2000022c
 8001268:	40000400 	.word	0x40000400

0800126c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001270:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 8001272:	4a12      	ldr	r2, [pc, #72]	@ (80012bc <MX_USART2_UART_Init+0x50>)
 8001274:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001276:	4b10      	ldr	r3, [pc, #64]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 8001278:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800127c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800127e:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 8001280:	2200      	movs	r2, #0
 8001282:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001284:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800128a:	4b0b      	ldr	r3, [pc, #44]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 800128c:	2200      	movs	r2, #0
 800128e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001290:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 8001292:	220c      	movs	r2, #12
 8001294:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001296:	4b08      	ldr	r3, [pc, #32]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800129c:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012a2:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <MX_USART2_UART_Init+0x4c>)
 80012a4:	f002 fafe 	bl	80038a4 <HAL_UART_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012ae:	f000 f893 	bl	80013d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000274 	.word	0x20000274
 80012bc:	40004400 	.word	0x40004400

080012c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c6:	f107 0314 	add.w	r3, r7, #20
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	4b3b      	ldr	r3, [pc, #236]	@ (80013c8 <MX_GPIO_Init+0x108>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	4a3a      	ldr	r2, [pc, #232]	@ (80013c8 <MX_GPIO_Init+0x108>)
 80012e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e6:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <MX_GPIO_Init+0x108>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	4b34      	ldr	r3, [pc, #208]	@ (80013c8 <MX_GPIO_Init+0x108>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	4a33      	ldr	r2, [pc, #204]	@ (80013c8 <MX_GPIO_Init+0x108>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6313      	str	r3, [r2, #48]	@ 0x30
 8001302:	4b31      	ldr	r3, [pc, #196]	@ (80013c8 <MX_GPIO_Init+0x108>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b2d      	ldr	r3, [pc, #180]	@ (80013c8 <MX_GPIO_Init+0x108>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a2c      	ldr	r2, [pc, #176]	@ (80013c8 <MX_GPIO_Init+0x108>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b2a      	ldr	r3, [pc, #168]	@ (80013c8 <MX_GPIO_Init+0x108>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b26      	ldr	r3, [pc, #152]	@ (80013c8 <MX_GPIO_Init+0x108>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4a25      	ldr	r2, [pc, #148]	@ (80013c8 <MX_GPIO_Init+0x108>)
 8001334:	f043 0304 	orr.w	r3, r3, #4
 8001338:	6313      	str	r3, [r2, #48]	@ 0x30
 800133a:	4b23      	ldr	r3, [pc, #140]	@ (80013c8 <MX_GPIO_Init+0x108>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor2_IN2_GPIO_Port, Motor2_IN2_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800134c:	481f      	ldr	r0, [pc, #124]	@ (80013cc <MX_GPIO_Init+0x10c>)
 800134e:	f000 fe27 	bl	8001fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor1_IN1_GPIO_Port, Motor1_IN1_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2180      	movs	r1, #128	@ 0x80
 8001356:	481e      	ldr	r0, [pc, #120]	@ (80013d0 <MX_GPIO_Init+0x110>)
 8001358:	f000 fe22 	bl	8001fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Motor2_IN1_Pin|Motor1_IN2_Pin, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001362:	481c      	ldr	r0, [pc, #112]	@ (80013d4 <MX_GPIO_Init+0x114>)
 8001364:	f000 fe1c 	bl	8001fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Motor2_IN2_Pin */
  GPIO_InitStruct.Pin = Motor2_IN2_Pin;
 8001368:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800136c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001376:	2300      	movs	r3, #0
 8001378:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor2_IN2_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	4812      	ldr	r0, [pc, #72]	@ (80013cc <MX_GPIO_Init+0x10c>)
 8001382:	f000 fc89 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor1_IN1_Pin */
  GPIO_InitStruct.Pin = Motor1_IN1_Pin;
 8001386:	2380      	movs	r3, #128	@ 0x80
 8001388:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor1_IN1_GPIO_Port, &GPIO_InitStruct);
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4619      	mov	r1, r3
 800139c:	480c      	ldr	r0, [pc, #48]	@ (80013d0 <MX_GPIO_Init+0x110>)
 800139e:	f000 fc7b 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor2_IN1_Pin Motor1_IN2_Pin */
  GPIO_InitStruct.Pin = Motor2_IN1_Pin|Motor1_IN2_Pin;
 80013a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2300      	movs	r3, #0
 80013b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4619      	mov	r1, r3
 80013ba:	4806      	ldr	r0, [pc, #24]	@ (80013d4 <MX_GPIO_Init+0x114>)
 80013bc:	f000 fc6c 	bl	8001c98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013c0:	bf00      	nop
 80013c2:	3728      	adds	r7, #40	@ 0x28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40023800 	.word	0x40023800
 80013cc:	40020400 	.word	0x40020400
 80013d0:	40020800 	.word	0x40020800
 80013d4:	40020000 	.word	0x40020000

080013d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013dc:	b672      	cpsid	i
}
 80013de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <Error_Handler+0x8>

080013e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <HAL_MspInit+0x4c>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001430 <HAL_MspInit+0x4c>)
 80013f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001430 <HAL_MspInit+0x4c>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <HAL_MspInit+0x4c>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140e:	4a08      	ldr	r2, [pc, #32]	@ (8001430 <HAL_MspInit+0x4c>)
 8001410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001414:	6413      	str	r3, [r2, #64]	@ 0x40
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <HAL_MspInit+0x4c>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800

08001434 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a19      	ldr	r2, [pc, #100]	@ (80014b8 <HAL_I2C_MspInit+0x84>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d12c      	bne.n	80014b0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <HAL_I2C_MspInit+0x88>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	4a17      	ldr	r2, [pc, #92]	@ (80014bc <HAL_I2C_MspInit+0x88>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	6313      	str	r3, [r2, #48]	@ 0x30
 8001466:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <HAL_I2C_MspInit+0x88>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001472:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001478:	2312      	movs	r3, #18
 800147a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001484:	2304      	movs	r3, #4
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	480c      	ldr	r0, [pc, #48]	@ (80014c0 <HAL_I2C_MspInit+0x8c>)
 8001490:	f000 fc02 	bl	8001c98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	4b08      	ldr	r3, [pc, #32]	@ (80014bc <HAL_I2C_MspInit+0x88>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	4a07      	ldr	r2, [pc, #28]	@ (80014bc <HAL_I2C_MspInit+0x88>)
 800149e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <HAL_I2C_MspInit+0x88>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014b0:	bf00      	nop
 80014b2:	3728      	adds	r7, #40	@ 0x28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40005400 	.word	0x40005400
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020400 	.word	0x40020400

080014c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b087      	sub	sp, #28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001550 <HAL_TIM_Base_MspInit+0x8c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10e      	bne.n	80014f4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014de:	4a1d      	ldr	r2, [pc, #116]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80014f2:	e026      	b.n	8001542 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014fc:	d10e      	bne.n	800151c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	4a13      	ldr	r2, [pc, #76]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6413      	str	r3, [r2, #64]	@ 0x40
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
}
 800151a:	e012      	b.n	8001542 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a0d      	ldr	r2, [pc, #52]	@ (8001558 <HAL_TIM_Base_MspInit+0x94>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d10d      	bne.n	8001542 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 800152c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152e:	4a09      	ldr	r2, [pc, #36]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	6413      	str	r3, [r2, #64]	@ 0x40
 8001536:	4b07      	ldr	r3, [pc, #28]	@ (8001554 <HAL_TIM_Base_MspInit+0x90>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
}
 8001542:	bf00      	nop
 8001544:	371c      	adds	r7, #28
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40010000 	.word	0x40010000
 8001554:	40023800 	.word	0x40023800
 8001558:	40000400 	.word	0x40000400

0800155c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <HAL_TIM_MspPostInit+0x68>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d11d      	bne.n	80015ba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	60bb      	str	r3, [r7, #8]
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <HAL_TIM_MspPostInit+0x6c>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a10      	ldr	r2, [pc, #64]	@ (80015c8 <HAL_TIM_MspPostInit+0x6c>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <HAL_TIM_MspPostInit+0x6c>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800159a:	23c0      	movs	r3, #192	@ 0xc0
 800159c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015aa:	2302      	movs	r3, #2
 80015ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	@ (80015cc <HAL_TIM_MspPostInit+0x70>)
 80015b6:	f000 fb6f 	bl	8001c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80015ba:	bf00      	nop
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40000400 	.word	0x40000400
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000

080015d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08a      	sub	sp, #40	@ 0x28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	f107 0314 	add.w	r3, r7, #20
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001664 <HAL_UART_MspInit+0x94>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d133      	bne.n	800165a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <HAL_UART_MspInit+0x98>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001668 <HAL_UART_MspInit+0x98>)
 80015fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001600:	6413      	str	r3, [r2, #64]	@ 0x40
 8001602:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <HAL_UART_MspInit+0x98>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <HAL_UART_MspInit+0x98>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a14      	ldr	r2, [pc, #80]	@ (8001668 <HAL_UART_MspInit+0x98>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <HAL_UART_MspInit+0x98>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800162a:	230c      	movs	r3, #12
 800162c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001636:	2303      	movs	r3, #3
 8001638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800163a:	2307      	movs	r3, #7
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	4809      	ldr	r0, [pc, #36]	@ (800166c <HAL_UART_MspInit+0x9c>)
 8001646:	f000 fb27 	bl	8001c98 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2026      	movs	r0, #38	@ 0x26
 8001650:	f000 fa59 	bl	8001b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001654:	2026      	movs	r0, #38	@ 0x26
 8001656:	f000 fa72 	bl	8001b3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800165a:	bf00      	nop
 800165c:	3728      	adds	r7, #40	@ 0x28
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40004400 	.word	0x40004400
 8001668:	40023800 	.word	0x40023800
 800166c:	40020000 	.word	0x40020000

08001670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <NMI_Handler+0x4>

08001678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <HardFault_Handler+0x4>

08001680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <MemManage_Handler+0x4>

08001688 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <BusFault_Handler+0x4>

08001690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <UsageFault_Handler+0x4>

08001698 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c6:	f000 f923 	bl	8001910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016d4:	4802      	ldr	r0, [pc, #8]	@ (80016e0 <USART2_IRQHandler+0x10>)
 80016d6:	f002 f9e5 	bl	8003aa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000274 	.word	0x20000274

080016e4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	e00a      	b.n	800170c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016f6:	f3af 8000 	nop.w
 80016fa:	4601      	mov	r1, r0
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	60ba      	str	r2, [r7, #8]
 8001702:	b2ca      	uxtb	r2, r1
 8001704:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	dbf0      	blt.n	80016f6 <_read+0x12>
  }

  return len;
 8001714:	687b      	ldr	r3, [r7, #4]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <_close>:
  }
  return len;
}

int _close(int file)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001726:	f04f 33ff 	mov.w	r3, #4294967295
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001746:	605a      	str	r2, [r3, #4]
  return 0;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <_isatty>:

int _isatty(int file)
{
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800175e:	2301      	movs	r3, #1
}
 8001760:	4618      	mov	r0, r3
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001790:	4a14      	ldr	r2, [pc, #80]	@ (80017e4 <_sbrk+0x5c>)
 8001792:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <_sbrk+0x60>)
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800179c:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <_sbrk+0x64>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d102      	bne.n	80017aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a4:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <_sbrk+0x64>)
 80017a6:	4a12      	ldr	r2, [pc, #72]	@ (80017f0 <_sbrk+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d207      	bcs.n	80017c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b8:	f003 fb22 	bl	8004e00 <__errno>
 80017bc:	4603      	mov	r3, r0
 80017be:	220c      	movs	r2, #12
 80017c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
 80017c6:	e009      	b.n	80017dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <_sbrk+0x64>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ce:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	4a05      	ldr	r2, [pc, #20]	@ (80017ec <_sbrk+0x64>)
 80017d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20020000 	.word	0x20020000
 80017e8:	00000400 	.word	0x00000400
 80017ec:	200002bc 	.word	0x200002bc
 80017f0:	20000410 	.word	0x20000410

080017f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <SystemInit+0x20>)
 80017fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017fe:	4a05      	ldr	r2, [pc, #20]	@ (8001814 <SystemInit+0x20>)
 8001800:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001804:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001818:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001850 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800181c:	f7ff ffea 	bl	80017f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001820:	480c      	ldr	r0, [pc, #48]	@ (8001854 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001822:	490d      	ldr	r1, [pc, #52]	@ (8001858 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001824:	4a0d      	ldr	r2, [pc, #52]	@ (800185c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001828:	e002      	b.n	8001830 <LoopCopyDataInit>

0800182a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800182c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800182e:	3304      	adds	r3, #4

08001830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001834:	d3f9      	bcc.n	800182a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001836:	4a0a      	ldr	r2, [pc, #40]	@ (8001860 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001838:	4c0a      	ldr	r4, [pc, #40]	@ (8001864 <LoopFillZerobss+0x22>)
  movs r3, #0
 800183a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800183c:	e001      	b.n	8001842 <LoopFillZerobss>

0800183e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800183e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001840:	3204      	adds	r2, #4

08001842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001844:	d3fb      	bcc.n	800183e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001846:	f003 fae1 	bl	8004e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800184a:	f7ff fb44 	bl	8000ed6 <main>
  bx  lr    
 800184e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001850:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001858:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800185c:	08005970 	.word	0x08005970
  ldr r2, =_sbss
 8001860:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001864:	20000410 	.word	0x20000410

08001868 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001868:	e7fe      	b.n	8001868 <ADC_IRQHandler>
	...

0800186c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001870:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <HAL_Init+0x40>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0d      	ldr	r2, [pc, #52]	@ (80018ac <HAL_Init+0x40>)
 8001876:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800187a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800187c:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <HAL_Init+0x40>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <HAL_Init+0x40>)
 8001882:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001886:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001888:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <HAL_Init+0x40>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a07      	ldr	r2, [pc, #28]	@ (80018ac <HAL_Init+0x40>)
 800188e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001892:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001894:	2003      	movs	r0, #3
 8001896:	f000 f92b 	bl	8001af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189a:	200f      	movs	r0, #15
 800189c:	f000 f808 	bl	80018b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a0:	f7ff fda0 	bl	80013e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40023c00 	.word	0x40023c00

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b8:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <HAL_InitTick+0x54>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_InitTick+0x58>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4619      	mov	r1, r3
 80018c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 f943 	bl	8001b5a <HAL_SYSTICK_Config>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e00e      	b.n	80018fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b0f      	cmp	r3, #15
 80018e2:	d80a      	bhi.n	80018fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e4:	2200      	movs	r2, #0
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ec:	f000 f90b 	bl	8001b06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f0:	4a06      	ldr	r2, [pc, #24]	@ (800190c <HAL_InitTick+0x5c>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e000      	b.n	80018fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000000 	.word	0x20000000
 8001908:	20000008 	.word	0x20000008
 800190c:	20000004 	.word	0x20000004

08001910 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <HAL_IncTick+0x20>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461a      	mov	r2, r3
 800191a:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <HAL_IncTick+0x24>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4413      	add	r3, r2
 8001920:	4a04      	ldr	r2, [pc, #16]	@ (8001934 <HAL_IncTick+0x24>)
 8001922:	6013      	str	r3, [r2, #0]
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000008 	.word	0x20000008
 8001934:	200002c0 	.word	0x200002c0

08001938 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return uwTick;
 800193c:	4b03      	ldr	r3, [pc, #12]	@ (800194c <HAL_GetTick+0x14>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	4618      	mov	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	200002c0 	.word	0x200002c0

08001950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <__NVIC_SetPriorityGrouping+0x44>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800196c:	4013      	ands	r3, r2
 800196e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001978:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800197c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001982:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <__NVIC_SetPriorityGrouping+0x44>)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	60d3      	str	r3, [r2, #12]
}
 8001988:	bf00      	nop
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800199c:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <__NVIC_GetPriorityGrouping+0x18>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	f003 0307 	and.w	r3, r3, #7
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	db0b      	blt.n	80019de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	f003 021f 	and.w	r2, r3, #31
 80019cc:	4907      	ldr	r1, [pc, #28]	@ (80019ec <__NVIC_EnableIRQ+0x38>)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	095b      	lsrs	r3, r3, #5
 80019d4:	2001      	movs	r0, #1
 80019d6:	fa00 f202 	lsl.w	r2, r0, r2
 80019da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	e000e100 	.word	0xe000e100

080019f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	6039      	str	r1, [r7, #0]
 80019fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	db0a      	blt.n	8001a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	490c      	ldr	r1, [pc, #48]	@ (8001a3c <__NVIC_SetPriority+0x4c>)
 8001a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0e:	0112      	lsls	r2, r2, #4
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	440b      	add	r3, r1
 8001a14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a18:	e00a      	b.n	8001a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	4908      	ldr	r1, [pc, #32]	@ (8001a40 <__NVIC_SetPriority+0x50>)
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	3b04      	subs	r3, #4
 8001a28:	0112      	lsls	r2, r2, #4
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	761a      	strb	r2, [r3, #24]
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	e000e100 	.word	0xe000e100
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b089      	sub	sp, #36	@ 0x24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f1c3 0307 	rsb	r3, r3, #7
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	bf28      	it	cs
 8001a62:	2304      	movcs	r3, #4
 8001a64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	2b06      	cmp	r3, #6
 8001a6c:	d902      	bls.n	8001a74 <NVIC_EncodePriority+0x30>
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3b03      	subs	r3, #3
 8001a72:	e000      	b.n	8001a76 <NVIC_EncodePriority+0x32>
 8001a74:	2300      	movs	r3, #0
 8001a76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a78:	f04f 32ff 	mov.w	r2, #4294967295
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43da      	mvns	r2, r3
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	401a      	ands	r2, r3
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	43d9      	mvns	r1, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a9c:	4313      	orrs	r3, r2
         );
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3724      	adds	r7, #36	@ 0x24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
	...

08001aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001abc:	d301      	bcc.n	8001ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e00f      	b.n	8001ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <SysTick_Config+0x40>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aca:	210f      	movs	r1, #15
 8001acc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad0:	f7ff ff8e 	bl	80019f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad4:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <SysTick_Config+0x40>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ada:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <SysTick_Config+0x40>)
 8001adc:	2207      	movs	r2, #7
 8001ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	e000e010 	.word	0xe000e010

08001af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ff29 	bl	8001950 <__NVIC_SetPriorityGrouping>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b086      	sub	sp, #24
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
 8001b12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b18:	f7ff ff3e 	bl	8001998 <__NVIC_GetPriorityGrouping>
 8001b1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	68b9      	ldr	r1, [r7, #8]
 8001b22:	6978      	ldr	r0, [r7, #20]
 8001b24:	f7ff ff8e 	bl	8001a44 <NVIC_EncodePriority>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b2e:	4611      	mov	r1, r2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff ff5d 	bl	80019f0 <__NVIC_SetPriority>
}
 8001b36:	bf00      	nop
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b082      	sub	sp, #8
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	4603      	mov	r3, r0
 8001b46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff31 	bl	80019b4 <__NVIC_EnableIRQ>
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b082      	sub	sp, #8
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f7ff ffa2 	bl	8001aac <SysTick_Config>
 8001b68:	4603      	mov	r3, r0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b084      	sub	sp, #16
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b80:	f7ff feda 	bl	8001938 <HAL_GetTick>
 8001b84:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d008      	beq.n	8001ba4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2280      	movs	r2, #128	@ 0x80
 8001b96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e052      	b.n	8001c4a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f022 0216 	bic.w	r2, r2, #22
 8001bb2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	695a      	ldr	r2, [r3, #20]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bc2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d103      	bne.n	8001bd4 <HAL_DMA_Abort+0x62>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d007      	beq.n	8001be4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0208 	bic.w	r2, r2, #8
 8001be2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 0201 	bic.w	r2, r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bf4:	e013      	b.n	8001c1e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bf6:	f7ff fe9f 	bl	8001938 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b05      	cmp	r3, #5
 8001c02:	d90c      	bls.n	8001c1e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2220      	movs	r2, #32
 8001c08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e015      	b.n	8001c4a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1e4      	bne.n	8001bf6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c30:	223f      	movs	r2, #63	@ 0x3f
 8001c32:	409a      	lsls	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d004      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2280      	movs	r2, #128	@ 0x80
 8001c6a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e00c      	b.n	8001c8a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2205      	movs	r2, #5
 8001c74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0201 	bic.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
	...

08001c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b089      	sub	sp, #36	@ 0x24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
 8001cb2:	e159      	b.n	8001f68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	f040 8148 	bne.w	8001f62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d005      	beq.n	8001cea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d130      	bne.n	8001d4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d20:	2201      	movs	r2, #1
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	091b      	lsrs	r3, r3, #4
 8001d36:	f003 0201 	and.w	r2, r3, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 0303 	and.w	r3, r3, #3
 8001d54:	2b03      	cmp	r3, #3
 8001d56:	d017      	beq.n	8001d88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	2203      	movs	r2, #3
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d123      	bne.n	8001ddc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	08da      	lsrs	r2, r3, #3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3208      	adds	r2, #8
 8001d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	220f      	movs	r2, #15
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4013      	ands	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	691a      	ldr	r2, [r3, #16]
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	08da      	lsrs	r2, r3, #3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3208      	adds	r2, #8
 8001dd6:	69b9      	ldr	r1, [r7, #24]
 8001dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	2203      	movs	r2, #3
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 0203 	and.w	r2, r3, #3
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f000 80a2 	beq.w	8001f62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b57      	ldr	r3, [pc, #348]	@ (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	4a56      	ldr	r2, [pc, #344]	@ (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e2e:	4b54      	ldr	r3, [pc, #336]	@ (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e3a:	4a52      	ldr	r2, [pc, #328]	@ (8001f84 <HAL_GPIO_Init+0x2ec>)
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	089b      	lsrs	r3, r3, #2
 8001e40:	3302      	adds	r3, #2
 8001e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f003 0303 	and.w	r3, r3, #3
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	220f      	movs	r2, #15
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a49      	ldr	r2, [pc, #292]	@ (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d019      	beq.n	8001e9a <HAL_GPIO_Init+0x202>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a48      	ldr	r2, [pc, #288]	@ (8001f8c <HAL_GPIO_Init+0x2f4>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d013      	beq.n	8001e96 <HAL_GPIO_Init+0x1fe>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a47      	ldr	r2, [pc, #284]	@ (8001f90 <HAL_GPIO_Init+0x2f8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00d      	beq.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a46      	ldr	r2, [pc, #280]	@ (8001f94 <HAL_GPIO_Init+0x2fc>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d007      	beq.n	8001e8e <HAL_GPIO_Init+0x1f6>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a45      	ldr	r2, [pc, #276]	@ (8001f98 <HAL_GPIO_Init+0x300>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d101      	bne.n	8001e8a <HAL_GPIO_Init+0x1f2>
 8001e86:	2304      	movs	r3, #4
 8001e88:	e008      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e8a:	2307      	movs	r3, #7
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e004      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e92:	2302      	movs	r3, #2
 8001e94:	e002      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <HAL_GPIO_Init+0x204>
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	69fa      	ldr	r2, [r7, #28]
 8001e9e:	f002 0203 	and.w	r2, r2, #3
 8001ea2:	0092      	lsls	r2, r2, #2
 8001ea4:	4093      	lsls	r3, r2
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eac:	4935      	ldr	r1, [pc, #212]	@ (8001f84 <HAL_GPIO_Init+0x2ec>)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	089b      	lsrs	r3, r3, #2
 8001eb2:	3302      	adds	r3, #2
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eba:	4b38      	ldr	r3, [pc, #224]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ede:	4a2f      	ldr	r2, [pc, #188]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f08:	4a24      	ldr	r2, [pc, #144]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f0e:	4b23      	ldr	r3, [pc, #140]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	43db      	mvns	r3, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f32:	4a1a      	ldr	r2, [pc, #104]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f38:	4b18      	ldr	r3, [pc, #96]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001f9c <HAL_GPIO_Init+0x304>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3301      	adds	r3, #1
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	2b0f      	cmp	r3, #15
 8001f6c:	f67f aea2 	bls.w	8001cb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	3724      	adds	r7, #36	@ 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40013800 	.word	0x40013800
 8001f88:	40020000 	.word	0x40020000
 8001f8c:	40020400 	.word	0x40020400
 8001f90:	40020800 	.word	0x40020800
 8001f94:	40020c00 	.word	0x40020c00
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40013c00 	.word	0x40013c00

08001fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
 8001fac:	4613      	mov	r3, r2
 8001fae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fb0:	787b      	ldrb	r3, [r7, #1]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fb6:	887a      	ldrh	r2, [r7, #2]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fbc:	e003      	b.n	8001fc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fbe:	887b      	ldrh	r3, [r7, #2]
 8001fc0:	041a      	lsls	r2, r3, #16
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	619a      	str	r2, [r3, #24]
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
	...

08001fd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e12b      	b.n	800223e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d106      	bne.n	8002000 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff fa1a 	bl	8001434 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2224      	movs	r2, #36	@ 0x24
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0201 	bic.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002026:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002036:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002038:	f000 fd80 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 800203c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4a81      	ldr	r2, [pc, #516]	@ (8002248 <HAL_I2C_Init+0x274>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d807      	bhi.n	8002058 <HAL_I2C_Init+0x84>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4a80      	ldr	r2, [pc, #512]	@ (800224c <HAL_I2C_Init+0x278>)
 800204c:	4293      	cmp	r3, r2
 800204e:	bf94      	ite	ls
 8002050:	2301      	movls	r3, #1
 8002052:	2300      	movhi	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	e006      	b.n	8002066 <HAL_I2C_Init+0x92>
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4a7d      	ldr	r2, [pc, #500]	@ (8002250 <HAL_I2C_Init+0x27c>)
 800205c:	4293      	cmp	r3, r2
 800205e:	bf94      	ite	ls
 8002060:	2301      	movls	r3, #1
 8002062:	2300      	movhi	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e0e7      	b.n	800223e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4a78      	ldr	r2, [pc, #480]	@ (8002254 <HAL_I2C_Init+0x280>)
 8002072:	fba2 2303 	umull	r2, r3, r2, r3
 8002076:	0c9b      	lsrs	r3, r3, #18
 8002078:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	430a      	orrs	r2, r1
 800208c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a6a      	ldr	r2, [pc, #424]	@ (8002248 <HAL_I2C_Init+0x274>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d802      	bhi.n	80020a8 <HAL_I2C_Init+0xd4>
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3301      	adds	r3, #1
 80020a6:	e009      	b.n	80020bc <HAL_I2C_Init+0xe8>
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	4a69      	ldr	r2, [pc, #420]	@ (8002258 <HAL_I2C_Init+0x284>)
 80020b4:	fba2 2303 	umull	r2, r3, r2, r3
 80020b8:	099b      	lsrs	r3, r3, #6
 80020ba:	3301      	adds	r3, #1
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	430b      	orrs	r3, r1
 80020c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80020ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	495c      	ldr	r1, [pc, #368]	@ (8002248 <HAL_I2C_Init+0x274>)
 80020d8:	428b      	cmp	r3, r1
 80020da:	d819      	bhi.n	8002110 <HAL_I2C_Init+0x13c>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	1e59      	subs	r1, r3, #1
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80020ea:	1c59      	adds	r1, r3, #1
 80020ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80020f0:	400b      	ands	r3, r1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00a      	beq.n	800210c <HAL_I2C_Init+0x138>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	1e59      	subs	r1, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fbb1 f3f3 	udiv	r3, r1, r3
 8002104:	3301      	adds	r3, #1
 8002106:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800210a:	e051      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 800210c:	2304      	movs	r3, #4
 800210e:	e04f      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d111      	bne.n	800213c <HAL_I2C_Init+0x168>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1e58      	subs	r0, r3, #1
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6859      	ldr	r1, [r3, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	440b      	add	r3, r1
 8002126:	fbb0 f3f3 	udiv	r3, r0, r3
 800212a:	3301      	adds	r3, #1
 800212c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf0c      	ite	eq
 8002134:	2301      	moveq	r3, #1
 8002136:	2300      	movne	r3, #0
 8002138:	b2db      	uxtb	r3, r3
 800213a:	e012      	b.n	8002162 <HAL_I2C_Init+0x18e>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	1e58      	subs	r0, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6859      	ldr	r1, [r3, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	0099      	lsls	r1, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002152:	3301      	adds	r3, #1
 8002154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002158:	2b00      	cmp	r3, #0
 800215a:	bf0c      	ite	eq
 800215c:	2301      	moveq	r3, #1
 800215e:	2300      	movne	r3, #0
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <HAL_I2C_Init+0x196>
 8002166:	2301      	movs	r3, #1
 8002168:	e022      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10e      	bne.n	8002190 <HAL_I2C_Init+0x1bc>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1e58      	subs	r0, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6859      	ldr	r1, [r3, #4]
 800217a:	460b      	mov	r3, r1
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	440b      	add	r3, r1
 8002180:	fbb0 f3f3 	udiv	r3, r0, r3
 8002184:	3301      	adds	r3, #1
 8002186:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800218e:	e00f      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	1e58      	subs	r0, r3, #1
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6859      	ldr	r1, [r3, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	0099      	lsls	r1, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a6:	3301      	adds	r3, #1
 80021a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021b0:	6879      	ldr	r1, [r7, #4]
 80021b2:	6809      	ldr	r1, [r1, #0]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69da      	ldr	r2, [r3, #28]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80021de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6911      	ldr	r1, [r2, #16]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68d2      	ldr	r2, [r2, #12]
 80021ea:	4311      	orrs	r1, r2
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	430b      	orrs	r3, r1
 80021f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	431a      	orrs	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f042 0201 	orr.w	r2, r2, #1
 800221e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2220      	movs	r2, #32
 800222a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	000186a0 	.word	0x000186a0
 800224c:	001e847f 	.word	0x001e847f
 8002250:	003d08ff 	.word	0x003d08ff
 8002254:	431bde83 	.word	0x431bde83
 8002258:	10624dd3 	.word	0x10624dd3

0800225c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e267      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d075      	beq.n	8002366 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800227a:	4b88      	ldr	r3, [pc, #544]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b04      	cmp	r3, #4
 8002284:	d00c      	beq.n	80022a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002286:	4b85      	ldr	r3, [pc, #532]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800228e:	2b08      	cmp	r3, #8
 8002290:	d112      	bne.n	80022b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002292:	4b82      	ldr	r3, [pc, #520]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800229a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800229e:	d10b      	bne.n	80022b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a0:	4b7e      	ldr	r3, [pc, #504]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d05b      	beq.n	8002364 <HAL_RCC_OscConfig+0x108>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d157      	bne.n	8002364 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e242      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c0:	d106      	bne.n	80022d0 <HAL_RCC_OscConfig+0x74>
 80022c2:	4b76      	ldr	r3, [pc, #472]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a75      	ldr	r2, [pc, #468]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	e01d      	b.n	800230c <HAL_RCC_OscConfig+0xb0>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x98>
 80022da:	4b70      	ldr	r3, [pc, #448]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a6f      	ldr	r2, [pc, #444]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	4b6d      	ldr	r3, [pc, #436]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a6c      	ldr	r2, [pc, #432]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f0:	6013      	str	r3, [r2, #0]
 80022f2:	e00b      	b.n	800230c <HAL_RCC_OscConfig+0xb0>
 80022f4:	4b69      	ldr	r3, [pc, #420]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a68      	ldr	r2, [pc, #416]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80022fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	4b66      	ldr	r3, [pc, #408]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a65      	ldr	r2, [pc, #404]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002306:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800230a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d013      	beq.n	800233c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7ff fb10 	bl	8001938 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800231c:	f7ff fb0c 	bl	8001938 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b64      	cmp	r3, #100	@ 0x64
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e207      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232e:	4b5b      	ldr	r3, [pc, #364]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0xc0>
 800233a:	e014      	b.n	8002366 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233c:	f7ff fafc 	bl	8001938 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002344:	f7ff faf8 	bl	8001938 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b64      	cmp	r3, #100	@ 0x64
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e1f3      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002356:	4b51      	ldr	r3, [pc, #324]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0xe8>
 8002362:	e000      	b.n	8002366 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002364:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d063      	beq.n	800243a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002372:	4b4a      	ldr	r3, [pc, #296]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00b      	beq.n	8002396 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800237e:	4b47      	ldr	r3, [pc, #284]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002386:	2b08      	cmp	r3, #8
 8002388:	d11c      	bne.n	80023c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800238a:	4b44      	ldr	r3, [pc, #272]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d116      	bne.n	80023c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002396:	4b41      	ldr	r3, [pc, #260]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d005      	beq.n	80023ae <HAL_RCC_OscConfig+0x152>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d001      	beq.n	80023ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e1c7      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ae:	4b3b      	ldr	r3, [pc, #236]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4937      	ldr	r1, [pc, #220]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c2:	e03a      	b.n	800243a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d020      	beq.n	800240e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023cc:	4b34      	ldr	r3, [pc, #208]	@ (80024a0 <HAL_RCC_OscConfig+0x244>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d2:	f7ff fab1 	bl	8001938 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023da:	f7ff faad 	bl	8001938 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e1a8      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ec:	4b2b      	ldr	r3, [pc, #172]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0f0      	beq.n	80023da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f8:	4b28      	ldr	r3, [pc, #160]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	4925      	ldr	r1, [pc, #148]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
 800240c:	e015      	b.n	800243a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800240e:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_RCC_OscConfig+0x244>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7ff fa90 	bl	8001938 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800241c:	f7ff fa8c 	bl	8001938 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e187      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242e:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f0      	bne.n	800241c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d036      	beq.n	80024b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d016      	beq.n	800247c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800244e:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <HAL_RCC_OscConfig+0x248>)
 8002450:	2201      	movs	r2, #1
 8002452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002454:	f7ff fa70 	bl	8001938 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800245c:	f7ff fa6c 	bl	8001938 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e167      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246e:	4b0b      	ldr	r3, [pc, #44]	@ (800249c <HAL_RCC_OscConfig+0x240>)
 8002470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x200>
 800247a:	e01b      	b.n	80024b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800247c:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <HAL_RCC_OscConfig+0x248>)
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002482:	f7ff fa59 	bl	8001938 <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002488:	e00e      	b.n	80024a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800248a:	f7ff fa55 	bl	8001938 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d907      	bls.n	80024a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e150      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
 800249c:	40023800 	.word	0x40023800
 80024a0:	42470000 	.word	0x42470000
 80024a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a8:	4b88      	ldr	r3, [pc, #544]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80024aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1ea      	bne.n	800248a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 8097 	beq.w	80025f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024c2:	2300      	movs	r3, #0
 80024c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024c6:	4b81      	ldr	r3, [pc, #516]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10f      	bne.n	80024f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	4b7d      	ldr	r3, [pc, #500]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	4a7c      	ldr	r2, [pc, #496]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80024dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e2:	4b7a      	ldr	r3, [pc, #488]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ee:	2301      	movs	r3, #1
 80024f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f2:	4b77      	ldr	r3, [pc, #476]	@ (80026d0 <HAL_RCC_OscConfig+0x474>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d118      	bne.n	8002530 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024fe:	4b74      	ldr	r3, [pc, #464]	@ (80026d0 <HAL_RCC_OscConfig+0x474>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a73      	ldr	r2, [pc, #460]	@ (80026d0 <HAL_RCC_OscConfig+0x474>)
 8002504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800250a:	f7ff fa15 	bl	8001938 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002512:	f7ff fa11 	bl	8001938 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e10c      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002524:	4b6a      	ldr	r3, [pc, #424]	@ (80026d0 <HAL_RCC_OscConfig+0x474>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0f0      	beq.n	8002512 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d106      	bne.n	8002546 <HAL_RCC_OscConfig+0x2ea>
 8002538:	4b64      	ldr	r3, [pc, #400]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 800253a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253c:	4a63      	ldr	r2, [pc, #396]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6713      	str	r3, [r2, #112]	@ 0x70
 8002544:	e01c      	b.n	8002580 <HAL_RCC_OscConfig+0x324>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	2b05      	cmp	r3, #5
 800254c:	d10c      	bne.n	8002568 <HAL_RCC_OscConfig+0x30c>
 800254e:	4b5f      	ldr	r3, [pc, #380]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002552:	4a5e      	ldr	r2, [pc, #376]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	6713      	str	r3, [r2, #112]	@ 0x70
 800255a:	4b5c      	ldr	r3, [pc, #368]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 800255c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800255e:	4a5b      	ldr	r2, [pc, #364]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	6713      	str	r3, [r2, #112]	@ 0x70
 8002566:	e00b      	b.n	8002580 <HAL_RCC_OscConfig+0x324>
 8002568:	4b58      	ldr	r3, [pc, #352]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256c:	4a57      	ldr	r2, [pc, #348]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 800256e:	f023 0301 	bic.w	r3, r3, #1
 8002572:	6713      	str	r3, [r2, #112]	@ 0x70
 8002574:	4b55      	ldr	r3, [pc, #340]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002578:	4a54      	ldr	r2, [pc, #336]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 800257a:	f023 0304 	bic.w	r3, r3, #4
 800257e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d015      	beq.n	80025b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002588:	f7ff f9d6 	bl	8001938 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800258e:	e00a      	b.n	80025a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002590:	f7ff f9d2 	bl	8001938 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800259e:	4293      	cmp	r3, r2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e0cb      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a6:	4b49      	ldr	r3, [pc, #292]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80025a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0ee      	beq.n	8002590 <HAL_RCC_OscConfig+0x334>
 80025b2:	e014      	b.n	80025de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b4:	f7ff f9c0 	bl	8001938 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025bc:	f7ff f9bc 	bl	8001938 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e0b5      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d2:	4b3e      	ldr	r3, [pc, #248]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1ee      	bne.n	80025bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025de:	7dfb      	ldrb	r3, [r7, #23]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d105      	bne.n	80025f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025e4:	4b39      	ldr	r3, [pc, #228]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	4a38      	ldr	r2, [pc, #224]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80025ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 80a1 	beq.w	800273c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025fa:	4b34      	ldr	r3, [pc, #208]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b08      	cmp	r3, #8
 8002604:	d05c      	beq.n	80026c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d141      	bne.n	8002692 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260e:	4b31      	ldr	r3, [pc, #196]	@ (80026d4 <HAL_RCC_OscConfig+0x478>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7ff f990 	bl	8001938 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800261c:	f7ff f98c 	bl	8001938 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e087      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262e:	4b27      	ldr	r3, [pc, #156]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69da      	ldr	r2, [r3, #28]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002648:	019b      	lsls	r3, r3, #6
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	3b01      	subs	r3, #1
 8002654:	041b      	lsls	r3, r3, #16
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265c:	061b      	lsls	r3, r3, #24
 800265e:	491b      	ldr	r1, [pc, #108]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002664:	4b1b      	ldr	r3, [pc, #108]	@ (80026d4 <HAL_RCC_OscConfig+0x478>)
 8002666:	2201      	movs	r2, #1
 8002668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266a:	f7ff f965 	bl	8001938 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002672:	f7ff f961 	bl	8001938 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e05c      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002684:	4b11      	ldr	r3, [pc, #68]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0f0      	beq.n	8002672 <HAL_RCC_OscConfig+0x416>
 8002690:	e054      	b.n	800273c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002692:	4b10      	ldr	r3, [pc, #64]	@ (80026d4 <HAL_RCC_OscConfig+0x478>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7ff f94e 	bl	8001938 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a0:	f7ff f94a 	bl	8001938 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e045      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b2:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_RCC_OscConfig+0x470>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x444>
 80026be:	e03d      	b.n	800273c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d107      	bne.n	80026d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e038      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
 80026cc:	40023800 	.word	0x40023800
 80026d0:	40007000 	.word	0x40007000
 80026d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <HAL_RCC_OscConfig+0x4ec>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d028      	beq.n	8002738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d121      	bne.n	8002738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	429a      	cmp	r2, r3
 8002700:	d11a      	bne.n	8002738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002708:	4013      	ands	r3, r2
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800270e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002710:	4293      	cmp	r3, r2
 8002712:	d111      	bne.n	8002738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271e:	085b      	lsrs	r3, r3, #1
 8002720:	3b01      	subs	r3, #1
 8002722:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002724:	429a      	cmp	r2, r3
 8002726:	d107      	bne.n	8002738 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002732:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002734:	429a      	cmp	r2, r3
 8002736:	d001      	beq.n	800273c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e000      	b.n	800273e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40023800 	.word	0x40023800

0800274c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0cc      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002760:	4b68      	ldr	r3, [pc, #416]	@ (8002904 <HAL_RCC_ClockConfig+0x1b8>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d90c      	bls.n	8002788 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276e:	4b65      	ldr	r3, [pc, #404]	@ (8002904 <HAL_RCC_ClockConfig+0x1b8>)
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002776:	4b63      	ldr	r3, [pc, #396]	@ (8002904 <HAL_RCC_ClockConfig+0x1b8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d001      	beq.n	8002788 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0b8      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d020      	beq.n	80027d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d005      	beq.n	80027ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027a0:	4b59      	ldr	r3, [pc, #356]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	4a58      	ldr	r2, [pc, #352]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0308 	and.w	r3, r3, #8
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d005      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027b8:	4b53      	ldr	r3, [pc, #332]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4a52      	ldr	r2, [pc, #328]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c4:	4b50      	ldr	r3, [pc, #320]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	494d      	ldr	r1, [pc, #308]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d044      	beq.n	800286c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d107      	bne.n	80027fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ea:	4b47      	ldr	r3, [pc, #284]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d119      	bne.n	800282a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e07f      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d003      	beq.n	800280a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002806:	2b03      	cmp	r3, #3
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800280a:	4b3f      	ldr	r3, [pc, #252]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d109      	bne.n	800282a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e06f      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281a:	4b3b      	ldr	r3, [pc, #236]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e067      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800282a:	4b37      	ldr	r3, [pc, #220]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f023 0203 	bic.w	r2, r3, #3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	4934      	ldr	r1, [pc, #208]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 8002838:	4313      	orrs	r3, r2
 800283a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800283c:	f7ff f87c 	bl	8001938 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002842:	e00a      	b.n	800285a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002844:	f7ff f878 	bl	8001938 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002852:	4293      	cmp	r3, r2
 8002854:	d901      	bls.n	800285a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e04f      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285a:	4b2b      	ldr	r3, [pc, #172]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 020c 	and.w	r2, r3, #12
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	429a      	cmp	r2, r3
 800286a:	d1eb      	bne.n	8002844 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800286c:	4b25      	ldr	r3, [pc, #148]	@ (8002904 <HAL_RCC_ClockConfig+0x1b8>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0307 	and.w	r3, r3, #7
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d20c      	bcs.n	8002894 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287a:	4b22      	ldr	r3, [pc, #136]	@ (8002904 <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	b2d2      	uxtb	r2, r2
 8002880:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	4b20      	ldr	r3, [pc, #128]	@ (8002904 <HAL_RCC_ClockConfig+0x1b8>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	429a      	cmp	r2, r3
 800288e:	d001      	beq.n	8002894 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e032      	b.n	80028fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028a0:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4916      	ldr	r1, [pc, #88]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d009      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028be:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	490e      	ldr	r1, [pc, #56]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028d2:	f000 f821 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 80028d6:	4602      	mov	r2, r0
 80028d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <HAL_RCC_ClockConfig+0x1bc>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	490a      	ldr	r1, [pc, #40]	@ (800290c <HAL_RCC_ClockConfig+0x1c0>)
 80028e4:	5ccb      	ldrb	r3, [r1, r3]
 80028e6:	fa22 f303 	lsr.w	r3, r2, r3
 80028ea:	4a09      	ldr	r2, [pc, #36]	@ (8002910 <HAL_RCC_ClockConfig+0x1c4>)
 80028ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80028ee:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <HAL_RCC_ClockConfig+0x1c8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe ffdc 	bl	80018b0 <HAL_InitTick>

  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40023c00 	.word	0x40023c00
 8002908:	40023800 	.word	0x40023800
 800290c:	08005914 	.word	0x08005914
 8002910:	20000000 	.word	0x20000000
 8002914:	20000004 	.word	0x20000004

08002918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800291c:	b094      	sub	sp, #80	@ 0x50
 800291e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	647b      	str	r3, [r7, #68]	@ 0x44
 8002924:	2300      	movs	r3, #0
 8002926:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002928:	2300      	movs	r3, #0
 800292a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800292c:	2300      	movs	r3, #0
 800292e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002930:	4b79      	ldr	r3, [pc, #484]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b08      	cmp	r3, #8
 800293a:	d00d      	beq.n	8002958 <HAL_RCC_GetSysClockFreq+0x40>
 800293c:	2b08      	cmp	r3, #8
 800293e:	f200 80e1 	bhi.w	8002b04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x34>
 8002946:	2b04      	cmp	r3, #4
 8002948:	d003      	beq.n	8002952 <HAL_RCC_GetSysClockFreq+0x3a>
 800294a:	e0db      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800294c:	4b73      	ldr	r3, [pc, #460]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x204>)
 800294e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002950:	e0db      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002952:	4b73      	ldr	r3, [pc, #460]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x208>)
 8002954:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002956:	e0d8      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002958:	4b6f      	ldr	r3, [pc, #444]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x200>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002960:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002962:	4b6d      	ldr	r3, [pc, #436]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d063      	beq.n	8002a36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800296e:	4b6a      	ldr	r3, [pc, #424]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	099b      	lsrs	r3, r3, #6
 8002974:	2200      	movs	r2, #0
 8002976:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002978:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800297a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800297c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002980:	633b      	str	r3, [r7, #48]	@ 0x30
 8002982:	2300      	movs	r3, #0
 8002984:	637b      	str	r3, [r7, #52]	@ 0x34
 8002986:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800298a:	4622      	mov	r2, r4
 800298c:	462b      	mov	r3, r5
 800298e:	f04f 0000 	mov.w	r0, #0
 8002992:	f04f 0100 	mov.w	r1, #0
 8002996:	0159      	lsls	r1, r3, #5
 8002998:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800299c:	0150      	lsls	r0, r2, #5
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4621      	mov	r1, r4
 80029a4:	1a51      	subs	r1, r2, r1
 80029a6:	6139      	str	r1, [r7, #16]
 80029a8:	4629      	mov	r1, r5
 80029aa:	eb63 0301 	sbc.w	r3, r3, r1
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029bc:	4659      	mov	r1, fp
 80029be:	018b      	lsls	r3, r1, #6
 80029c0:	4651      	mov	r1, sl
 80029c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029c6:	4651      	mov	r1, sl
 80029c8:	018a      	lsls	r2, r1, #6
 80029ca:	4651      	mov	r1, sl
 80029cc:	ebb2 0801 	subs.w	r8, r2, r1
 80029d0:	4659      	mov	r1, fp
 80029d2:	eb63 0901 	sbc.w	r9, r3, r1
 80029d6:	f04f 0200 	mov.w	r2, #0
 80029da:	f04f 0300 	mov.w	r3, #0
 80029de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029ea:	4690      	mov	r8, r2
 80029ec:	4699      	mov	r9, r3
 80029ee:	4623      	mov	r3, r4
 80029f0:	eb18 0303 	adds.w	r3, r8, r3
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	462b      	mov	r3, r5
 80029f8:	eb49 0303 	adc.w	r3, r9, r3
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	f04f 0200 	mov.w	r2, #0
 8002a02:	f04f 0300 	mov.w	r3, #0
 8002a06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a0a:	4629      	mov	r1, r5
 8002a0c:	024b      	lsls	r3, r1, #9
 8002a0e:	4621      	mov	r1, r4
 8002a10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a14:	4621      	mov	r1, r4
 8002a16:	024a      	lsls	r2, r1, #9
 8002a18:	4610      	mov	r0, r2
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a1e:	2200      	movs	r2, #0
 8002a20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a28:	f7fd fc3a 	bl	80002a0 <__aeabi_uldivmod>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	460b      	mov	r3, r1
 8002a30:	4613      	mov	r3, r2
 8002a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a34:	e058      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a36:	4b38      	ldr	r3, [pc, #224]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	099b      	lsrs	r3, r3, #6
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	4611      	mov	r1, r2
 8002a42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a46:	623b      	str	r3, [r7, #32]
 8002a48:	2300      	movs	r3, #0
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a50:	4642      	mov	r2, r8
 8002a52:	464b      	mov	r3, r9
 8002a54:	f04f 0000 	mov.w	r0, #0
 8002a58:	f04f 0100 	mov.w	r1, #0
 8002a5c:	0159      	lsls	r1, r3, #5
 8002a5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a62:	0150      	lsls	r0, r2, #5
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
 8002a68:	4641      	mov	r1, r8
 8002a6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a6e:	4649      	mov	r1, r9
 8002a70:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a74:	f04f 0200 	mov.w	r2, #0
 8002a78:	f04f 0300 	mov.w	r3, #0
 8002a7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a88:	ebb2 040a 	subs.w	r4, r2, sl
 8002a8c:	eb63 050b 	sbc.w	r5, r3, fp
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	f04f 0300 	mov.w	r3, #0
 8002a98:	00eb      	lsls	r3, r5, #3
 8002a9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a9e:	00e2      	lsls	r2, r4, #3
 8002aa0:	4614      	mov	r4, r2
 8002aa2:	461d      	mov	r5, r3
 8002aa4:	4643      	mov	r3, r8
 8002aa6:	18e3      	adds	r3, r4, r3
 8002aa8:	603b      	str	r3, [r7, #0]
 8002aaa:	464b      	mov	r3, r9
 8002aac:	eb45 0303 	adc.w	r3, r5, r3
 8002ab0:	607b      	str	r3, [r7, #4]
 8002ab2:	f04f 0200 	mov.w	r2, #0
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002abe:	4629      	mov	r1, r5
 8002ac0:	028b      	lsls	r3, r1, #10
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ac8:	4621      	mov	r1, r4
 8002aca:	028a      	lsls	r2, r1, #10
 8002acc:	4610      	mov	r0, r2
 8002ace:	4619      	mov	r1, r3
 8002ad0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	61fa      	str	r2, [r7, #28]
 8002ad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002adc:	f7fd fbe0 	bl	80002a0 <__aeabi_uldivmod>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	0c1b      	lsrs	r3, r3, #16
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	3301      	adds	r3, #1
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002af8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b02:	e002      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b04:	4b05      	ldr	r3, [pc, #20]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x204>)
 8002b06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3750      	adds	r7, #80	@ 0x50
 8002b10:	46bd      	mov	sp, r7
 8002b12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b16:	bf00      	nop
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	00f42400 	.word	0x00f42400
 8002b20:	007a1200 	.word	0x007a1200

08002b24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b28:	4b03      	ldr	r3, [pc, #12]	@ (8002b38 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	20000000 	.word	0x20000000

08002b3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b40:	f7ff fff0 	bl	8002b24 <HAL_RCC_GetHCLKFreq>
 8002b44:	4602      	mov	r2, r0
 8002b46:	4b05      	ldr	r3, [pc, #20]	@ (8002b5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	0a9b      	lsrs	r3, r3, #10
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	4903      	ldr	r1, [pc, #12]	@ (8002b60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b52:	5ccb      	ldrb	r3, [r1, r3]
 8002b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	08005924 	.word	0x08005924

08002b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b68:	f7ff ffdc 	bl	8002b24 <HAL_RCC_GetHCLKFreq>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	0b5b      	lsrs	r3, r3, #13
 8002b74:	f003 0307 	and.w	r3, r3, #7
 8002b78:	4903      	ldr	r1, [pc, #12]	@ (8002b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b7a:	5ccb      	ldrb	r3, [r1, r3]
 8002b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40023800 	.word	0x40023800
 8002b88:	08005924 	.word	0x08005924

08002b8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e041      	b.n	8002c22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7fe fc86 	bl	80014c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4610      	mov	r0, r2
 8002bcc:	f000 fb24 	bl	8003218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b082      	sub	sp, #8
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e041      	b.n	8002cc0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d106      	bne.n	8002c56 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 f839 	bl	8002cc8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2202      	movs	r2, #2
 8002c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	3304      	adds	r3, #4
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	f000 fad5 	bl	8003218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d109      	bne.n	8002d00 <HAL_TIM_PWM_Start+0x24>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	bf14      	ite	ne
 8002cf8:	2301      	movne	r3, #1
 8002cfa:	2300      	moveq	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	e022      	b.n	8002d46 <HAL_TIM_PWM_Start+0x6a>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d109      	bne.n	8002d1a <HAL_TIM_PWM_Start+0x3e>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	bf14      	ite	ne
 8002d12:	2301      	movne	r3, #1
 8002d14:	2300      	moveq	r3, #0
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	e015      	b.n	8002d46 <HAL_TIM_PWM_Start+0x6a>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d109      	bne.n	8002d34 <HAL_TIM_PWM_Start+0x58>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	bf14      	ite	ne
 8002d2c:	2301      	movne	r3, #1
 8002d2e:	2300      	moveq	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	e008      	b.n	8002d46 <HAL_TIM_PWM_Start+0x6a>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	bf14      	ite	ne
 8002d40:	2301      	movne	r3, #1
 8002d42:	2300      	moveq	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e068      	b.n	8002e20 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d104      	bne.n	8002d5e <HAL_TIM_PWM_Start+0x82>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d5c:	e013      	b.n	8002d86 <HAL_TIM_PWM_Start+0xaa>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b04      	cmp	r3, #4
 8002d62:	d104      	bne.n	8002d6e <HAL_TIM_PWM_Start+0x92>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2202      	movs	r2, #2
 8002d68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d6c:	e00b      	b.n	8002d86 <HAL_TIM_PWM_Start+0xaa>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d104      	bne.n	8002d7e <HAL_TIM_PWM_Start+0xa2>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d7c:	e003      	b.n	8002d86 <HAL_TIM_PWM_Start+0xaa>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2202      	movs	r2, #2
 8002d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	6839      	ldr	r1, [r7, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 fcf4 	bl	800377c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a23      	ldr	r2, [pc, #140]	@ (8002e28 <HAL_TIM_PWM_Start+0x14c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d107      	bne.n	8002dae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e28 <HAL_TIM_PWM_Start+0x14c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d018      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dc0:	d013      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a19      	ldr	r2, [pc, #100]	@ (8002e2c <HAL_TIM_PWM_Start+0x150>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00e      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a17      	ldr	r2, [pc, #92]	@ (8002e30 <HAL_TIM_PWM_Start+0x154>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d009      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a16      	ldr	r2, [pc, #88]	@ (8002e34 <HAL_TIM_PWM_Start+0x158>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d004      	beq.n	8002dea <HAL_TIM_PWM_Start+0x10e>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a14      	ldr	r2, [pc, #80]	@ (8002e38 <HAL_TIM_PWM_Start+0x15c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d111      	bne.n	8002e0e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2b06      	cmp	r3, #6
 8002dfa:	d010      	beq.n	8002e1e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0c:	e007      	b.n	8002e1e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f042 0201 	orr.w	r2, r2, #1
 8002e1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40000400 	.word	0x40000400
 8002e30:	40000800 	.word	0x40000800
 8002e34:	40000c00 	.word	0x40000c00
 8002e38:	40014000 	.word	0x40014000

08002e3c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	6839      	ldr	r1, [r7, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 fc94 	bl	800377c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a29      	ldr	r2, [pc, #164]	@ (8002f00 <HAL_TIM_PWM_Stop+0xc4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d117      	bne.n	8002e8e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6a1a      	ldr	r2, [r3, #32]
 8002e64:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10f      	bne.n	8002e8e <HAL_TIM_PWM_Stop+0x52>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6a1a      	ldr	r2, [r3, #32]
 8002e74:	f240 4344 	movw	r3, #1092	@ 0x444
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d107      	bne.n	8002e8e <HAL_TIM_PWM_Stop+0x52>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6a1a      	ldr	r2, [r3, #32]
 8002e94:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002e98:	4013      	ands	r3, r2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10f      	bne.n	8002ebe <HAL_TIM_PWM_Stop+0x82>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6a1a      	ldr	r2, [r3, #32]
 8002ea4:	f240 4344 	movw	r3, #1092	@ 0x444
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d107      	bne.n	8002ebe <HAL_TIM_PWM_Stop+0x82>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0201 	bic.w	r2, r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d104      	bne.n	8002ece <HAL_TIM_PWM_Stop+0x92>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ecc:	e013      	b.n	8002ef6 <HAL_TIM_PWM_Stop+0xba>
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d104      	bne.n	8002ede <HAL_TIM_PWM_Stop+0xa2>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002edc:	e00b      	b.n	8002ef6 <HAL_TIM_PWM_Stop+0xba>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	2b08      	cmp	r3, #8
 8002ee2:	d104      	bne.n	8002eee <HAL_TIM_PWM_Stop+0xb2>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002eec:	e003      	b.n	8002ef6 <HAL_TIM_PWM_Stop+0xba>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40010000 	.word	0x40010000

08002f04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d101      	bne.n	8002f22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f1e:	2302      	movs	r3, #2
 8002f20:	e0ae      	b.n	8003080 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2201      	movs	r2, #1
 8002f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b0c      	cmp	r3, #12
 8002f2e:	f200 809f 	bhi.w	8003070 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f32:	a201      	add	r2, pc, #4	@ (adr r2, 8002f38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f38:	08002f6d 	.word	0x08002f6d
 8002f3c:	08003071 	.word	0x08003071
 8002f40:	08003071 	.word	0x08003071
 8002f44:	08003071 	.word	0x08003071
 8002f48:	08002fad 	.word	0x08002fad
 8002f4c:	08003071 	.word	0x08003071
 8002f50:	08003071 	.word	0x08003071
 8002f54:	08003071 	.word	0x08003071
 8002f58:	08002fef 	.word	0x08002fef
 8002f5c:	08003071 	.word	0x08003071
 8002f60:	08003071 	.word	0x08003071
 8002f64:	08003071 	.word	0x08003071
 8002f68:	0800302f 	.word	0x0800302f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 f9dc 	bl	8003330 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 0208 	orr.w	r2, r2, #8
 8002f86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699a      	ldr	r2, [r3, #24]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0204 	bic.w	r2, r2, #4
 8002f96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6999      	ldr	r1, [r3, #24]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	691a      	ldr	r2, [r3, #16]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	619a      	str	r2, [r3, #24]
      break;
 8002faa:	e064      	b.n	8003076 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68b9      	ldr	r1, [r7, #8]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f000 fa22 	bl	80033fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699a      	ldr	r2, [r3, #24]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	699a      	ldr	r2, [r3, #24]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6999      	ldr	r1, [r3, #24]
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	021a      	lsls	r2, r3, #8
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	619a      	str	r2, [r3, #24]
      break;
 8002fec:	e043      	b.n	8003076 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68b9      	ldr	r1, [r7, #8]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 fa6d 	bl	80034d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	69da      	ldr	r2, [r3, #28]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f042 0208 	orr.w	r2, r2, #8
 8003008:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	69da      	ldr	r2, [r3, #28]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0204 	bic.w	r2, r2, #4
 8003018:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	69d9      	ldr	r1, [r3, #28]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	691a      	ldr	r2, [r3, #16]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	61da      	str	r2, [r3, #28]
      break;
 800302c:	e023      	b.n	8003076 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68b9      	ldr	r1, [r7, #8]
 8003034:	4618      	mov	r0, r3
 8003036:	f000 fab7 	bl	80035a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	69da      	ldr	r2, [r3, #28]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003048:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	69da      	ldr	r2, [r3, #28]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003058:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	69d9      	ldr	r1, [r3, #28]
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	021a      	lsls	r2, r3, #8
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	61da      	str	r2, [r3, #28]
      break;
 800306e:	e002      	b.n	8003076 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	75fb      	strb	r3, [r7, #23]
      break;
 8003074:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800307e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003092:	2300      	movs	r3, #0
 8003094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_TIM_ConfigClockSource+0x1c>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e0b4      	b.n	800320e <HAL_TIM_ConfigClockSource+0x186>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80030c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68ba      	ldr	r2, [r7, #8]
 80030d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030dc:	d03e      	beq.n	800315c <HAL_TIM_ConfigClockSource+0xd4>
 80030de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030e2:	f200 8087 	bhi.w	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 80030e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ea:	f000 8086 	beq.w	80031fa <HAL_TIM_ConfigClockSource+0x172>
 80030ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030f2:	d87f      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 80030f4:	2b70      	cmp	r3, #112	@ 0x70
 80030f6:	d01a      	beq.n	800312e <HAL_TIM_ConfigClockSource+0xa6>
 80030f8:	2b70      	cmp	r3, #112	@ 0x70
 80030fa:	d87b      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 80030fc:	2b60      	cmp	r3, #96	@ 0x60
 80030fe:	d050      	beq.n	80031a2 <HAL_TIM_ConfigClockSource+0x11a>
 8003100:	2b60      	cmp	r3, #96	@ 0x60
 8003102:	d877      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 8003104:	2b50      	cmp	r3, #80	@ 0x50
 8003106:	d03c      	beq.n	8003182 <HAL_TIM_ConfigClockSource+0xfa>
 8003108:	2b50      	cmp	r3, #80	@ 0x50
 800310a:	d873      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 800310c:	2b40      	cmp	r3, #64	@ 0x40
 800310e:	d058      	beq.n	80031c2 <HAL_TIM_ConfigClockSource+0x13a>
 8003110:	2b40      	cmp	r3, #64	@ 0x40
 8003112:	d86f      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 8003114:	2b30      	cmp	r3, #48	@ 0x30
 8003116:	d064      	beq.n	80031e2 <HAL_TIM_ConfigClockSource+0x15a>
 8003118:	2b30      	cmp	r3, #48	@ 0x30
 800311a:	d86b      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 800311c:	2b20      	cmp	r3, #32
 800311e:	d060      	beq.n	80031e2 <HAL_TIM_ConfigClockSource+0x15a>
 8003120:	2b20      	cmp	r3, #32
 8003122:	d867      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
 8003124:	2b00      	cmp	r3, #0
 8003126:	d05c      	beq.n	80031e2 <HAL_TIM_ConfigClockSource+0x15a>
 8003128:	2b10      	cmp	r3, #16
 800312a:	d05a      	beq.n	80031e2 <HAL_TIM_ConfigClockSource+0x15a>
 800312c:	e062      	b.n	80031f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800313e:	f000 fafd 	bl	800373c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003150:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	609a      	str	r2, [r3, #8]
      break;
 800315a:	e04f      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800316c:	f000 fae6 	bl	800373c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800317e:	609a      	str	r2, [r3, #8]
      break;
 8003180:	e03c      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800318e:	461a      	mov	r2, r3
 8003190:	f000 fa5a 	bl	8003648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2150      	movs	r1, #80	@ 0x50
 800319a:	4618      	mov	r0, r3
 800319c:	f000 fab3 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 80031a0:	e02c      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031ae:	461a      	mov	r2, r3
 80031b0:	f000 fa79 	bl	80036a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2160      	movs	r1, #96	@ 0x60
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 faa3 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 80031c0:	e01c      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ce:	461a      	mov	r2, r3
 80031d0:	f000 fa3a 	bl	8003648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2140      	movs	r1, #64	@ 0x40
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 fa93 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 80031e0:	e00c      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4619      	mov	r1, r3
 80031ec:	4610      	mov	r0, r2
 80031ee:	f000 fa8a 	bl	8003706 <TIM_ITRx_SetConfig>
      break;
 80031f2:	e003      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	73fb      	strb	r3, [r7, #15]
      break;
 80031f8:	e000      	b.n	80031fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800320c:	7bfb      	ldrb	r3, [r7, #15]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a3a      	ldr	r2, [pc, #232]	@ (8003314 <TIM_Base_SetConfig+0xfc>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00f      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003236:	d00b      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a37      	ldr	r2, [pc, #220]	@ (8003318 <TIM_Base_SetConfig+0x100>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d007      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a36      	ldr	r2, [pc, #216]	@ (800331c <TIM_Base_SetConfig+0x104>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d003      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a35      	ldr	r2, [pc, #212]	@ (8003320 <TIM_Base_SetConfig+0x108>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d108      	bne.n	8003262 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003256:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a2b      	ldr	r2, [pc, #172]	@ (8003314 <TIM_Base_SetConfig+0xfc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01b      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003270:	d017      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a28      	ldr	r2, [pc, #160]	@ (8003318 <TIM_Base_SetConfig+0x100>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d013      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a27      	ldr	r2, [pc, #156]	@ (800331c <TIM_Base_SetConfig+0x104>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00f      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a26      	ldr	r2, [pc, #152]	@ (8003320 <TIM_Base_SetConfig+0x108>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00b      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a25      	ldr	r2, [pc, #148]	@ (8003324 <TIM_Base_SetConfig+0x10c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d007      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a24      	ldr	r2, [pc, #144]	@ (8003328 <TIM_Base_SetConfig+0x110>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d003      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a23      	ldr	r2, [pc, #140]	@ (800332c <TIM_Base_SetConfig+0x114>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d108      	bne.n	80032b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a0e      	ldr	r2, [pc, #56]	@ (8003314 <TIM_Base_SetConfig+0xfc>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d103      	bne.n	80032e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d105      	bne.n	8003306 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	f023 0201 	bic.w	r2, r3, #1
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	611a      	str	r2, [r3, #16]
  }
}
 8003306:	bf00      	nop
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40010000 	.word	0x40010000
 8003318:	40000400 	.word	0x40000400
 800331c:	40000800 	.word	0x40000800
 8003320:	40000c00 	.word	0x40000c00
 8003324:	40014000 	.word	0x40014000
 8003328:	40014400 	.word	0x40014400
 800332c:	40014800 	.word	0x40014800

08003330 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003330:	b480      	push	{r7}
 8003332:	b087      	sub	sp, #28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	f023 0201 	bic.w	r2, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f023 0303 	bic.w	r3, r3, #3
 8003366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4313      	orrs	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f023 0302 	bic.w	r3, r3, #2
 8003378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4313      	orrs	r3, r2
 8003382:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a1c      	ldr	r2, [pc, #112]	@ (80033f8 <TIM_OC1_SetConfig+0xc8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d10c      	bne.n	80033a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	f023 0308 	bic.w	r3, r3, #8
 8003392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	697a      	ldr	r2, [r7, #20]
 800339a:	4313      	orrs	r3, r2
 800339c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f023 0304 	bic.w	r3, r3, #4
 80033a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a13      	ldr	r2, [pc, #76]	@ (80033f8 <TIM_OC1_SetConfig+0xc8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d111      	bne.n	80033d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	621a      	str	r2, [r3, #32]
}
 80033ec:	bf00      	nop
 80033ee:	371c      	adds	r7, #28
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	40010000 	.word	0x40010000

080033fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b087      	sub	sp, #28
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	f023 0210 	bic.w	r2, r3, #16
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800342a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	021b      	lsls	r3, r3, #8
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4313      	orrs	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f023 0320 	bic.w	r3, r3, #32
 8003446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a1e      	ldr	r2, [pc, #120]	@ (80034d0 <TIM_OC2_SetConfig+0xd4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d10d      	bne.n	8003478 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	4313      	orrs	r3, r2
 800346e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003476:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a15      	ldr	r2, [pc, #84]	@ (80034d0 <TIM_OC2_SetConfig+0xd4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d113      	bne.n	80034a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800348e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	621a      	str	r2, [r3, #32]
}
 80034c2:	bf00      	nop
 80034c4:	371c      	adds	r7, #28
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	40010000 	.word	0x40010000

080034d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b087      	sub	sp, #28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f023 0303 	bic.w	r3, r3, #3
 800350a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	4313      	orrs	r3, r2
 8003514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800351c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	021b      	lsls	r3, r3, #8
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	4313      	orrs	r3, r2
 8003528:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a1d      	ldr	r2, [pc, #116]	@ (80035a4 <TIM_OC3_SetConfig+0xd0>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d10d      	bne.n	800354e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003538:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	021b      	lsls	r3, r3, #8
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	4313      	orrs	r3, r2
 8003544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800354c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a14      	ldr	r2, [pc, #80]	@ (80035a4 <TIM_OC3_SetConfig+0xd0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d113      	bne.n	800357e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800355c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003564:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4313      	orrs	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	4313      	orrs	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	621a      	str	r2, [r3, #32]
}
 8003598:	bf00      	nop
 800359a:	371c      	adds	r7, #28
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	40010000 	.word	0x40010000

080035a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	021b      	lsls	r3, r3, #8
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	031b      	lsls	r3, r3, #12
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a10      	ldr	r2, [pc, #64]	@ (8003644 <TIM_OC4_SetConfig+0x9c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d109      	bne.n	800361c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800360e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	019b      	lsls	r3, r3, #6
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	621a      	str	r2, [r3, #32]
}
 8003636:	bf00      	nop
 8003638:	371c      	adds	r7, #28
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40010000 	.word	0x40010000

08003648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003648:	b480      	push	{r7}
 800364a:	b087      	sub	sp, #28
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	f023 0201 	bic.w	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f023 030a 	bic.w	r3, r3, #10
 8003684:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	4313      	orrs	r3, r2
 800368c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	621a      	str	r2, [r3, #32]
}
 800369a:	bf00      	nop
 800369c:	371c      	adds	r7, #28
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b087      	sub	sp, #28
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	60f8      	str	r0, [r7, #12]
 80036ae:	60b9      	str	r1, [r7, #8]
 80036b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f023 0210 	bic.w	r2, r3, #16
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	031b      	lsls	r3, r3, #12
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	621a      	str	r2, [r3, #32]
}
 80036fa:	bf00      	nop
 80036fc:	371c      	adds	r7, #28
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003706:	b480      	push	{r7}
 8003708:	b085      	sub	sp, #20
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800371c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800371e:	683a      	ldr	r2, [r7, #0]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	f043 0307 	orr.w	r3, r3, #7
 8003728:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	609a      	str	r2, [r3, #8]
}
 8003730:	bf00      	nop
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800373c:	b480      	push	{r7}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	021a      	lsls	r2, r3, #8
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	431a      	orrs	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4313      	orrs	r3, r2
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	4313      	orrs	r3, r2
 8003768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	609a      	str	r2, [r3, #8]
}
 8003770:	bf00      	nop
 8003772:	371c      	adds	r7, #28
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	f003 031f 	and.w	r3, r3, #31
 800378e:	2201      	movs	r2, #1
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a1a      	ldr	r2, [r3, #32]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	43db      	mvns	r3, r3
 800379e:	401a      	ands	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6a1a      	ldr	r2, [r3, #32]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	f003 031f 	and.w	r3, r3, #31
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	fa01 f303 	lsl.w	r3, r1, r3
 80037b4:	431a      	orrs	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	621a      	str	r2, [r3, #32]
}
 80037ba:	bf00      	nop
 80037bc:	371c      	adds	r7, #28
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
	...

080037c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037dc:	2302      	movs	r3, #2
 80037de:	e050      	b.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003806:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a1c      	ldr	r2, [pc, #112]	@ (8003890 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d018      	beq.n	8003856 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800382c:	d013      	beq.n	8003856 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a18      	ldr	r2, [pc, #96]	@ (8003894 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00e      	beq.n	8003856 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a16      	ldr	r2, [pc, #88]	@ (8003898 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d009      	beq.n	8003856 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a15      	ldr	r2, [pc, #84]	@ (800389c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d004      	beq.n	8003856 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a13      	ldr	r2, [pc, #76]	@ (80038a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d10c      	bne.n	8003870 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800385c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	4313      	orrs	r3, r2
 8003866:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40010000 	.word	0x40010000
 8003894:	40000400 	.word	0x40000400
 8003898:	40000800 	.word	0x40000800
 800389c:	40000c00 	.word	0x40000c00
 80038a0:	40014000 	.word	0x40014000

080038a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e042      	b.n	800393c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d106      	bne.n	80038d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fd fe80 	bl	80015d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2224      	movs	r2, #36	@ 0x24
 80038d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 fdbd 	bl	8004468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	695a      	ldr	r2, [r3, #20]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800390c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800391c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08a      	sub	sp, #40	@ 0x28
 8003948:	af02      	add	r7, sp, #8
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	4613      	mov	r3, r2
 8003952:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b20      	cmp	r3, #32
 8003962:	d175      	bne.n	8003a50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d002      	beq.n	8003970 <HAL_UART_Transmit+0x2c>
 800396a:	88fb      	ldrh	r3, [r7, #6]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e06e      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2221      	movs	r2, #33	@ 0x21
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003982:	f7fd ffd9 	bl	8001938 <HAL_GetTick>
 8003986:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	88fa      	ldrh	r2, [r7, #6]
 800398c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	88fa      	ldrh	r2, [r7, #6]
 8003992:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800399c:	d108      	bne.n	80039b0 <HAL_UART_Transmit+0x6c>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d104      	bne.n	80039b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	e003      	b.n	80039b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039b8:	e02e      	b.n	8003a18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2200      	movs	r2, #0
 80039c2:	2180      	movs	r1, #128	@ 0x80
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 fb1f 	bl	8004008 <UART_WaitOnFlagUntilTimeout>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d005      	beq.n	80039dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e03a      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10b      	bne.n	80039fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	881b      	ldrh	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	3302      	adds	r3, #2
 80039f6:	61bb      	str	r3, [r7, #24]
 80039f8:	e007      	b.n	8003a0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	781a      	ldrb	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	3301      	adds	r3, #1
 8003a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1cb      	bne.n	80039ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	2140      	movs	r1, #64	@ 0x40
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f000 faeb 	bl	8004008 <UART_WaitOnFlagUntilTimeout>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e006      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e000      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a50:	2302      	movs	r3, #2
  }
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3720      	adds	r7, #32
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b084      	sub	sp, #16
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	4613      	mov	r3, r2
 8003a66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b20      	cmp	r3, #32
 8003a72:	d112      	bne.n	8003a9a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <HAL_UART_Receive_IT+0x26>
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e00b      	b.n	8003a9c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a8a:	88fb      	ldrh	r3, [r7, #6]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	68b9      	ldr	r1, [r7, #8]
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fb12 	bl	80040ba <UART_Start_Receive_IT>
 8003a96:	4603      	mov	r3, r0
 8003a98:	e000      	b.n	8003a9c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003a9a:	2302      	movs	r3, #2
  }
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b0ba      	sub	sp, #232	@ 0xe8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ada:	f003 030f 	and.w	r3, r3, #15
 8003ade:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ae2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10f      	bne.n	8003b0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aee:	f003 0320 	and.w	r3, r3, #32
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_UART_IRQHandler+0x66>
 8003af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fbf2 	bl	80042ec <UART_Receive_IT>
      return;
 8003b08:	e25b      	b.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f000 80de 	beq.w	8003cd0 <HAL_UART_IRQHandler+0x22c>
 8003b14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d106      	bne.n	8003b2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 80d1 	beq.w	8003cd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00b      	beq.n	8003b52 <HAL_UART_IRQHandler+0xae>
 8003b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b4a:	f043 0201 	orr.w	r2, r3, #1
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b56:	f003 0304 	and.w	r3, r3, #4
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00b      	beq.n	8003b76 <HAL_UART_IRQHandler+0xd2>
 8003b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d005      	beq.n	8003b76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6e:	f043 0202 	orr.w	r2, r3, #2
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00b      	beq.n	8003b9a <HAL_UART_IRQHandler+0xf6>
 8003b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d005      	beq.n	8003b9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b92:	f043 0204 	orr.w	r2, r3, #4
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d011      	beq.n	8003bca <HAL_UART_IRQHandler+0x126>
 8003ba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d105      	bne.n	8003bbe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003bb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d005      	beq.n	8003bca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc2:	f043 0208 	orr.w	r2, r3, #8
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f000 81f2 	beq.w	8003fb8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d008      	beq.n	8003bf2 <HAL_UART_IRQHandler+0x14e>
 8003be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d002      	beq.n	8003bf2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fb7d 	bl	80042ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b40      	cmp	r3, #64	@ 0x40
 8003bfe:	bf0c      	ite	eq
 8003c00:	2301      	moveq	r3, #1
 8003c02:	2300      	movne	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d103      	bne.n	8003c1e <HAL_UART_IRQHandler+0x17a>
 8003c16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d04f      	beq.n	8003cbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fa85 	bl	800412e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c2e:	2b40      	cmp	r3, #64	@ 0x40
 8003c30:	d141      	bne.n	8003cb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	3314      	adds	r3, #20
 8003c38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c40:	e853 3f00 	ldrex	r3, [r3]
 8003c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3314      	adds	r3, #20
 8003c5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003c5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c6e:	e841 2300 	strex	r3, r2, [r1]
 8003c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1d9      	bne.n	8003c32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d013      	beq.n	8003cae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e84 <HAL_UART_IRQHandler+0x3e0>)
 8003c8c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fd ffdd 	bl	8001c52 <HAL_DMA_Abort_IT>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d016      	beq.n	8003ccc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ca8:	4610      	mov	r0, r2
 8003caa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cac:	e00e      	b.n	8003ccc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f994 	bl	8003fdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb4:	e00a      	b.n	8003ccc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f990 	bl	8003fdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbc:	e006      	b.n	8003ccc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 f98c 	bl	8003fdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003cca:	e175      	b.n	8003fb8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ccc:	bf00      	nop
    return;
 8003cce:	e173      	b.n	8003fb8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	f040 814f 	bne.w	8003f78 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cde:	f003 0310 	and.w	r3, r3, #16
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 8148 	beq.w	8003f78 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ce8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cec:	f003 0310 	and.w	r3, r3, #16
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f000 8141 	beq.w	8003f78 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60bb      	str	r3, [r7, #8]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	60bb      	str	r3, [r7, #8]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	60bb      	str	r3, [r7, #8]
 8003d0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d16:	2b40      	cmp	r3, #64	@ 0x40
 8003d18:	f040 80b6 	bne.w	8003e88 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 8145 	beq.w	8003fbc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	f080 813e 	bcs.w	8003fbc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d4c:	69db      	ldr	r3, [r3, #28]
 8003d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d52:	f000 8088 	beq.w	8003e66 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	330c      	adds	r3, #12
 8003d5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d64:	e853 3f00 	ldrex	r3, [r3]
 8003d68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	330c      	adds	r3, #12
 8003d7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d92:	e841 2300 	strex	r3, r2, [r1]
 8003d96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1d9      	bne.n	8003d56 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3314      	adds	r3, #20
 8003da8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003daa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dac:	e853 3f00 	ldrex	r3, [r3]
 8003db0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003db2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003db4:	f023 0301 	bic.w	r3, r3, #1
 8003db8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	3314      	adds	r3, #20
 8003dc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003dc6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003dca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dcc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003dce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003dd2:	e841 2300 	strex	r3, r2, [r1]
 8003dd6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003dd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1e1      	bne.n	8003da2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	3314      	adds	r3, #20
 8003de4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003de8:	e853 3f00 	ldrex	r3, [r3]
 8003dec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003df0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003df4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	3314      	adds	r3, #20
 8003dfe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e04:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e06:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e08:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e0a:	e841 2300 	strex	r3, r2, [r1]
 8003e0e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1e3      	bne.n	8003dde <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2220      	movs	r2, #32
 8003e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	330c      	adds	r3, #12
 8003e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e2e:	e853 3f00 	ldrex	r3, [r3]
 8003e32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e36:	f023 0310 	bic.w	r3, r3, #16
 8003e3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003e48:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e4a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e50:	e841 2300 	strex	r3, r2, [r1]
 8003e54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1e3      	bne.n	8003e24 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fd fe86 	bl	8001b72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2202      	movs	r2, #2
 8003e6a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f8b7 	bl	8003ff0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e82:	e09b      	b.n	8003fbc <HAL_UART_IRQHandler+0x518>
 8003e84:	080041f5 	.word	0x080041f5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f000 808e 	beq.w	8003fc0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003ea4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8089 	beq.w	8003fc0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	330c      	adds	r3, #12
 8003eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
 8003ebc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ec0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ec4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	330c      	adds	r3, #12
 8003ece:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003ed2:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ed4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ed8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003eda:	e841 2300 	strex	r3, r2, [r1]
 8003ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1e3      	bne.n	8003eae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3314      	adds	r3, #20
 8003eec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef0:	e853 3f00 	ldrex	r3, [r3]
 8003ef4:	623b      	str	r3, [r7, #32]
   return(result);
 8003ef6:	6a3b      	ldr	r3, [r7, #32]
 8003ef8:	f023 0301 	bic.w	r3, r3, #1
 8003efc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	3314      	adds	r3, #20
 8003f06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f12:	e841 2300 	strex	r3, r2, [r1]
 8003f16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1e3      	bne.n	8003ee6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	330c      	adds	r3, #12
 8003f32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	e853 3f00 	ldrex	r3, [r3]
 8003f3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0310 	bic.w	r3, r3, #16
 8003f42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	330c      	adds	r3, #12
 8003f4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003f50:	61fa      	str	r2, [r7, #28]
 8003f52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f54:	69b9      	ldr	r1, [r7, #24]
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	e841 2300 	strex	r3, r2, [r1]
 8003f5c:	617b      	str	r3, [r7, #20]
   return(result);
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1e3      	bne.n	8003f2c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f6e:	4619      	mov	r1, r3
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f83d 	bl	8003ff0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f76:	e023      	b.n	8003fc0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d009      	beq.n	8003f98 <HAL_UART_IRQHandler+0x4f4>
 8003f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 f943 	bl	800421c <UART_Transmit_IT>
    return;
 8003f96:	e014      	b.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00e      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
 8003fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 f983 	bl	80042bc <UART_EndTransmit_IT>
    return;
 8003fb6:	e004      	b.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
    return;
 8003fb8:	bf00      	nop
 8003fba:	e002      	b.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
      return;
 8003fbc:	bf00      	nop
 8003fbe:	e000      	b.n	8003fc2 <HAL_UART_IRQHandler+0x51e>
      return;
 8003fc0:	bf00      	nop
  }
}
 8003fc2:	37e8      	adds	r7, #232	@ 0xe8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fe4:	bf00      	nop
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	603b      	str	r3, [r7, #0]
 8004014:	4613      	mov	r3, r2
 8004016:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004018:	e03b      	b.n	8004092 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004020:	d037      	beq.n	8004092 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004022:	f7fd fc89 	bl	8001938 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	6a3a      	ldr	r2, [r7, #32]
 800402e:	429a      	cmp	r2, r3
 8004030:	d302      	bcc.n	8004038 <UART_WaitOnFlagUntilTimeout+0x30>
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e03a      	b.n	80040b2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	2b00      	cmp	r3, #0
 8004048:	d023      	beq.n	8004092 <UART_WaitOnFlagUntilTimeout+0x8a>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2b80      	cmp	r3, #128	@ 0x80
 800404e:	d020      	beq.n	8004092 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2b40      	cmp	r3, #64	@ 0x40
 8004054:	d01d      	beq.n	8004092 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0308 	and.w	r3, r3, #8
 8004060:	2b08      	cmp	r3, #8
 8004062:	d116      	bne.n	8004092 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004064:	2300      	movs	r3, #0
 8004066:	617b      	str	r3, [r7, #20]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	617b      	str	r3, [r7, #20]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 f857 	bl	800412e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2208      	movs	r2, #8
 8004084:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e00f      	b.n	80040b2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	4013      	ands	r3, r2
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	429a      	cmp	r2, r3
 80040a0:	bf0c      	ite	eq
 80040a2:	2301      	moveq	r3, #1
 80040a4:	2300      	movne	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	461a      	mov	r2, r3
 80040aa:	79fb      	ldrb	r3, [r7, #7]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d0b4      	beq.n	800401a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b085      	sub	sp, #20
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	4613      	mov	r3, r2
 80040c6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	88fa      	ldrh	r2, [r7, #6]
 80040d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	88fa      	ldrh	r2, [r7, #6]
 80040d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2222      	movs	r2, #34	@ 0x22
 80040e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d007      	beq.n	8004100 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68da      	ldr	r2, [r3, #12]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040fe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	695a      	ldr	r2, [r3, #20]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0201 	orr.w	r2, r2, #1
 800410e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0220 	orr.w	r2, r2, #32
 800411e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800412e:	b480      	push	{r7}
 8004130:	b095      	sub	sp, #84	@ 0x54
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004140:	e853 3f00 	ldrex	r3, [r3]
 8004144:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004148:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800414c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	330c      	adds	r3, #12
 8004154:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004156:	643a      	str	r2, [r7, #64]	@ 0x40
 8004158:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800415c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800415e:	e841 2300 	strex	r3, r2, [r1]
 8004162:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1e5      	bne.n	8004136 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3314      	adds	r3, #20
 8004170:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	e853 3f00 	ldrex	r3, [r3]
 8004178:	61fb      	str	r3, [r7, #28]
   return(result);
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	f023 0301 	bic.w	r3, r3, #1
 8004180:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3314      	adds	r3, #20
 8004188:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800418a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800418c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004190:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004192:	e841 2300 	strex	r3, r2, [r1]
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1e5      	bne.n	800416a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d119      	bne.n	80041da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	330c      	adds	r3, #12
 80041ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	f023 0310 	bic.w	r3, r3, #16
 80041bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	330c      	adds	r3, #12
 80041c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041c6:	61ba      	str	r2, [r7, #24]
 80041c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6979      	ldr	r1, [r7, #20]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	613b      	str	r3, [r7, #16]
   return(result);
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e5      	bne.n	80041a6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80041e8:	bf00      	nop
 80041ea:	3754      	adds	r7, #84	@ 0x54
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004200:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f7ff fee4 	bl	8003fdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004214:	bf00      	nop
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b21      	cmp	r3, #33	@ 0x21
 800422e:	d13e      	bne.n	80042ae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004238:	d114      	bne.n	8004264 <UART_Transmit_IT+0x48>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d110      	bne.n	8004264 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	461a      	mov	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004256:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	1c9a      	adds	r2, r3, #2
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	621a      	str	r2, [r3, #32]
 8004262:	e008      	b.n	8004276 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a1b      	ldr	r3, [r3, #32]
 8004268:	1c59      	adds	r1, r3, #1
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	6211      	str	r1, [r2, #32]
 800426e:	781a      	ldrb	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29b      	uxth	r3, r3
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	4619      	mov	r1, r3
 8004284:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10f      	bne.n	80042aa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004298:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68da      	ldr	r2, [r3, #12]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042aa:	2300      	movs	r3, #0
 80042ac:	e000      	b.n	80042b0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042ae:	2302      	movs	r3, #2
  }
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2220      	movs	r2, #32
 80042d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7ff fe73 	bl	8003fc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3708      	adds	r7, #8
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08c      	sub	sp, #48	@ 0x30
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b22      	cmp	r3, #34	@ 0x22
 80042fe:	f040 80ae 	bne.w	800445e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800430a:	d117      	bne.n	800433c <UART_Receive_IT+0x50>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d113      	bne.n	800433c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004314:	2300      	movs	r3, #0
 8004316:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	b29b      	uxth	r3, r3
 8004326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432a:	b29a      	uxth	r2, r3
 800432c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	1c9a      	adds	r2, r3, #2
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	629a      	str	r2, [r3, #40]	@ 0x28
 800433a:	e026      	b.n	800438a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004340:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004342:	2300      	movs	r3, #0
 8004344:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800434e:	d007      	beq.n	8004360 <UART_Receive_IT+0x74>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10a      	bne.n	800436e <UART_Receive_IT+0x82>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d106      	bne.n	800436e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	b2da      	uxtb	r2, r3
 8004368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800436a:	701a      	strb	r2, [r3, #0]
 800436c:	e008      	b.n	8004380 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	b2db      	uxtb	r3, r3
 8004376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800437a:	b2da      	uxtb	r2, r3
 800437c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800437e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29b      	uxth	r3, r3
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	4619      	mov	r1, r3
 8004398:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800439a:	2b00      	cmp	r3, #0
 800439c:	d15d      	bne.n	800445a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68da      	ldr	r2, [r3, #12]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0220 	bic.w	r2, r2, #32
 80043ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695a      	ldr	r2, [r3, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f022 0201 	bic.w	r2, r2, #1
 80043cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d135      	bne.n	8004450 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	330c      	adds	r3, #12
 80043f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	e853 3f00 	ldrex	r3, [r3]
 80043f8:	613b      	str	r3, [r7, #16]
   return(result);
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f023 0310 	bic.w	r3, r3, #16
 8004400:	627b      	str	r3, [r7, #36]	@ 0x24
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	330c      	adds	r3, #12
 8004408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800440a:	623a      	str	r2, [r7, #32]
 800440c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440e:	69f9      	ldr	r1, [r7, #28]
 8004410:	6a3a      	ldr	r2, [r7, #32]
 8004412:	e841 2300 	strex	r3, r2, [r1]
 8004416:	61bb      	str	r3, [r7, #24]
   return(result);
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1e5      	bne.n	80043ea <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	2b10      	cmp	r3, #16
 800442a:	d10a      	bne.n	8004442 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800442c:	2300      	movs	r3, #0
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60fb      	str	r3, [r7, #12]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004446:	4619      	mov	r1, r3
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f7ff fdd1 	bl	8003ff0 <HAL_UARTEx_RxEventCallback>
 800444e:	e002      	b.n	8004456 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7fc f89d 	bl	8000590 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	e002      	b.n	8004460 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	e000      	b.n	8004460 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800445e:	2302      	movs	r3, #2
  }
}
 8004460:	4618      	mov	r0, r3
 8004462:	3730      	adds	r7, #48	@ 0x30
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800446c:	b0c0      	sub	sp, #256	@ 0x100
 800446e:	af00      	add	r7, sp, #0
 8004470:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004484:	68d9      	ldr	r1, [r3, #12]
 8004486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	ea40 0301 	orr.w	r3, r0, r1
 8004490:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	431a      	orrs	r2, r3
 80044a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	431a      	orrs	r2, r3
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80044c0:	f021 010c 	bic.w	r1, r1, #12
 80044c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044ce:	430b      	orrs	r3, r1
 80044d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80044de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e2:	6999      	ldr	r1, [r3, #24]
 80044e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	ea40 0301 	orr.w	r3, r0, r1
 80044ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	4b8f      	ldr	r3, [pc, #572]	@ (8004734 <UART_SetConfig+0x2cc>)
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d005      	beq.n	8004508 <UART_SetConfig+0xa0>
 80044fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	4b8d      	ldr	r3, [pc, #564]	@ (8004738 <UART_SetConfig+0x2d0>)
 8004504:	429a      	cmp	r2, r3
 8004506:	d104      	bne.n	8004512 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004508:	f7fe fb2c 	bl	8002b64 <HAL_RCC_GetPCLK2Freq>
 800450c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004510:	e003      	b.n	800451a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004512:	f7fe fb13 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 8004516:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800451a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800451e:	69db      	ldr	r3, [r3, #28]
 8004520:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004524:	f040 810c 	bne.w	8004740 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004528:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800452c:	2200      	movs	r2, #0
 800452e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004532:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004536:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800453a:	4622      	mov	r2, r4
 800453c:	462b      	mov	r3, r5
 800453e:	1891      	adds	r1, r2, r2
 8004540:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004542:	415b      	adcs	r3, r3
 8004544:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004546:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800454a:	4621      	mov	r1, r4
 800454c:	eb12 0801 	adds.w	r8, r2, r1
 8004550:	4629      	mov	r1, r5
 8004552:	eb43 0901 	adc.w	r9, r3, r1
 8004556:	f04f 0200 	mov.w	r2, #0
 800455a:	f04f 0300 	mov.w	r3, #0
 800455e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004562:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004566:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800456a:	4690      	mov	r8, r2
 800456c:	4699      	mov	r9, r3
 800456e:	4623      	mov	r3, r4
 8004570:	eb18 0303 	adds.w	r3, r8, r3
 8004574:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004578:	462b      	mov	r3, r5
 800457a:	eb49 0303 	adc.w	r3, r9, r3
 800457e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800458e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004592:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004596:	460b      	mov	r3, r1
 8004598:	18db      	adds	r3, r3, r3
 800459a:	653b      	str	r3, [r7, #80]	@ 0x50
 800459c:	4613      	mov	r3, r2
 800459e:	eb42 0303 	adc.w	r3, r2, r3
 80045a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80045a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80045a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80045ac:	f7fb fe78 	bl	80002a0 <__aeabi_uldivmod>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	4b61      	ldr	r3, [pc, #388]	@ (800473c <UART_SetConfig+0x2d4>)
 80045b6:	fba3 2302 	umull	r2, r3, r3, r2
 80045ba:	095b      	lsrs	r3, r3, #5
 80045bc:	011c      	lsls	r4, r3, #4
 80045be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045c2:	2200      	movs	r2, #0
 80045c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80045cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80045d0:	4642      	mov	r2, r8
 80045d2:	464b      	mov	r3, r9
 80045d4:	1891      	adds	r1, r2, r2
 80045d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80045d8:	415b      	adcs	r3, r3
 80045da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80045e0:	4641      	mov	r1, r8
 80045e2:	eb12 0a01 	adds.w	sl, r2, r1
 80045e6:	4649      	mov	r1, r9
 80045e8:	eb43 0b01 	adc.w	fp, r3, r1
 80045ec:	f04f 0200 	mov.w	r2, #0
 80045f0:	f04f 0300 	mov.w	r3, #0
 80045f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004600:	4692      	mov	sl, r2
 8004602:	469b      	mov	fp, r3
 8004604:	4643      	mov	r3, r8
 8004606:	eb1a 0303 	adds.w	r3, sl, r3
 800460a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800460e:	464b      	mov	r3, r9
 8004610:	eb4b 0303 	adc.w	r3, fp, r3
 8004614:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004624:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004628:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800462c:	460b      	mov	r3, r1
 800462e:	18db      	adds	r3, r3, r3
 8004630:	643b      	str	r3, [r7, #64]	@ 0x40
 8004632:	4613      	mov	r3, r2
 8004634:	eb42 0303 	adc.w	r3, r2, r3
 8004638:	647b      	str	r3, [r7, #68]	@ 0x44
 800463a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800463e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004642:	f7fb fe2d 	bl	80002a0 <__aeabi_uldivmod>
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	4611      	mov	r1, r2
 800464c:	4b3b      	ldr	r3, [pc, #236]	@ (800473c <UART_SetConfig+0x2d4>)
 800464e:	fba3 2301 	umull	r2, r3, r3, r1
 8004652:	095b      	lsrs	r3, r3, #5
 8004654:	2264      	movs	r2, #100	@ 0x64
 8004656:	fb02 f303 	mul.w	r3, r2, r3
 800465a:	1acb      	subs	r3, r1, r3
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004662:	4b36      	ldr	r3, [pc, #216]	@ (800473c <UART_SetConfig+0x2d4>)
 8004664:	fba3 2302 	umull	r2, r3, r3, r2
 8004668:	095b      	lsrs	r3, r3, #5
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004670:	441c      	add	r4, r3
 8004672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004676:	2200      	movs	r2, #0
 8004678:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800467c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004680:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004684:	4642      	mov	r2, r8
 8004686:	464b      	mov	r3, r9
 8004688:	1891      	adds	r1, r2, r2
 800468a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800468c:	415b      	adcs	r3, r3
 800468e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004690:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004694:	4641      	mov	r1, r8
 8004696:	1851      	adds	r1, r2, r1
 8004698:	6339      	str	r1, [r7, #48]	@ 0x30
 800469a:	4649      	mov	r1, r9
 800469c:	414b      	adcs	r3, r1
 800469e:	637b      	str	r3, [r7, #52]	@ 0x34
 80046a0:	f04f 0200 	mov.w	r2, #0
 80046a4:	f04f 0300 	mov.w	r3, #0
 80046a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80046ac:	4659      	mov	r1, fp
 80046ae:	00cb      	lsls	r3, r1, #3
 80046b0:	4651      	mov	r1, sl
 80046b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046b6:	4651      	mov	r1, sl
 80046b8:	00ca      	lsls	r2, r1, #3
 80046ba:	4610      	mov	r0, r2
 80046bc:	4619      	mov	r1, r3
 80046be:	4603      	mov	r3, r0
 80046c0:	4642      	mov	r2, r8
 80046c2:	189b      	adds	r3, r3, r2
 80046c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046c8:	464b      	mov	r3, r9
 80046ca:	460a      	mov	r2, r1
 80046cc:	eb42 0303 	adc.w	r3, r2, r3
 80046d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80046e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046e8:	460b      	mov	r3, r1
 80046ea:	18db      	adds	r3, r3, r3
 80046ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046ee:	4613      	mov	r3, r2
 80046f0:	eb42 0303 	adc.w	r3, r2, r3
 80046f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80046fe:	f7fb fdcf 	bl	80002a0 <__aeabi_uldivmod>
 8004702:	4602      	mov	r2, r0
 8004704:	460b      	mov	r3, r1
 8004706:	4b0d      	ldr	r3, [pc, #52]	@ (800473c <UART_SetConfig+0x2d4>)
 8004708:	fba3 1302 	umull	r1, r3, r3, r2
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	2164      	movs	r1, #100	@ 0x64
 8004710:	fb01 f303 	mul.w	r3, r1, r3
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	00db      	lsls	r3, r3, #3
 8004718:	3332      	adds	r3, #50	@ 0x32
 800471a:	4a08      	ldr	r2, [pc, #32]	@ (800473c <UART_SetConfig+0x2d4>)
 800471c:	fba2 2303 	umull	r2, r3, r2, r3
 8004720:	095b      	lsrs	r3, r3, #5
 8004722:	f003 0207 	and.w	r2, r3, #7
 8004726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4422      	add	r2, r4
 800472e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004730:	e106      	b.n	8004940 <UART_SetConfig+0x4d8>
 8004732:	bf00      	nop
 8004734:	40011000 	.word	0x40011000
 8004738:	40011400 	.word	0x40011400
 800473c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004744:	2200      	movs	r2, #0
 8004746:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800474a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800474e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004752:	4642      	mov	r2, r8
 8004754:	464b      	mov	r3, r9
 8004756:	1891      	adds	r1, r2, r2
 8004758:	6239      	str	r1, [r7, #32]
 800475a:	415b      	adcs	r3, r3
 800475c:	627b      	str	r3, [r7, #36]	@ 0x24
 800475e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004762:	4641      	mov	r1, r8
 8004764:	1854      	adds	r4, r2, r1
 8004766:	4649      	mov	r1, r9
 8004768:	eb43 0501 	adc.w	r5, r3, r1
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	00eb      	lsls	r3, r5, #3
 8004776:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800477a:	00e2      	lsls	r2, r4, #3
 800477c:	4614      	mov	r4, r2
 800477e:	461d      	mov	r5, r3
 8004780:	4643      	mov	r3, r8
 8004782:	18e3      	adds	r3, r4, r3
 8004784:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004788:	464b      	mov	r3, r9
 800478a:	eb45 0303 	adc.w	r3, r5, r3
 800478e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800479e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80047a2:	f04f 0200 	mov.w	r2, #0
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80047ae:	4629      	mov	r1, r5
 80047b0:	008b      	lsls	r3, r1, #2
 80047b2:	4621      	mov	r1, r4
 80047b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047b8:	4621      	mov	r1, r4
 80047ba:	008a      	lsls	r2, r1, #2
 80047bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80047c0:	f7fb fd6e 	bl	80002a0 <__aeabi_uldivmod>
 80047c4:	4602      	mov	r2, r0
 80047c6:	460b      	mov	r3, r1
 80047c8:	4b60      	ldr	r3, [pc, #384]	@ (800494c <UART_SetConfig+0x4e4>)
 80047ca:	fba3 2302 	umull	r2, r3, r3, r2
 80047ce:	095b      	lsrs	r3, r3, #5
 80047d0:	011c      	lsls	r4, r3, #4
 80047d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047d6:	2200      	movs	r2, #0
 80047d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80047e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80047e4:	4642      	mov	r2, r8
 80047e6:	464b      	mov	r3, r9
 80047e8:	1891      	adds	r1, r2, r2
 80047ea:	61b9      	str	r1, [r7, #24]
 80047ec:	415b      	adcs	r3, r3
 80047ee:	61fb      	str	r3, [r7, #28]
 80047f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047f4:	4641      	mov	r1, r8
 80047f6:	1851      	adds	r1, r2, r1
 80047f8:	6139      	str	r1, [r7, #16]
 80047fa:	4649      	mov	r1, r9
 80047fc:	414b      	adcs	r3, r1
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	f04f 0200 	mov.w	r2, #0
 8004804:	f04f 0300 	mov.w	r3, #0
 8004808:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800480c:	4659      	mov	r1, fp
 800480e:	00cb      	lsls	r3, r1, #3
 8004810:	4651      	mov	r1, sl
 8004812:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004816:	4651      	mov	r1, sl
 8004818:	00ca      	lsls	r2, r1, #3
 800481a:	4610      	mov	r0, r2
 800481c:	4619      	mov	r1, r3
 800481e:	4603      	mov	r3, r0
 8004820:	4642      	mov	r2, r8
 8004822:	189b      	adds	r3, r3, r2
 8004824:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004828:	464b      	mov	r3, r9
 800482a:	460a      	mov	r2, r1
 800482c:	eb42 0303 	adc.w	r3, r2, r3
 8004830:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800483e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800484c:	4649      	mov	r1, r9
 800484e:	008b      	lsls	r3, r1, #2
 8004850:	4641      	mov	r1, r8
 8004852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004856:	4641      	mov	r1, r8
 8004858:	008a      	lsls	r2, r1, #2
 800485a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800485e:	f7fb fd1f 	bl	80002a0 <__aeabi_uldivmod>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	4611      	mov	r1, r2
 8004868:	4b38      	ldr	r3, [pc, #224]	@ (800494c <UART_SetConfig+0x4e4>)
 800486a:	fba3 2301 	umull	r2, r3, r3, r1
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	2264      	movs	r2, #100	@ 0x64
 8004872:	fb02 f303 	mul.w	r3, r2, r3
 8004876:	1acb      	subs	r3, r1, r3
 8004878:	011b      	lsls	r3, r3, #4
 800487a:	3332      	adds	r3, #50	@ 0x32
 800487c:	4a33      	ldr	r2, [pc, #204]	@ (800494c <UART_SetConfig+0x4e4>)
 800487e:	fba2 2303 	umull	r2, r3, r2, r3
 8004882:	095b      	lsrs	r3, r3, #5
 8004884:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004888:	441c      	add	r4, r3
 800488a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800488e:	2200      	movs	r2, #0
 8004890:	673b      	str	r3, [r7, #112]	@ 0x70
 8004892:	677a      	str	r2, [r7, #116]	@ 0x74
 8004894:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004898:	4642      	mov	r2, r8
 800489a:	464b      	mov	r3, r9
 800489c:	1891      	adds	r1, r2, r2
 800489e:	60b9      	str	r1, [r7, #8]
 80048a0:	415b      	adcs	r3, r3
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048a8:	4641      	mov	r1, r8
 80048aa:	1851      	adds	r1, r2, r1
 80048ac:	6039      	str	r1, [r7, #0]
 80048ae:	4649      	mov	r1, r9
 80048b0:	414b      	adcs	r3, r1
 80048b2:	607b      	str	r3, [r7, #4]
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048c0:	4659      	mov	r1, fp
 80048c2:	00cb      	lsls	r3, r1, #3
 80048c4:	4651      	mov	r1, sl
 80048c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048ca:	4651      	mov	r1, sl
 80048cc:	00ca      	lsls	r2, r1, #3
 80048ce:	4610      	mov	r0, r2
 80048d0:	4619      	mov	r1, r3
 80048d2:	4603      	mov	r3, r0
 80048d4:	4642      	mov	r2, r8
 80048d6:	189b      	adds	r3, r3, r2
 80048d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048da:	464b      	mov	r3, r9
 80048dc:	460a      	mov	r2, r1
 80048de:	eb42 0303 	adc.w	r3, r2, r3
 80048e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80048ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80048f0:	f04f 0200 	mov.w	r2, #0
 80048f4:	f04f 0300 	mov.w	r3, #0
 80048f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80048fc:	4649      	mov	r1, r9
 80048fe:	008b      	lsls	r3, r1, #2
 8004900:	4641      	mov	r1, r8
 8004902:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004906:	4641      	mov	r1, r8
 8004908:	008a      	lsls	r2, r1, #2
 800490a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800490e:	f7fb fcc7 	bl	80002a0 <__aeabi_uldivmod>
 8004912:	4602      	mov	r2, r0
 8004914:	460b      	mov	r3, r1
 8004916:	4b0d      	ldr	r3, [pc, #52]	@ (800494c <UART_SetConfig+0x4e4>)
 8004918:	fba3 1302 	umull	r1, r3, r3, r2
 800491c:	095b      	lsrs	r3, r3, #5
 800491e:	2164      	movs	r1, #100	@ 0x64
 8004920:	fb01 f303 	mul.w	r3, r1, r3
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	3332      	adds	r3, #50	@ 0x32
 800492a:	4a08      	ldr	r2, [pc, #32]	@ (800494c <UART_SetConfig+0x4e4>)
 800492c:	fba2 2303 	umull	r2, r3, r2, r3
 8004930:	095b      	lsrs	r3, r3, #5
 8004932:	f003 020f 	and.w	r2, r3, #15
 8004936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4422      	add	r2, r4
 800493e:	609a      	str	r2, [r3, #8]
}
 8004940:	bf00      	nop
 8004942:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004946:	46bd      	mov	sp, r7
 8004948:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800494c:	51eb851f 	.word	0x51eb851f

08004950 <std>:
 8004950:	2300      	movs	r3, #0
 8004952:	b510      	push	{r4, lr}
 8004954:	4604      	mov	r4, r0
 8004956:	e9c0 3300 	strd	r3, r3, [r0]
 800495a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800495e:	6083      	str	r3, [r0, #8]
 8004960:	8181      	strh	r1, [r0, #12]
 8004962:	6643      	str	r3, [r0, #100]	@ 0x64
 8004964:	81c2      	strh	r2, [r0, #14]
 8004966:	6183      	str	r3, [r0, #24]
 8004968:	4619      	mov	r1, r3
 800496a:	2208      	movs	r2, #8
 800496c:	305c      	adds	r0, #92	@ 0x5c
 800496e:	f000 f9f9 	bl	8004d64 <memset>
 8004972:	4b0d      	ldr	r3, [pc, #52]	@ (80049a8 <std+0x58>)
 8004974:	6263      	str	r3, [r4, #36]	@ 0x24
 8004976:	4b0d      	ldr	r3, [pc, #52]	@ (80049ac <std+0x5c>)
 8004978:	62a3      	str	r3, [r4, #40]	@ 0x28
 800497a:	4b0d      	ldr	r3, [pc, #52]	@ (80049b0 <std+0x60>)
 800497c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800497e:	4b0d      	ldr	r3, [pc, #52]	@ (80049b4 <std+0x64>)
 8004980:	6323      	str	r3, [r4, #48]	@ 0x30
 8004982:	4b0d      	ldr	r3, [pc, #52]	@ (80049b8 <std+0x68>)
 8004984:	6224      	str	r4, [r4, #32]
 8004986:	429c      	cmp	r4, r3
 8004988:	d006      	beq.n	8004998 <std+0x48>
 800498a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800498e:	4294      	cmp	r4, r2
 8004990:	d002      	beq.n	8004998 <std+0x48>
 8004992:	33d0      	adds	r3, #208	@ 0xd0
 8004994:	429c      	cmp	r4, r3
 8004996:	d105      	bne.n	80049a4 <std+0x54>
 8004998:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800499c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a0:	f000 ba58 	b.w	8004e54 <__retarget_lock_init_recursive>
 80049a4:	bd10      	pop	{r4, pc}
 80049a6:	bf00      	nop
 80049a8:	08004bb5 	.word	0x08004bb5
 80049ac:	08004bd7 	.word	0x08004bd7
 80049b0:	08004c0f 	.word	0x08004c0f
 80049b4:	08004c33 	.word	0x08004c33
 80049b8:	200002c4 	.word	0x200002c4

080049bc <stdio_exit_handler>:
 80049bc:	4a02      	ldr	r2, [pc, #8]	@ (80049c8 <stdio_exit_handler+0xc>)
 80049be:	4903      	ldr	r1, [pc, #12]	@ (80049cc <stdio_exit_handler+0x10>)
 80049c0:	4803      	ldr	r0, [pc, #12]	@ (80049d0 <stdio_exit_handler+0x14>)
 80049c2:	f000 b869 	b.w	8004a98 <_fwalk_sglue>
 80049c6:	bf00      	nop
 80049c8:	2000000c 	.word	0x2000000c
 80049cc:	080056f5 	.word	0x080056f5
 80049d0:	2000001c 	.word	0x2000001c

080049d4 <cleanup_stdio>:
 80049d4:	6841      	ldr	r1, [r0, #4]
 80049d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004a08 <cleanup_stdio+0x34>)
 80049d8:	4299      	cmp	r1, r3
 80049da:	b510      	push	{r4, lr}
 80049dc:	4604      	mov	r4, r0
 80049de:	d001      	beq.n	80049e4 <cleanup_stdio+0x10>
 80049e0:	f000 fe88 	bl	80056f4 <_fflush_r>
 80049e4:	68a1      	ldr	r1, [r4, #8]
 80049e6:	4b09      	ldr	r3, [pc, #36]	@ (8004a0c <cleanup_stdio+0x38>)
 80049e8:	4299      	cmp	r1, r3
 80049ea:	d002      	beq.n	80049f2 <cleanup_stdio+0x1e>
 80049ec:	4620      	mov	r0, r4
 80049ee:	f000 fe81 	bl	80056f4 <_fflush_r>
 80049f2:	68e1      	ldr	r1, [r4, #12]
 80049f4:	4b06      	ldr	r3, [pc, #24]	@ (8004a10 <cleanup_stdio+0x3c>)
 80049f6:	4299      	cmp	r1, r3
 80049f8:	d004      	beq.n	8004a04 <cleanup_stdio+0x30>
 80049fa:	4620      	mov	r0, r4
 80049fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a00:	f000 be78 	b.w	80056f4 <_fflush_r>
 8004a04:	bd10      	pop	{r4, pc}
 8004a06:	bf00      	nop
 8004a08:	200002c4 	.word	0x200002c4
 8004a0c:	2000032c 	.word	0x2000032c
 8004a10:	20000394 	.word	0x20000394

08004a14 <global_stdio_init.part.0>:
 8004a14:	b510      	push	{r4, lr}
 8004a16:	4b0b      	ldr	r3, [pc, #44]	@ (8004a44 <global_stdio_init.part.0+0x30>)
 8004a18:	4c0b      	ldr	r4, [pc, #44]	@ (8004a48 <global_stdio_init.part.0+0x34>)
 8004a1a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a4c <global_stdio_init.part.0+0x38>)
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	4620      	mov	r0, r4
 8004a20:	2200      	movs	r2, #0
 8004a22:	2104      	movs	r1, #4
 8004a24:	f7ff ff94 	bl	8004950 <std>
 8004a28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	2109      	movs	r1, #9
 8004a30:	f7ff ff8e 	bl	8004950 <std>
 8004a34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004a38:	2202      	movs	r2, #2
 8004a3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a3e:	2112      	movs	r1, #18
 8004a40:	f7ff bf86 	b.w	8004950 <std>
 8004a44:	200003fc 	.word	0x200003fc
 8004a48:	200002c4 	.word	0x200002c4
 8004a4c:	080049bd 	.word	0x080049bd

08004a50 <__sfp_lock_acquire>:
 8004a50:	4801      	ldr	r0, [pc, #4]	@ (8004a58 <__sfp_lock_acquire+0x8>)
 8004a52:	f000 ba00 	b.w	8004e56 <__retarget_lock_acquire_recursive>
 8004a56:	bf00      	nop
 8004a58:	20000405 	.word	0x20000405

08004a5c <__sfp_lock_release>:
 8004a5c:	4801      	ldr	r0, [pc, #4]	@ (8004a64 <__sfp_lock_release+0x8>)
 8004a5e:	f000 b9fb 	b.w	8004e58 <__retarget_lock_release_recursive>
 8004a62:	bf00      	nop
 8004a64:	20000405 	.word	0x20000405

08004a68 <__sinit>:
 8004a68:	b510      	push	{r4, lr}
 8004a6a:	4604      	mov	r4, r0
 8004a6c:	f7ff fff0 	bl	8004a50 <__sfp_lock_acquire>
 8004a70:	6a23      	ldr	r3, [r4, #32]
 8004a72:	b11b      	cbz	r3, 8004a7c <__sinit+0x14>
 8004a74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a78:	f7ff bff0 	b.w	8004a5c <__sfp_lock_release>
 8004a7c:	4b04      	ldr	r3, [pc, #16]	@ (8004a90 <__sinit+0x28>)
 8004a7e:	6223      	str	r3, [r4, #32]
 8004a80:	4b04      	ldr	r3, [pc, #16]	@ (8004a94 <__sinit+0x2c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1f5      	bne.n	8004a74 <__sinit+0xc>
 8004a88:	f7ff ffc4 	bl	8004a14 <global_stdio_init.part.0>
 8004a8c:	e7f2      	b.n	8004a74 <__sinit+0xc>
 8004a8e:	bf00      	nop
 8004a90:	080049d5 	.word	0x080049d5
 8004a94:	200003fc 	.word	0x200003fc

08004a98 <_fwalk_sglue>:
 8004a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a9c:	4607      	mov	r7, r0
 8004a9e:	4688      	mov	r8, r1
 8004aa0:	4614      	mov	r4, r2
 8004aa2:	2600      	movs	r6, #0
 8004aa4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004aa8:	f1b9 0901 	subs.w	r9, r9, #1
 8004aac:	d505      	bpl.n	8004aba <_fwalk_sglue+0x22>
 8004aae:	6824      	ldr	r4, [r4, #0]
 8004ab0:	2c00      	cmp	r4, #0
 8004ab2:	d1f7      	bne.n	8004aa4 <_fwalk_sglue+0xc>
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004aba:	89ab      	ldrh	r3, [r5, #12]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d907      	bls.n	8004ad0 <_fwalk_sglue+0x38>
 8004ac0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	d003      	beq.n	8004ad0 <_fwalk_sglue+0x38>
 8004ac8:	4629      	mov	r1, r5
 8004aca:	4638      	mov	r0, r7
 8004acc:	47c0      	blx	r8
 8004ace:	4306      	orrs	r6, r0
 8004ad0:	3568      	adds	r5, #104	@ 0x68
 8004ad2:	e7e9      	b.n	8004aa8 <_fwalk_sglue+0x10>

08004ad4 <iprintf>:
 8004ad4:	b40f      	push	{r0, r1, r2, r3}
 8004ad6:	b507      	push	{r0, r1, r2, lr}
 8004ad8:	4906      	ldr	r1, [pc, #24]	@ (8004af4 <iprintf+0x20>)
 8004ada:	ab04      	add	r3, sp, #16
 8004adc:	6808      	ldr	r0, [r1, #0]
 8004ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ae2:	6881      	ldr	r1, [r0, #8]
 8004ae4:	9301      	str	r3, [sp, #4]
 8004ae6:	f000 fadb 	bl	80050a0 <_vfiprintf_r>
 8004aea:	b003      	add	sp, #12
 8004aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8004af0:	b004      	add	sp, #16
 8004af2:	4770      	bx	lr
 8004af4:	20000018 	.word	0x20000018

08004af8 <_puts_r>:
 8004af8:	6a03      	ldr	r3, [r0, #32]
 8004afa:	b570      	push	{r4, r5, r6, lr}
 8004afc:	6884      	ldr	r4, [r0, #8]
 8004afe:	4605      	mov	r5, r0
 8004b00:	460e      	mov	r6, r1
 8004b02:	b90b      	cbnz	r3, 8004b08 <_puts_r+0x10>
 8004b04:	f7ff ffb0 	bl	8004a68 <__sinit>
 8004b08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b0a:	07db      	lsls	r3, r3, #31
 8004b0c:	d405      	bmi.n	8004b1a <_puts_r+0x22>
 8004b0e:	89a3      	ldrh	r3, [r4, #12]
 8004b10:	0598      	lsls	r0, r3, #22
 8004b12:	d402      	bmi.n	8004b1a <_puts_r+0x22>
 8004b14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b16:	f000 f99e 	bl	8004e56 <__retarget_lock_acquire_recursive>
 8004b1a:	89a3      	ldrh	r3, [r4, #12]
 8004b1c:	0719      	lsls	r1, r3, #28
 8004b1e:	d502      	bpl.n	8004b26 <_puts_r+0x2e>
 8004b20:	6923      	ldr	r3, [r4, #16]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d135      	bne.n	8004b92 <_puts_r+0x9a>
 8004b26:	4621      	mov	r1, r4
 8004b28:	4628      	mov	r0, r5
 8004b2a:	f000 f8c5 	bl	8004cb8 <__swsetup_r>
 8004b2e:	b380      	cbz	r0, 8004b92 <_puts_r+0x9a>
 8004b30:	f04f 35ff 	mov.w	r5, #4294967295
 8004b34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b36:	07da      	lsls	r2, r3, #31
 8004b38:	d405      	bmi.n	8004b46 <_puts_r+0x4e>
 8004b3a:	89a3      	ldrh	r3, [r4, #12]
 8004b3c:	059b      	lsls	r3, r3, #22
 8004b3e:	d402      	bmi.n	8004b46 <_puts_r+0x4e>
 8004b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b42:	f000 f989 	bl	8004e58 <__retarget_lock_release_recursive>
 8004b46:	4628      	mov	r0, r5
 8004b48:	bd70      	pop	{r4, r5, r6, pc}
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	da04      	bge.n	8004b58 <_puts_r+0x60>
 8004b4e:	69a2      	ldr	r2, [r4, #24]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	dc17      	bgt.n	8004b84 <_puts_r+0x8c>
 8004b54:	290a      	cmp	r1, #10
 8004b56:	d015      	beq.n	8004b84 <_puts_r+0x8c>
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	6022      	str	r2, [r4, #0]
 8004b5e:	7019      	strb	r1, [r3, #0]
 8004b60:	68a3      	ldr	r3, [r4, #8]
 8004b62:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004b66:	3b01      	subs	r3, #1
 8004b68:	60a3      	str	r3, [r4, #8]
 8004b6a:	2900      	cmp	r1, #0
 8004b6c:	d1ed      	bne.n	8004b4a <_puts_r+0x52>
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	da11      	bge.n	8004b96 <_puts_r+0x9e>
 8004b72:	4622      	mov	r2, r4
 8004b74:	210a      	movs	r1, #10
 8004b76:	4628      	mov	r0, r5
 8004b78:	f000 f85f 	bl	8004c3a <__swbuf_r>
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	d0d7      	beq.n	8004b30 <_puts_r+0x38>
 8004b80:	250a      	movs	r5, #10
 8004b82:	e7d7      	b.n	8004b34 <_puts_r+0x3c>
 8004b84:	4622      	mov	r2, r4
 8004b86:	4628      	mov	r0, r5
 8004b88:	f000 f857 	bl	8004c3a <__swbuf_r>
 8004b8c:	3001      	adds	r0, #1
 8004b8e:	d1e7      	bne.n	8004b60 <_puts_r+0x68>
 8004b90:	e7ce      	b.n	8004b30 <_puts_r+0x38>
 8004b92:	3e01      	subs	r6, #1
 8004b94:	e7e4      	b.n	8004b60 <_puts_r+0x68>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	1c5a      	adds	r2, r3, #1
 8004b9a:	6022      	str	r2, [r4, #0]
 8004b9c:	220a      	movs	r2, #10
 8004b9e:	701a      	strb	r2, [r3, #0]
 8004ba0:	e7ee      	b.n	8004b80 <_puts_r+0x88>
	...

08004ba4 <puts>:
 8004ba4:	4b02      	ldr	r3, [pc, #8]	@ (8004bb0 <puts+0xc>)
 8004ba6:	4601      	mov	r1, r0
 8004ba8:	6818      	ldr	r0, [r3, #0]
 8004baa:	f7ff bfa5 	b.w	8004af8 <_puts_r>
 8004bae:	bf00      	nop
 8004bb0:	20000018 	.word	0x20000018

08004bb4 <__sread>:
 8004bb4:	b510      	push	{r4, lr}
 8004bb6:	460c      	mov	r4, r1
 8004bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bbc:	f000 f8fc 	bl	8004db8 <_read_r>
 8004bc0:	2800      	cmp	r0, #0
 8004bc2:	bfab      	itete	ge
 8004bc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8004bc8:	181b      	addge	r3, r3, r0
 8004bca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bce:	bfac      	ite	ge
 8004bd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bd2:	81a3      	strhlt	r3, [r4, #12]
 8004bd4:	bd10      	pop	{r4, pc}

08004bd6 <__swrite>:
 8004bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bda:	461f      	mov	r7, r3
 8004bdc:	898b      	ldrh	r3, [r1, #12]
 8004bde:	05db      	lsls	r3, r3, #23
 8004be0:	4605      	mov	r5, r0
 8004be2:	460c      	mov	r4, r1
 8004be4:	4616      	mov	r6, r2
 8004be6:	d505      	bpl.n	8004bf4 <__swrite+0x1e>
 8004be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bec:	2302      	movs	r3, #2
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f000 f8d0 	bl	8004d94 <_lseek_r>
 8004bf4:	89a3      	ldrh	r3, [r4, #12]
 8004bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bfe:	81a3      	strh	r3, [r4, #12]
 8004c00:	4632      	mov	r2, r6
 8004c02:	463b      	mov	r3, r7
 8004c04:	4628      	mov	r0, r5
 8004c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c0a:	f000 b8e7 	b.w	8004ddc <_write_r>

08004c0e <__sseek>:
 8004c0e:	b510      	push	{r4, lr}
 8004c10:	460c      	mov	r4, r1
 8004c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c16:	f000 f8bd 	bl	8004d94 <_lseek_r>
 8004c1a:	1c43      	adds	r3, r0, #1
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	bf15      	itete	ne
 8004c20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c2a:	81a3      	strheq	r3, [r4, #12]
 8004c2c:	bf18      	it	ne
 8004c2e:	81a3      	strhne	r3, [r4, #12]
 8004c30:	bd10      	pop	{r4, pc}

08004c32 <__sclose>:
 8004c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c36:	f000 b89d 	b.w	8004d74 <_close_r>

08004c3a <__swbuf_r>:
 8004c3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3c:	460e      	mov	r6, r1
 8004c3e:	4614      	mov	r4, r2
 8004c40:	4605      	mov	r5, r0
 8004c42:	b118      	cbz	r0, 8004c4c <__swbuf_r+0x12>
 8004c44:	6a03      	ldr	r3, [r0, #32]
 8004c46:	b90b      	cbnz	r3, 8004c4c <__swbuf_r+0x12>
 8004c48:	f7ff ff0e 	bl	8004a68 <__sinit>
 8004c4c:	69a3      	ldr	r3, [r4, #24]
 8004c4e:	60a3      	str	r3, [r4, #8]
 8004c50:	89a3      	ldrh	r3, [r4, #12]
 8004c52:	071a      	lsls	r2, r3, #28
 8004c54:	d501      	bpl.n	8004c5a <__swbuf_r+0x20>
 8004c56:	6923      	ldr	r3, [r4, #16]
 8004c58:	b943      	cbnz	r3, 8004c6c <__swbuf_r+0x32>
 8004c5a:	4621      	mov	r1, r4
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	f000 f82b 	bl	8004cb8 <__swsetup_r>
 8004c62:	b118      	cbz	r0, 8004c6c <__swbuf_r+0x32>
 8004c64:	f04f 37ff 	mov.w	r7, #4294967295
 8004c68:	4638      	mov	r0, r7
 8004c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	6922      	ldr	r2, [r4, #16]
 8004c70:	1a98      	subs	r0, r3, r2
 8004c72:	6963      	ldr	r3, [r4, #20]
 8004c74:	b2f6      	uxtb	r6, r6
 8004c76:	4283      	cmp	r3, r0
 8004c78:	4637      	mov	r7, r6
 8004c7a:	dc05      	bgt.n	8004c88 <__swbuf_r+0x4e>
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	4628      	mov	r0, r5
 8004c80:	f000 fd38 	bl	80056f4 <_fflush_r>
 8004c84:	2800      	cmp	r0, #0
 8004c86:	d1ed      	bne.n	8004c64 <__swbuf_r+0x2a>
 8004c88:	68a3      	ldr	r3, [r4, #8]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	60a3      	str	r3, [r4, #8]
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	6022      	str	r2, [r4, #0]
 8004c94:	701e      	strb	r6, [r3, #0]
 8004c96:	6962      	ldr	r2, [r4, #20]
 8004c98:	1c43      	adds	r3, r0, #1
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d004      	beq.n	8004ca8 <__swbuf_r+0x6e>
 8004c9e:	89a3      	ldrh	r3, [r4, #12]
 8004ca0:	07db      	lsls	r3, r3, #31
 8004ca2:	d5e1      	bpl.n	8004c68 <__swbuf_r+0x2e>
 8004ca4:	2e0a      	cmp	r6, #10
 8004ca6:	d1df      	bne.n	8004c68 <__swbuf_r+0x2e>
 8004ca8:	4621      	mov	r1, r4
 8004caa:	4628      	mov	r0, r5
 8004cac:	f000 fd22 	bl	80056f4 <_fflush_r>
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	d0d9      	beq.n	8004c68 <__swbuf_r+0x2e>
 8004cb4:	e7d6      	b.n	8004c64 <__swbuf_r+0x2a>
	...

08004cb8 <__swsetup_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4b29      	ldr	r3, [pc, #164]	@ (8004d60 <__swsetup_r+0xa8>)
 8004cbc:	4605      	mov	r5, r0
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	460c      	mov	r4, r1
 8004cc2:	b118      	cbz	r0, 8004ccc <__swsetup_r+0x14>
 8004cc4:	6a03      	ldr	r3, [r0, #32]
 8004cc6:	b90b      	cbnz	r3, 8004ccc <__swsetup_r+0x14>
 8004cc8:	f7ff fece 	bl	8004a68 <__sinit>
 8004ccc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd0:	0719      	lsls	r1, r3, #28
 8004cd2:	d422      	bmi.n	8004d1a <__swsetup_r+0x62>
 8004cd4:	06da      	lsls	r2, r3, #27
 8004cd6:	d407      	bmi.n	8004ce8 <__swsetup_r+0x30>
 8004cd8:	2209      	movs	r2, #9
 8004cda:	602a      	str	r2, [r5, #0]
 8004cdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ce0:	81a3      	strh	r3, [r4, #12]
 8004ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce6:	e033      	b.n	8004d50 <__swsetup_r+0x98>
 8004ce8:	0758      	lsls	r0, r3, #29
 8004cea:	d512      	bpl.n	8004d12 <__swsetup_r+0x5a>
 8004cec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cee:	b141      	cbz	r1, 8004d02 <__swsetup_r+0x4a>
 8004cf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cf4:	4299      	cmp	r1, r3
 8004cf6:	d002      	beq.n	8004cfe <__swsetup_r+0x46>
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	f000 f8af 	bl	8004e5c <_free_r>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d02:	89a3      	ldrh	r3, [r4, #12]
 8004d04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d08:	81a3      	strh	r3, [r4, #12]
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	6063      	str	r3, [r4, #4]
 8004d0e:	6923      	ldr	r3, [r4, #16]
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	89a3      	ldrh	r3, [r4, #12]
 8004d14:	f043 0308 	orr.w	r3, r3, #8
 8004d18:	81a3      	strh	r3, [r4, #12]
 8004d1a:	6923      	ldr	r3, [r4, #16]
 8004d1c:	b94b      	cbnz	r3, 8004d32 <__swsetup_r+0x7a>
 8004d1e:	89a3      	ldrh	r3, [r4, #12]
 8004d20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d28:	d003      	beq.n	8004d32 <__swsetup_r+0x7a>
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	f000 fd2f 	bl	8005790 <__smakebuf_r>
 8004d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d36:	f013 0201 	ands.w	r2, r3, #1
 8004d3a:	d00a      	beq.n	8004d52 <__swsetup_r+0x9a>
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	60a2      	str	r2, [r4, #8]
 8004d40:	6962      	ldr	r2, [r4, #20]
 8004d42:	4252      	negs	r2, r2
 8004d44:	61a2      	str	r2, [r4, #24]
 8004d46:	6922      	ldr	r2, [r4, #16]
 8004d48:	b942      	cbnz	r2, 8004d5c <__swsetup_r+0xa4>
 8004d4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d4e:	d1c5      	bne.n	8004cdc <__swsetup_r+0x24>
 8004d50:	bd38      	pop	{r3, r4, r5, pc}
 8004d52:	0799      	lsls	r1, r3, #30
 8004d54:	bf58      	it	pl
 8004d56:	6962      	ldrpl	r2, [r4, #20]
 8004d58:	60a2      	str	r2, [r4, #8]
 8004d5a:	e7f4      	b.n	8004d46 <__swsetup_r+0x8e>
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	e7f7      	b.n	8004d50 <__swsetup_r+0x98>
 8004d60:	20000018 	.word	0x20000018

08004d64 <memset>:
 8004d64:	4402      	add	r2, r0
 8004d66:	4603      	mov	r3, r0
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d100      	bne.n	8004d6e <memset+0xa>
 8004d6c:	4770      	bx	lr
 8004d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d72:	e7f9      	b.n	8004d68 <memset+0x4>

08004d74 <_close_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	4d06      	ldr	r5, [pc, #24]	@ (8004d90 <_close_r+0x1c>)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	4604      	mov	r4, r0
 8004d7c:	4608      	mov	r0, r1
 8004d7e:	602b      	str	r3, [r5, #0]
 8004d80:	f7fc fccd 	bl	800171e <_close>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d102      	bne.n	8004d8e <_close_r+0x1a>
 8004d88:	682b      	ldr	r3, [r5, #0]
 8004d8a:	b103      	cbz	r3, 8004d8e <_close_r+0x1a>
 8004d8c:	6023      	str	r3, [r4, #0]
 8004d8e:	bd38      	pop	{r3, r4, r5, pc}
 8004d90:	20000400 	.word	0x20000400

08004d94 <_lseek_r>:
 8004d94:	b538      	push	{r3, r4, r5, lr}
 8004d96:	4d07      	ldr	r5, [pc, #28]	@ (8004db4 <_lseek_r+0x20>)
 8004d98:	4604      	mov	r4, r0
 8004d9a:	4608      	mov	r0, r1
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	2200      	movs	r2, #0
 8004da0:	602a      	str	r2, [r5, #0]
 8004da2:	461a      	mov	r2, r3
 8004da4:	f7fc fce2 	bl	800176c <_lseek>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_lseek_r+0x1e>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_lseek_r+0x1e>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20000400 	.word	0x20000400

08004db8 <_read_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4d07      	ldr	r5, [pc, #28]	@ (8004dd8 <_read_r+0x20>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	4608      	mov	r0, r1
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f7fc fc8c 	bl	80016e4 <_read>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_read_r+0x1e>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_read_r+0x1e>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	20000400 	.word	0x20000400

08004ddc <_write_r>:
 8004ddc:	b538      	push	{r3, r4, r5, lr}
 8004dde:	4d07      	ldr	r5, [pc, #28]	@ (8004dfc <_write_r+0x20>)
 8004de0:	4604      	mov	r4, r0
 8004de2:	4608      	mov	r0, r1
 8004de4:	4611      	mov	r1, r2
 8004de6:	2200      	movs	r2, #0
 8004de8:	602a      	str	r2, [r5, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	f7fb fdfe 	bl	80009ec <_write>
 8004df0:	1c43      	adds	r3, r0, #1
 8004df2:	d102      	bne.n	8004dfa <_write_r+0x1e>
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	b103      	cbz	r3, 8004dfa <_write_r+0x1e>
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	bd38      	pop	{r3, r4, r5, pc}
 8004dfc:	20000400 	.word	0x20000400

08004e00 <__errno>:
 8004e00:	4b01      	ldr	r3, [pc, #4]	@ (8004e08 <__errno+0x8>)
 8004e02:	6818      	ldr	r0, [r3, #0]
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	20000018 	.word	0x20000018

08004e0c <__libc_init_array>:
 8004e0c:	b570      	push	{r4, r5, r6, lr}
 8004e0e:	4d0d      	ldr	r5, [pc, #52]	@ (8004e44 <__libc_init_array+0x38>)
 8004e10:	4c0d      	ldr	r4, [pc, #52]	@ (8004e48 <__libc_init_array+0x3c>)
 8004e12:	1b64      	subs	r4, r4, r5
 8004e14:	10a4      	asrs	r4, r4, #2
 8004e16:	2600      	movs	r6, #0
 8004e18:	42a6      	cmp	r6, r4
 8004e1a:	d109      	bne.n	8004e30 <__libc_init_array+0x24>
 8004e1c:	4d0b      	ldr	r5, [pc, #44]	@ (8004e4c <__libc_init_array+0x40>)
 8004e1e:	4c0c      	ldr	r4, [pc, #48]	@ (8004e50 <__libc_init_array+0x44>)
 8004e20:	f000 fd24 	bl	800586c <_init>
 8004e24:	1b64      	subs	r4, r4, r5
 8004e26:	10a4      	asrs	r4, r4, #2
 8004e28:	2600      	movs	r6, #0
 8004e2a:	42a6      	cmp	r6, r4
 8004e2c:	d105      	bne.n	8004e3a <__libc_init_array+0x2e>
 8004e2e:	bd70      	pop	{r4, r5, r6, pc}
 8004e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e34:	4798      	blx	r3
 8004e36:	3601      	adds	r6, #1
 8004e38:	e7ee      	b.n	8004e18 <__libc_init_array+0xc>
 8004e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e3e:	4798      	blx	r3
 8004e40:	3601      	adds	r6, #1
 8004e42:	e7f2      	b.n	8004e2a <__libc_init_array+0x1e>
 8004e44:	08005968 	.word	0x08005968
 8004e48:	08005968 	.word	0x08005968
 8004e4c:	08005968 	.word	0x08005968
 8004e50:	0800596c 	.word	0x0800596c

08004e54 <__retarget_lock_init_recursive>:
 8004e54:	4770      	bx	lr

08004e56 <__retarget_lock_acquire_recursive>:
 8004e56:	4770      	bx	lr

08004e58 <__retarget_lock_release_recursive>:
 8004e58:	4770      	bx	lr
	...

08004e5c <_free_r>:
 8004e5c:	b538      	push	{r3, r4, r5, lr}
 8004e5e:	4605      	mov	r5, r0
 8004e60:	2900      	cmp	r1, #0
 8004e62:	d041      	beq.n	8004ee8 <_free_r+0x8c>
 8004e64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e68:	1f0c      	subs	r4, r1, #4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	bfb8      	it	lt
 8004e6e:	18e4      	addlt	r4, r4, r3
 8004e70:	f000 f8e0 	bl	8005034 <__malloc_lock>
 8004e74:	4a1d      	ldr	r2, [pc, #116]	@ (8004eec <_free_r+0x90>)
 8004e76:	6813      	ldr	r3, [r2, #0]
 8004e78:	b933      	cbnz	r3, 8004e88 <_free_r+0x2c>
 8004e7a:	6063      	str	r3, [r4, #4]
 8004e7c:	6014      	str	r4, [r2, #0]
 8004e7e:	4628      	mov	r0, r5
 8004e80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e84:	f000 b8dc 	b.w	8005040 <__malloc_unlock>
 8004e88:	42a3      	cmp	r3, r4
 8004e8a:	d908      	bls.n	8004e9e <_free_r+0x42>
 8004e8c:	6820      	ldr	r0, [r4, #0]
 8004e8e:	1821      	adds	r1, r4, r0
 8004e90:	428b      	cmp	r3, r1
 8004e92:	bf01      	itttt	eq
 8004e94:	6819      	ldreq	r1, [r3, #0]
 8004e96:	685b      	ldreq	r3, [r3, #4]
 8004e98:	1809      	addeq	r1, r1, r0
 8004e9a:	6021      	streq	r1, [r4, #0]
 8004e9c:	e7ed      	b.n	8004e7a <_free_r+0x1e>
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	b10b      	cbz	r3, 8004ea8 <_free_r+0x4c>
 8004ea4:	42a3      	cmp	r3, r4
 8004ea6:	d9fa      	bls.n	8004e9e <_free_r+0x42>
 8004ea8:	6811      	ldr	r1, [r2, #0]
 8004eaa:	1850      	adds	r0, r2, r1
 8004eac:	42a0      	cmp	r0, r4
 8004eae:	d10b      	bne.n	8004ec8 <_free_r+0x6c>
 8004eb0:	6820      	ldr	r0, [r4, #0]
 8004eb2:	4401      	add	r1, r0
 8004eb4:	1850      	adds	r0, r2, r1
 8004eb6:	4283      	cmp	r3, r0
 8004eb8:	6011      	str	r1, [r2, #0]
 8004eba:	d1e0      	bne.n	8004e7e <_free_r+0x22>
 8004ebc:	6818      	ldr	r0, [r3, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	6053      	str	r3, [r2, #4]
 8004ec2:	4408      	add	r0, r1
 8004ec4:	6010      	str	r0, [r2, #0]
 8004ec6:	e7da      	b.n	8004e7e <_free_r+0x22>
 8004ec8:	d902      	bls.n	8004ed0 <_free_r+0x74>
 8004eca:	230c      	movs	r3, #12
 8004ecc:	602b      	str	r3, [r5, #0]
 8004ece:	e7d6      	b.n	8004e7e <_free_r+0x22>
 8004ed0:	6820      	ldr	r0, [r4, #0]
 8004ed2:	1821      	adds	r1, r4, r0
 8004ed4:	428b      	cmp	r3, r1
 8004ed6:	bf04      	itt	eq
 8004ed8:	6819      	ldreq	r1, [r3, #0]
 8004eda:	685b      	ldreq	r3, [r3, #4]
 8004edc:	6063      	str	r3, [r4, #4]
 8004ede:	bf04      	itt	eq
 8004ee0:	1809      	addeq	r1, r1, r0
 8004ee2:	6021      	streq	r1, [r4, #0]
 8004ee4:	6054      	str	r4, [r2, #4]
 8004ee6:	e7ca      	b.n	8004e7e <_free_r+0x22>
 8004ee8:	bd38      	pop	{r3, r4, r5, pc}
 8004eea:	bf00      	nop
 8004eec:	2000040c 	.word	0x2000040c

08004ef0 <sbrk_aligned>:
 8004ef0:	b570      	push	{r4, r5, r6, lr}
 8004ef2:	4e0f      	ldr	r6, [pc, #60]	@ (8004f30 <sbrk_aligned+0x40>)
 8004ef4:	460c      	mov	r4, r1
 8004ef6:	6831      	ldr	r1, [r6, #0]
 8004ef8:	4605      	mov	r5, r0
 8004efa:	b911      	cbnz	r1, 8004f02 <sbrk_aligned+0x12>
 8004efc:	f000 fca6 	bl	800584c <_sbrk_r>
 8004f00:	6030      	str	r0, [r6, #0]
 8004f02:	4621      	mov	r1, r4
 8004f04:	4628      	mov	r0, r5
 8004f06:	f000 fca1 	bl	800584c <_sbrk_r>
 8004f0a:	1c43      	adds	r3, r0, #1
 8004f0c:	d103      	bne.n	8004f16 <sbrk_aligned+0x26>
 8004f0e:	f04f 34ff 	mov.w	r4, #4294967295
 8004f12:	4620      	mov	r0, r4
 8004f14:	bd70      	pop	{r4, r5, r6, pc}
 8004f16:	1cc4      	adds	r4, r0, #3
 8004f18:	f024 0403 	bic.w	r4, r4, #3
 8004f1c:	42a0      	cmp	r0, r4
 8004f1e:	d0f8      	beq.n	8004f12 <sbrk_aligned+0x22>
 8004f20:	1a21      	subs	r1, r4, r0
 8004f22:	4628      	mov	r0, r5
 8004f24:	f000 fc92 	bl	800584c <_sbrk_r>
 8004f28:	3001      	adds	r0, #1
 8004f2a:	d1f2      	bne.n	8004f12 <sbrk_aligned+0x22>
 8004f2c:	e7ef      	b.n	8004f0e <sbrk_aligned+0x1e>
 8004f2e:	bf00      	nop
 8004f30:	20000408 	.word	0x20000408

08004f34 <_malloc_r>:
 8004f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f38:	1ccd      	adds	r5, r1, #3
 8004f3a:	f025 0503 	bic.w	r5, r5, #3
 8004f3e:	3508      	adds	r5, #8
 8004f40:	2d0c      	cmp	r5, #12
 8004f42:	bf38      	it	cc
 8004f44:	250c      	movcc	r5, #12
 8004f46:	2d00      	cmp	r5, #0
 8004f48:	4606      	mov	r6, r0
 8004f4a:	db01      	blt.n	8004f50 <_malloc_r+0x1c>
 8004f4c:	42a9      	cmp	r1, r5
 8004f4e:	d904      	bls.n	8004f5a <_malloc_r+0x26>
 8004f50:	230c      	movs	r3, #12
 8004f52:	6033      	str	r3, [r6, #0]
 8004f54:	2000      	movs	r0, #0
 8004f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005030 <_malloc_r+0xfc>
 8004f5e:	f000 f869 	bl	8005034 <__malloc_lock>
 8004f62:	f8d8 3000 	ldr.w	r3, [r8]
 8004f66:	461c      	mov	r4, r3
 8004f68:	bb44      	cbnz	r4, 8004fbc <_malloc_r+0x88>
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	f7ff ffbf 	bl	8004ef0 <sbrk_aligned>
 8004f72:	1c43      	adds	r3, r0, #1
 8004f74:	4604      	mov	r4, r0
 8004f76:	d158      	bne.n	800502a <_malloc_r+0xf6>
 8004f78:	f8d8 4000 	ldr.w	r4, [r8]
 8004f7c:	4627      	mov	r7, r4
 8004f7e:	2f00      	cmp	r7, #0
 8004f80:	d143      	bne.n	800500a <_malloc_r+0xd6>
 8004f82:	2c00      	cmp	r4, #0
 8004f84:	d04b      	beq.n	800501e <_malloc_r+0xea>
 8004f86:	6823      	ldr	r3, [r4, #0]
 8004f88:	4639      	mov	r1, r7
 8004f8a:	4630      	mov	r0, r6
 8004f8c:	eb04 0903 	add.w	r9, r4, r3
 8004f90:	f000 fc5c 	bl	800584c <_sbrk_r>
 8004f94:	4581      	cmp	r9, r0
 8004f96:	d142      	bne.n	800501e <_malloc_r+0xea>
 8004f98:	6821      	ldr	r1, [r4, #0]
 8004f9a:	1a6d      	subs	r5, r5, r1
 8004f9c:	4629      	mov	r1, r5
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f7ff ffa6 	bl	8004ef0 <sbrk_aligned>
 8004fa4:	3001      	adds	r0, #1
 8004fa6:	d03a      	beq.n	800501e <_malloc_r+0xea>
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	442b      	add	r3, r5
 8004fac:	6023      	str	r3, [r4, #0]
 8004fae:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	bb62      	cbnz	r2, 8005010 <_malloc_r+0xdc>
 8004fb6:	f8c8 7000 	str.w	r7, [r8]
 8004fba:	e00f      	b.n	8004fdc <_malloc_r+0xa8>
 8004fbc:	6822      	ldr	r2, [r4, #0]
 8004fbe:	1b52      	subs	r2, r2, r5
 8004fc0:	d420      	bmi.n	8005004 <_malloc_r+0xd0>
 8004fc2:	2a0b      	cmp	r2, #11
 8004fc4:	d917      	bls.n	8004ff6 <_malloc_r+0xc2>
 8004fc6:	1961      	adds	r1, r4, r5
 8004fc8:	42a3      	cmp	r3, r4
 8004fca:	6025      	str	r5, [r4, #0]
 8004fcc:	bf18      	it	ne
 8004fce:	6059      	strne	r1, [r3, #4]
 8004fd0:	6863      	ldr	r3, [r4, #4]
 8004fd2:	bf08      	it	eq
 8004fd4:	f8c8 1000 	streq.w	r1, [r8]
 8004fd8:	5162      	str	r2, [r4, r5]
 8004fda:	604b      	str	r3, [r1, #4]
 8004fdc:	4630      	mov	r0, r6
 8004fde:	f000 f82f 	bl	8005040 <__malloc_unlock>
 8004fe2:	f104 000b 	add.w	r0, r4, #11
 8004fe6:	1d23      	adds	r3, r4, #4
 8004fe8:	f020 0007 	bic.w	r0, r0, #7
 8004fec:	1ac2      	subs	r2, r0, r3
 8004fee:	bf1c      	itt	ne
 8004ff0:	1a1b      	subne	r3, r3, r0
 8004ff2:	50a3      	strne	r3, [r4, r2]
 8004ff4:	e7af      	b.n	8004f56 <_malloc_r+0x22>
 8004ff6:	6862      	ldr	r2, [r4, #4]
 8004ff8:	42a3      	cmp	r3, r4
 8004ffa:	bf0c      	ite	eq
 8004ffc:	f8c8 2000 	streq.w	r2, [r8]
 8005000:	605a      	strne	r2, [r3, #4]
 8005002:	e7eb      	b.n	8004fdc <_malloc_r+0xa8>
 8005004:	4623      	mov	r3, r4
 8005006:	6864      	ldr	r4, [r4, #4]
 8005008:	e7ae      	b.n	8004f68 <_malloc_r+0x34>
 800500a:	463c      	mov	r4, r7
 800500c:	687f      	ldr	r7, [r7, #4]
 800500e:	e7b6      	b.n	8004f7e <_malloc_r+0x4a>
 8005010:	461a      	mov	r2, r3
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	42a3      	cmp	r3, r4
 8005016:	d1fb      	bne.n	8005010 <_malloc_r+0xdc>
 8005018:	2300      	movs	r3, #0
 800501a:	6053      	str	r3, [r2, #4]
 800501c:	e7de      	b.n	8004fdc <_malloc_r+0xa8>
 800501e:	230c      	movs	r3, #12
 8005020:	6033      	str	r3, [r6, #0]
 8005022:	4630      	mov	r0, r6
 8005024:	f000 f80c 	bl	8005040 <__malloc_unlock>
 8005028:	e794      	b.n	8004f54 <_malloc_r+0x20>
 800502a:	6005      	str	r5, [r0, #0]
 800502c:	e7d6      	b.n	8004fdc <_malloc_r+0xa8>
 800502e:	bf00      	nop
 8005030:	2000040c 	.word	0x2000040c

08005034 <__malloc_lock>:
 8005034:	4801      	ldr	r0, [pc, #4]	@ (800503c <__malloc_lock+0x8>)
 8005036:	f7ff bf0e 	b.w	8004e56 <__retarget_lock_acquire_recursive>
 800503a:	bf00      	nop
 800503c:	20000404 	.word	0x20000404

08005040 <__malloc_unlock>:
 8005040:	4801      	ldr	r0, [pc, #4]	@ (8005048 <__malloc_unlock+0x8>)
 8005042:	f7ff bf09 	b.w	8004e58 <__retarget_lock_release_recursive>
 8005046:	bf00      	nop
 8005048:	20000404 	.word	0x20000404

0800504c <__sfputc_r>:
 800504c:	6893      	ldr	r3, [r2, #8]
 800504e:	3b01      	subs	r3, #1
 8005050:	2b00      	cmp	r3, #0
 8005052:	b410      	push	{r4}
 8005054:	6093      	str	r3, [r2, #8]
 8005056:	da08      	bge.n	800506a <__sfputc_r+0x1e>
 8005058:	6994      	ldr	r4, [r2, #24]
 800505a:	42a3      	cmp	r3, r4
 800505c:	db01      	blt.n	8005062 <__sfputc_r+0x16>
 800505e:	290a      	cmp	r1, #10
 8005060:	d103      	bne.n	800506a <__sfputc_r+0x1e>
 8005062:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005066:	f7ff bde8 	b.w	8004c3a <__swbuf_r>
 800506a:	6813      	ldr	r3, [r2, #0]
 800506c:	1c58      	adds	r0, r3, #1
 800506e:	6010      	str	r0, [r2, #0]
 8005070:	7019      	strb	r1, [r3, #0]
 8005072:	4608      	mov	r0, r1
 8005074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005078:	4770      	bx	lr

0800507a <__sfputs_r>:
 800507a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507c:	4606      	mov	r6, r0
 800507e:	460f      	mov	r7, r1
 8005080:	4614      	mov	r4, r2
 8005082:	18d5      	adds	r5, r2, r3
 8005084:	42ac      	cmp	r4, r5
 8005086:	d101      	bne.n	800508c <__sfputs_r+0x12>
 8005088:	2000      	movs	r0, #0
 800508a:	e007      	b.n	800509c <__sfputs_r+0x22>
 800508c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005090:	463a      	mov	r2, r7
 8005092:	4630      	mov	r0, r6
 8005094:	f7ff ffda 	bl	800504c <__sfputc_r>
 8005098:	1c43      	adds	r3, r0, #1
 800509a:	d1f3      	bne.n	8005084 <__sfputs_r+0xa>
 800509c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080050a0 <_vfiprintf_r>:
 80050a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a4:	460d      	mov	r5, r1
 80050a6:	b09d      	sub	sp, #116	@ 0x74
 80050a8:	4614      	mov	r4, r2
 80050aa:	4698      	mov	r8, r3
 80050ac:	4606      	mov	r6, r0
 80050ae:	b118      	cbz	r0, 80050b8 <_vfiprintf_r+0x18>
 80050b0:	6a03      	ldr	r3, [r0, #32]
 80050b2:	b90b      	cbnz	r3, 80050b8 <_vfiprintf_r+0x18>
 80050b4:	f7ff fcd8 	bl	8004a68 <__sinit>
 80050b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050ba:	07d9      	lsls	r1, r3, #31
 80050bc:	d405      	bmi.n	80050ca <_vfiprintf_r+0x2a>
 80050be:	89ab      	ldrh	r3, [r5, #12]
 80050c0:	059a      	lsls	r2, r3, #22
 80050c2:	d402      	bmi.n	80050ca <_vfiprintf_r+0x2a>
 80050c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050c6:	f7ff fec6 	bl	8004e56 <__retarget_lock_acquire_recursive>
 80050ca:	89ab      	ldrh	r3, [r5, #12]
 80050cc:	071b      	lsls	r3, r3, #28
 80050ce:	d501      	bpl.n	80050d4 <_vfiprintf_r+0x34>
 80050d0:	692b      	ldr	r3, [r5, #16]
 80050d2:	b99b      	cbnz	r3, 80050fc <_vfiprintf_r+0x5c>
 80050d4:	4629      	mov	r1, r5
 80050d6:	4630      	mov	r0, r6
 80050d8:	f7ff fdee 	bl	8004cb8 <__swsetup_r>
 80050dc:	b170      	cbz	r0, 80050fc <_vfiprintf_r+0x5c>
 80050de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050e0:	07dc      	lsls	r4, r3, #31
 80050e2:	d504      	bpl.n	80050ee <_vfiprintf_r+0x4e>
 80050e4:	f04f 30ff 	mov.w	r0, #4294967295
 80050e8:	b01d      	add	sp, #116	@ 0x74
 80050ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ee:	89ab      	ldrh	r3, [r5, #12]
 80050f0:	0598      	lsls	r0, r3, #22
 80050f2:	d4f7      	bmi.n	80050e4 <_vfiprintf_r+0x44>
 80050f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050f6:	f7ff feaf 	bl	8004e58 <__retarget_lock_release_recursive>
 80050fa:	e7f3      	b.n	80050e4 <_vfiprintf_r+0x44>
 80050fc:	2300      	movs	r3, #0
 80050fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8005100:	2320      	movs	r3, #32
 8005102:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005106:	f8cd 800c 	str.w	r8, [sp, #12]
 800510a:	2330      	movs	r3, #48	@ 0x30
 800510c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80052bc <_vfiprintf_r+0x21c>
 8005110:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005114:	f04f 0901 	mov.w	r9, #1
 8005118:	4623      	mov	r3, r4
 800511a:	469a      	mov	sl, r3
 800511c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005120:	b10a      	cbz	r2, 8005126 <_vfiprintf_r+0x86>
 8005122:	2a25      	cmp	r2, #37	@ 0x25
 8005124:	d1f9      	bne.n	800511a <_vfiprintf_r+0x7a>
 8005126:	ebba 0b04 	subs.w	fp, sl, r4
 800512a:	d00b      	beq.n	8005144 <_vfiprintf_r+0xa4>
 800512c:	465b      	mov	r3, fp
 800512e:	4622      	mov	r2, r4
 8005130:	4629      	mov	r1, r5
 8005132:	4630      	mov	r0, r6
 8005134:	f7ff ffa1 	bl	800507a <__sfputs_r>
 8005138:	3001      	adds	r0, #1
 800513a:	f000 80a7 	beq.w	800528c <_vfiprintf_r+0x1ec>
 800513e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005140:	445a      	add	r2, fp
 8005142:	9209      	str	r2, [sp, #36]	@ 0x24
 8005144:	f89a 3000 	ldrb.w	r3, [sl]
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 809f 	beq.w	800528c <_vfiprintf_r+0x1ec>
 800514e:	2300      	movs	r3, #0
 8005150:	f04f 32ff 	mov.w	r2, #4294967295
 8005154:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005158:	f10a 0a01 	add.w	sl, sl, #1
 800515c:	9304      	str	r3, [sp, #16]
 800515e:	9307      	str	r3, [sp, #28]
 8005160:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005164:	931a      	str	r3, [sp, #104]	@ 0x68
 8005166:	4654      	mov	r4, sl
 8005168:	2205      	movs	r2, #5
 800516a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800516e:	4853      	ldr	r0, [pc, #332]	@ (80052bc <_vfiprintf_r+0x21c>)
 8005170:	f7fb f846 	bl	8000200 <memchr>
 8005174:	9a04      	ldr	r2, [sp, #16]
 8005176:	b9d8      	cbnz	r0, 80051b0 <_vfiprintf_r+0x110>
 8005178:	06d1      	lsls	r1, r2, #27
 800517a:	bf44      	itt	mi
 800517c:	2320      	movmi	r3, #32
 800517e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005182:	0713      	lsls	r3, r2, #28
 8005184:	bf44      	itt	mi
 8005186:	232b      	movmi	r3, #43	@ 0x2b
 8005188:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800518c:	f89a 3000 	ldrb.w	r3, [sl]
 8005190:	2b2a      	cmp	r3, #42	@ 0x2a
 8005192:	d015      	beq.n	80051c0 <_vfiprintf_r+0x120>
 8005194:	9a07      	ldr	r2, [sp, #28]
 8005196:	4654      	mov	r4, sl
 8005198:	2000      	movs	r0, #0
 800519a:	f04f 0c0a 	mov.w	ip, #10
 800519e:	4621      	mov	r1, r4
 80051a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051a4:	3b30      	subs	r3, #48	@ 0x30
 80051a6:	2b09      	cmp	r3, #9
 80051a8:	d94b      	bls.n	8005242 <_vfiprintf_r+0x1a2>
 80051aa:	b1b0      	cbz	r0, 80051da <_vfiprintf_r+0x13a>
 80051ac:	9207      	str	r2, [sp, #28]
 80051ae:	e014      	b.n	80051da <_vfiprintf_r+0x13a>
 80051b0:	eba0 0308 	sub.w	r3, r0, r8
 80051b4:	fa09 f303 	lsl.w	r3, r9, r3
 80051b8:	4313      	orrs	r3, r2
 80051ba:	9304      	str	r3, [sp, #16]
 80051bc:	46a2      	mov	sl, r4
 80051be:	e7d2      	b.n	8005166 <_vfiprintf_r+0xc6>
 80051c0:	9b03      	ldr	r3, [sp, #12]
 80051c2:	1d19      	adds	r1, r3, #4
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	9103      	str	r1, [sp, #12]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	bfbb      	ittet	lt
 80051cc:	425b      	neglt	r3, r3
 80051ce:	f042 0202 	orrlt.w	r2, r2, #2
 80051d2:	9307      	strge	r3, [sp, #28]
 80051d4:	9307      	strlt	r3, [sp, #28]
 80051d6:	bfb8      	it	lt
 80051d8:	9204      	strlt	r2, [sp, #16]
 80051da:	7823      	ldrb	r3, [r4, #0]
 80051dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80051de:	d10a      	bne.n	80051f6 <_vfiprintf_r+0x156>
 80051e0:	7863      	ldrb	r3, [r4, #1]
 80051e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80051e4:	d132      	bne.n	800524c <_vfiprintf_r+0x1ac>
 80051e6:	9b03      	ldr	r3, [sp, #12]
 80051e8:	1d1a      	adds	r2, r3, #4
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	9203      	str	r2, [sp, #12]
 80051ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051f2:	3402      	adds	r4, #2
 80051f4:	9305      	str	r3, [sp, #20]
 80051f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80052cc <_vfiprintf_r+0x22c>
 80051fa:	7821      	ldrb	r1, [r4, #0]
 80051fc:	2203      	movs	r2, #3
 80051fe:	4650      	mov	r0, sl
 8005200:	f7fa fffe 	bl	8000200 <memchr>
 8005204:	b138      	cbz	r0, 8005216 <_vfiprintf_r+0x176>
 8005206:	9b04      	ldr	r3, [sp, #16]
 8005208:	eba0 000a 	sub.w	r0, r0, sl
 800520c:	2240      	movs	r2, #64	@ 0x40
 800520e:	4082      	lsls	r2, r0
 8005210:	4313      	orrs	r3, r2
 8005212:	3401      	adds	r4, #1
 8005214:	9304      	str	r3, [sp, #16]
 8005216:	f814 1b01 	ldrb.w	r1, [r4], #1
 800521a:	4829      	ldr	r0, [pc, #164]	@ (80052c0 <_vfiprintf_r+0x220>)
 800521c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005220:	2206      	movs	r2, #6
 8005222:	f7fa ffed 	bl	8000200 <memchr>
 8005226:	2800      	cmp	r0, #0
 8005228:	d03f      	beq.n	80052aa <_vfiprintf_r+0x20a>
 800522a:	4b26      	ldr	r3, [pc, #152]	@ (80052c4 <_vfiprintf_r+0x224>)
 800522c:	bb1b      	cbnz	r3, 8005276 <_vfiprintf_r+0x1d6>
 800522e:	9b03      	ldr	r3, [sp, #12]
 8005230:	3307      	adds	r3, #7
 8005232:	f023 0307 	bic.w	r3, r3, #7
 8005236:	3308      	adds	r3, #8
 8005238:	9303      	str	r3, [sp, #12]
 800523a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800523c:	443b      	add	r3, r7
 800523e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005240:	e76a      	b.n	8005118 <_vfiprintf_r+0x78>
 8005242:	fb0c 3202 	mla	r2, ip, r2, r3
 8005246:	460c      	mov	r4, r1
 8005248:	2001      	movs	r0, #1
 800524a:	e7a8      	b.n	800519e <_vfiprintf_r+0xfe>
 800524c:	2300      	movs	r3, #0
 800524e:	3401      	adds	r4, #1
 8005250:	9305      	str	r3, [sp, #20]
 8005252:	4619      	mov	r1, r3
 8005254:	f04f 0c0a 	mov.w	ip, #10
 8005258:	4620      	mov	r0, r4
 800525a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800525e:	3a30      	subs	r2, #48	@ 0x30
 8005260:	2a09      	cmp	r2, #9
 8005262:	d903      	bls.n	800526c <_vfiprintf_r+0x1cc>
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0c6      	beq.n	80051f6 <_vfiprintf_r+0x156>
 8005268:	9105      	str	r1, [sp, #20]
 800526a:	e7c4      	b.n	80051f6 <_vfiprintf_r+0x156>
 800526c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005270:	4604      	mov	r4, r0
 8005272:	2301      	movs	r3, #1
 8005274:	e7f0      	b.n	8005258 <_vfiprintf_r+0x1b8>
 8005276:	ab03      	add	r3, sp, #12
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	462a      	mov	r2, r5
 800527c:	4b12      	ldr	r3, [pc, #72]	@ (80052c8 <_vfiprintf_r+0x228>)
 800527e:	a904      	add	r1, sp, #16
 8005280:	4630      	mov	r0, r6
 8005282:	f3af 8000 	nop.w
 8005286:	4607      	mov	r7, r0
 8005288:	1c78      	adds	r0, r7, #1
 800528a:	d1d6      	bne.n	800523a <_vfiprintf_r+0x19a>
 800528c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800528e:	07d9      	lsls	r1, r3, #31
 8005290:	d405      	bmi.n	800529e <_vfiprintf_r+0x1fe>
 8005292:	89ab      	ldrh	r3, [r5, #12]
 8005294:	059a      	lsls	r2, r3, #22
 8005296:	d402      	bmi.n	800529e <_vfiprintf_r+0x1fe>
 8005298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800529a:	f7ff fddd 	bl	8004e58 <__retarget_lock_release_recursive>
 800529e:	89ab      	ldrh	r3, [r5, #12]
 80052a0:	065b      	lsls	r3, r3, #25
 80052a2:	f53f af1f 	bmi.w	80050e4 <_vfiprintf_r+0x44>
 80052a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052a8:	e71e      	b.n	80050e8 <_vfiprintf_r+0x48>
 80052aa:	ab03      	add	r3, sp, #12
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	462a      	mov	r2, r5
 80052b0:	4b05      	ldr	r3, [pc, #20]	@ (80052c8 <_vfiprintf_r+0x228>)
 80052b2:	a904      	add	r1, sp, #16
 80052b4:	4630      	mov	r0, r6
 80052b6:	f000 f879 	bl	80053ac <_printf_i>
 80052ba:	e7e4      	b.n	8005286 <_vfiprintf_r+0x1e6>
 80052bc:	0800592c 	.word	0x0800592c
 80052c0:	08005936 	.word	0x08005936
 80052c4:	00000000 	.word	0x00000000
 80052c8:	0800507b 	.word	0x0800507b
 80052cc:	08005932 	.word	0x08005932

080052d0 <_printf_common>:
 80052d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d4:	4616      	mov	r6, r2
 80052d6:	4698      	mov	r8, r3
 80052d8:	688a      	ldr	r2, [r1, #8]
 80052da:	690b      	ldr	r3, [r1, #16]
 80052dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80052e0:	4293      	cmp	r3, r2
 80052e2:	bfb8      	it	lt
 80052e4:	4613      	movlt	r3, r2
 80052e6:	6033      	str	r3, [r6, #0]
 80052e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052ec:	4607      	mov	r7, r0
 80052ee:	460c      	mov	r4, r1
 80052f0:	b10a      	cbz	r2, 80052f6 <_printf_common+0x26>
 80052f2:	3301      	adds	r3, #1
 80052f4:	6033      	str	r3, [r6, #0]
 80052f6:	6823      	ldr	r3, [r4, #0]
 80052f8:	0699      	lsls	r1, r3, #26
 80052fa:	bf42      	ittt	mi
 80052fc:	6833      	ldrmi	r3, [r6, #0]
 80052fe:	3302      	addmi	r3, #2
 8005300:	6033      	strmi	r3, [r6, #0]
 8005302:	6825      	ldr	r5, [r4, #0]
 8005304:	f015 0506 	ands.w	r5, r5, #6
 8005308:	d106      	bne.n	8005318 <_printf_common+0x48>
 800530a:	f104 0a19 	add.w	sl, r4, #25
 800530e:	68e3      	ldr	r3, [r4, #12]
 8005310:	6832      	ldr	r2, [r6, #0]
 8005312:	1a9b      	subs	r3, r3, r2
 8005314:	42ab      	cmp	r3, r5
 8005316:	dc26      	bgt.n	8005366 <_printf_common+0x96>
 8005318:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800531c:	6822      	ldr	r2, [r4, #0]
 800531e:	3b00      	subs	r3, #0
 8005320:	bf18      	it	ne
 8005322:	2301      	movne	r3, #1
 8005324:	0692      	lsls	r2, r2, #26
 8005326:	d42b      	bmi.n	8005380 <_printf_common+0xb0>
 8005328:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800532c:	4641      	mov	r1, r8
 800532e:	4638      	mov	r0, r7
 8005330:	47c8      	blx	r9
 8005332:	3001      	adds	r0, #1
 8005334:	d01e      	beq.n	8005374 <_printf_common+0xa4>
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	6922      	ldr	r2, [r4, #16]
 800533a:	f003 0306 	and.w	r3, r3, #6
 800533e:	2b04      	cmp	r3, #4
 8005340:	bf02      	ittt	eq
 8005342:	68e5      	ldreq	r5, [r4, #12]
 8005344:	6833      	ldreq	r3, [r6, #0]
 8005346:	1aed      	subeq	r5, r5, r3
 8005348:	68a3      	ldr	r3, [r4, #8]
 800534a:	bf0c      	ite	eq
 800534c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005350:	2500      	movne	r5, #0
 8005352:	4293      	cmp	r3, r2
 8005354:	bfc4      	itt	gt
 8005356:	1a9b      	subgt	r3, r3, r2
 8005358:	18ed      	addgt	r5, r5, r3
 800535a:	2600      	movs	r6, #0
 800535c:	341a      	adds	r4, #26
 800535e:	42b5      	cmp	r5, r6
 8005360:	d11a      	bne.n	8005398 <_printf_common+0xc8>
 8005362:	2000      	movs	r0, #0
 8005364:	e008      	b.n	8005378 <_printf_common+0xa8>
 8005366:	2301      	movs	r3, #1
 8005368:	4652      	mov	r2, sl
 800536a:	4641      	mov	r1, r8
 800536c:	4638      	mov	r0, r7
 800536e:	47c8      	blx	r9
 8005370:	3001      	adds	r0, #1
 8005372:	d103      	bne.n	800537c <_printf_common+0xac>
 8005374:	f04f 30ff 	mov.w	r0, #4294967295
 8005378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800537c:	3501      	adds	r5, #1
 800537e:	e7c6      	b.n	800530e <_printf_common+0x3e>
 8005380:	18e1      	adds	r1, r4, r3
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	2030      	movs	r0, #48	@ 0x30
 8005386:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800538a:	4422      	add	r2, r4
 800538c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005390:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005394:	3302      	adds	r3, #2
 8005396:	e7c7      	b.n	8005328 <_printf_common+0x58>
 8005398:	2301      	movs	r3, #1
 800539a:	4622      	mov	r2, r4
 800539c:	4641      	mov	r1, r8
 800539e:	4638      	mov	r0, r7
 80053a0:	47c8      	blx	r9
 80053a2:	3001      	adds	r0, #1
 80053a4:	d0e6      	beq.n	8005374 <_printf_common+0xa4>
 80053a6:	3601      	adds	r6, #1
 80053a8:	e7d9      	b.n	800535e <_printf_common+0x8e>
	...

080053ac <_printf_i>:
 80053ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053b0:	7e0f      	ldrb	r7, [r1, #24]
 80053b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80053b4:	2f78      	cmp	r7, #120	@ 0x78
 80053b6:	4691      	mov	r9, r2
 80053b8:	4680      	mov	r8, r0
 80053ba:	460c      	mov	r4, r1
 80053bc:	469a      	mov	sl, r3
 80053be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80053c2:	d807      	bhi.n	80053d4 <_printf_i+0x28>
 80053c4:	2f62      	cmp	r7, #98	@ 0x62
 80053c6:	d80a      	bhi.n	80053de <_printf_i+0x32>
 80053c8:	2f00      	cmp	r7, #0
 80053ca:	f000 80d2 	beq.w	8005572 <_printf_i+0x1c6>
 80053ce:	2f58      	cmp	r7, #88	@ 0x58
 80053d0:	f000 80b9 	beq.w	8005546 <_printf_i+0x19a>
 80053d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80053dc:	e03a      	b.n	8005454 <_printf_i+0xa8>
 80053de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80053e2:	2b15      	cmp	r3, #21
 80053e4:	d8f6      	bhi.n	80053d4 <_printf_i+0x28>
 80053e6:	a101      	add	r1, pc, #4	@ (adr r1, 80053ec <_printf_i+0x40>)
 80053e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053ec:	08005445 	.word	0x08005445
 80053f0:	08005459 	.word	0x08005459
 80053f4:	080053d5 	.word	0x080053d5
 80053f8:	080053d5 	.word	0x080053d5
 80053fc:	080053d5 	.word	0x080053d5
 8005400:	080053d5 	.word	0x080053d5
 8005404:	08005459 	.word	0x08005459
 8005408:	080053d5 	.word	0x080053d5
 800540c:	080053d5 	.word	0x080053d5
 8005410:	080053d5 	.word	0x080053d5
 8005414:	080053d5 	.word	0x080053d5
 8005418:	08005559 	.word	0x08005559
 800541c:	08005483 	.word	0x08005483
 8005420:	08005513 	.word	0x08005513
 8005424:	080053d5 	.word	0x080053d5
 8005428:	080053d5 	.word	0x080053d5
 800542c:	0800557b 	.word	0x0800557b
 8005430:	080053d5 	.word	0x080053d5
 8005434:	08005483 	.word	0x08005483
 8005438:	080053d5 	.word	0x080053d5
 800543c:	080053d5 	.word	0x080053d5
 8005440:	0800551b 	.word	0x0800551b
 8005444:	6833      	ldr	r3, [r6, #0]
 8005446:	1d1a      	adds	r2, r3, #4
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	6032      	str	r2, [r6, #0]
 800544c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005450:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005454:	2301      	movs	r3, #1
 8005456:	e09d      	b.n	8005594 <_printf_i+0x1e8>
 8005458:	6833      	ldr	r3, [r6, #0]
 800545a:	6820      	ldr	r0, [r4, #0]
 800545c:	1d19      	adds	r1, r3, #4
 800545e:	6031      	str	r1, [r6, #0]
 8005460:	0606      	lsls	r6, r0, #24
 8005462:	d501      	bpl.n	8005468 <_printf_i+0xbc>
 8005464:	681d      	ldr	r5, [r3, #0]
 8005466:	e003      	b.n	8005470 <_printf_i+0xc4>
 8005468:	0645      	lsls	r5, r0, #25
 800546a:	d5fb      	bpl.n	8005464 <_printf_i+0xb8>
 800546c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005470:	2d00      	cmp	r5, #0
 8005472:	da03      	bge.n	800547c <_printf_i+0xd0>
 8005474:	232d      	movs	r3, #45	@ 0x2d
 8005476:	426d      	negs	r5, r5
 8005478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800547c:	4859      	ldr	r0, [pc, #356]	@ (80055e4 <_printf_i+0x238>)
 800547e:	230a      	movs	r3, #10
 8005480:	e011      	b.n	80054a6 <_printf_i+0xfa>
 8005482:	6821      	ldr	r1, [r4, #0]
 8005484:	6833      	ldr	r3, [r6, #0]
 8005486:	0608      	lsls	r0, r1, #24
 8005488:	f853 5b04 	ldr.w	r5, [r3], #4
 800548c:	d402      	bmi.n	8005494 <_printf_i+0xe8>
 800548e:	0649      	lsls	r1, r1, #25
 8005490:	bf48      	it	mi
 8005492:	b2ad      	uxthmi	r5, r5
 8005494:	2f6f      	cmp	r7, #111	@ 0x6f
 8005496:	4853      	ldr	r0, [pc, #332]	@ (80055e4 <_printf_i+0x238>)
 8005498:	6033      	str	r3, [r6, #0]
 800549a:	bf14      	ite	ne
 800549c:	230a      	movne	r3, #10
 800549e:	2308      	moveq	r3, #8
 80054a0:	2100      	movs	r1, #0
 80054a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80054a6:	6866      	ldr	r6, [r4, #4]
 80054a8:	60a6      	str	r6, [r4, #8]
 80054aa:	2e00      	cmp	r6, #0
 80054ac:	bfa2      	ittt	ge
 80054ae:	6821      	ldrge	r1, [r4, #0]
 80054b0:	f021 0104 	bicge.w	r1, r1, #4
 80054b4:	6021      	strge	r1, [r4, #0]
 80054b6:	b90d      	cbnz	r5, 80054bc <_printf_i+0x110>
 80054b8:	2e00      	cmp	r6, #0
 80054ba:	d04b      	beq.n	8005554 <_printf_i+0x1a8>
 80054bc:	4616      	mov	r6, r2
 80054be:	fbb5 f1f3 	udiv	r1, r5, r3
 80054c2:	fb03 5711 	mls	r7, r3, r1, r5
 80054c6:	5dc7      	ldrb	r7, [r0, r7]
 80054c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054cc:	462f      	mov	r7, r5
 80054ce:	42bb      	cmp	r3, r7
 80054d0:	460d      	mov	r5, r1
 80054d2:	d9f4      	bls.n	80054be <_printf_i+0x112>
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d10b      	bne.n	80054f0 <_printf_i+0x144>
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	07df      	lsls	r7, r3, #31
 80054dc:	d508      	bpl.n	80054f0 <_printf_i+0x144>
 80054de:	6923      	ldr	r3, [r4, #16]
 80054e0:	6861      	ldr	r1, [r4, #4]
 80054e2:	4299      	cmp	r1, r3
 80054e4:	bfde      	ittt	le
 80054e6:	2330      	movle	r3, #48	@ 0x30
 80054e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80054f0:	1b92      	subs	r2, r2, r6
 80054f2:	6122      	str	r2, [r4, #16]
 80054f4:	f8cd a000 	str.w	sl, [sp]
 80054f8:	464b      	mov	r3, r9
 80054fa:	aa03      	add	r2, sp, #12
 80054fc:	4621      	mov	r1, r4
 80054fe:	4640      	mov	r0, r8
 8005500:	f7ff fee6 	bl	80052d0 <_printf_common>
 8005504:	3001      	adds	r0, #1
 8005506:	d14a      	bne.n	800559e <_printf_i+0x1f2>
 8005508:	f04f 30ff 	mov.w	r0, #4294967295
 800550c:	b004      	add	sp, #16
 800550e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	f043 0320 	orr.w	r3, r3, #32
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	4833      	ldr	r0, [pc, #204]	@ (80055e8 <_printf_i+0x23c>)
 800551c:	2778      	movs	r7, #120	@ 0x78
 800551e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	6831      	ldr	r1, [r6, #0]
 8005526:	061f      	lsls	r7, r3, #24
 8005528:	f851 5b04 	ldr.w	r5, [r1], #4
 800552c:	d402      	bmi.n	8005534 <_printf_i+0x188>
 800552e:	065f      	lsls	r7, r3, #25
 8005530:	bf48      	it	mi
 8005532:	b2ad      	uxthmi	r5, r5
 8005534:	6031      	str	r1, [r6, #0]
 8005536:	07d9      	lsls	r1, r3, #31
 8005538:	bf44      	itt	mi
 800553a:	f043 0320 	orrmi.w	r3, r3, #32
 800553e:	6023      	strmi	r3, [r4, #0]
 8005540:	b11d      	cbz	r5, 800554a <_printf_i+0x19e>
 8005542:	2310      	movs	r3, #16
 8005544:	e7ac      	b.n	80054a0 <_printf_i+0xf4>
 8005546:	4827      	ldr	r0, [pc, #156]	@ (80055e4 <_printf_i+0x238>)
 8005548:	e7e9      	b.n	800551e <_printf_i+0x172>
 800554a:	6823      	ldr	r3, [r4, #0]
 800554c:	f023 0320 	bic.w	r3, r3, #32
 8005550:	6023      	str	r3, [r4, #0]
 8005552:	e7f6      	b.n	8005542 <_printf_i+0x196>
 8005554:	4616      	mov	r6, r2
 8005556:	e7bd      	b.n	80054d4 <_printf_i+0x128>
 8005558:	6833      	ldr	r3, [r6, #0]
 800555a:	6825      	ldr	r5, [r4, #0]
 800555c:	6961      	ldr	r1, [r4, #20]
 800555e:	1d18      	adds	r0, r3, #4
 8005560:	6030      	str	r0, [r6, #0]
 8005562:	062e      	lsls	r6, r5, #24
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	d501      	bpl.n	800556c <_printf_i+0x1c0>
 8005568:	6019      	str	r1, [r3, #0]
 800556a:	e002      	b.n	8005572 <_printf_i+0x1c6>
 800556c:	0668      	lsls	r0, r5, #25
 800556e:	d5fb      	bpl.n	8005568 <_printf_i+0x1bc>
 8005570:	8019      	strh	r1, [r3, #0]
 8005572:	2300      	movs	r3, #0
 8005574:	6123      	str	r3, [r4, #16]
 8005576:	4616      	mov	r6, r2
 8005578:	e7bc      	b.n	80054f4 <_printf_i+0x148>
 800557a:	6833      	ldr	r3, [r6, #0]
 800557c:	1d1a      	adds	r2, r3, #4
 800557e:	6032      	str	r2, [r6, #0]
 8005580:	681e      	ldr	r6, [r3, #0]
 8005582:	6862      	ldr	r2, [r4, #4]
 8005584:	2100      	movs	r1, #0
 8005586:	4630      	mov	r0, r6
 8005588:	f7fa fe3a 	bl	8000200 <memchr>
 800558c:	b108      	cbz	r0, 8005592 <_printf_i+0x1e6>
 800558e:	1b80      	subs	r0, r0, r6
 8005590:	6060      	str	r0, [r4, #4]
 8005592:	6863      	ldr	r3, [r4, #4]
 8005594:	6123      	str	r3, [r4, #16]
 8005596:	2300      	movs	r3, #0
 8005598:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800559c:	e7aa      	b.n	80054f4 <_printf_i+0x148>
 800559e:	6923      	ldr	r3, [r4, #16]
 80055a0:	4632      	mov	r2, r6
 80055a2:	4649      	mov	r1, r9
 80055a4:	4640      	mov	r0, r8
 80055a6:	47d0      	blx	sl
 80055a8:	3001      	adds	r0, #1
 80055aa:	d0ad      	beq.n	8005508 <_printf_i+0x15c>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	079b      	lsls	r3, r3, #30
 80055b0:	d413      	bmi.n	80055da <_printf_i+0x22e>
 80055b2:	68e0      	ldr	r0, [r4, #12]
 80055b4:	9b03      	ldr	r3, [sp, #12]
 80055b6:	4298      	cmp	r0, r3
 80055b8:	bfb8      	it	lt
 80055ba:	4618      	movlt	r0, r3
 80055bc:	e7a6      	b.n	800550c <_printf_i+0x160>
 80055be:	2301      	movs	r3, #1
 80055c0:	4632      	mov	r2, r6
 80055c2:	4649      	mov	r1, r9
 80055c4:	4640      	mov	r0, r8
 80055c6:	47d0      	blx	sl
 80055c8:	3001      	adds	r0, #1
 80055ca:	d09d      	beq.n	8005508 <_printf_i+0x15c>
 80055cc:	3501      	adds	r5, #1
 80055ce:	68e3      	ldr	r3, [r4, #12]
 80055d0:	9903      	ldr	r1, [sp, #12]
 80055d2:	1a5b      	subs	r3, r3, r1
 80055d4:	42ab      	cmp	r3, r5
 80055d6:	dcf2      	bgt.n	80055be <_printf_i+0x212>
 80055d8:	e7eb      	b.n	80055b2 <_printf_i+0x206>
 80055da:	2500      	movs	r5, #0
 80055dc:	f104 0619 	add.w	r6, r4, #25
 80055e0:	e7f5      	b.n	80055ce <_printf_i+0x222>
 80055e2:	bf00      	nop
 80055e4:	0800593d 	.word	0x0800593d
 80055e8:	0800594e 	.word	0x0800594e

080055ec <__sflush_r>:
 80055ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055f4:	0716      	lsls	r6, r2, #28
 80055f6:	4605      	mov	r5, r0
 80055f8:	460c      	mov	r4, r1
 80055fa:	d454      	bmi.n	80056a6 <__sflush_r+0xba>
 80055fc:	684b      	ldr	r3, [r1, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	dc02      	bgt.n	8005608 <__sflush_r+0x1c>
 8005602:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005604:	2b00      	cmp	r3, #0
 8005606:	dd48      	ble.n	800569a <__sflush_r+0xae>
 8005608:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800560a:	2e00      	cmp	r6, #0
 800560c:	d045      	beq.n	800569a <__sflush_r+0xae>
 800560e:	2300      	movs	r3, #0
 8005610:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005614:	682f      	ldr	r7, [r5, #0]
 8005616:	6a21      	ldr	r1, [r4, #32]
 8005618:	602b      	str	r3, [r5, #0]
 800561a:	d030      	beq.n	800567e <__sflush_r+0x92>
 800561c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800561e:	89a3      	ldrh	r3, [r4, #12]
 8005620:	0759      	lsls	r1, r3, #29
 8005622:	d505      	bpl.n	8005630 <__sflush_r+0x44>
 8005624:	6863      	ldr	r3, [r4, #4]
 8005626:	1ad2      	subs	r2, r2, r3
 8005628:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800562a:	b10b      	cbz	r3, 8005630 <__sflush_r+0x44>
 800562c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800562e:	1ad2      	subs	r2, r2, r3
 8005630:	2300      	movs	r3, #0
 8005632:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005634:	6a21      	ldr	r1, [r4, #32]
 8005636:	4628      	mov	r0, r5
 8005638:	47b0      	blx	r6
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	89a3      	ldrh	r3, [r4, #12]
 800563e:	d106      	bne.n	800564e <__sflush_r+0x62>
 8005640:	6829      	ldr	r1, [r5, #0]
 8005642:	291d      	cmp	r1, #29
 8005644:	d82b      	bhi.n	800569e <__sflush_r+0xb2>
 8005646:	4a2a      	ldr	r2, [pc, #168]	@ (80056f0 <__sflush_r+0x104>)
 8005648:	410a      	asrs	r2, r1
 800564a:	07d6      	lsls	r6, r2, #31
 800564c:	d427      	bmi.n	800569e <__sflush_r+0xb2>
 800564e:	2200      	movs	r2, #0
 8005650:	6062      	str	r2, [r4, #4]
 8005652:	04d9      	lsls	r1, r3, #19
 8005654:	6922      	ldr	r2, [r4, #16]
 8005656:	6022      	str	r2, [r4, #0]
 8005658:	d504      	bpl.n	8005664 <__sflush_r+0x78>
 800565a:	1c42      	adds	r2, r0, #1
 800565c:	d101      	bne.n	8005662 <__sflush_r+0x76>
 800565e:	682b      	ldr	r3, [r5, #0]
 8005660:	b903      	cbnz	r3, 8005664 <__sflush_r+0x78>
 8005662:	6560      	str	r0, [r4, #84]	@ 0x54
 8005664:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005666:	602f      	str	r7, [r5, #0]
 8005668:	b1b9      	cbz	r1, 800569a <__sflush_r+0xae>
 800566a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800566e:	4299      	cmp	r1, r3
 8005670:	d002      	beq.n	8005678 <__sflush_r+0x8c>
 8005672:	4628      	mov	r0, r5
 8005674:	f7ff fbf2 	bl	8004e5c <_free_r>
 8005678:	2300      	movs	r3, #0
 800567a:	6363      	str	r3, [r4, #52]	@ 0x34
 800567c:	e00d      	b.n	800569a <__sflush_r+0xae>
 800567e:	2301      	movs	r3, #1
 8005680:	4628      	mov	r0, r5
 8005682:	47b0      	blx	r6
 8005684:	4602      	mov	r2, r0
 8005686:	1c50      	adds	r0, r2, #1
 8005688:	d1c9      	bne.n	800561e <__sflush_r+0x32>
 800568a:	682b      	ldr	r3, [r5, #0]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0c6      	beq.n	800561e <__sflush_r+0x32>
 8005690:	2b1d      	cmp	r3, #29
 8005692:	d001      	beq.n	8005698 <__sflush_r+0xac>
 8005694:	2b16      	cmp	r3, #22
 8005696:	d11e      	bne.n	80056d6 <__sflush_r+0xea>
 8005698:	602f      	str	r7, [r5, #0]
 800569a:	2000      	movs	r0, #0
 800569c:	e022      	b.n	80056e4 <__sflush_r+0xf8>
 800569e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056a2:	b21b      	sxth	r3, r3
 80056a4:	e01b      	b.n	80056de <__sflush_r+0xf2>
 80056a6:	690f      	ldr	r7, [r1, #16]
 80056a8:	2f00      	cmp	r7, #0
 80056aa:	d0f6      	beq.n	800569a <__sflush_r+0xae>
 80056ac:	0793      	lsls	r3, r2, #30
 80056ae:	680e      	ldr	r6, [r1, #0]
 80056b0:	bf08      	it	eq
 80056b2:	694b      	ldreq	r3, [r1, #20]
 80056b4:	600f      	str	r7, [r1, #0]
 80056b6:	bf18      	it	ne
 80056b8:	2300      	movne	r3, #0
 80056ba:	eba6 0807 	sub.w	r8, r6, r7
 80056be:	608b      	str	r3, [r1, #8]
 80056c0:	f1b8 0f00 	cmp.w	r8, #0
 80056c4:	dde9      	ble.n	800569a <__sflush_r+0xae>
 80056c6:	6a21      	ldr	r1, [r4, #32]
 80056c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80056ca:	4643      	mov	r3, r8
 80056cc:	463a      	mov	r2, r7
 80056ce:	4628      	mov	r0, r5
 80056d0:	47b0      	blx	r6
 80056d2:	2800      	cmp	r0, #0
 80056d4:	dc08      	bgt.n	80056e8 <__sflush_r+0xfc>
 80056d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056de:	81a3      	strh	r3, [r4, #12]
 80056e0:	f04f 30ff 	mov.w	r0, #4294967295
 80056e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056e8:	4407      	add	r7, r0
 80056ea:	eba8 0800 	sub.w	r8, r8, r0
 80056ee:	e7e7      	b.n	80056c0 <__sflush_r+0xd4>
 80056f0:	dfbffffe 	.word	0xdfbffffe

080056f4 <_fflush_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	690b      	ldr	r3, [r1, #16]
 80056f8:	4605      	mov	r5, r0
 80056fa:	460c      	mov	r4, r1
 80056fc:	b913      	cbnz	r3, 8005704 <_fflush_r+0x10>
 80056fe:	2500      	movs	r5, #0
 8005700:	4628      	mov	r0, r5
 8005702:	bd38      	pop	{r3, r4, r5, pc}
 8005704:	b118      	cbz	r0, 800570e <_fflush_r+0x1a>
 8005706:	6a03      	ldr	r3, [r0, #32]
 8005708:	b90b      	cbnz	r3, 800570e <_fflush_r+0x1a>
 800570a:	f7ff f9ad 	bl	8004a68 <__sinit>
 800570e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f3      	beq.n	80056fe <_fflush_r+0xa>
 8005716:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005718:	07d0      	lsls	r0, r2, #31
 800571a:	d404      	bmi.n	8005726 <_fflush_r+0x32>
 800571c:	0599      	lsls	r1, r3, #22
 800571e:	d402      	bmi.n	8005726 <_fflush_r+0x32>
 8005720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005722:	f7ff fb98 	bl	8004e56 <__retarget_lock_acquire_recursive>
 8005726:	4628      	mov	r0, r5
 8005728:	4621      	mov	r1, r4
 800572a:	f7ff ff5f 	bl	80055ec <__sflush_r>
 800572e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005730:	07da      	lsls	r2, r3, #31
 8005732:	4605      	mov	r5, r0
 8005734:	d4e4      	bmi.n	8005700 <_fflush_r+0xc>
 8005736:	89a3      	ldrh	r3, [r4, #12]
 8005738:	059b      	lsls	r3, r3, #22
 800573a:	d4e1      	bmi.n	8005700 <_fflush_r+0xc>
 800573c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800573e:	f7ff fb8b 	bl	8004e58 <__retarget_lock_release_recursive>
 8005742:	e7dd      	b.n	8005700 <_fflush_r+0xc>

08005744 <__swhatbuf_r>:
 8005744:	b570      	push	{r4, r5, r6, lr}
 8005746:	460c      	mov	r4, r1
 8005748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574c:	2900      	cmp	r1, #0
 800574e:	b096      	sub	sp, #88	@ 0x58
 8005750:	4615      	mov	r5, r2
 8005752:	461e      	mov	r6, r3
 8005754:	da0d      	bge.n	8005772 <__swhatbuf_r+0x2e>
 8005756:	89a3      	ldrh	r3, [r4, #12]
 8005758:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800575c:	f04f 0100 	mov.w	r1, #0
 8005760:	bf14      	ite	ne
 8005762:	2340      	movne	r3, #64	@ 0x40
 8005764:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005768:	2000      	movs	r0, #0
 800576a:	6031      	str	r1, [r6, #0]
 800576c:	602b      	str	r3, [r5, #0]
 800576e:	b016      	add	sp, #88	@ 0x58
 8005770:	bd70      	pop	{r4, r5, r6, pc}
 8005772:	466a      	mov	r2, sp
 8005774:	f000 f848 	bl	8005808 <_fstat_r>
 8005778:	2800      	cmp	r0, #0
 800577a:	dbec      	blt.n	8005756 <__swhatbuf_r+0x12>
 800577c:	9901      	ldr	r1, [sp, #4]
 800577e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005782:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005786:	4259      	negs	r1, r3
 8005788:	4159      	adcs	r1, r3
 800578a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800578e:	e7eb      	b.n	8005768 <__swhatbuf_r+0x24>

08005790 <__smakebuf_r>:
 8005790:	898b      	ldrh	r3, [r1, #12]
 8005792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005794:	079d      	lsls	r5, r3, #30
 8005796:	4606      	mov	r6, r0
 8005798:	460c      	mov	r4, r1
 800579a:	d507      	bpl.n	80057ac <__smakebuf_r+0x1c>
 800579c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80057a0:	6023      	str	r3, [r4, #0]
 80057a2:	6123      	str	r3, [r4, #16]
 80057a4:	2301      	movs	r3, #1
 80057a6:	6163      	str	r3, [r4, #20]
 80057a8:	b003      	add	sp, #12
 80057aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057ac:	ab01      	add	r3, sp, #4
 80057ae:	466a      	mov	r2, sp
 80057b0:	f7ff ffc8 	bl	8005744 <__swhatbuf_r>
 80057b4:	9f00      	ldr	r7, [sp, #0]
 80057b6:	4605      	mov	r5, r0
 80057b8:	4639      	mov	r1, r7
 80057ba:	4630      	mov	r0, r6
 80057bc:	f7ff fbba 	bl	8004f34 <_malloc_r>
 80057c0:	b948      	cbnz	r0, 80057d6 <__smakebuf_r+0x46>
 80057c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057c6:	059a      	lsls	r2, r3, #22
 80057c8:	d4ee      	bmi.n	80057a8 <__smakebuf_r+0x18>
 80057ca:	f023 0303 	bic.w	r3, r3, #3
 80057ce:	f043 0302 	orr.w	r3, r3, #2
 80057d2:	81a3      	strh	r3, [r4, #12]
 80057d4:	e7e2      	b.n	800579c <__smakebuf_r+0xc>
 80057d6:	89a3      	ldrh	r3, [r4, #12]
 80057d8:	6020      	str	r0, [r4, #0]
 80057da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057de:	81a3      	strh	r3, [r4, #12]
 80057e0:	9b01      	ldr	r3, [sp, #4]
 80057e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80057e6:	b15b      	cbz	r3, 8005800 <__smakebuf_r+0x70>
 80057e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057ec:	4630      	mov	r0, r6
 80057ee:	f000 f81d 	bl	800582c <_isatty_r>
 80057f2:	b128      	cbz	r0, 8005800 <__smakebuf_r+0x70>
 80057f4:	89a3      	ldrh	r3, [r4, #12]
 80057f6:	f023 0303 	bic.w	r3, r3, #3
 80057fa:	f043 0301 	orr.w	r3, r3, #1
 80057fe:	81a3      	strh	r3, [r4, #12]
 8005800:	89a3      	ldrh	r3, [r4, #12]
 8005802:	431d      	orrs	r5, r3
 8005804:	81a5      	strh	r5, [r4, #12]
 8005806:	e7cf      	b.n	80057a8 <__smakebuf_r+0x18>

08005808 <_fstat_r>:
 8005808:	b538      	push	{r3, r4, r5, lr}
 800580a:	4d07      	ldr	r5, [pc, #28]	@ (8005828 <_fstat_r+0x20>)
 800580c:	2300      	movs	r3, #0
 800580e:	4604      	mov	r4, r0
 8005810:	4608      	mov	r0, r1
 8005812:	4611      	mov	r1, r2
 8005814:	602b      	str	r3, [r5, #0]
 8005816:	f7fb ff8e 	bl	8001736 <_fstat>
 800581a:	1c43      	adds	r3, r0, #1
 800581c:	d102      	bne.n	8005824 <_fstat_r+0x1c>
 800581e:	682b      	ldr	r3, [r5, #0]
 8005820:	b103      	cbz	r3, 8005824 <_fstat_r+0x1c>
 8005822:	6023      	str	r3, [r4, #0]
 8005824:	bd38      	pop	{r3, r4, r5, pc}
 8005826:	bf00      	nop
 8005828:	20000400 	.word	0x20000400

0800582c <_isatty_r>:
 800582c:	b538      	push	{r3, r4, r5, lr}
 800582e:	4d06      	ldr	r5, [pc, #24]	@ (8005848 <_isatty_r+0x1c>)
 8005830:	2300      	movs	r3, #0
 8005832:	4604      	mov	r4, r0
 8005834:	4608      	mov	r0, r1
 8005836:	602b      	str	r3, [r5, #0]
 8005838:	f7fb ff8d 	bl	8001756 <_isatty>
 800583c:	1c43      	adds	r3, r0, #1
 800583e:	d102      	bne.n	8005846 <_isatty_r+0x1a>
 8005840:	682b      	ldr	r3, [r5, #0]
 8005842:	b103      	cbz	r3, 8005846 <_isatty_r+0x1a>
 8005844:	6023      	str	r3, [r4, #0]
 8005846:	bd38      	pop	{r3, r4, r5, pc}
 8005848:	20000400 	.word	0x20000400

0800584c <_sbrk_r>:
 800584c:	b538      	push	{r3, r4, r5, lr}
 800584e:	4d06      	ldr	r5, [pc, #24]	@ (8005868 <_sbrk_r+0x1c>)
 8005850:	2300      	movs	r3, #0
 8005852:	4604      	mov	r4, r0
 8005854:	4608      	mov	r0, r1
 8005856:	602b      	str	r3, [r5, #0]
 8005858:	f7fb ff96 	bl	8001788 <_sbrk>
 800585c:	1c43      	adds	r3, r0, #1
 800585e:	d102      	bne.n	8005866 <_sbrk_r+0x1a>
 8005860:	682b      	ldr	r3, [r5, #0]
 8005862:	b103      	cbz	r3, 8005866 <_sbrk_r+0x1a>
 8005864:	6023      	str	r3, [r4, #0]
 8005866:	bd38      	pop	{r3, r4, r5, pc}
 8005868:	20000400 	.word	0x20000400

0800586c <_init>:
 800586c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800586e:	bf00      	nop
 8005870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005872:	bc08      	pop	{r3}
 8005874:	469e      	mov	lr, r3
 8005876:	4770      	bx	lr

08005878 <_fini>:
 8005878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587a:	bf00      	nop
 800587c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800587e:	bc08      	pop	{r3}
 8005880:	469e      	mov	lr, r3
 8005882:	4770      	bx	lr
