// Â© 2025 bradator1922 (Bharath). All rights reserved.
// Provided for learning and modification only.
// Reuse or submission of this architecture, or any substantially similar derivative, is strictly prohibited without written permission.

module mux_4_1 (i0,i1,i2,i3,sel,mux_out);
input [31:0] i0,i1,i2,i3;
input [1:0]sel;
output [31:0] mux_out;

assign mux_out = sel[1] ? (sel[0] ? i3 : i2 ) : (sel[0] ? i1 : i0 );
endmodule

