{
  "design": {
    "design_info": {
      "boundary_crc": "0x5A0280667DFB5B3B",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../deneme.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi4stream_spi_master_0": "",
      "digilent_jstk2_0": "",
      "proc_sys_reset_0": ""
    },
    "interface_ports": {
      "SPI_M_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "btn_jstk_0": {
        "direction": "O"
      },
      "btn_trigger_0": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "axi4stream_spi_master_0": {
        "vlnv": "DigiLAB:ip:axi4stream_spi_master:1.0",
        "xci_name": "design_1_axi4stream_spi_master_0_0",
        "xci_path": "ip\\design_1_axi4stream_spi_master_0_0\\design_1_axi4stream_spi_master_0_0.xci",
        "inst_hier_path": "axi4stream_spi_master_0"
      },
      "digilent_jstk2_0": {
        "vlnv": "xilinx.com:module_ref:digilent_jstk2:1.0",
        "xci_name": "design_1_digilent_jstk2_0_0",
        "xci_path": "ip\\design_1_digilent_jstk2_0_0\\design_1_digilent_jstk2_0_0.xci",
        "inst_hier_path": "digilent_jstk2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "digilent_jstk2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sys_clock",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sys_clock",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sys_clock",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "btn_jstk": {
            "direction": "O"
          },
          "btn_trigger": {
            "direction": "O"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "digilent_jstk2_0_m_axis": {
        "interface_ports": [
          "digilent_jstk2_0/m_axis",
          "axi4stream_spi_master_0/S_AXIS"
        ]
      },
      "axi4stream_spi_master_0_M_AXIS": {
        "interface_ports": [
          "digilent_jstk2_0/s_axis",
          "axi4stream_spi_master_0/M_AXIS"
        ]
      },
      "axi4stream_spi_master_0_SPI_M": {
        "interface_ports": [
          "SPI_M_0",
          "axi4stream_spi_master_0/SPI_M"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "sys_clock",
          "axi4stream_spi_master_0/aclk",
          "digilent_jstk2_0/aclk",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi4stream_spi_master_0/aresetn",
          "digilent_jstk2_0/aresetn"
        ]
      },
      "digilent_jstk2_0_btn_jstk": {
        "ports": [
          "digilent_jstk2_0/btn_jstk",
          "btn_jstk_0"
        ]
      },
      "digilent_jstk2_0_btn_trigger": {
        "ports": [
          "digilent_jstk2_0/btn_trigger",
          "btn_trigger_0"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    }
  }
}