Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  1 15:14:45 2022
| Host         : ECE419-92QW0Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ra_pq_s_wrapper_control_sets_placed.rpt
| Design       : ra_pq_s_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             138 |           52 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                 |                             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | U_RA_PQ_S/genblk3[8].U_REG/q[key][7]_i_1__6_n_0 | rst_IBUF                    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                                 | SEVENSEG/U_ENB/q[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | deqDEBOUNCE/count[0]_i_2__0_n_0                 | deqDEBOUNCE/pb_edge         |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | repDEBOUNCE/count[0]_i_2_n_0                    | repDEBOUNCE/pb_edge         |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                 | rst_IBUF                    |               47 |            121 |         2.57 |
+----------------+-------------------------------------------------+-----------------------------+------------------+----------------+--------------+


