Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 20:05:47 2025
| Host         : DESKTOP-91E7JBN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file placa_mae_timing_summary_routed.rpt -pb placa_mae_timing_summary_routed.pb -rpx placa_mae_timing_summary_routed.rpx -warn_on_violation
| Design       : placa_mae
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     14          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (94)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: process_pm/pc_counter/contagem_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: process_pm/pc_counter/contagem_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: process_pm/pc_counter/contagem_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: process_pm/pc_counter/contagem_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: process_pm/pc_counter/contagem_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   46          inf        0.000                      0                   46           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/bank_register/operando1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 1.095ns (22.021%)  route 3.877ns (77.979%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.910     1.289    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.118     1.407 r  process_pm/pc_counter/g0_b3__0/O
                         net (fo=11, routed)          0.697     2.104    process_pm/pc_counter/opcode_sig[3]
    SLICE_X0Y58          LUT4 (Prop_lut4_I2_O)        0.283     2.387 f  process_pm/pc_counter/g0_b1__1/O
                         net (fo=9, routed)           0.689     3.076    process_pm/pc_counter/g0_b1__1_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.105     3.181 f  process_pm/pc_counter/operando1_reg[0]_i_2/O
                         net (fo=8, routed)           0.673     3.854    process_pm/pc_counter/operando1_reg[0]_i_2_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.105     3.959 r  process_pm/pc_counter/operando1_reg[7]_i_2/O
                         net (fo=1, routed)           0.655     4.614    process_pm/pc_counter/operando1_reg[7]_i_2_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I0_O)        0.105     4.719 r  process_pm/pc_counter/operando1_reg[7]_i_1/O
                         net (fo=1, routed)           0.253     4.972    process_pm/bank_register/dados_r[7]
    SLICE_X1Y57          LDCE                                         r  process_pm/bank_register/operando1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.522ns  (logic 1.171ns (25.895%)  route 3.351ns (74.105%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.910     1.289    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.118     1.407 f  process_pm/pc_counter/g0_b3__0/O
                         net (fo=11, routed)          0.697     2.104    process_pm/pc_counter/opcode_sig[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.302     2.406 r  process_pm/pc_counter/contagem[4]_i_4/O
                         net (fo=1, routed)           0.943     3.349    process_pm/pc_counter/contagem[4]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.267     3.616 r  process_pm/pc_counter/contagem[4]_i_3/O
                         net (fo=5, routed)           0.801     4.417    process_pm/pc_counter/contagem[4]_i_3_n_0
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.105     4.522 r  process_pm/pc_counter/contagem[0]_i_1/O
                         net (fo=1, routed)           0.000     4.522    process_pm/pc_counter/contagem[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  process_pm/pc_counter/contagem_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.397ns  (logic 1.171ns (26.631%)  route 3.226ns (73.369%))
  Logic Levels:           5  (FDRE=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.910     1.289    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.118     1.407 f  process_pm/pc_counter/g0_b3__0/O
                         net (fo=11, routed)          0.697     2.104    process_pm/pc_counter/opcode_sig[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.302     2.406 r  process_pm/pc_counter/contagem[4]_i_4/O
                         net (fo=1, routed)           0.943     3.349    process_pm/pc_counter/contagem[4]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.267     3.616 r  process_pm/pc_counter/contagem[4]_i_3/O
                         net (fo=5, routed)           0.676     4.292    process_pm/pc_counter/contagem[4]_i_3_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.105     4.397 r  process_pm/pc_counter/contagem[3]_i_1/O
                         net (fo=1, routed)           0.000     4.397    process_pm/pc_counter/contagem[3]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  process_pm/pc_counter/contagem_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/bank_register/operando1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.358ns  (logic 0.990ns (22.719%)  route 3.368ns (77.281%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.910     1.289    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.118     1.407 r  process_pm/pc_counter/g0_b3__0/O
                         net (fo=11, routed)          0.697     2.104    process_pm/pc_counter/opcode_sig[3]
    SLICE_X0Y58          LUT4 (Prop_lut4_I2_O)        0.283     2.387 f  process_pm/pc_counter/g0_b1__1/O
                         net (fo=9, routed)           0.689     3.076    process_pm/pc_counter/g0_b1__1_n_0
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.105     3.181 f  process_pm/pc_counter/operando1_reg[0]_i_2/O
                         net (fo=8, routed)           0.677     3.858    process_pm/pc_counter/operando1_reg[0]_i_2_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.105     3.963 r  process_pm/pc_counter/operando1_reg[5]_i_1/O
                         net (fo=1, routed)           0.394     4.358    process_pm/bank_register/dados_r[5]
    SLICE_X1Y57          LDCE                                         r  process_pm/bank_register/operando1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.333ns  (logic 1.171ns (27.025%)  route 3.162ns (72.975%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.910     1.289    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.118     1.407 f  process_pm/pc_counter/g0_b3__0/O
                         net (fo=11, routed)          0.697     2.104    process_pm/pc_counter/opcode_sig[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.302     2.406 r  process_pm/pc_counter/contagem[4]_i_4/O
                         net (fo=1, routed)           0.943     3.349    process_pm/pc_counter/contagem[4]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.267     3.616 r  process_pm/pc_counter/contagem[4]_i_3/O
                         net (fo=5, routed)           0.612     4.228    process_pm/pc_counter/contagem[4]_i_3_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.105     4.333 r  process_pm/pc_counter/contagem[2]_i_1/O
                         net (fo=1, routed)           0.000     4.333    process_pm/pc_counter/contagem[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  process_pm/pc_counter/contagem_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/peripheral_manager/pout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.319ns  (logic 2.774ns (64.217%)  route 1.546ns (35.783%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  process_pm/peripheral_manager/pout_reg[6]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/peripheral_manager/pout_reg[6]/Q
                         net (fo=1, routed)           1.546     1.925    pout_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         2.395     4.319 r  pout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.319    pout[6]
    U16                                                               r  pout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/peripheral_manager/pout_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.316ns  (logic 2.768ns (64.120%)  route 1.549ns (35.880%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  process_pm/peripheral_manager/pout_reg[7]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/peripheral_manager/pout_reg[7]/Q
                         net (fo=1, routed)           1.549     1.928    pout_OBUF[7]
    U18                  OBUF (Prop_obuf_I_O)         2.389     4.316 r  pout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.316    pout[7]
    U18                                                               r  pout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/peripheral_manager/pout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.272ns  (logic 2.797ns (65.470%)  route 1.475ns (34.530%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  process_pm/peripheral_manager/pout_reg[2]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/peripheral_manager/pout_reg[2]/Q
                         net (fo=1, routed)           1.475     1.854    pout_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.418     4.272 r  pout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.272    pout[2]
    U12                                                               r  pout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 1.171ns (27.880%)  route 3.029ns (72.120%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.910     1.289    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.118     1.407 f  process_pm/pc_counter/g0_b3__0/O
                         net (fo=11, routed)          0.697     2.104    process_pm/pc_counter/opcode_sig[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.302     2.406 r  process_pm/pc_counter/contagem[4]_i_4/O
                         net (fo=1, routed)           0.943     3.349    process_pm/pc_counter/contagem[4]_i_4_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.267     3.616 r  process_pm/pc_counter/contagem[4]_i_3/O
                         net (fo=5, routed)           0.479     4.095    process_pm/pc_counter/contagem[4]_i_3_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.105     4.200 r  process_pm/pc_counter/contagem[4]_i_1/O
                         net (fo=1, routed)           0.000     4.200    process_pm/pc_counter/contagem[4]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  process_pm/pc_counter/contagem_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/peripheral_manager/pout_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.196ns  (logic 2.779ns (66.242%)  route 1.416ns (33.758%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  process_pm/peripheral_manager/pout_reg[4]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  process_pm/peripheral_manager/pout_reg[4]/Q
                         net (fo=1, routed)           1.416     1.795    pout_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         2.400     4.196 r  pout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.196    pout[4]
    T11                                                               r  pout[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 process_pm/peripheral_manager/dados_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            process_pm/bank_register/operando1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.203ns (65.418%)  route 0.107ns (34.582%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          LDCE                         0.000     0.000 r  process_pm/peripheral_manager/dados_in_reg[2]/G
    SLICE_X0Y55          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  process_pm/peripheral_manager/dados_in_reg[2]/Q
                         net (fo=1, routed)           0.107     0.265    process_pm/pc_counter/Q[2]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  process_pm/pc_counter/operando1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    process_pm/bank_register/dados_r[2]
    SLICE_X1Y56          LDCE                                         r  process_pm/bank_register/operando1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.453%)  route 0.162ns (46.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[4]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  process_pm/pc_counter/contagem_reg[4]/Q
                         net (fo=12, routed)          0.162     0.303    process_pm/pc_counter/contagem_reg_n_0_[4]
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  process_pm/pc_counter/contagem[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    process_pm/pc_counter/contagem[4]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  process_pm/pc_counter/contagem_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/register_flags/Flags_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/register_flags/Flags_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  process_pm/register_flags/Flags_reg[3]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  process_pm/register_flags/Flags_reg[3]/Q
                         net (fo=2, routed)           0.167     0.308    process_pm/pc_counter/data3
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  process_pm/pc_counter/Flags[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    process_pm/register_flags/Flags_reg[3]_0
    SLICE_X3Y57          FDRE                                         r  process_pm/register_flags/Flags_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/bank_register/operando1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            process_pm/peripheral_manager/pout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.240ns (66.711%)  route 0.120ns (33.289%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          LDCE                         0.000     0.000 r  process_pm/bank_register/operando1_reg[0]/G
    SLICE_X2Y57          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  process_pm/bank_register/operando1_reg[0]/Q
                         net (fo=4, routed)           0.120     0.360    process_pm/peripheral_manager/pout_reg[7]_2[0]
    SLICE_X1Y58          FDRE                                         r  process_pm/peripheral_manager/pout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/bank_register/operando1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            process_pm/peripheral_manager/pout_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.220ns (57.176%)  route 0.165ns (42.824%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  process_pm/bank_register/operando1_reg[5]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  process_pm/bank_register/operando1_reg[5]/Q
                         net (fo=4, routed)           0.165     0.385    process_pm/peripheral_manager/pout_reg[7]_2[5]
    SLICE_X0Y58          FDRE                                         r  process_pm/peripheral_manager/pout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.738%)  route 0.204ns (52.262%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.204     0.345    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.045     0.390 r  process_pm/pc_counter/contagem[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    process_pm/pc_counter/contagem[1]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  process_pm/pc_counter/contagem_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/peripheral_manager/dados_in_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            process_pm/bank_register/operando1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.203ns (51.487%)  route 0.191ns (48.513%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          LDCE                         0.000     0.000 r  process_pm/peripheral_manager/dados_in_reg[7]/G
    SLICE_X0Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  process_pm/peripheral_manager/dados_in_reg[7]/Q
                         net (fo=1, routed)           0.084     0.242    process_pm/pc_counter/Q[7]
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.045     0.287 r  process_pm/pc_counter/operando1_reg[7]_i_1/O
                         net (fo=1, routed)           0.107     0.394    process_pm/bank_register/dados_r[7]
    SLICE_X1Y57          LDCE                                         r  process_pm/bank_register/operando1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.660%)  route 0.213ns (53.340%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  process_pm/pc_counter/contagem_reg[1]/Q
                         net (fo=15, routed)          0.213     0.354    process_pm/pc_counter/contagem_reg_n_0_[1]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.045     0.399 r  process_pm/pc_counter/contagem[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    process_pm/pc_counter/contagem[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  process_pm/pc_counter/contagem_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.209ns (51.587%)  route 0.196ns (48.413%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[0]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  process_pm/pc_counter/contagem_reg[0]/Q
                         net (fo=16, routed)          0.196     0.360    process_pm/pc_counter/contagem_reg_n_0_[0]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.045     0.405 r  process_pm/pc_counter/contagem[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    process_pm/pc_counter/contagem[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  process_pm/pc_counter/contagem_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 process_pm/pc_counter/contagem_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_pm/pc_counter/contagem_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.758%)  route 0.220ns (54.242%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE                         0.000     0.000 r  process_pm/pc_counter/contagem_reg[3]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  process_pm/pc_counter/contagem_reg[3]/Q
                         net (fo=14, routed)          0.220     0.361    process_pm/pc_counter/contagem_reg_n_0_[3]
    SLICE_X3Y58          LUT5 (Prop_lut5_I1_O)        0.045     0.406 r  process_pm/pc_counter/contagem[3]_i_1/O
                         net (fo=1, routed)           0.000     0.406    process_pm/pc_counter/contagem[3]_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  process_pm/pc_counter/contagem_reg[3]/D
  -------------------------------------------------------------------    -------------------





