// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_12s_7ns_18_1_1.h"
#include "myproject_mac_muladd_12s_7s_18s_18_1_1.h"
#include "myproject_mul_mul_12s_12s_24_1_1.h"
#include "myproject_mul_mul_14s_14s_28_1_1.h"
#include "myproject_mac_mulsub_14s_14s_18ns_18_1_1.h"
#include "myproject_mul_mul_12s_7s_18_1_1.h"
#include "myproject_mac_muladd_12s_9ns_13ns_18_1_1.h"
#include "myproject_mac_muladd_12s_9ns_16ns_20_1_1.h"
#include "myproject_mac_muladd_12s_9ns_11ns_18_1_1.h"
#include "myproject_mac_mul_sub_5s_13s_13s_16_1_1.h"
#include "myproject_mac_muladd_12s_5s_18s_19_1_1.h"
#include "myproject_mac_muladd_16s_7s_24ns_24_1_1.h"
#include "myproject_mac_muladd_12s_20s_24ns_24_1_1.h"
#include "myproject_mac_muladd_12s_10ns_18ns_18_1_1.h"
#include "myproject_mac_muladd_7s_15s_23s_24_1_1.h"
#include "myproject_mul_mul_14s_16s_30_1_1.h"
#include "myproject_mul_mul_19s_26s_36_1_1.h"
#include "myproject_mul_mul_10s_24s_34_1_1.h"
#include "myproject_mul_mul_10s_12ns_22_1_1.h"
#include "myproject_mul_mul_10s_22s_32_1_1.h"
#include "myproject_cos_lut_samples_V.h"
#include "myproject_sin_lut_samples_V.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<192> > x_V;
    sc_out< sc_lv<12> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<12> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<12> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<12> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<12> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_cos_lut_samples_V* cos_lut_samples_V_U;
    myproject_sin_lut_samples_V* sin_lut_samples_V_U;
    myproject_mul_mul_12s_7ns_18_1_1<1,1,12,7,18>* myproject_mul_mul_12s_7ns_18_1_1_U1;
    myproject_mac_muladd_12s_7s_18s_18_1_1<1,1,12,7,18,18>* myproject_mac_muladd_12s_7s_18s_18_1_1_U2;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U3;
    myproject_mul_mul_14s_14s_28_1_1<1,1,14,14,28>* myproject_mul_mul_14s_14s_28_1_1_U4;
    myproject_mac_mulsub_14s_14s_18ns_18_1_1<1,1,14,14,18,18>* myproject_mac_mulsub_14s_14s_18ns_18_1_1_U5;
    myproject_mul_mul_12s_7s_18_1_1<1,1,12,7,18>* myproject_mul_mul_12s_7s_18_1_1_U6;
    myproject_mac_muladd_12s_9ns_13ns_18_1_1<1,1,12,9,13,18>* myproject_mac_muladd_12s_9ns_13ns_18_1_1_U7;
    myproject_mac_muladd_12s_9ns_16ns_20_1_1<1,1,12,9,16,20>* myproject_mac_muladd_12s_9ns_16ns_20_1_1_U8;
    myproject_mac_muladd_12s_9ns_11ns_18_1_1<1,1,12,9,11,18>* myproject_mac_muladd_12s_9ns_11ns_18_1_1_U9;
    myproject_mac_mul_sub_5s_13s_13s_16_1_1<1,1,5,13,13,16>* myproject_mac_mul_sub_5s_13s_13s_16_1_1_U10;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U11;
    myproject_mul_mul_12s_12s_24_1_1<1,1,12,12,24>* myproject_mul_mul_12s_12s_24_1_1_U12;
    myproject_mac_muladd_12s_5s_18s_19_1_1<1,1,12,5,18,19>* myproject_mac_muladd_12s_5s_18s_19_1_1_U13;
    myproject_mac_muladd_16s_7s_24ns_24_1_1<1,1,16,7,24,24>* myproject_mac_muladd_16s_7s_24ns_24_1_1_U14;
    myproject_mac_muladd_12s_20s_24ns_24_1_1<1,1,12,20,24,24>* myproject_mac_muladd_12s_20s_24ns_24_1_1_U15;
    myproject_mac_muladd_12s_10ns_18ns_18_1_1<1,1,12,10,18,18>* myproject_mac_muladd_12s_10ns_18ns_18_1_1_U16;
    myproject_mac_muladd_7s_15s_23s_24_1_1<1,1,7,15,23,24>* myproject_mac_muladd_7s_15s_23s_24_1_1_U17;
    myproject_mul_mul_14s_16s_30_1_1<1,1,14,16,30>* myproject_mul_mul_14s_16s_30_1_1_U18;
    myproject_mul_mul_19s_26s_36_1_1<1,1,19,26,36>* myproject_mul_mul_19s_26s_36_1_1_U19;
    myproject_mul_mul_10s_24s_34_1_1<1,1,10,24,34>* myproject_mul_mul_10s_24s_34_1_1_U20;
    myproject_mul_mul_10s_12ns_22_1_1<1,1,10,12,22>* myproject_mul_mul_10s_12ns_22_1_1_U21;
    myproject_mul_mul_10s_22s_32_1_1<1,1,10,22,32>* myproject_mul_mul_10s_22s_32_1_1_U22;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<192> > x_V_preg;
    sc_signal< sc_lv<192> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address0;
    sc_signal< sc_logic > cos_lut_samples_V_ce0;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q0;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address1;
    sc_signal< sc_logic > cos_lut_samples_V_ce1;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q1;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address2;
    sc_signal< sc_logic > cos_lut_samples_V_ce2;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q2;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address3;
    sc_signal< sc_logic > cos_lut_samples_V_ce3;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q3;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address4;
    sc_signal< sc_logic > cos_lut_samples_V_ce4;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q4;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address5;
    sc_signal< sc_logic > cos_lut_samples_V_ce5;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q5;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address6;
    sc_signal< sc_logic > cos_lut_samples_V_ce6;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q6;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address7;
    sc_signal< sc_logic > cos_lut_samples_V_ce7;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q7;
    sc_signal< sc_lv<10> > cos_lut_samples_V_address8;
    sc_signal< sc_logic > cos_lut_samples_V_ce8;
    sc_signal< sc_lv<5> > cos_lut_samples_V_q8;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address0;
    sc_signal< sc_logic > sin_lut_samples_V_ce0;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q0;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address1;
    sc_signal< sc_logic > sin_lut_samples_V_ce1;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q1;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address2;
    sc_signal< sc_logic > sin_lut_samples_V_ce2;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q2;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address3;
    sc_signal< sc_logic > sin_lut_samples_V_ce3;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q3;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address4;
    sc_signal< sc_logic > sin_lut_samples_V_ce4;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q4;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address5;
    sc_signal< sc_logic > sin_lut_samples_V_ce5;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q5;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address6;
    sc_signal< sc_logic > sin_lut_samples_V_ce6;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q6;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address7;
    sc_signal< sc_logic > sin_lut_samples_V_ce7;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q7;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address8;
    sc_signal< sc_logic > sin_lut_samples_V_ce8;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q8;
    sc_signal< sc_lv<10> > sin_lut_samples_V_address9;
    sc_signal< sc_logic > sin_lut_samples_V_ce9;
    sc_signal< sc_lv<7> > sin_lut_samples_V_q9;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<12> > p_Val2_12_reg_3080;
    sc_signal< sc_lv<12> > p_Val2_12_reg_3080_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_1_reg_3090;
    sc_signal< sc_lv<12> > p_Val2_1_reg_3090_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_s_reg_3098;
    sc_signal< sc_lv<12> > p_Val2_s_reg_3098_pp0_iter1_reg;
    sc_signal< sc_lv<12> > p_Val2_5_fu_507_p4;
    sc_signal< sc_lv<12> > p_Val2_5_reg_3111;
    sc_signal< sc_lv<12> > p_Val2_5_reg_3111_pp0_iter1_reg;
    sc_signal< sc_lv<18> > mul_ln1192_fu_2918_p2;
    sc_signal< sc_lv<18> > mul_ln1192_reg_3120;
    sc_signal< sc_lv<12> > p_Val2_22_fu_610_p4;
    sc_signal< sc_lv<12> > p_Val2_22_reg_3130;
    sc_signal< sc_lv<12> > p_Val2_22_reg_3130_pp0_iter1_reg;
    sc_signal< sc_lv<13> > lhs_V_17_fu_620_p1;
    sc_signal< sc_lv<13> > lhs_V_17_reg_3141;
    sc_signal< sc_lv<13> > ret_V_54_fu_715_p2;
    sc_signal< sc_lv<13> > ret_V_54_reg_3156;
    sc_signal< sc_lv<13> > ret_V_54_reg_3156_pp0_iter2_reg;
    sc_signal< sc_lv<12> > p_Val2_10_reg_3171;
    sc_signal< sc_lv<5> > p_Val2_17_reg_3176;
    sc_signal< sc_lv<5> > p_Val2_46_reg_3191;
    sc_signal< sc_lv<5> > p_Val2_46_reg_3191_pp0_iter2_reg;
    sc_signal< sc_lv<18> > sext_ln1118_12_fu_1099_p1;
    sc_signal< sc_lv<18> > sext_ln1118_12_reg_3197;
    sc_signal< sc_lv<24> > r_V_18_fu_2932_p2;
    sc_signal< sc_lv<24> > r_V_18_reg_3217;
    sc_signal< sc_lv<28> > r_V_21_fu_2938_p2;
    sc_signal< sc_lv<28> > r_V_21_reg_3223;
    sc_signal< sc_lv<12> > p_Val2_35_reg_3228;
    sc_signal< sc_lv<18> > mul_ln728_1_fu_2953_p2;
    sc_signal< sc_lv<18> > mul_ln728_1_reg_3233;
    sc_signal< sc_lv<8> > ret_V_30_fu_1352_p2;
    sc_signal< sc_lv<8> > ret_V_30_reg_3238;
    sc_signal< sc_lv<12> > p_Val2_41_reg_3243;
    sc_signal< sc_lv<20> > grp_fu_2968_p3;
    sc_signal< sc_lv<20> > ret_V_35_reg_3248;
    sc_signal< sc_lv<12> > p_Val2_48_reg_3253;
    sc_signal< sc_lv<15> > ret_V_6_fu_1476_p2;
    sc_signal< sc_lv<15> > ret_V_6_reg_3258;
    sc_signal< sc_lv<16> > grp_fu_2985_p3;
    sc_signal< sc_lv<16> > ret_V_15_reg_3273;
    sc_signal< sc_lv<7> > p_Val2_26_reg_3278;
    sc_signal< sc_lv<5> > cos_lut_samples_V_load_4_reg_3283;
    sc_signal< sc_lv<5> > cos_lut_samples_V_load_4_reg_3283_pp0_iter3_reg;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_5_reg_3288;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_5_reg_3288_pp0_iter3_reg;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_5_reg_3288_pp0_iter4_reg;
    sc_signal< sc_lv<24> > r_V_14_fu_3001_p2;
    sc_signal< sc_lv<24> > r_V_14_reg_3298;
    sc_signal< sc_lv<19> > grp_fu_3007_p3;
    sc_signal< sc_lv<19> > ret_V_22_reg_3304;
    sc_signal< sc_lv<24> > add_ln700_1_fu_1841_p2;
    sc_signal< sc_lv<24> > add_ln700_1_reg_3309;
    sc_signal< sc_lv<48> > mul_ln700_2_fu_1870_p2;
    sc_signal< sc_lv<48> > mul_ln700_2_reg_3314;
    sc_signal< sc_lv<14> > r_V_22_fu_1876_p2;
    sc_signal< sc_lv<14> > r_V_22_reg_3319;
    sc_signal< sc_lv<24> > grp_fu_3015_p3;
    sc_signal< sc_lv<24> > ret_V_58_reg_3329;
    sc_signal< sc_lv<12> > p_Val2_43_reg_3339;
    sc_signal< sc_lv<12> > p_Val2_52_reg_3349;
    sc_signal< sc_lv<12> > p_Val2_54_reg_3354;
    sc_signal< sc_lv<24> > grp_fu_3041_p3;
    sc_signal< sc_lv<24> > add_ln700_reg_3359;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_2_reg_3364;
    sc_signal< sc_lv<30> > r_V_7_fu_3049_p2;
    sc_signal< sc_lv<30> > r_V_7_reg_3369;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_6_reg_3374;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_6_reg_3374_pp0_iter4_reg;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_6_reg_3374_pp0_iter5_reg;
    sc_signal< sc_lv<36> > sub_ln700_fu_2342_p2;
    sc_signal< sc_lv<36> > sub_ln700_reg_3379;
    sc_signal< sc_lv<48> > mul_ln700_3_fu_2350_p2;
    sc_signal< sc_lv<48> > mul_ln700_3_reg_3384;
    sc_signal< sc_lv<7> > p_Val2_36_reg_3389;
    sc_signal< sc_lv<34> > r_V_24_fu_3062_p2;
    sc_signal< sc_lv<34> > r_V_24_reg_3394;
    sc_signal< sc_lv<5> > cos_lut_samples_V_load_5_reg_3399;
    sc_signal< sc_lv<6> > ret_V_39_fu_2455_p2;
    sc_signal< sc_lv<6> > ret_V_39_reg_3409;
    sc_signal< sc_lv<5> > cos_lut_samples_V_load_7_reg_3414;
    sc_signal< sc_lv<12> > trunc_ln_reg_3429;
    sc_signal< sc_lv<12> > trunc_ln_reg_3429_pp0_iter5_reg;
    sc_signal< sc_lv<12> > trunc_ln_reg_3429_pp0_iter6_reg;
    sc_signal< sc_lv<35> > r_V_8_fu_2671_p2;
    sc_signal< sc_lv<35> > r_V_8_reg_3434;
    sc_signal< sc_lv<12> > trunc_ln708_4_reg_3439;
    sc_signal< sc_lv<12> > trunc_ln708_4_reg_3439_pp0_iter5_reg;
    sc_signal< sc_lv<12> > trunc_ln708_4_reg_3439_pp0_iter6_reg;
    sc_signal< sc_lv<44> > mul_ln1116_1_fu_2732_p2;
    sc_signal< sc_lv<44> > mul_ln1116_1_reg_3444;
    sc_signal< sc_lv<10> > r_V_26_fu_2742_p2;
    sc_signal< sc_lv<10> > r_V_26_reg_3449;
    sc_signal< sc_lv<22> > r_V_30_fu_3068_p2;
    sc_signal< sc_lv<22> > r_V_30_reg_3454;
    sc_signal< sc_lv<5> > cos_lut_samples_V_load_8_reg_3459;
    sc_signal< sc_lv<7> > sin_lut_samples_V_load_9_reg_3464;
    sc_signal< sc_lv<42> > mul_ln1116_fu_2780_p2;
    sc_signal< sc_lv<42> > mul_ln1116_reg_3469;
    sc_signal< sc_lv<45> > r_V_46_fu_2792_p2;
    sc_signal< sc_lv<45> > r_V_46_reg_3474;
    sc_signal< sc_lv<32> > r_V_34_fu_3074_p2;
    sc_signal< sc_lv<32> > r_V_34_reg_3479;
    sc_signal< sc_lv<14> > r_V_35_fu_2817_p2;
    sc_signal< sc_lv<14> > r_V_35_reg_3484;
    sc_signal< sc_lv<44> > r_V_43_fu_2829_p2;
    sc_signal< sc_lv<44> > r_V_43_reg_3489;
    sc_signal< sc_lv<7> > tmp_59_reg_3494;
    sc_signal< sc_lv<7> > tmp_70_reg_3499;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln57_4_fu_605_p1;
    sc_signal< sc_lv<64> > zext_ln57_7_fu_700_p1;
    sc_signal< sc_lv<64> > zext_ln57_fu_805_p1;
    sc_signal< sc_lv<64> > zext_ln57_1_fu_889_p1;
    sc_signal< sc_lv<64> > zext_ln57_5_fu_997_p1;
    sc_signal< sc_lv<64> > zext_ln57_6_fu_1087_p1;
    sc_signal< sc_lv<64> > zext_ln57_8_fu_1210_p1;
    sc_signal< sc_lv<64> > zext_ln57_9_fu_1291_p1;
    sc_signal< sc_lv<64> > zext_ln57_2_fu_1564_p1;
    sc_signal< sc_lv<64> > zext_ln57_3_fu_1659_p1;
    sc_signal< sc_lv<64> > zext_ln57_10_fu_1793_p1;
    sc_signal< sc_lv<64> > zext_ln57_11_fu_1961_p1;
    sc_signal< sc_lv<64> > zext_ln57_12_fu_2065_p1;
    sc_signal< sc_lv<64> > zext_ln57_14_fu_2171_p1;
    sc_signal< sc_lv<64> > zext_ln57_13_fu_2447_p1;
    sc_signal< sc_lv<64> > zext_ln57_15_fu_2540_p1;
    sc_signal< sc_lv<64> > zext_ln57_16_fu_2624_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<12> > p_Val2_15_fu_521_p1;
    sc_signal< sc_lv<13> > lhs_V_5_fu_525_p1;
    sc_signal< sc_lv<13> > ret_V_11_fu_529_p2;
    sc_signal< sc_lv<3> > tmp_19_fu_543_p4;
    sc_signal< sc_lv<1> > tmp_20_fu_559_p3;
    sc_signal< sc_lv<11> > tmp_12_fu_567_p4;
    sc_signal< sc_lv<12> > sext_ln55_8_fu_577_p1;
    sc_signal< sc_lv<12> > add_ln55_4_fu_581_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_535_p3;
    sc_signal< sc_lv<1> > icmp_ln56_4_fu_553_p2;
    sc_signal< sc_lv<1> > or_ln55_4_fu_591_p2;
    sc_signal< sc_lv<13> > sext_ln55_9_fu_587_p1;
    sc_signal< sc_lv<13> > select_ln55_4_fu_597_p3;
    sc_signal< sc_lv<13> > ret_V_16_fu_624_p2;
    sc_signal< sc_lv<3> > tmp_31_fu_638_p4;
    sc_signal< sc_lv<1> > tmp_33_fu_654_p3;
    sc_signal< sc_lv<11> > tmp_21_fu_662_p4;
    sc_signal< sc_lv<12> > sext_ln55_14_fu_672_p1;
    sc_signal< sc_lv<12> > add_ln55_7_fu_676_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_630_p3;
    sc_signal< sc_lv<1> > icmp_ln56_7_fu_648_p2;
    sc_signal< sc_lv<1> > or_ln55_7_fu_686_p2;
    sc_signal< sc_lv<13> > sext_ln55_15_fu_682_p1;
    sc_signal< sc_lv<13> > select_ln55_7_fu_692_p3;
    sc_signal< sc_lv<13> > lhs_V_10_fu_709_p1;
    sc_signal< sc_lv<13> > rhs_V_4_fu_712_p1;
    sc_signal< sc_lv<12> > p_Val2_2_fu_721_p2;
    sc_signal< sc_lv<13> > lhs_V_fu_725_p1;
    sc_signal< sc_lv<13> > ret_V_2_fu_729_p2;
    sc_signal< sc_lv<3> > tmp_1_fu_743_p4;
    sc_signal< sc_lv<1> > tmp_2_fu_759_p3;
    sc_signal< sc_lv<11> > tmp_3_fu_767_p4;
    sc_signal< sc_lv<12> > sext_ln55_fu_777_p1;
    sc_signal< sc_lv<12> > add_ln55_fu_781_p2;
    sc_signal< sc_lv<1> > tmp_fu_735_p3;
    sc_signal< sc_lv<1> > icmp_ln56_fu_753_p2;
    sc_signal< sc_lv<1> > or_ln55_fu_791_p2;
    sc_signal< sc_lv<13> > sext_ln55_1_fu_787_p1;
    sc_signal< sc_lv<13> > select_ln55_fu_797_p3;
    sc_signal< sc_lv<13> > lhs_V_1_fu_810_p1;
    sc_signal< sc_lv<13> > ret_V_4_fu_813_p2;
    sc_signal< sc_lv<3> > tmp_5_fu_827_p4;
    sc_signal< sc_lv<1> > tmp_7_fu_843_p3;
    sc_signal< sc_lv<11> > tmp_6_fu_851_p4;
    sc_signal< sc_lv<12> > sext_ln55_2_fu_861_p1;
    sc_signal< sc_lv<12> > add_ln55_1_fu_865_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_819_p3;
    sc_signal< sc_lv<1> > icmp_ln56_1_fu_837_p2;
    sc_signal< sc_lv<1> > or_ln55_1_fu_875_p2;
    sc_signal< sc_lv<13> > sext_ln55_3_fu_871_p1;
    sc_signal< sc_lv<13> > select_ln55_1_fu_881_p3;
    sc_signal< sc_lv<18> > grp_fu_2924_p3;
    sc_signal< sc_lv<18> > ret_V_50_fu_898_p2;
    sc_signal< sc_lv<12> > p_Val2_19_fu_913_p2;
    sc_signal< sc_lv<13> > lhs_V_6_fu_917_p1;
    sc_signal< sc_lv<13> > ret_V_13_fu_921_p2;
    sc_signal< sc_lv<3> > tmp_23_fu_935_p4;
    sc_signal< sc_lv<1> > tmp_25_fu_951_p3;
    sc_signal< sc_lv<11> > tmp_15_fu_959_p4;
    sc_signal< sc_lv<12> > sext_ln55_10_fu_969_p1;
    sc_signal< sc_lv<12> > add_ln55_5_fu_973_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_927_p3;
    sc_signal< sc_lv<1> > icmp_ln56_5_fu_945_p2;
    sc_signal< sc_lv<1> > or_ln55_5_fu_983_p2;
    sc_signal< sc_lv<13> > sext_ln55_11_fu_979_p1;
    sc_signal< sc_lv<13> > select_ln55_5_fu_989_p3;
    sc_signal< sc_lv<12> > p_Val2_20_fu_1002_p2;
    sc_signal< sc_lv<13> > lhs_V_7_fu_1007_p1;
    sc_signal< sc_lv<13> > ret_V_14_fu_1011_p2;
    sc_signal< sc_lv<3> > tmp_27_fu_1025_p4;
    sc_signal< sc_lv<1> > tmp_28_fu_1041_p3;
    sc_signal< sc_lv<11> > tmp_18_fu_1049_p4;
    sc_signal< sc_lv<12> > sext_ln55_12_fu_1059_p1;
    sc_signal< sc_lv<12> > add_ln55_6_fu_1063_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_1017_p3;
    sc_signal< sc_lv<1> > icmp_ln56_6_fu_1035_p2;
    sc_signal< sc_lv<1> > or_ln55_6_fu_1073_p2;
    sc_signal< sc_lv<13> > sext_ln55_13_fu_1069_p1;
    sc_signal< sc_lv<13> > select_ln55_6_fu_1079_p3;
    sc_signal< sc_lv<17> > shl_ln1118_3_fu_1092_p3;
    sc_signal< sc_lv<15> > shl_ln1118_4_fu_1103_p3;
    sc_signal< sc_lv<18> > sext_ln1118_13_fu_1110_p1;
    sc_signal< sc_lv<18> > r_V_42_fu_1114_p2;
    sc_signal< sc_lv<12> > p_Val2_24_fu_1120_p4;
    sc_signal< sc_lv<13> > lhs_V_9_fu_1130_p1;
    sc_signal< sc_lv<13> > ret_V_17_fu_1134_p2;
    sc_signal< sc_lv<3> > tmp_36_fu_1148_p4;
    sc_signal< sc_lv<1> > tmp_37_fu_1164_p3;
    sc_signal< sc_lv<11> > tmp_24_fu_1172_p4;
    sc_signal< sc_lv<12> > sext_ln55_16_fu_1182_p1;
    sc_signal< sc_lv<12> > add_ln55_8_fu_1186_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1140_p3;
    sc_signal< sc_lv<1> > icmp_ln56_8_fu_1158_p2;
    sc_signal< sc_lv<1> > or_ln55_8_fu_1196_p2;
    sc_signal< sc_lv<13> > sext_ln55_17_fu_1192_p1;
    sc_signal< sc_lv<13> > select_ln55_8_fu_1202_p3;
    sc_signal< sc_lv<13> > ret_V_19_fu_1215_p2;
    sc_signal< sc_lv<3> > tmp_39_fu_1229_p4;
    sc_signal< sc_lv<1> > tmp_40_fu_1245_p3;
    sc_signal< sc_lv<11> > tmp_29_fu_1253_p4;
    sc_signal< sc_lv<12> > sext_ln55_18_fu_1263_p1;
    sc_signal< sc_lv<12> > add_ln55_9_fu_1267_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1221_p3;
    sc_signal< sc_lv<1> > icmp_ln56_9_fu_1239_p2;
    sc_signal< sc_lv<1> > or_ln55_9_fu_1277_p2;
    sc_signal< sc_lv<13> > sext_ln55_19_fu_1273_p1;
    sc_signal< sc_lv<13> > select_ln55_9_fu_1283_p3;
    sc_signal< sc_lv<14> > lhs_V_13_fu_1299_p1;
    sc_signal< sc_lv<14> > ret_V_24_fu_1303_p2;
    sc_signal< sc_lv<13> > ret_V_55_fu_1313_p2;
    sc_signal< sc_lv<14> > lhs_V_14_fu_1318_p1;
    sc_signal< sc_lv<14> > ret_V_26_fu_1322_p2;
    sc_signal< sc_lv<18> > grp_fu_2944_p3;
    sc_signal< sc_lv<8> > sext_ln703_22_fu_1348_p1;
    sc_signal< sc_lv<18> > grp_fu_2959_p3;
    sc_signal< sc_lv<18> > grp_fu_2976_p3;
    sc_signal< sc_lv<14> > shl_ln_fu_1391_p3;
    sc_signal< sc_lv<15> > sext_ln1118_2_fu_1388_p1;
    sc_signal< sc_lv<15> > sext_ln1118_4_fu_1402_p1;
    sc_signal< sc_lv<5> > sext_ln1118_5_fu_1412_p0;
    sc_signal< sc_lv<5> > shl_ln1118_1_fu_1416_p1;
    sc_signal< sc_lv<7> > sext_ln1118_5_fu_1412_p1;
    sc_signal< sc_lv<7> > shl_ln1118_1_fu_1416_p3;
    sc_signal< sc_lv<7> > r_V_38_fu_1424_p2;
    sc_signal< sc_lv<15> > r_V_37_fu_1406_p2;
    sc_signal< sc_lv<15> > sext_ln703_2_fu_1430_p1;
    sc_signal< sc_lv<7> > sext_ln1118_6_fu_1440_p0;
    sc_signal< sc_lv<7> > sext_ln1118_7_fu_1444_p0;
    sc_signal< sc_lv<7> > shl_ln1118_2_fu_1448_p1;
    sc_signal< sc_lv<9> > shl_ln1118_2_fu_1448_p3;
    sc_signal< sc_lv<10> > sext_ln1118_7_fu_1444_p1;
    sc_signal< sc_lv<10> > sext_ln1118_8_fu_1456_p1;
    sc_signal< sc_lv<10> > r_V_39_fu_1460_p2;
    sc_signal< sc_lv<15> > sext_ln703_4_fu_1466_p1;
    sc_signal< sc_lv<15> > ret_V_48_fu_1434_p2;
    sc_signal< sc_lv<15> > ret_V_49_fu_1470_p2;
    sc_signal< sc_lv<13> > lhs_V_2_fu_1485_p1;
    sc_signal< sc_lv<13> > ret_V_8_fu_1488_p2;
    sc_signal< sc_lv<3> > tmp_10_fu_1502_p4;
    sc_signal< sc_lv<1> > tmp_11_fu_1518_p3;
    sc_signal< sc_lv<11> > tmp_9_fu_1526_p4;
    sc_signal< sc_lv<12> > sext_ln55_4_fu_1536_p1;
    sc_signal< sc_lv<12> > add_ln55_2_fu_1540_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_1494_p3;
    sc_signal< sc_lv<1> > icmp_ln56_2_fu_1512_p2;
    sc_signal< sc_lv<1> > or_ln55_2_fu_1550_p2;
    sc_signal< sc_lv<13> > sext_ln55_5_fu_1546_p1;
    sc_signal< sc_lv<13> > select_ln55_2_fu_1556_p3;
    sc_signal< sc_lv<12> > sub_ln703_fu_1569_p2;
    sc_signal< sc_lv<12> > p_Val2_13_fu_1573_p2;
    sc_signal< sc_lv<13> > lhs_V_4_fu_1579_p1;
    sc_signal< sc_lv<13> > ret_V_9_fu_1583_p2;
    sc_signal< sc_lv<3> > tmp_14_fu_1597_p4;
    sc_signal< sc_lv<1> > tmp_16_fu_1613_p3;
    sc_signal< sc_lv<11> > tmp_s_fu_1621_p4;
    sc_signal< sc_lv<12> > sext_ln55_6_fu_1631_p1;
    sc_signal< sc_lv<12> > add_ln55_3_fu_1635_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_1589_p3;
    sc_signal< sc_lv<1> > icmp_ln56_3_fu_1607_p2;
    sc_signal< sc_lv<1> > or_ln55_3_fu_1645_p2;
    sc_signal< sc_lv<13> > sext_ln55_7_fu_1641_p1;
    sc_signal< sc_lv<13> > select_ln55_3_fu_1651_p3;
    sc_signal< sc_lv<13> > r_V_fu_1664_p1;
    sc_signal< sc_lv<13> > r_V_40_fu_1667_p2;
    sc_signal< sc_lv<13> > sext_ln703_9_fu_1673_p1;
    sc_signal< sc_lv<13> > ret_V_52_fu_1676_p2;
    sc_signal< sc_lv<13> > ret_V_fu_1682_p2;
    sc_signal< sc_lv<13> > rhs_V_1_fu_1696_p3;
    sc_signal< sc_lv<12> > p_Val2_27_fu_1708_p2;
    sc_signal< sc_lv<13> > lhs_V_11_fu_1713_p1;
    sc_signal< sc_lv<13> > ret_V_20_fu_1717_p2;
    sc_signal< sc_lv<3> > tmp_43_fu_1731_p4;
    sc_signal< sc_lv<1> > tmp_44_fu_1747_p3;
    sc_signal< sc_lv<11> > tmp_32_fu_1755_p4;
    sc_signal< sc_lv<12> > sext_ln55_20_fu_1765_p1;
    sc_signal< sc_lv<12> > add_ln55_10_fu_1769_p2;
    sc_signal< sc_lv<1> > tmp_41_fu_1723_p3;
    sc_signal< sc_lv<1> > icmp_ln56_10_fu_1741_p2;
    sc_signal< sc_lv<1> > or_ln55_10_fu_1779_p2;
    sc_signal< sc_lv<13> > sext_ln55_21_fu_1775_p1;
    sc_signal< sc_lv<13> > select_ln55_10_fu_1785_p3;
    sc_signal< sc_lv<24> > r_V_11_fu_2993_p2;
    sc_signal< sc_lv<15> > r_V_44_fu_1803_p2;
    sc_signal< sc_lv<24> > shl_ln703_fu_1798_p2;
    sc_signal< sc_lv<21> > rhs_V_3_fu_1809_p3;
    sc_signal< sc_lv<18> > lhs_V_12_fu_1830_p3;
    sc_signal< sc_lv<24> > sub_ln1192_fu_1817_p2;
    sc_signal< sc_lv<24> > sext_ln1192_2_fu_1822_p1;
    sc_signal< sc_lv<26> > shl_ln1118_6_fu_1850_p3;
    sc_signal< sc_lv<26> > sext_ln1118_20_fu_1847_p1;
    sc_signal< sc_lv<26> > r_V_19_fu_1857_p2;
    sc_signal< sc_lv<28> > mul_ln700_2_fu_1870_p0;
    sc_signal< sc_lv<26> > mul_ln700_2_fu_1870_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_1876_p0;
    sc_signal< sc_lv<14> > sext_ln1118_6_fu_1440_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_1876_p1;
    sc_signal< sc_lv<13> > lhs_V_16_fu_1882_p1;
    sc_signal< sc_lv<13> > ret_V_28_fu_1885_p2;
    sc_signal< sc_lv<3> > tmp_48_fu_1899_p4;
    sc_signal< sc_lv<1> > tmp_50_fu_1915_p3;
    sc_signal< sc_lv<11> > tmp_35_fu_1923_p4;
    sc_signal< sc_lv<12> > sext_ln55_22_fu_1933_p1;
    sc_signal< sc_lv<12> > add_ln55_11_fu_1937_p2;
    sc_signal< sc_lv<1> > tmp_47_fu_1891_p3;
    sc_signal< sc_lv<1> > icmp_ln56_11_fu_1909_p2;
    sc_signal< sc_lv<1> > or_ln55_11_fu_1947_p2;
    sc_signal< sc_lv<13> > sext_ln55_23_fu_1943_p1;
    sc_signal< sc_lv<13> > select_ln55_11_fu_1953_p3;
    sc_signal< sc_lv<8> > r_V_23_fu_1969_p0;
    sc_signal< sc_lv<16> > sext_ln1118_25_fu_1966_p1;
    sc_signal< sc_lv<8> > r_V_23_fu_1969_p1;
    sc_signal< sc_lv<16> > r_V_23_fu_1969_p2;
    sc_signal< sc_lv<13> > lhs_V_19_fu_1986_p1;
    sc_signal< sc_lv<13> > ret_V_34_fu_1989_p2;
    sc_signal< sc_lv<3> > tmp_53_fu_2003_p4;
    sc_signal< sc_lv<1> > tmp_54_fu_2019_p3;
    sc_signal< sc_lv<11> > tmp_42_fu_2027_p4;
    sc_signal< sc_lv<12> > sext_ln55_24_fu_2037_p1;
    sc_signal< sc_lv<12> > add_ln55_12_fu_2041_p2;
    sc_signal< sc_lv<1> > tmp_51_fu_1995_p3;
    sc_signal< sc_lv<1> > icmp_ln56_12_fu_2013_p2;
    sc_signal< sc_lv<1> > or_ln55_12_fu_2051_p2;
    sc_signal< sc_lv<13> > sext_ln55_25_fu_2047_p1;
    sc_signal< sc_lv<13> > select_ln55_12_fu_2057_p3;
    sc_signal< sc_lv<24> > grp_fu_3023_p3;
    sc_signal< sc_lv<13> > lhs_V_21_fu_2092_p1;
    sc_signal< sc_lv<13> > ret_V_41_fu_2095_p2;
    sc_signal< sc_lv<3> > tmp_62_fu_2109_p4;
    sc_signal< sc_lv<1> > tmp_63_fu_2125_p3;
    sc_signal< sc_lv<11> > tmp_49_fu_2133_p4;
    sc_signal< sc_lv<12> > sext_ln55_28_fu_2143_p1;
    sc_signal< sc_lv<12> > add_ln55_14_fu_2147_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_2101_p3;
    sc_signal< sc_lv<1> > icmp_ln56_14_fu_2119_p2;
    sc_signal< sc_lv<1> > or_ln55_14_fu_2157_p2;
    sc_signal< sc_lv<13> > sext_ln55_29_fu_2153_p1;
    sc_signal< sc_lv<13> > select_ln55_14_fu_2163_p3;
    sc_signal< sc_lv<18> > sext_ln1118_3_fu_1398_p1;
    sc_signal< sc_lv<17> > shl_ln1118_7_fu_2181_p3;
    sc_signal< sc_lv<14> > shl_ln1118_8_fu_2192_p3;
    sc_signal< sc_lv<18> > sext_ln1118_26_fu_2188_p1;
    sc_signal< sc_lv<18> > sext_ln1118_27_fu_2199_p1;
    sc_signal< sc_lv<18> > r_V_47_fu_2176_p2;
    sc_signal< sc_lv<18> > r_V_48_fu_2203_p2;
    sc_signal< sc_lv<18> > add_ln1192_18_fu_2209_p2;
    sc_signal< sc_lv<18> > ret_V_63_fu_2215_p2;
    sc_signal< sc_lv<18> > grp_fu_3032_p3;
    sc_signal< sc_lv<13> > ret_V_47_fu_2250_p0;
    sc_signal< sc_lv<17> > ret_V_47_fu_2250_p2;
    sc_signal< sc_lv<23> > lhs_V_3_fu_2263_p3;
    sc_signal< sc_lv<5> > r_V_41_fu_2278_p0;
    sc_signal< sc_lv<10> > sext_ln1118_11_fu_2275_p1;
    sc_signal< sc_lv<5> > r_V_41_fu_2278_p1;
    sc_signal< sc_lv<10> > r_V_41_fu_2278_p2;
    sc_signal< sc_lv<13> > rhs_V_2_fu_2288_p3;
    sc_signal< sc_lv<14> > sext_ln703_16_fu_2284_p1;
    sc_signal< sc_lv<14> > sext_ln728_3_fu_2295_p1;
    sc_signal< sc_lv<14> > ret_V_18_fu_2299_p2;
    sc_signal< sc_lv<26> > shl_ln1118_5_fu_2315_p3;
    sc_signal< sc_lv<26> > sext_ln1118_18_fu_2312_p1;
    sc_signal< sc_lv<26> > r_V_15_fu_2322_p2;
    sc_signal< sc_lv<36> > shl_ln1_fu_2335_p3;
    sc_signal< sc_lv<36> > mul_ln700_1_fu_3055_p2;
    sc_signal< sc_lv<14> > mul_ln700_3_fu_2350_p0;
    sc_signal< sc_lv<24> > ret_V_32_fu_2355_p2;
    sc_signal< sc_lv<13> > lhs_V_20_fu_2368_p1;
    sc_signal< sc_lv<13> > ret_V_37_fu_2371_p2;
    sc_signal< sc_lv<3> > tmp_56_fu_2385_p4;
    sc_signal< sc_lv<1> > tmp_58_fu_2401_p3;
    sc_signal< sc_lv<11> > tmp_45_fu_2409_p4;
    sc_signal< sc_lv<12> > sext_ln55_26_fu_2419_p1;
    sc_signal< sc_lv<12> > add_ln55_13_fu_2423_p2;
    sc_signal< sc_lv<1> > tmp_55_fu_2377_p3;
    sc_signal< sc_lv<1> > icmp_ln56_13_fu_2395_p2;
    sc_signal< sc_lv<1> > or_ln55_13_fu_2433_p2;
    sc_signal< sc_lv<13> > sext_ln55_27_fu_2429_p1;
    sc_signal< sc_lv<13> > select_ln55_13_fu_2439_p3;
    sc_signal< sc_lv<6> > sext_ln703_25_fu_2452_p1;
    sc_signal< sc_lv<13> > lhs_V_22_fu_2461_p1;
    sc_signal< sc_lv<13> > ret_V_43_fu_2464_p2;
    sc_signal< sc_lv<3> > tmp_65_fu_2478_p4;
    sc_signal< sc_lv<1> > tmp_66_fu_2494_p3;
    sc_signal< sc_lv<11> > tmp_52_fu_2502_p4;
    sc_signal< sc_lv<12> > sext_ln55_30_fu_2512_p1;
    sc_signal< sc_lv<12> > add_ln55_15_fu_2516_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_2470_p3;
    sc_signal< sc_lv<1> > icmp_ln56_15_fu_2488_p2;
    sc_signal< sc_lv<1> > or_ln55_15_fu_2526_p2;
    sc_signal< sc_lv<13> > sext_ln55_31_fu_2522_p1;
    sc_signal< sc_lv<13> > select_ln55_15_fu_2532_p3;
    sc_signal< sc_lv<13> > lhs_V_23_fu_2545_p1;
    sc_signal< sc_lv<13> > ret_V_45_fu_2548_p2;
    sc_signal< sc_lv<3> > tmp_68_fu_2562_p4;
    sc_signal< sc_lv<1> > tmp_69_fu_2578_p3;
    sc_signal< sc_lv<11> > tmp_57_fu_2586_p4;
    sc_signal< sc_lv<12> > sext_ln55_32_fu_2596_p1;
    sc_signal< sc_lv<12> > add_ln55_16_fu_2600_p2;
    sc_signal< sc_lv<1> > tmp_67_fu_2554_p3;
    sc_signal< sc_lv<1> > icmp_ln56_16_fu_2572_p2;
    sc_signal< sc_lv<1> > or_ln55_16_fu_2610_p2;
    sc_signal< sc_lv<13> > sext_ln55_33_fu_2606_p1;
    sc_signal< sc_lv<13> > select_ln55_16_fu_2616_p3;
    sc_signal< sc_lv<7> > mul_ln728_fu_2632_p0;
    sc_signal< sc_lv<13> > sext_ln1118_10_fu_2629_p1;
    sc_signal< sc_lv<7> > mul_ln728_fu_2632_p1;
    sc_signal< sc_lv<13> > mul_ln728_fu_2632_p2;
    sc_signal< sc_lv<19> > rhs_V_fu_2638_p3;
    sc_signal< sc_lv<24> > sext_ln728_1_fu_2646_p1;
    sc_signal< sc_lv<24> > ret_V_51_fu_2650_p2;
    sc_signal< sc_lv<5> > r_V_8_fu_2671_p0;
    sc_signal< sc_lv<30> > r_V_8_fu_2671_p1;
    sc_signal< sc_lv<48> > shl_ln700_1_fu_2677_p3;
    sc_signal< sc_lv<43> > rhs_V_6_fu_2689_p3;
    sc_signal< sc_lv<48> > sub_ln700_1_fu_2684_p2;
    sc_signal< sc_lv<48> > sext_ln728_5_fu_2696_p1;
    sc_signal< sc_lv<48> > ret_V_57_fu_2700_p2;
    sc_signal< sc_lv<5> > r_V_25_fu_2719_p0;
    sc_signal< sc_lv<10> > sext_ln1118_31_fu_2716_p1;
    sc_signal< sc_lv<5> > r_V_25_fu_2719_p1;
    sc_signal< sc_lv<10> > r_V_25_fu_2719_p2;
    sc_signal< sc_lv<10> > mul_ln1116_1_fu_2732_p0;
    sc_signal< sc_lv<34> > mul_ln1116_1_fu_2732_p1;
    sc_signal< sc_lv<5> > r_V_26_fu_2742_p0;
    sc_signal< sc_lv<10> > sext_ln1118_32_fu_2738_p1;
    sc_signal< sc_lv<5> > r_V_26_fu_2742_p1;
    sc_signal< sc_lv<6> > r_V_28_fu_2751_p0;
    sc_signal< sc_lv<12> > zext_ln1118_fu_2748_p1;
    sc_signal< sc_lv<6> > r_V_28_fu_2751_p1;
    sc_signal< sc_lv<12> > r_V_28_fu_2751_p2;
    sc_signal< sc_lv<5> > r_V_29_fu_2764_p0;
    sc_signal< sc_lv<10> > sext_ln1118_33_fu_2761_p1;
    sc_signal< sc_lv<5> > r_V_29_fu_2764_p1;
    sc_signal< sc_lv<10> > r_V_29_fu_2764_p2;
    sc_signal< sc_lv<7> > mul_ln1116_fu_2780_p0;
    sc_signal< sc_lv<35> > mul_ln1116_fu_2780_p1;
    sc_signal< sc_lv<10> > r_V_46_fu_2792_p0;
    sc_signal< sc_lv<44> > r_V_46_fu_2792_p1;
    sc_signal< sc_lv<5> > r_V_33_fu_2801_p0;
    sc_signal< sc_lv<10> > sext_ln1118_35_fu_2798_p1;
    sc_signal< sc_lv<5> > r_V_33_fu_2801_p1;
    sc_signal< sc_lv<10> > r_V_33_fu_2801_p2;
    sc_signal< sc_lv<7> > r_V_35_fu_2817_p0;
    sc_signal< sc_lv<14> > sext_ln1118_39_fu_2814_p1;
    sc_signal< sc_lv<7> > r_V_35_fu_2817_p1;
    sc_signal< sc_lv<7> > r_V_43_fu_2829_p0;
    sc_signal< sc_lv<42> > r_V_43_fu_2829_p1;
    sc_signal< sc_lv<55> > sext_ln1192_3_fu_2835_p1;
    sc_signal< sc_lv<55> > ret_V_61_fu_2838_p2;
    sc_signal< sc_lv<14> > r_V_49_fu_2860_p0;
    sc_signal< sc_lv<32> > r_V_49_fu_2860_p1;
    sc_signal< sc_lv<38> > r_V_49_fu_2860_p2;
    sc_signal< sc_lv<49> > sext_ln1192_4_fu_2866_p1;
    sc_signal< sc_lv<49> > ret_V_65_fu_2870_p2;
    sc_signal< sc_lv<45> > sext_ln1192_1_fu_2886_p1;
    sc_signal< sc_lv<45> > ret_V_53_fu_2889_p2;
    sc_signal< sc_lv<9> > tmp_46_fu_2895_p4;
    sc_signal< sc_lv<7> > mul_ln1192_fu_2918_p1;
    sc_signal< sc_lv<12> > grp_fu_2924_p0;
    sc_signal< sc_lv<18> > sext_ln728_fu_895_p1;
    sc_signal< sc_lv<7> > grp_fu_2924_p1;
    sc_signal< sc_lv<12> > r_V_18_fu_2932_p0;
    sc_signal< sc_lv<24> > r_V_17_fu_1296_p1;
    sc_signal< sc_lv<12> > r_V_18_fu_2932_p1;
    sc_signal< sc_lv<14> > r_V_21_fu_2938_p0;
    sc_signal< sc_lv<28> > r_V_20_fu_1309_p1;
    sc_signal< sc_lv<14> > r_V_21_fu_2938_p1;
    sc_signal< sc_lv<14> > grp_fu_2944_p0;
    sc_signal< sc_lv<18> > sext_ln1118_21_fu_1328_p1;
    sc_signal< sc_lv<14> > grp_fu_2944_p1;
    sc_signal< sc_lv<18> > grp_fu_2944_p2;
    sc_signal< sc_lv<12> > mul_ln728_1_fu_2953_p0;
    sc_signal< sc_lv<7> > mul_ln728_1_fu_2953_p1;
    sc_signal< sc_lv<12> > grp_fu_2959_p0;
    sc_signal< sc_lv<18> > sext_ln1118_23_fu_1358_p1;
    sc_signal< sc_lv<9> > grp_fu_2959_p1;
    sc_signal< sc_lv<13> > grp_fu_2959_p2;
    sc_signal< sc_lv<9> > grp_fu_2968_p1;
    sc_signal< sc_lv<16> > grp_fu_2968_p2;
    sc_signal< sc_lv<12> > grp_fu_2976_p0;
    sc_signal< sc_lv<9> > grp_fu_2976_p1;
    sc_signal< sc_lv<11> > grp_fu_2976_p2;
    sc_signal< sc_lv<12> > r_V_11_fu_2993_p0;
    sc_signal< sc_lv<24> > r_V_10_fu_1385_p1;
    sc_signal< sc_lv<12> > r_V_11_fu_2993_p1;
    sc_signal< sc_lv<12> > r_V_14_fu_3001_p0;
    sc_signal< sc_lv<24> > r_V_13_fu_1482_p1;
    sc_signal< sc_lv<12> > r_V_14_fu_3001_p1;
    sc_signal< sc_lv<7> > grp_fu_3015_p1;
    sc_signal< sc_lv<24> > grp_fu_3015_p2;
    sc_signal< sc_lv<24> > grp_fu_3023_p2;
    sc_signal< sc_lv<10> > grp_fu_3032_p1;
    sc_signal< sc_lv<18> > grp_fu_3032_p2;
    sc_signal< sc_lv<12> > r_V_30_fu_3068_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to6;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<22> > r_V_30_fu_3068_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<192> ap_const_lv192_lc_1;
    static const sc_lv<32> ap_const_lv32_A8;
    static const sc_lv<32> ap_const_lv32_B3;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_B4;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<13> ap_const_lv13_200;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<12> ap_const_lv12_3FF;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<18> ap_const_lv18_C80;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<12> ap_const_lv12_FE7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<14> ap_const_lv14_23;
    static const sc_lv<14> ap_const_lv14_2C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<8> ap_const_lv8_1B;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<15> ap_const_lv15_6C80;
    static const sc_lv<12> ap_const_lv12_12;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<13> ap_const_lv13_CF;
    static const sc_lv<12> ap_const_lv12_FFC;
    static const sc_lv<24> ap_const_lv24_2;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<18> ap_const_lv18_600;
    static const sc_lv<17> ap_const_lv17_B;
    static const sc_lv<24> ap_const_lv24_6B000;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<36> ap_const_lv36_0;
    static const sc_lv<55> ap_const_lv55_42000000000000;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<49> ap_const_lv49_1040000000000;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<45> ap_const_lv45_1C8000000000;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<18> ap_const_lv18_2D;
    static const sc_lv<18> ap_const_lv18_3FFD3;
    static const sc_lv<18> ap_const_lv18_3FFD5;
    static const sc_lv<18> ap_const_lv18_97;
    static const sc_lv<18> ap_const_lv18_D80;
    static const sc_lv<20> ap_const_lv20_97;
    static const sc_lv<20> ap_const_lv20_4680;
    static const sc_lv<18> ap_const_lv18_B7;
    static const sc_lv<18> ap_const_lv18_2C0;
    static const sc_lv<23> ap_const_lv23_7FFFD5;
    static const sc_lv<18> ap_const_lv18_138;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_18_fu_2209_p2();
    void thread_add_ln55_10_fu_1769_p2();
    void thread_add_ln55_11_fu_1937_p2();
    void thread_add_ln55_12_fu_2041_p2();
    void thread_add_ln55_13_fu_2423_p2();
    void thread_add_ln55_14_fu_2147_p2();
    void thread_add_ln55_15_fu_2516_p2();
    void thread_add_ln55_16_fu_2600_p2();
    void thread_add_ln55_1_fu_865_p2();
    void thread_add_ln55_2_fu_1540_p2();
    void thread_add_ln55_3_fu_1635_p2();
    void thread_add_ln55_4_fu_581_p2();
    void thread_add_ln55_5_fu_973_p2();
    void thread_add_ln55_6_fu_1063_p2();
    void thread_add_ln55_7_fu_676_p2();
    void thread_add_ln55_8_fu_1186_p2();
    void thread_add_ln55_9_fu_1267_p2();
    void thread_add_ln55_fu_781_p2();
    void thread_add_ln700_1_fu_1841_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_cos_lut_samples_V_address0();
    void thread_cos_lut_samples_V_address1();
    void thread_cos_lut_samples_V_address2();
    void thread_cos_lut_samples_V_address3();
    void thread_cos_lut_samples_V_address4();
    void thread_cos_lut_samples_V_address5();
    void thread_cos_lut_samples_V_address6();
    void thread_cos_lut_samples_V_address7();
    void thread_cos_lut_samples_V_address8();
    void thread_cos_lut_samples_V_ce0();
    void thread_cos_lut_samples_V_ce1();
    void thread_cos_lut_samples_V_ce2();
    void thread_cos_lut_samples_V_ce3();
    void thread_cos_lut_samples_V_ce4();
    void thread_cos_lut_samples_V_ce5();
    void thread_cos_lut_samples_V_ce6();
    void thread_cos_lut_samples_V_ce7();
    void thread_cos_lut_samples_V_ce8();
    void thread_grp_fu_2924_p0();
    void thread_grp_fu_2924_p1();
    void thread_grp_fu_2944_p0();
    void thread_grp_fu_2944_p1();
    void thread_grp_fu_2944_p2();
    void thread_grp_fu_2959_p0();
    void thread_grp_fu_2959_p1();
    void thread_grp_fu_2959_p2();
    void thread_grp_fu_2968_p1();
    void thread_grp_fu_2968_p2();
    void thread_grp_fu_2976_p0();
    void thread_grp_fu_2976_p1();
    void thread_grp_fu_2976_p2();
    void thread_grp_fu_3015_p1();
    void thread_grp_fu_3015_p2();
    void thread_grp_fu_3023_p2();
    void thread_grp_fu_3032_p1();
    void thread_grp_fu_3032_p2();
    void thread_icmp_ln56_10_fu_1741_p2();
    void thread_icmp_ln56_11_fu_1909_p2();
    void thread_icmp_ln56_12_fu_2013_p2();
    void thread_icmp_ln56_13_fu_2395_p2();
    void thread_icmp_ln56_14_fu_2119_p2();
    void thread_icmp_ln56_15_fu_2488_p2();
    void thread_icmp_ln56_16_fu_2572_p2();
    void thread_icmp_ln56_1_fu_837_p2();
    void thread_icmp_ln56_2_fu_1512_p2();
    void thread_icmp_ln56_3_fu_1607_p2();
    void thread_icmp_ln56_4_fu_553_p2();
    void thread_icmp_ln56_5_fu_945_p2();
    void thread_icmp_ln56_6_fu_1035_p2();
    void thread_icmp_ln56_7_fu_648_p2();
    void thread_icmp_ln56_8_fu_1158_p2();
    void thread_icmp_ln56_9_fu_1239_p2();
    void thread_icmp_ln56_fu_753_p2();
    void thread_lhs_V_10_fu_709_p1();
    void thread_lhs_V_11_fu_1713_p1();
    void thread_lhs_V_12_fu_1830_p3();
    void thread_lhs_V_13_fu_1299_p1();
    void thread_lhs_V_14_fu_1318_p1();
    void thread_lhs_V_16_fu_1882_p1();
    void thread_lhs_V_17_fu_620_p1();
    void thread_lhs_V_19_fu_1986_p1();
    void thread_lhs_V_1_fu_810_p1();
    void thread_lhs_V_20_fu_2368_p1();
    void thread_lhs_V_21_fu_2092_p1();
    void thread_lhs_V_22_fu_2461_p1();
    void thread_lhs_V_23_fu_2545_p1();
    void thread_lhs_V_2_fu_1485_p1();
    void thread_lhs_V_3_fu_2263_p3();
    void thread_lhs_V_4_fu_1579_p1();
    void thread_lhs_V_5_fu_525_p1();
    void thread_lhs_V_6_fu_917_p1();
    void thread_lhs_V_7_fu_1007_p1();
    void thread_lhs_V_9_fu_1130_p1();
    void thread_lhs_V_fu_725_p1();
    void thread_mul_ln1116_1_fu_2732_p0();
    void thread_mul_ln1116_1_fu_2732_p1();
    void thread_mul_ln1116_1_fu_2732_p2();
    void thread_mul_ln1116_fu_2780_p0();
    void thread_mul_ln1116_fu_2780_p1();
    void thread_mul_ln1116_fu_2780_p2();
    void thread_mul_ln1192_fu_2918_p1();
    void thread_mul_ln700_2_fu_1870_p0();
    void thread_mul_ln700_2_fu_1870_p1();
    void thread_mul_ln700_2_fu_1870_p2();
    void thread_mul_ln700_3_fu_2350_p0();
    void thread_mul_ln700_3_fu_2350_p2();
    void thread_mul_ln728_1_fu_2953_p0();
    void thread_mul_ln728_1_fu_2953_p1();
    void thread_mul_ln728_fu_2632_p0();
    void thread_mul_ln728_fu_2632_p1();
    void thread_mul_ln728_fu_2632_p2();
    void thread_or_ln55_10_fu_1779_p2();
    void thread_or_ln55_11_fu_1947_p2();
    void thread_or_ln55_12_fu_2051_p2();
    void thread_or_ln55_13_fu_2433_p2();
    void thread_or_ln55_14_fu_2157_p2();
    void thread_or_ln55_15_fu_2526_p2();
    void thread_or_ln55_16_fu_2610_p2();
    void thread_or_ln55_1_fu_875_p2();
    void thread_or_ln55_2_fu_1550_p2();
    void thread_or_ln55_3_fu_1645_p2();
    void thread_or_ln55_4_fu_591_p2();
    void thread_or_ln55_5_fu_983_p2();
    void thread_or_ln55_6_fu_1073_p2();
    void thread_or_ln55_7_fu_686_p2();
    void thread_or_ln55_8_fu_1196_p2();
    void thread_or_ln55_9_fu_1277_p2();
    void thread_or_ln55_fu_791_p2();
    void thread_p_Val2_13_fu_1573_p2();
    void thread_p_Val2_15_fu_521_p1();
    void thread_p_Val2_19_fu_913_p2();
    void thread_p_Val2_20_fu_1002_p2();
    void thread_p_Val2_22_fu_610_p4();
    void thread_p_Val2_24_fu_1120_p4();
    void thread_p_Val2_27_fu_1708_p2();
    void thread_p_Val2_2_fu_721_p2();
    void thread_p_Val2_5_fu_507_p4();
    void thread_r_V_10_fu_1385_p1();
    void thread_r_V_11_fu_2993_p0();
    void thread_r_V_11_fu_2993_p1();
    void thread_r_V_13_fu_1482_p1();
    void thread_r_V_14_fu_3001_p0();
    void thread_r_V_14_fu_3001_p1();
    void thread_r_V_15_fu_2322_p2();
    void thread_r_V_17_fu_1296_p1();
    void thread_r_V_18_fu_2932_p0();
    void thread_r_V_18_fu_2932_p1();
    void thread_r_V_19_fu_1857_p2();
    void thread_r_V_20_fu_1309_p1();
    void thread_r_V_21_fu_2938_p0();
    void thread_r_V_21_fu_2938_p1();
    void thread_r_V_22_fu_1876_p0();
    void thread_r_V_22_fu_1876_p1();
    void thread_r_V_22_fu_1876_p2();
    void thread_r_V_23_fu_1969_p0();
    void thread_r_V_23_fu_1969_p1();
    void thread_r_V_23_fu_1969_p2();
    void thread_r_V_25_fu_2719_p0();
    void thread_r_V_25_fu_2719_p1();
    void thread_r_V_25_fu_2719_p2();
    void thread_r_V_26_fu_2742_p0();
    void thread_r_V_26_fu_2742_p1();
    void thread_r_V_26_fu_2742_p2();
    void thread_r_V_28_fu_2751_p0();
    void thread_r_V_28_fu_2751_p1();
    void thread_r_V_28_fu_2751_p2();
    void thread_r_V_29_fu_2764_p0();
    void thread_r_V_29_fu_2764_p1();
    void thread_r_V_29_fu_2764_p2();
    void thread_r_V_30_fu_3068_p1();
    void thread_r_V_30_fu_3068_p10();
    void thread_r_V_33_fu_2801_p0();
    void thread_r_V_33_fu_2801_p1();
    void thread_r_V_33_fu_2801_p2();
    void thread_r_V_35_fu_2817_p0();
    void thread_r_V_35_fu_2817_p1();
    void thread_r_V_35_fu_2817_p2();
    void thread_r_V_37_fu_1406_p2();
    void thread_r_V_38_fu_1424_p2();
    void thread_r_V_39_fu_1460_p2();
    void thread_r_V_40_fu_1667_p2();
    void thread_r_V_41_fu_2278_p0();
    void thread_r_V_41_fu_2278_p1();
    void thread_r_V_41_fu_2278_p2();
    void thread_r_V_42_fu_1114_p2();
    void thread_r_V_43_fu_2829_p0();
    void thread_r_V_43_fu_2829_p1();
    void thread_r_V_43_fu_2829_p2();
    void thread_r_V_44_fu_1803_p2();
    void thread_r_V_46_fu_2792_p0();
    void thread_r_V_46_fu_2792_p1();
    void thread_r_V_46_fu_2792_p2();
    void thread_r_V_47_fu_2176_p2();
    void thread_r_V_48_fu_2203_p2();
    void thread_r_V_49_fu_2860_p0();
    void thread_r_V_49_fu_2860_p1();
    void thread_r_V_49_fu_2860_p2();
    void thread_r_V_8_fu_2671_p0();
    void thread_r_V_8_fu_2671_p1();
    void thread_r_V_8_fu_2671_p2();
    void thread_r_V_fu_1664_p1();
    void thread_ret_V_11_fu_529_p2();
    void thread_ret_V_13_fu_921_p2();
    void thread_ret_V_14_fu_1011_p2();
    void thread_ret_V_16_fu_624_p2();
    void thread_ret_V_17_fu_1134_p2();
    void thread_ret_V_18_fu_2299_p2();
    void thread_ret_V_19_fu_1215_p2();
    void thread_ret_V_20_fu_1717_p2();
    void thread_ret_V_24_fu_1303_p2();
    void thread_ret_V_26_fu_1322_p2();
    void thread_ret_V_28_fu_1885_p2();
    void thread_ret_V_2_fu_729_p2();
    void thread_ret_V_30_fu_1352_p2();
    void thread_ret_V_32_fu_2355_p2();
    void thread_ret_V_34_fu_1989_p2();
    void thread_ret_V_37_fu_2371_p2();
    void thread_ret_V_39_fu_2455_p2();
    void thread_ret_V_41_fu_2095_p2();
    void thread_ret_V_43_fu_2464_p2();
    void thread_ret_V_45_fu_2548_p2();
    void thread_ret_V_47_fu_2250_p0();
    void thread_ret_V_47_fu_2250_p2();
    void thread_ret_V_48_fu_1434_p2();
    void thread_ret_V_49_fu_1470_p2();
    void thread_ret_V_4_fu_813_p2();
    void thread_ret_V_50_fu_898_p2();
    void thread_ret_V_51_fu_2650_p2();
    void thread_ret_V_52_fu_1676_p2();
    void thread_ret_V_53_fu_2889_p2();
    void thread_ret_V_54_fu_715_p2();
    void thread_ret_V_55_fu_1313_p2();
    void thread_ret_V_57_fu_2700_p2();
    void thread_ret_V_61_fu_2838_p2();
    void thread_ret_V_63_fu_2215_p2();
    void thread_ret_V_65_fu_2870_p2();
    void thread_ret_V_6_fu_1476_p2();
    void thread_ret_V_8_fu_1488_p2();
    void thread_ret_V_9_fu_1583_p2();
    void thread_ret_V_fu_1682_p2();
    void thread_rhs_V_1_fu_1696_p3();
    void thread_rhs_V_2_fu_2288_p3();
    void thread_rhs_V_3_fu_1809_p3();
    void thread_rhs_V_4_fu_712_p1();
    void thread_rhs_V_6_fu_2689_p3();
    void thread_rhs_V_fu_2638_p3();
    void thread_select_ln55_10_fu_1785_p3();
    void thread_select_ln55_11_fu_1953_p3();
    void thread_select_ln55_12_fu_2057_p3();
    void thread_select_ln55_13_fu_2439_p3();
    void thread_select_ln55_14_fu_2163_p3();
    void thread_select_ln55_15_fu_2532_p3();
    void thread_select_ln55_16_fu_2616_p3();
    void thread_select_ln55_1_fu_881_p3();
    void thread_select_ln55_2_fu_1556_p3();
    void thread_select_ln55_3_fu_1651_p3();
    void thread_select_ln55_4_fu_597_p3();
    void thread_select_ln55_5_fu_989_p3();
    void thread_select_ln55_6_fu_1079_p3();
    void thread_select_ln55_7_fu_692_p3();
    void thread_select_ln55_8_fu_1202_p3();
    void thread_select_ln55_9_fu_1283_p3();
    void thread_select_ln55_fu_797_p3();
    void thread_sext_ln1118_10_fu_2629_p1();
    void thread_sext_ln1118_11_fu_2275_p1();
    void thread_sext_ln1118_12_fu_1099_p1();
    void thread_sext_ln1118_13_fu_1110_p1();
    void thread_sext_ln1118_18_fu_2312_p1();
    void thread_sext_ln1118_20_fu_1847_p1();
    void thread_sext_ln1118_21_fu_1328_p1();
    void thread_sext_ln1118_23_fu_1358_p1();
    void thread_sext_ln1118_25_fu_1966_p1();
    void thread_sext_ln1118_26_fu_2188_p1();
    void thread_sext_ln1118_27_fu_2199_p1();
    void thread_sext_ln1118_2_fu_1388_p1();
    void thread_sext_ln1118_31_fu_2716_p1();
    void thread_sext_ln1118_32_fu_2738_p1();
    void thread_sext_ln1118_33_fu_2761_p1();
    void thread_sext_ln1118_35_fu_2798_p1();
    void thread_sext_ln1118_39_fu_2814_p1();
    void thread_sext_ln1118_3_fu_1398_p1();
    void thread_sext_ln1118_4_fu_1402_p1();
    void thread_sext_ln1118_5_fu_1412_p0();
    void thread_sext_ln1118_5_fu_1412_p1();
    void thread_sext_ln1118_6_fu_1440_p0();
    void thread_sext_ln1118_6_fu_1440_p1();
    void thread_sext_ln1118_7_fu_1444_p0();
    void thread_sext_ln1118_7_fu_1444_p1();
    void thread_sext_ln1118_8_fu_1456_p1();
    void thread_sext_ln1192_1_fu_2886_p1();
    void thread_sext_ln1192_2_fu_1822_p1();
    void thread_sext_ln1192_3_fu_2835_p1();
    void thread_sext_ln1192_4_fu_2866_p1();
    void thread_sext_ln55_10_fu_969_p1();
    void thread_sext_ln55_11_fu_979_p1();
    void thread_sext_ln55_12_fu_1059_p1();
    void thread_sext_ln55_13_fu_1069_p1();
    void thread_sext_ln55_14_fu_672_p1();
    void thread_sext_ln55_15_fu_682_p1();
    void thread_sext_ln55_16_fu_1182_p1();
    void thread_sext_ln55_17_fu_1192_p1();
    void thread_sext_ln55_18_fu_1263_p1();
    void thread_sext_ln55_19_fu_1273_p1();
    void thread_sext_ln55_1_fu_787_p1();
    void thread_sext_ln55_20_fu_1765_p1();
    void thread_sext_ln55_21_fu_1775_p1();
    void thread_sext_ln55_22_fu_1933_p1();
    void thread_sext_ln55_23_fu_1943_p1();
    void thread_sext_ln55_24_fu_2037_p1();
    void thread_sext_ln55_25_fu_2047_p1();
    void thread_sext_ln55_26_fu_2419_p1();
    void thread_sext_ln55_27_fu_2429_p1();
    void thread_sext_ln55_28_fu_2143_p1();
    void thread_sext_ln55_29_fu_2153_p1();
    void thread_sext_ln55_2_fu_861_p1();
    void thread_sext_ln55_30_fu_2512_p1();
    void thread_sext_ln55_31_fu_2522_p1();
    void thread_sext_ln55_32_fu_2596_p1();
    void thread_sext_ln55_33_fu_2606_p1();
    void thread_sext_ln55_3_fu_871_p1();
    void thread_sext_ln55_4_fu_1536_p1();
    void thread_sext_ln55_5_fu_1546_p1();
    void thread_sext_ln55_6_fu_1631_p1();
    void thread_sext_ln55_7_fu_1641_p1();
    void thread_sext_ln55_8_fu_577_p1();
    void thread_sext_ln55_9_fu_587_p1();
    void thread_sext_ln55_fu_777_p1();
    void thread_sext_ln703_16_fu_2284_p1();
    void thread_sext_ln703_22_fu_1348_p1();
    void thread_sext_ln703_25_fu_2452_p1();
    void thread_sext_ln703_2_fu_1430_p1();
    void thread_sext_ln703_4_fu_1466_p1();
    void thread_sext_ln703_9_fu_1673_p1();
    void thread_sext_ln728_1_fu_2646_p1();
    void thread_sext_ln728_3_fu_2295_p1();
    void thread_sext_ln728_5_fu_2696_p1();
    void thread_sext_ln728_fu_895_p1();
    void thread_shl_ln1118_1_fu_1416_p1();
    void thread_shl_ln1118_1_fu_1416_p3();
    void thread_shl_ln1118_2_fu_1448_p1();
    void thread_shl_ln1118_2_fu_1448_p3();
    void thread_shl_ln1118_3_fu_1092_p3();
    void thread_shl_ln1118_4_fu_1103_p3();
    void thread_shl_ln1118_5_fu_2315_p3();
    void thread_shl_ln1118_6_fu_1850_p3();
    void thread_shl_ln1118_7_fu_2181_p3();
    void thread_shl_ln1118_8_fu_2192_p3();
    void thread_shl_ln1_fu_2335_p3();
    void thread_shl_ln700_1_fu_2677_p3();
    void thread_shl_ln703_fu_1798_p2();
    void thread_shl_ln_fu_1391_p3();
    void thread_sin_lut_samples_V_address0();
    void thread_sin_lut_samples_V_address1();
    void thread_sin_lut_samples_V_address2();
    void thread_sin_lut_samples_V_address3();
    void thread_sin_lut_samples_V_address4();
    void thread_sin_lut_samples_V_address5();
    void thread_sin_lut_samples_V_address6();
    void thread_sin_lut_samples_V_address7();
    void thread_sin_lut_samples_V_address8();
    void thread_sin_lut_samples_V_address9();
    void thread_sin_lut_samples_V_ce0();
    void thread_sin_lut_samples_V_ce1();
    void thread_sin_lut_samples_V_ce2();
    void thread_sin_lut_samples_V_ce3();
    void thread_sin_lut_samples_V_ce4();
    void thread_sin_lut_samples_V_ce5();
    void thread_sin_lut_samples_V_ce6();
    void thread_sin_lut_samples_V_ce7();
    void thread_sin_lut_samples_V_ce8();
    void thread_sin_lut_samples_V_ce9();
    void thread_sub_ln1192_fu_1817_p2();
    void thread_sub_ln700_1_fu_2684_p2();
    void thread_sub_ln700_fu_2342_p2();
    void thread_sub_ln703_fu_1569_p2();
    void thread_tmp_10_fu_1502_p4();
    void thread_tmp_11_fu_1518_p3();
    void thread_tmp_12_fu_567_p4();
    void thread_tmp_13_fu_1589_p3();
    void thread_tmp_14_fu_1597_p4();
    void thread_tmp_15_fu_959_p4();
    void thread_tmp_16_fu_1613_p3();
    void thread_tmp_17_fu_535_p3();
    void thread_tmp_18_fu_1049_p4();
    void thread_tmp_19_fu_543_p4();
    void thread_tmp_1_fu_743_p4();
    void thread_tmp_20_fu_559_p3();
    void thread_tmp_21_fu_662_p4();
    void thread_tmp_22_fu_927_p3();
    void thread_tmp_23_fu_935_p4();
    void thread_tmp_24_fu_1172_p4();
    void thread_tmp_25_fu_951_p3();
    void thread_tmp_26_fu_1017_p3();
    void thread_tmp_27_fu_1025_p4();
    void thread_tmp_28_fu_1041_p3();
    void thread_tmp_29_fu_1253_p4();
    void thread_tmp_2_fu_759_p3();
    void thread_tmp_30_fu_630_p3();
    void thread_tmp_31_fu_638_p4();
    void thread_tmp_32_fu_1755_p4();
    void thread_tmp_33_fu_654_p3();
    void thread_tmp_34_fu_1140_p3();
    void thread_tmp_35_fu_1923_p4();
    void thread_tmp_36_fu_1148_p4();
    void thread_tmp_37_fu_1164_p3();
    void thread_tmp_38_fu_1221_p3();
    void thread_tmp_39_fu_1229_p4();
    void thread_tmp_3_fu_767_p4();
    void thread_tmp_40_fu_1245_p3();
    void thread_tmp_41_fu_1723_p3();
    void thread_tmp_42_fu_2027_p4();
    void thread_tmp_43_fu_1731_p4();
    void thread_tmp_44_fu_1747_p3();
    void thread_tmp_45_fu_2409_p4();
    void thread_tmp_46_fu_2895_p4();
    void thread_tmp_47_fu_1891_p3();
    void thread_tmp_48_fu_1899_p4();
    void thread_tmp_49_fu_2133_p4();
    void thread_tmp_4_fu_819_p3();
    void thread_tmp_50_fu_1915_p3();
    void thread_tmp_51_fu_1995_p3();
    void thread_tmp_52_fu_2502_p4();
    void thread_tmp_53_fu_2003_p4();
    void thread_tmp_54_fu_2019_p3();
    void thread_tmp_55_fu_2377_p3();
    void thread_tmp_56_fu_2385_p4();
    void thread_tmp_57_fu_2586_p4();
    void thread_tmp_58_fu_2401_p3();
    void thread_tmp_5_fu_827_p4();
    void thread_tmp_60_fu_2101_p3();
    void thread_tmp_62_fu_2109_p4();
    void thread_tmp_63_fu_2125_p3();
    void thread_tmp_64_fu_2470_p3();
    void thread_tmp_65_fu_2478_p4();
    void thread_tmp_66_fu_2494_p3();
    void thread_tmp_67_fu_2554_p3();
    void thread_tmp_68_fu_2562_p4();
    void thread_tmp_69_fu_2578_p3();
    void thread_tmp_6_fu_851_p4();
    void thread_tmp_7_fu_843_p3();
    void thread_tmp_8_fu_1494_p3();
    void thread_tmp_9_fu_1526_p4();
    void thread_tmp_fu_735_p3();
    void thread_tmp_s_fu_1621_p4();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_zext_ln1118_fu_2748_p1();
    void thread_zext_ln57_10_fu_1793_p1();
    void thread_zext_ln57_11_fu_1961_p1();
    void thread_zext_ln57_12_fu_2065_p1();
    void thread_zext_ln57_13_fu_2447_p1();
    void thread_zext_ln57_14_fu_2171_p1();
    void thread_zext_ln57_15_fu_2540_p1();
    void thread_zext_ln57_16_fu_2624_p1();
    void thread_zext_ln57_1_fu_889_p1();
    void thread_zext_ln57_2_fu_1564_p1();
    void thread_zext_ln57_3_fu_1659_p1();
    void thread_zext_ln57_4_fu_605_p1();
    void thread_zext_ln57_5_fu_997_p1();
    void thread_zext_ln57_6_fu_1087_p1();
    void thread_zext_ln57_7_fu_700_p1();
    void thread_zext_ln57_8_fu_1210_p1();
    void thread_zext_ln57_9_fu_1291_p1();
    void thread_zext_ln57_fu_805_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
