# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 3.2e-05 4096 110 2210 313344 785.078 225.11 3761.74 6736.88 11509.4 11509.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 6.4e-05 4096 320 8350 207872 147.354 76.2407 8406.92 2238.12 10868.9 10869.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 6.4e-05 512 160 500 285696 12.0358 6.71302 92.8588 295.132 406.893 407.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 0.001024 2048 190 1650 16512 1.36829 47.5832 52.4011 101.395 101.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 3.2e-05 4096 110 2210 313344 785.009 225.447 4268.7 6706.21 11986 11986.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 6.4e-05 4096 320 8350 207936 147.525 76.3066 10018.2 2234.61 12476.9 12477.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 6.4e-05 512 160 500 285696 12.0547 6.72973 107.145 291.175 417.261 417.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 0.001024 2048 190 1650 16560 1.37626 57.5345 52.5063 111.46 111.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 3.2e-05 4096 110 2210 312320 786.787 225.67 4435.61 6707.11 12155.8 12156.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 6.4e-05 4096 320 8350 208000 147.122 76.3226 10415.9 2237.34 12876.9 12877.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 6.4e-05 512 160 500 285440 12.036 6.71741 112.156 294.81 425.874 426.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 0.001024 2048 190 1650 16480 1.3728 59.6936 52.3512 113.464 113.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 3.2e-05 4096 110 2210 313344 780.451 224.536 4152.84 6674.71 11833.1 11833.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 6.4e-05 4096 320 8350 207360 146.729 76.1812 9662.44 2233.79 12119.4 12119.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 6.4e-05 512 160 500 284160 12.0405 6.71334 103.701 294.603 417.217 417.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 0.001024 2048 190 1650 16512 1.37216 55.554 52.4401 109.41 109.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 3.2e-05 4096 110 2210 313600 783.631 225.428 4202.64 6679.59 11891.9 11892.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 6.4e-05 4096 320 8350 207200 147.818 76.3514 9774 2237.18 12235.6 12235.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 6.4e-05 512 160 500 284800 12.0948 6.72899 105.336 292.033 416.355 416.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 0.001024 2048 190 1650 16500 1.37158 56.5842 52.4281 110.429 110.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 3.2e-05 4096 110 2210 311808 785.845 225.4 4277.62 6698.06 11987.5 11988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 6.4e-05 4096 320 8350 206976 147.395 76.2336 9954.95 2238.19 12417 12417.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 6.4e-05 512 160 500 284928 12.0169 6.72326 108.176 291.087 418.158 418.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 0.001024 2048 190 1650 16464 1.36954 57.8951 52.4063 111.714 111.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 3.2e-05 4096 110 2210 311040 785.592 225.208 4295.44 6675.45 11982.3 11982.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 6.4e-05 4096 320 8350 207360 147.9 76.3659 10070.4 2236.12 12531 12531.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 6.4e-05 512 160 500 284160 12.0315 6.71712 108.593 291.186 418.688 418.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 0.001024 2048 190 1650 16440 1.3688 57.9962 52.3119 111.721 111.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 3.2e-05 4096 110 2210 311296 783.684 224.679 4158.21 6681.5 11848.7 11849.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 6.4e-05 4096 320 8350 207872 146.785 76.1404 9768.73 2237.02 12229 12229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 6.4e-05 512 160 500 284672 11.9802 6.70803 105.364 294.351 418.563 418.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 0.001024 2048 190 1650 16384 1.36464 55.8644 52.1835 109.454 109.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 3.2e-05 4096 110 2210 307200 787.638 225.504 4143.93 6691.4 11849.1 11849.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 6.4e-05 4096 320 8350 207360 146.744 76.1405 9853.67 2234.32 12311.2 12311.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 6.4e-05 512 160 500 282624 11.9788 6.68883 104.945 292.656 416.427 416.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 0.001024 2048 190 1650 16320 1.36579 56.274 52.1708 109.852 109.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 3.2e-05 4096 110 2210 307200 789.538 226.142 4410.91 6719.89 12147.1 12147.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 6.4e-05 4096 320 8350 206400 148.516 76.382 10462 2243.79 12930.9 12931.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 6.4e-05 512 160 500 281600 12.0784 6.70822 111.875 293.679 424.499 424.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 0.001024 2048 190 1650 16400 1.3687 60.6608 52.4572 114.53 114.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 3.2e-05 4096 110 2210 311296 783.124 224.684 5232.74 6681.96 12923.1 12923.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 6.4e-05 4096 320 8350 206848 146.447 76.0569 12177.8 2232.66 14633.2 14633.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 6.4e-05 512 160 500 282624 12.0738 6.70829 131.933 291.84 442.714 442.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 0.001024 2048 190 1650 16128 1.35222 69.6812 51.8317 122.912 122.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 440 3.2e-05 4096 110 2220 312320 787.127 225.316 6052.53 6720.72 13786.3 13786.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 6.4e-05 4096 320 8355 207872 147.165 76.2266 8553.12 2236.08 11012.9 11013.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 6.4e-05 512 160 495 285696 12.0178 6.71686 90.1251 294.635 403.656 403.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 0.001024 2048 190 1650 16576 1.37229 48.0789 52.4457 101.942 102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 440 3.2e-05 4096 110 2220 312320 789.101 225.865 6462.2 6708.24 14186 14186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 6.4e-05 4096 320 8355 208000 147.761 76.329 8639.68 2237.49 11101.5 11101.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 6.4e-05 512 160 495 286080 12.0589 6.72755 91.6317 295.89 406.472 406.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 0.001024 2048 190 1650 16560 1.36976 48.9702 52.4725 102.857 102.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 3.2e-05 4096 110 2220 311808 786.174 225.334 3676.37 6690.57 11379 11379.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 6.4e-05 4096 320 8355 207744 147.329 76.2418 8603.89 2235.34 11063.1 11063.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 6.4e-05 512 160 495 284928 12.0236 6.72003 90.7813 295.249 404.933 405.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 0.001024 2048 190 1650 16560 1.37178 48.4618 52.441 102.318 102.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 3.2e-05 4096 110 2220 311808 788.069 225.613 3764.56 6715.8 11494.6 11495.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 6.4e-05 4096 320 8355 207872 147.772 76.3765 8758.77 2237.34 11220.5 11220.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 6.4e-05 512 160 495 284928 12.085 6.72979 93.7732 293.978 406.722 406.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 0.001024 2048 190 1650 16576 1.37581 49.8401 52.5482 103.807 103.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 3.2e-05 4096 110 2220 311296 788.541 225.908 3842.83 6732.16 11590 11590.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 6.4e-05 4096 320 8355 207872 147.328 76.273 8642.82 2236.2 11102.9 11103.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 6.4e-05 512 160 495 285696 12.0306 6.71706 95.1583 294.502 408.563 408.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 0.001024 2048 190 1650 16512 1.37162 49.4121 52.3583 103.184 103.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 3.2e-05 4096 110 2220 311040 789.142 226.28 4322.43 6730.69 12069.1 12069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 6.4e-05 4096 320 8355 207936 147.401 76.3085 10112.2 2234.54 12570.7 12571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 6.4e-05 512 160 495 285696 12.0478 6.72973 108.87 295.322 423.125 423.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 0.001024 2048 190 1650 16560 1.3736 58.8657 52.5093 112.791 112.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 3.2e-05 4096 110 2220 312320 786.451 225.649 4227.95 6702.41 11943 11943.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 6.4e-05 4096 320 8355 208000 147.042 76.2963 9858.7 2235.88 12318.2 12318.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 6.4e-05 512 160 495 285440 12.0383 6.72358 106.011 294.55 419.474 419.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 0.001024 2048 190 1650 16480 1.36829 57.1026 52.3144 110.83 110.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 3.2e-05 4096 110 2220 310272 786.84 225.806 4482 6708.85 12204.1 12204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 6.4e-05 4096 320 8355 207360 146.357 76.1038 10447.4 2234.13 12904.3 12904.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 6.4e-05 512 160 495 284160 12.0263 6.716 112.761 292.287 423.95 424.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 0.001024 2048 190 1650 16512 1.37235 60.9089 52.4513 114.777 114.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 3.2e-05 4096 110 2220 310400 791.002 226.721 4450.67 6712.21 12181.2 12181.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 6.4e-05 4096 320 8355 207200 147.656 76.3465 10374.5 2236.56 12835.3 12835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 6.4e-05 512 160 495 284800 12.0709 6.73091 112.29 292.255 423.504 423.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 0.001024 2048 190 1650 16500 1.36835 60.424 52.4145 114.251 114.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 3.2e-05 4096 110 2220 311808 785.642 225.395 4509.29 6696.95 12217.9 12218.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 6.4e-05 4096 320 8355 206976 147.302 76.2361 10456.4 2237.72 12917.9 12918.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 6.4e-05 512 160 495 284928 12.0183 6.71738 112.96 294.669 426.519 426.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 0.001024 2048 190 1650 16464 1.36602 60.675 52.3941 114.48 114.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 3.2e-05 4096 110 2220 307200 792.47 226.659 4380.46 6722.19 12122.4 12122.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 6.4e-05 4096 320 8355 207360 147.792 76.3251 10352.9 2238.03 12815.3 12815.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 6.4e-05 512 160 495 284160 12.0233 6.71539 110.901 293.533 423.334 423.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 0.001024 2048 190 1650 16440 1.36602 59.6291 52.355 113.393 113.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 3.2e-05 4096 110 2220 307200 791.328 226.367 4194 6745.2 11957.5 11957.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 6.4e-05 4096 320 8355 207872 146.744 76.1518 9944.45 2237.4 12405 12405.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 6.4e-05 512 160 495 284672 11.9761 6.70688 106.016 293.311 418.165 418.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 0.001024 2048 190 1650 16384 1.36218 57.2982 52.1892 110.894 110.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 3.2e-05 4096 110 2220 307200 787.284 225.489 4868.33 6691.38 12573.1 12573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 6.4e-05 4096 320 8355 207360 146.622 76.111 11454.6 2234.32 13911.9 13912.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 6.4e-05 512 160 495 282624 11.9793 6.68656 123.462 293.281 435.564 435.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 0.001024 2048 190 1650 16320 1.36371 66.3227 52.1694 119.899 119.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 3.2e-05 4096 110 2220 307200 789.304 226.094 4895.24 6716.55 12627.8 12628.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 6.4e-05 4096 320 8355 206400 148.423 76.3763 11552.8 2242.13 14020 14020.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 6.4e-05 512 160 495 281600 12.0961 6.70486 123.875 292.441 435.274 435.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 0.001024 2048 190 1650 16400 1.36806 66.9371 52.4212 120.767 120.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 3.2e-05 4096 110 2220 303104 800.009 227.689 4417.77 6795.96 12242 12242.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 6.4e-05 4096 320 8355 206848 146.505 76.0782 10524.7 2234.75 12982.3 12982.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 6.4e-05 512 160 495 282624 12.0774 6.70938 113.357 290.058 422.355 422.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 0.001024 2048 190 1650 16128 1.3577 59.7955 51.882 113.078 113.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 440 3.2e-05 4096 110 2220 313344 784.695 225.073 6037.74 6690.41 13738.5 13739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 6.4e-05 4096 320 8360 208128 146.851 76.1742 8062.63 2234.57 10520.5 10520.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 6.4e-05 512 160 500 285184 12.0289 6.71686 86.6891 292.313 397.907 398.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 0.001024 2048 190 1660 16576 1.3729 45.9797 52.4868 99.884 99.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 3.2e-05 4096 110 2220 312320 788.874 225.925 6570.76 6702.67 14288.8 14289.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 6.4e-05 4096 320 8360 208000 147.646 76.3493 9067.4 2235.61 11527.3 11527.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 6.4e-05 512 160 500 285440 12.0735 6.72768 98.2543 292.018 409.233 409.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 0.001024 2048 190 1660 16560 1.37414 52.2604 52.4739 106.154 106.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 3.2e-05 4096 110 2220 311808 785.802 225.344 3615.27 6691.87 11318.9 11319.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 6.4e-05 4096 320 8360 207744 147.271 76.2716 8412.18 2235.73 10871.7 10872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 6.4e-05 512 160 500 284928 12.0442 6.71629 91.0416 291.823 401.789 401.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 0.001024 2048 190 1660 16560 1.37642 48.5603 52.4976 102.48 102.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 3.2e-05 4096 110 2220 311808 787.709 225.637 3695.15 6715.49 11424.6 11425.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 6.4e-05 4096 320 8360 207872 147.682 76.2504 8551.7 2237.32 11013.2 11013.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 6.4e-05 512 160 500 284928 12.0863 6.7249 93.3482 293.447 405.77 405.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 0.001024 2048 190 1660 16520 1.37306 49.518 52.4447 103.38 103.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 3.2e-05 4096 110 2220 313344 784.776 225.124 3753.93 6691.84 11456.3 11456.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 6.4e-05 4096 320 8360 207872 147.308 76.2513 8340.9 2236.57 10801.3 10801.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 6.4e-05 512 160 500 284672 12.0774 6.71539 93.3067 295.215 407.47 407.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 0.001024 2048 190 1660 16512 1.37181 47.9724 52.4094 101.796 101.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 3.2e-05 4096 110 2220 311040 788.902 226.321 4532.35 6730.94 12279.1 12279.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 6.4e-05 4096 320 8360 207936 147.287 76.3298 10571 2234.67 13029.5 13029.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 6.4e-05 512 160 500 284544 12.0919 6.72861 115.435 289.637 424.051 424.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 0.001024 2048 190 1660 16488 1.36806 61.8524 52.359 115.622 115.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 3.2e-05 4096 110 2220 308736 788.532 226.059 3126.76 6701.24 10843.2 10843.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 6.4e-05 4096 320 8360 207360 147.364 76.3464 7314.65 2238.77 9777.4 9777.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 6.4e-05 512 160 500 283392 12.0233 6.70739 80.5209 290.014 389.426 389.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 0.001024 2048 190 1660 16416 1.36566 43.0348 52.3638 96.8089 96.8696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 3.2e-05 4096 110 2220 312320 786.278 225.66 4389.5 6720.15 12122.2 12122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 6.4e-05 4096 320 8360 208000 147.011 76.2921 10249.8 2235.26 12708.6 12708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 6.4e-05 512 160 500 285440 12.0292 6.72403 111.792 292.78 423.484 423.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 0.001024 2048 190 1660 16480 1.36662 59.3843 52.3491 113.146 113.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 3.2e-05 4096 110 2220 312320 785.382 225.791 3061.44 6708.98 10782.2 10782.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 6.4e-05 4096 320 8360 207360 147.419 76.1797 7109.06 2241.85 9574.77 9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 6.4e-05 512 160 500 284160 12.0652 6.71744 78.3107 293.659 390.907 391.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 0.001024 2048 190 1660 16320 1.36192 41.3188 52.1852 94.9079 94.9678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 3.2e-05 4096 110 2220 310272 787.16 225.855 4104.46 6725.72 11843.8 11844.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 6.4e-05 4096 320 8360 207360 146.373 76.1057 9606.69 2233.3 12062.8 12063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 6.4e-05 512 160 500 284160 12.0375 6.71562 104.618 290.579 414.113 414.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 0.001024 2048 190 1660 16512 1.37421 55.894 52.4738 109.784 109.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 3.2e-05 4096 110 2220 307200 787.062 225.515 2893.05 6698.43 10604.6 10605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 6.4e-05 4096 320 8360 207360 146.634 76.1353 6807.76 2236.73 9267.55 9267.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 6.4e-05 512 160 500 282624 11.9905 6.6841 74.4998 289.369 382.698 382.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 0.001024 2048 190 1660 16320 1.37011 39.7063 52.2719 93.3912 93.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 3.2e-05 4096 110 2220 310400 790.913 226.736 4273.9 6756.77 12048.9 12049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 6.4e-05 4096 320 8360 207200 147.658 76.3544 9964.89 2238.9 12428.1 12428.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 6.4e-05 512 160 500 284800 12.0763 6.73386 108.84 293.632 421.436 421.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 0.001024 2048 190 1660 16500 1.37386 58.3834 52.5128 112.313 112.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 3.2e-05 4096 110 2220 307200 789.373 226.113 2975.43 6722.02 10713.5 10714.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 6.4e-05 4096 320 8360 206400 148.422 76.3894 6959.14 2243.96 9428.2 9428.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 6.4e-05 512 160 500 281600 12.0948 6.70486 76.3696 291.637 386.964 387.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 0.001024 2048 190 1660 16400 1.37034 41.0972 52.5112 95.0233 95.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 3.2e-05 4096 110 2220 311808 785.478 225.508 5471.06 6698.18 13180.8 13181.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 6.4e-05 4096 320 8360 206976 147.248 76.262 12601.2 2238.3 15063.3 15063.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 6.4e-05 512 160 500 284928 11.9973 6.72218 139.17 292.625 450.672 450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 0.001024 2048 190 1660 16464 1.37059 74.1753 52.4516 128.041 128.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 3.2e-05 4096 110 2220 308224 790.413 226.546 3542.39 6755.23 11315.1 11315.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 6.4e-05 4096 320 8360 206080 147.847 76.3949 8287.93 2243.48 10755.9 10756.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 6.4e-05 512 160 500 283136 12.081 6.71312 91.8273 292.701 403.478 403.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1050 0.001024 2048 190 1660 16352 1.37222 48.3412 52.4324 102.189 102.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 3.2e-05 4096 110 2220 307200 792.376 226.678 5170.62 6721.47 12911.7 12912.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 6.4e-05 4096 320 8360 207360 147.764 76.3796 12175 2237.79 14637.1 14637.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 6.4e-05 512 160 500 284160 12.0202 6.7169 133.69 293.195 445.777 445.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 0.001024 2048 190 1660 16440 1.36806 71.1003 52.3923 124.902 124.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 3.2e-05 4096 110 2220 307200 790.987 226.382 3506.63 6743.26 11267.8 11268.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 6.4e-05 4096 320 8360 205440 147.695 76.3531 8160.83 2239.33 10624.5 10624.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 6.4e-05 512 160 500 284160 11.9848 6.70947 90.2795 293.429 402.56 402.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 0.001024 2048 190 1660 16320 1.3673 48.0374 52.4022 101.848 101.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 3.2e-05 4096 110 2220 311296 783.211 224.664 5100.84 6701.53 12810.8 12811.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 6.4e-05 4096 320 8360 207872 146.688 76.1515 11891.6 2237.42 14352.1 14352.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 6.4e-05 512 160 500 282624 12.0648 6.70794 129.2 294.049 442.178 442.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 0.001024 2048 190 1660 16384 1.36634 68.7201 52.2342 122.363 122.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 3.2e-05 4096 110 2220 311296 782.947 224.661 3433.79 6684.1 11126.1 11126.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 6.4e-05 4096 320 8360 206848 146.52 76.075 7942.94 2233.14 10398.9 10399.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 6.4e-05 512 160 500 282624 12.0812 6.7072 86.7678 292.098 397.808 397.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1050 0.001024 2048 190 1660 16128 1.3584 45.7503 51.894 99.0467 99.1045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 3.2e-05 4096 110 2220 307200 787.345 225.503 4400.13 6712.38 12125.9 12126.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 6.4e-05 4096 320 8360 207360 146.624 76.1744 10389.9 2234.96 12848 12848.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 6.4e-05 512 160 500 282624 11.9767 6.68541 111.85 290.25 420.919 421.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 0.001024 2048 190 1660 16320 1.36803 59.4719 52.2266 113.109 113.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 3.2e-05 4096 110 2220 294912 798.151 226.542 2947.23 6735.13 10707.7 10708.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 6.4e-05 4096 320 8360 205824 146.681 75.9101 7174.72 2230.95 9628.6 9628.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 6.4e-05 512 160 500 276480 12.0106 6.61658 77.4085 289.748 385.937 386.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 0.001024 2048 190 1660 16128 1.36806 41.548 52.2757 95.2347 95.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 3.2e-05 4096 110 2220 307200 789.425 226.145 4529.34 6716.51 12262 12262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 6.4e-05 4096 320 8360 206400 148.433 76.4048 10600.6 2242.22 13067.9 13068.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 6.4e-05 512 160 500 281600 12.09 6.7031 116.092 291.466 426.51 426.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 0.001024 2048 190 1660 16400 1.37235 62.829 52.4636 116.709 116.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 3.2e-05 4096 110 2220 294400 800.603 227.679 3091.69 6734.65 10855.2 10855.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 6.4e-05 4096 320 8360 204800 147.581 76.1587 7616.31 2235.72 10076 10076.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 6.4e-05 512 160 500 275200 12.0751 6.63027 81.7063 286.291 386.863 387.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 0.001024 2048 190 1660 16000 1.35978 43.1574 51.928 96.4896 96.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 440 3.2e-05 4096 110 2208 309248 792.405 226.658 5731.36 6759.88 13510.9 13511.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 930 6.4e-05 4096 320 8352 207872 146.912 76.2534 7973.2 2238.06 10434.7 10435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 6.4e-05 512 160 504 284672 12.0566 6.71923 85.9539 295.376 400.27 400.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 0.001024 2048 190 1656 16576 1.37238 45.5141 52.5169 99.4485 99.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 3.2e-05 4096 110 2208 309760 793.394 227.029 5768.97 6735.34 13525.3 13525.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 6.4e-05 4096 320 8352 208000 147.699 76.3665 8399.41 2237.45 10861.2 10861.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 6.4e-05 512 160 504 284800 12.1138 6.72768 91.1762 293.211 403.387 403.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 0.001024 2048 190 1656 16560 1.37411 48.2044 52.496 102.117 102.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 3.2e-05 4096 110 2208 308736 791.524 226.706 3505.4 6740.96 11265.2 11265.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 6.4e-05 4096 320 8352 207744 147.092 76.2704 8274.2 2235.68 10733.5 10733.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 6.4e-05 512 160 504 284160 12.0678 6.72483 90.3238 291.567 400.843 400.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 0.001024 2048 190 1656 16560 1.37574 48.2043 52.4722 102.097 102.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 3.2e-05 4096 110 2208 307200 793.93 226.928 5472.69 6764.65 13258.8 13259.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 6.4e-05 4096 320 8352 207360 146.646 76.1395 5337.04 2235.35 7795.44 7795.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 6.4e-05 512 160 504 284160 12.0312 6.71395 58.8936 291.119 368.916 369.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 0.001024 2048 190 1656 16512 1.37626 30.9354 52.5035 84.8575 84.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 3.2e-05 4096 110 2208 308224 793.224 227.096 4071.14 6730.17 11822.2 11822.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 6.4e-05 4096 320 8352 207872 147.557 76.3506 9602.53 2235.86 12062.6 12062.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 6.4e-05 512 160 504 284032 12.0884 6.73229 104.512 290.924 414.413 414.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 0.001024 2048 190 1656 16520 1.36928 55.97 52.394 109.775 109.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 3.2e-05 4096 110 2208 308224 791.57 226.829 2578.35 6748.89 10346.2 10346.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 6.4e-05 4096 320 8352 206976 147.36 76.2511 6017 2235.9 8476.79 8477.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 6.4e-05 512 160 504 283136 12.0843 6.72064 66.2397 291.21 376.412 376.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 0.001024 2048 190 1656 16464 1.37216 35.2509 52.3837 89.0518 89.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 3.2e-05 4096 110 2208 309248 791.731 226.711 3952.06 6758.82 11729.9 11730.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 6.4e-05 4096 320 8352 207872 147.175 76.2273 8921.91 2238.04 11383.6 11383.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 6.4e-05 512 160 504 284672 12.057 6.71744 100.381 291.345 410.661 410.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 0.001024 2048 190 1656 16512 1.37011 51.8642 52.4201 105.7 105.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 3.2e-05 4096 110 2208 307200 791.014 226.43 2612.99 6729.65 10360.7 10361.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 6.4e-05 4096 320 8352 207872 146.735 76.2123 5721.52 2238.52 8183.26 8183.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 6.4e-05 512 160 504 282624 12.063 6.70925 66.4485 292.935 378.309 378.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 0.001024 2048 190 1656 16384 1.36435 33.3324 52.2475 86.9884 87.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 3.2e-05 4096 110 2208 308736 793.132 227.216 4300.03 6743.8 12064.8 12065.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 6.4e-05 4096 320 8352 207360 147.997 76.3925 10142 2239.89 12606.6 12606.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 6.4e-05 512 160 504 284544 12.0736 6.73171 110.824 292.778 422.56 422.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 0.001024 2048 190 1656 16488 1.36477 59.0705 52.3905 112.868 112.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 3.2e-05 4096 110 2208 304128 797.213 227.404 2956.27 6768.89 10750.4 10750.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 6.4e-05 4096 320 8352 207360 147.383 76.3854 7097.39 2238.38 9559.81 9560.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 6.4e-05 512 160 504 283392 12.0242 6.70893 77.7848 289.783 386.459 386.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 0.001024 2048 190 1656 16416 1.36806 41.3845 52.3387 95.1333 95.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 3.2e-05 4096 110 2208 309760 790.951 226.761 4093.21 6754.4 11865.9 11866.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 6.4e-05 4096 320 8352 208000 147 76.2961 9701.2 2237.67 12162.4 12162.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 6.4e-05 512 160 504 284160 12.0879 6.72358 105.256 292.18 416.407 416.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 0.001024 2048 190 1656 16480 1.36806 56.0012 52.3858 109.798 109.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 3.2e-05 4096 110 2208 307200 795.576 227.511 2898.61 6758.29 10680.6 10681.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 6.4e-05 4096 320 8352 207360 147.45 76.1892 6870.95 2240.08 9334.94 9335.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 6.4e-05 512 160 504 284160 12.0695 6.7113 75.7296 293.298 387.964 388.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 0.001024 2048 190 1656 16320 1.36282 39.8766 52.1238 93.4053 93.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 3.2e-05 4096 110 2208 307200 793.027 226.95 5190.43 6747.19 12958.2 12958.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 6.4e-05 4096 320 8352 207360 146.578 76.1626 12239.3 2236.12 14698.5 14698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 6.4e-05 512 160 504 284160 12.042 6.71581 134.686 292.841 446.437 446.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 0.001024 2048 190 1656 16512 1.37178 71.792 52.5145 125.724 125.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 3.2e-05 4096 110 2208 301056 798.775 227.559 3273.53 6778.13 11078.6 11079.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 6.4e-05 4096 320 8352 207360 146.646 76.1408 7948.3 2234.88 10406.2 10406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 6.4e-05 512 160 504 282624 11.9763 6.68058 87.9747 289.028 395.819 395.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 0.001024 2048 190 1656 16320 1.36208 45.7638 52.2118 99.381 99.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 3.2e-05 4096 110 2208 307200 796.602 227.699 5116.01 6747.16 12888.1 12888.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 6.4e-05 4096 320 8352 207200 147.581 76.3484 12087.3 2236.78 14548.3 14548.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 6.4e-05 512 160 504 283200 12.1432 6.73331 132.895 292.22 444.154 444.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 0.001024 2048 190 1656 16500 1.37011 70.8137 52.4475 124.674 124.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 3.2e-05 4096 110 2208 300800 801.591 228.225 3396.09 6784.54 11211 11211.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 6.4e-05 4096 320 8352 206400 148.39 76.3808 8167.79 2242.15 10635 10635.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 6.4e-05 512 160 504 281600 12.1005 6.70525 89.409 289.21 397.578 397.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 0.001024 2048 190 1656 16400 1.36963 47.9212 52.4414 101.776 101.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 3.2e-05 4096 110 2208 308224 791.658 226.864 5038.33 6749.12 12806.5 12807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 6.4e-05 4096 320 8352 206976 147.299 76.2807 11859.8 2237.51 14321.2 14321.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 6.4e-05 512 160 504 283136 12.088 6.72358 129.842 293.27 442.085 442.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 0.001024 2048 190 1656 16464 1.36848 69.358 52.3715 123.144 123.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 3.2e-05 4096 110 2208 308224 790.393 226.582 3324.09 6750.62 11092.3 11092.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 6.4e-05 4096 320 8352 206080 147.855 76.3779 7780.74 2242.1 10247.4 10247.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 6.4e-05 512 160 504 283136 12.0658 6.71949 86.1287 292.408 397.477 397.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 0.001024 2048 190 1656 16352 1.36803 45.7892 52.3766 99.5803 99.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 3.2e-05 4096 110 2208 307200 792.33 226.705 4849.83 6741.36 12610.8 12611.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 6.4e-05 4096 320 8352 207360 147.702 76.3849 11448.8 2238.06 13911.2 13911.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 6.4e-05 512 160 504 282240 12.1092 6.71933 126.125 289.905 435.015 435.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 0.001024 2048 190 1656 16440 1.36806 67.1532 52.384 120.948 121.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 3.2e-05 4096 110 2208 307200 791.036 226.375 3135.61 6736.52 10890.1 10890.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 6.4e-05 4096 320 8352 205440 147.715 76.3415 7315.49 2237.04 9776.86 9777.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 6.4e-05 512 160 504 280320 12.1583 6.71066 81.2077 289.886 390.118 390.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 0.001024 2048 190 1656 16320 1.36851 42.9473 52.3276 96.6862 96.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 3.2e-05 4096 110 2208 307200 791.355 226.383 4643.86 6743.98 12406.2 12406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 6.4e-05 4096 320 8352 207872 146.73 76.1659 10999 2237.1 13459.2 13459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 6.4e-05 512 160 504 282624 12.067 6.70515 120.373 290.225 429.528 429.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 0.001024 2048 190 1656 16384 1.36538 64.013 52.2052 117.626 117.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 3.2e-05 4096 110 2208 303104 799.556 227.679 3093.92 6788.63 10910.4 10910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 6.4e-05 4096 320 8352 206848 146.482 76.0421 7452.06 2232.27 9907.13 9907.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 6.4e-05 512 160 504 282624 12.0749 6.7113 82.2653 291.865 393.079 393.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 0.001024 2048 190 1656 16128 1.35955 42.0045 51.8555 95.263 95.3221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 440 3.2e-05 4096 110 2225 310272 789.987 226.34 6438.88 6756.29 14212.1 14212.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 930 6.4e-05 4096 320 8350 207872 146.844 76.2609 8985.76 2236.28 11445.4 11445.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 6.4e-05 512 160 500 284672 12.0541 6.71654 97.08 295.179 411.182 411.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 0.001024 2048 190 1650 16576 1.37229 51.9127 52.45 105.778 105.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 3.2e-05 4096 110 2225 311040 791.968 226.627 5603.36 6715.48 13338.1 13338.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 6.4e-05 4096 320 8350 207680 148.029 76.4217 8061.11 2237.25 10523.1 10523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 6.4e-05 512 160 500 284160 12.1396 6.72973 86.8538 293.234 399.124 399.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 0.001024 2048 190 1650 16560 1.37421 46.2341 52.4204 100.072 100.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 440 3.2e-05 4096 110 2225 309760 792.173 226.767 5194.54 6728.25 12942.3 12942.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 930 6.4e-05 4096 320 8350 207360 147.765 76.3332 5195.85 2238.84 7659.08 7659.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 6.4e-05 512 160 500 284160 12.0975 6.72538 56.4323 291.134 366.551 366.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 0.001024 2048 190 1650 16480 1.36602 30.0669 52.301 83.782 83.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 3.2e-05 4096 110 2225 308736 791.334 226.651 3662.32 6723.4 11404.3 11404.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 6.4e-05 4096 320 8350 207744 147.112 76.2549 8593.02 2235.39 11052.1 11052.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 6.4e-05 512 160 500 284160 12.0671 6.72333 93.0298 293.642 405.627 405.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 0.001024 2048 190 1650 16560 1.37411 49.3467 52.4412 103.208 103.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 3.2e-05 4096 110 2225 307200 794.149 226.887 5518.59 6760.08 13300.3 13300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 6.4e-05 4096 320 8350 207360 146.63 76.1462 5555.58 2233.79 8012.42 8012.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 6.4e-05 512 160 500 284160 12.0372 6.71501 60.3382 284.929 364.176 364.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 0.001024 2048 190 1650 16512 1.37203 32.0614 52.439 85.9155 85.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 3.2e-05 4096 110 2225 310016 790.072 226.293 3963.49 6716.26 11696.7 11697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 6.4e-05 4096 320 8350 207424 147.934 76.4252 9201.03 2240.2 11665.9 11666.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 6.4e-05 512 160 500 284032 12.0935 6.72563 99.8605 291.006 409.844 409.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 0.001024 2048 190 1650 16576 1.37626 53.9364 52.5556 107.911 107.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 3.2e-05 4096 110 2225 308224 791.65 226.831 2505.28 6730.83 10255.2 10255.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 6.4e-05 4096 320 8350 206976 147.329 76.2316 5785.82 2236.62 8246.27 8246.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 6.4e-05 512 160 500 283136 12.0983 6.7169 63.3638 293.594 375.927 376.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 0.001024 2048 190 1650 16464 1.36806 33.7357 52.3636 87.5094 87.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 3.2e-05 4096 110 2225 309248 791.81 226.743 4088.05 6754.16 11861.3 11861.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 6.4e-05 4096 320 8350 207872 147.152 76.2406 9334.74 2236.28 11794.7 11795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 6.4e-05 512 160 500 284672 12.0632 6.71789 103.642 291.188 413.767 413.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 0.001024 2048 190 1650 16512 1.36806 54.2644 52.3553 108.032 108.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 3.2e-05 4096 110 2225 307200 791.252 226.363 2711.22 6744.28 10473.7 10474.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 6.4e-05 4096 320 8350 207872 146.737 76.1456 5977.73 2236.92 8437.79 8438.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 6.4e-05 512 160 500 282624 12.0556 6.70528 68.3865 290.906 378.209 378.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 0.001024 2048 190 1650 16384 1.36499 34.7799 52.1811 88.368 88.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 3.2e-05 4096 110 2225 308736 793.44 227.183 4324.45 6736.37 12082.1 12082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 6.4e-05 4096 320 8350 207360 147.998 76.3964 10165.7 2237.64 12628 12628.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 6.4e-05 512 160 500 284544 12.0859 6.72784 109.958 292.935 421.868 422.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 0.001024 2048 190 1650 16560 1.37405 59.1933 52.5052 113.118 113.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 3.2e-05 4096 110 2225 304128 797.316 227.383 3046.05 6749.17 10820.5 10821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 6.4e-05 4096 320 8350 207360 147.371 76.3503 7260.19 2238.28 9722.47 9722.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 6.4e-05 512 160 500 283392 12.0347 6.70784 79.0638 289.736 387.699 387.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 0.001024 2048 190 1650 16416 1.36531 42.2605 52.308 95.9788 96.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 3.2e-05 4096 110 2225 309760 790.856 226.796 4204.03 6748.97 11971.2 11971.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 6.4e-05 4096 320 8350 207360 147.569 76.329 9846.12 2239.11 12309.4 12309.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 6.4e-05 512 160 500 284160 12.0868 6.72614 106.753 293.673 419.4 419.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 0.001024 2048 190 1650 16480 1.36602 57.1644 52.31 110.883 110.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 3.2e-05 4096 110 2225 307200 795.63 227.531 2927.84 6757.3 10708.9 10709.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 6.4e-05 4096 320 8350 207360 147.399 76.229 6883.95 2239.69 9347.54 9347.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 6.4e-05 512 160 500 284160 12.054 6.71232 75.6193 293.233 387.775 387.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 0.001024 2048 190 1650 16320 1.36662 40.0597 52.0879 93.5587 93.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 3.2e-05 4096 110 2225 307200 793.079 226.901 5086.42 6740.14 12847.2 12847.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 6.4e-05 4096 320 8350 207360 146.568 76.1482 11934 2233.49 14390.5 14390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 6.4e-05 512 160 500 284160 12.0262 6.70992 131.018 293.628 443.539 443.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 0.001024 2048 190 1650 16512 1.3697 69.7379 52.4388 123.59 123.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 3.2e-05 4096 110 2225 301056 798.665 227.538 3346.25 6783.59 11156.6 11157.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 6.4e-05 4096 320 8350 207360 146.641 76.1238 8038.54 2236.72 10498.3 10498.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 6.4e-05 512 160 500 282624 11.9848 6.6823 87.6361 289.174 395.637 395.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 0.001024 2048 190 1650 16320 1.36362 46.3954 52.226 100.026 100.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 3.2e-05 4096 110 2225 310400 790.833 226.741 5159.51 6737 12914.6 12915.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 6.4e-05 4096 320 8350 207200 147.629 76.3609 11994.7 2238.46 14457.4 14457.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 6.4e-05 512 160 500 283200 12.1453 6.73571 130.855 294.461 444.354 444.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 0.001024 2048 190 1650 16500 1.36653 69.9038 52.4593 123.773 123.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 3.2e-05 4096 110 2225 307200 789.295 226.127 3440.68 6717.5 11174.2 11174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 6.4e-05 4096 320 8350 206400 148.431 76.3922 8014.09 2242.56 10481.7 10482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 6.4e-05 512 160 500 281600 12.1196 6.70685 87.1978 290.247 396.434 396.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 0.001024 2048 190 1650 16400 1.36822 46.8419 52.4306 100.686 100.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 3.2e-05 4096 110 2225 308224 791.717 226.865 4946.55 6749.48 12715.2 12715.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 6.4e-05 4096 320 8350 206976 147.32 76.2512 11551.9 2252.18 14028 14028.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 6.4e-05 512 160 500 283136 12.095 6.71875 126.885 292.217 438.072 438.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 0.001024 2048 190 1650 16464 1.36733 67.3995 52.3612 121.17 121.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 3.2e-05 4096 110 2225 308224 790.333 226.569 3249.77 6749.44 11016.7 11017.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 6.4e-05 4096 320 8350 206080 147.88 76.3539 7517.8 2241.6 9983.9 9984.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 6.4e-05 512 160 500 283136 12.0859 6.71498 83.0769 292.326 394.355 394.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 0.001024 2048 190 1650 16352 1.36602 43.9378 52.3407 97.6867 97.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 3.2e-05 4096 110 2225 307200 792.481 226.721 4773.58 6735.87 12529.2 12529.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 6.4e-05 4096 320 8350 207360 147.725 76.3475 11185.8 2236.31 13646.4 13646.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 6.4e-05 512 160 500 282240 12.0987 6.71744 121.663 291.802 432.437 432.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 0.001024 2048 190 1650 16440 1.36931 65.2417 52.3175 118.97 119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 3.2e-05 4096 110 2225 307200 790.938 226.386 3162.13 6736.15 10916.2 10916.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 6.4e-05 4096 320 8350 205440 147.676 76.3655 7398.48 2236.92 9859.7 9859.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 6.4e-05 512 160 500 280320 12.1712 6.71539 81.4338 294.06 394.531 394.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 0.001024 2048 190 1650 16320 1.36618 43.3482 52.3039 97.0618 97.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 3.2e-05 4096 110 2225 307200 791.239 226.385 4578.54 6744.11 12340.8 12341.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 6.4e-05 4096 320 8350 207872 146.69 76.1485 10750.2 2236.88 13210.2 13210.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 6.4e-05 512 160 500 282624 12.054 6.70445 117.138 291.697 427.752 427.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 0.001024 2048 190 1650 16384 1.36589 62.1426 52.1789 115.728 115.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 3.2e-05 4096 110 2225 303104 799.568 227.686 3206.5 6796.48 11030.8 11031.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 6.4e-05 4096 320 8350 206848 146.489 76.0804 7655.94 2234.91 10113.7 10113.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 6.4e-05 512 160 500 282624 12.0689 6.71334 83.3313 289.962 392.235 392.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 0.001024 2048 190 1650 16128 1.35616 43.493 51.89 96.7831 96.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 440 3.2e-05 4096 110 2208 308224 795.021 227.008 5377.67 6770.3 13170.6 13171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 930 6.4e-05 4096 320 8352 207872 146.895 76.2464 7857.56 2237.86 10318.8 10319.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 6.4e-05 512 160 512 285184 12.0437 6.71629 86.0717 292.336 397.327 397.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 0.001024 2048 190 1664 16576 1.37754 45.31 52.5476 99.2799 99.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 440 3.2e-05 4096 110 2208 307200 798.697 227.352 4982.33 6756.94 12765.9 12766.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 930 6.4e-05 4096 320 8352 207872 147.198 76.2569 5058.5 2236.2 7518.43 7518.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 6.4e-05 512 160 512 284672 12.0619 6.71616 55.6163 291.313 365.865 365.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 0.001024 2048 190 1664 16512 1.37216 29.5976 52.417 83.43 83.4904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 3.2e-05 4096 110 2208 308480 796.009 227.515 3422.21 6762.19 11208.5 11209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 6.4e-05 4096 320 8352 208000 147.655 76.3279 8051.73 2235.28 10511.3 10511.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 6.4e-05 512 160 512 285440 12.0734 6.72746 88.5853 293.966 401.513 401.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 0.001024 2048 190 1664 16560 1.37248 46.62 52.4841 100.52 100.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 440 3.2e-05 4096 110 2208 307200 798.537 227.551 5130.96 6782.81 12940.4 12940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 6.4e-05 4096 320 8352 208000 147.179 76.29 5188.72 2237.83 7650.3 7650.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 6.4e-05 512 160 512 285440 12.0487 6.72256 57.39 294.563 370.949 371.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 0.001024 2048 190 1664 16480 1.37034 30.1384 52.4216 83.978 84.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 3.2e-05 4096 110 2208 307200 794.501 227.167 3674.86 6741.07 11438.2 11438.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 6.4e-05 4096 320 8352 207744 147.018 76.2532 8698.31 2235.78 11157.6 11157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 6.4e-05 512 160 512 284928 12.0201 6.72138 95.5886 294.232 408.72 408.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 0.001024 2048 190 1664 16560 1.37475 50.9107 52.5134 104.842 104.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 3.2e-05 4096 110 2208 307200 792.879 226.89 2351.11 6765.53 10137 10137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 6.4e-05 4096 320 8352 207360 146.548 76.1242 5535.11 2235.67 7993.73 7993.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 6.4e-05 512 160 512 284160 12.0384 6.7128 62.2274 292.823 373.956 374.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 0.001024 2048 190 1664 16512 1.37229 32.7847 52.5506 86.7528 86.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 3.2e-05 4096 110 2208 306432 798.225 227.708 3613.31 6772.11 11411.9 11412.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 6.4e-05 4096 320 8352 207872 147.601 76.3954 8531.27 2237.18 10992.7 10992.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 6.4e-05 512 160 512 284928 12.0568 6.72563 93.9636 294.4 407.299 407.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 0.001024 2048 190 1664 16520 1.3743 50.1419 52.4573 104.017 104.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 3.2e-05 4096 110 2208 304640 799.585 227.974 2319.66 6793.35 10141.1 10141.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 6.4e-05 4096 320 8352 206976 147.328 76.258 5455.38 2237.93 7917.17 7917.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 6.4e-05 512 160 512 284928 12.0065 6.72154 60.721 293.68 373.282 373.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 0.001024 2048 190 1664 16464 1.36627 32.1235 52.4694 86.003 86.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 3.2e-05 4096 110 2208 306432 797.817 227.717 1930.65 6750.18 9706.94 9707.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 6.4e-05 4096 320 8352 206976 147.976 76.2764 4487.34 2236.68 6948.53 6948.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 6.4e-05 512 160 512 284928 12.0546 6.73565 50.3677 291.986 361.298 361.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 0.001024 2048 190 1664 16296 1.36243 26.2965 52.1157 79.8185 79.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 3.2e-05 4096 110 2208 307200 797.165 227.297 3692.96 6781.77 11499.8 11500.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 6.4e-05 4096 320 8352 207872 147.167 76.2393 8383.63 2238.29 10845.6 10845.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 6.4e-05 512 160 512 284672 12.0664 6.7143 95.3396 294.626 408.902 409.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 0.001024 2048 190 1664 16512 1.37232 49.2304 52.4605 103.107 103.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 3.2e-05 4096 110 2208 303104 799.615 227.705 2470.7 6786.8 10285.4 10285.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 6.4e-05 4096 320 8352 207872 146.769 76.161 5461.21 2236.52 7920.93 7921.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 6.4e-05 512 160 512 282624 12.0756 6.70717 64.0484 292.942 375.929 376.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 0.001024 2048 190 1664 16384 1.3664 31.7937 52.2381 85.4407 85.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 3.2e-05 4096 110 2208 301056 798.716 227.582 2032.52 6756.97 9816.37 9816.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 6.4e-05 4096 320 8352 207360 146.631 76.1325 4509.48 2234.27 6966.79 6967.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 6.4e-05 512 160 512 282624 11.9972 6.68672 53.1351 290.24 362.216 362.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 0.001024 2048 190 1664 16320 1.36554 26.5951 52.2338 80.2377 80.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 3.2e-05 4096 110 2208 308736 793.273 227.217 5233.15 6741.81 12996 12996.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 6.4e-05 4096 320 8352 207936 147.348 76.3088 12268.9 2236.6 14729.5 14729.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 6.4e-05 512 160 512 284544 12.0899 6.7295 136.368 290.321 445.665 445.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 0.001024 2048 190 1664 16488 1.37174 72.4707 52.4189 126.304 126.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 3.2e-05 4096 110 2208 304128 797.237 227.422 3279.39 6771.75 11076.4 11076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 6.4e-05 4096 320 8352 207360 147.403 76.3397 7922.67 2240.32 10387 10387.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 6.4e-05 512 160 512 283392 12.0207 6.70502 88.5303 292.066 399.485 399.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 0.001024 2048 190 1664 16416 1.36602 45.8693 52.42 99.6996 99.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 3.2e-05 4096 110 2208 304128 798.681 227.652 2690.06 6775.64 10492.6 10493.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 6.4e-05 4096 320 8352 205632 147.903 76.2853 6438.2 2238.18 8900.84 8901.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 6.4e-05 512 160 512 283392 12.0682 6.72499 73.4575 291.251 383.665 383.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 0.001024 2048 190 1664 16200 1.35987 37.7242 52.0315 91.1595 91.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 3.2e-05 4096 110 2208 307200 797.208 227.537 4873.43 6762.65 12661.4 12661.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 6.4e-05 4096 320 8352 208000 147.01 76.2804 11548.4 2237.62 14009.6 14009.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 6.4e-05 512 160 512 285440 12.0279 6.72253 128.601 292.803 440.314 440.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 0.001024 2048 190 1664 16480 1.36605 67.4349 52.4247 121.27 121.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 3.2e-05 4096 110 2208 307200 795.758 227.519 3296.66 6841.54 11162.1 11162.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 6.4e-05 4096 320 8352 207360 147.419 76.1863 7744.4 2261.5 10229.8 10230
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 6.4e-05 512 160 512 284160 12.0742 6.7113 85.3013 293.173 397.414 397.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 0.001024 2048 190 1664 16320 1.36717 45.0133 52.6597 99.0856 99.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 3.2e-05 4096 110 2208 299520 807.643 229.234 2694.12 6818.45 10550 10550.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 6.4e-05 4096 320 8352 205440 147.726 76.3353 6479.43 2236.89 8940.65 8940.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 6.4e-05 512 160 512 284160 11.9902 6.71062 72.152 291.99 382.999 383.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 0.001024 2048 190 1664 16320 1.36554 37.9269 52.3653 91.7029 91.7586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 3.2e-05 4096 110 2208 307200 793.119 226.947 4605.09 6750.6 12376.3 12376.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 6.4e-05 4096 320 8352 207360 146.596 76.16 10854.4 2234.17 13311.6 13311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 6.4e-05 512 160 512 284160 12.0385 6.7113 121.425 295.497 435.826 435.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 0.001024 2048 190 1664 16512 1.37184 64.0224 52.5067 117.945 118.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 3.2e-05 4096 110 2208 301056 798.722 227.565 2931.38 6777.41 10735.7 10736.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 6.4e-05 4096 320 8352 207360 146.63 76.1249 7076.22 2234.65 9533.91 9534.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 6.4e-05 512 160 512 282624 11.9831 6.68861 79.3796 291.123 389.332 389.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 0.001024 2048 190 1664 16320 1.36579 41.6154 52.238 95.2628 95.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 3.2e-05 4096 110 2208 294912 804.268 228.022 2507.49 6782.5 10322.9 10323.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 6.4e-05 4096 320 8352 205056 147.561 76.2302 6047.62 2241.91 8513.58 8513.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 6.4e-05 512 160 512 281088 11.9361 6.64995 67.8468 290.901 377.49 377.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 0.001024 2048 190 1664 16128 1.36048 35.3578 52.0343 88.7972 88.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 3.2e-05 4096 110 2208 307200 796.452 227.721 4542.23 6747.36 12314.3 12314.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 6.4e-05 4096 320 8352 207200 147.639 76.3891 10685.1 2244.01 13153.4 13153.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 6.4e-05 512 160 512 284800 12.0814 6.73456 119.336 293.284 431.594 431.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 0.001024 2048 190 1664 16500 1.37632 63.0267 52.4882 116.935 116.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 3.2e-05 4096 110 2208 300800 801.4 228.243 3102.55 6771.02 10903.8 10904.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 6.4e-05 4096 320 8352 206400 148.435 76.3791 7520.01 2243.85 9988.94 9989.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 6.4e-05 512 160 512 281600 12.0942 6.7031 83.1541 292.52 394.628 394.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 0.001024 2048 190 1664 16400 1.3719 43.7271 52.5251 97.668 97.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 3.2e-05 4096 110 2208 307200 796.528 227.879 2637.71 6775.8 10438.5 10439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 6.4e-05 4096 320 8352 206400 148.588 76.3887 6207.55 2245.35 8678.15 8678.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 6.4e-05 512 160 512 283200 12.1796 6.73168 69.4263 290.413 378.909 379.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 0.001024 2048 190 1664 16200 1.36301 36.3399 52.2634 90.0062 90.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 3.2e-05 4096 110 2208 304640 799.584 228.009 4394.76 6767.61 12190.5 12191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 6.4e-05 4096 320 8352 206976 147.333 76.2415 10488.1 2243.8 12955.8 12956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 6.4e-05 512 160 512 284928 12.018 8.90656 117.33 294.942 433.356 433.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 0.001024 2048 190 1664 16464 1.37658 61.9844 52.4087 115.815 115.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 3.2e-05 4096 110 2208 301056 804.575 228.992 3025.71 6808.94 10868.8 10869.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 6.4e-05 4096 320 8352 206080 147.87 76.3833 7282.81 2242.07 9749.4 9749.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 6.4e-05 512 160 512 283136 12.087 6.71539 81.1721 291.37 391.501 391.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 0.001024 2048 190 1664 16352 1.36806 42.652 52.4176 96.481 96.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 3.2e-05 4096 110 2208 301056 806.469 229.654 2491.03 6834.69 10362.4 10362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 6.4e-05 4096 320 8352 206976 147.31 76.2204 6008.35 2240.07 8472.22 8472.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 6.4e-05 512 160 512 284928 12.0325 6.7247 67.6981 291.349 377.957 378.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 0.001024 2048 190 1664 16128 1.36144 34.7383 52.1569 88.301 88.3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 3.2e-05 4096 110 2208 303360 799.909 227.861 4320.65 6782.56 12131.6 12132.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 6.4e-05 4096 320 8352 207360 147.756 76.3438 10369 2238.32 12831.7 12832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 6.4e-05 512 160 512 284160 12.0211 6.71882 114.585 295.751 429.229 429.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 0.001024 2048 190 1664 16440 1.37226 60.8098 52.422 114.648 114.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 3.2e-05 4096 110 2208 299520 807.734 229.241 3025.64 6821.03 10884.2 10884.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 6.4e-05 4096 320 8352 205440 147.718 76.353 7231.99 2237.72 9694.05 9694.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 6.4e-05 512 160 512 284160 11.9849 6.71744 81.3218 291.015 391.195 391.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 0.001024 2048 190 1664 16320 1.36506 42.6337 52.3833 96.4259 96.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 3.2e-05 4096 110 2208 299520 806.784 229.894 2513.27 6827.58 10378.1 10378.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 6.4e-05 4096 320 8352 204480 149.067 76.616 6051.75 2245.73 8523.43 8523.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 6.4e-05 512 160 512 282240 12.1209 6.71926 67.7869 293.425 380.206 380.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 0.001024 2048 190 1664 16200 1.36397 35.5164 52.421 89.3445 89.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 3.2e-05 4096 110 2208 303104 799.683 227.684 4302.28 6775.36 12105.6 12106.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 6.4e-05 4096 320 8352 207872 146.659 76.1431 10281.1 2239.38 12743.5 12743.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 6.4e-05 512 160 512 282624 12.0606 6.7031 113.511 292.987 425.421 425.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 0.001024 2048 190 1664 16384 1.36611 60.1477 52.2973 113.854 113.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 3.2e-05 4096 110 2208 303104 799.488 227.695 2905.46 6771.97 10705.2 10705.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 6.4e-05 4096 320 8352 206848 146.473 76.0701 6949.17 2233.26 9405.25 9405.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 6.4e-05 512 160 512 282624 12.0707 6.70925 77.7128 291.944 388.595 388.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 0.001024 2048 190 1664 16128 1.35402 40.45 51.9141 93.7611 93.8162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 3.2e-05 4096 110 2208 294912 798.073 226.556 2600.76 6753.65 10379.6 10380.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 6.4e-05 4096 320 8352 205824 146.723 75.9146 6349.75 2230.52 8803.17 8803.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 6.4e-05 512 160 512 276480 12.0007 6.6232 68.7365 290.671 378.193 378.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 0.001024 2048 190 1664 16128 1.36269 36.8722 52.2894 90.567 90.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 440 3.2e-05 4096 110 2240 308224 794.676 227.041 5626.04 6764.59 13412.9 13413.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 930 6.4e-05 4096 320 8360 208128 146.722 76.1879 8003.28 2234.66 10461.1 10461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 6.4e-05 512 160 520 283648 12.0964 6.73997 90.0324 295.867 404.891 405.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 0.001024 2048 190 1680 16544 1.37235 46.8917 52.4942 100.802 100.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 440 3.2e-05 4096 110 2240 307200 798.331 227.332 5223.38 6756.9 13006.5 13007.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 930 6.4e-05 4096 320 8360 207872 147.166 76.2402 5150.99 2236.23 7610.91 7611.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 6.4e-05 512 160 520 283648 12.1003 6.73782 57.987 292.591 369.571 369.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 0.001024 2048 190 1680 16512 1.37344 30.3586 52.4932 84.265 84.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 3.2e-05 4096 110 2240 308480 795.474 227.438 3932.19 6767.48 11723.2 11723.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 6.4e-05 4096 320 8360 208000 147.453 76.2914 9163.63 2237.51 11625.2 11625.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 6.4e-05 512 160 520 283520 12.1432 6.75059 102.448 291.391 412.89 413.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 0.001024 2048 190 1680 16520 1.37373 54.0002 52.5042 107.921 107.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 3.2e-05 4096 110 2240 307200 798.101 227.605 5949.43 6757.1 13732.8 13733.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 6.4e-05 4096 320 8360 208000 147.041 76.2819 5791.53 2240.42 8255.54 8255.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 6.4e-05 512 160 520 282880 12.1477 6.7479 65.6286 293.849 378.53 378.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 0.001024 2048 190 1680 16480 1.3719 34.3532 52.4568 88.2253 88.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 440 3.2e-05 4096 110 2240 303360 800.697 227.92 5730.32 6795.28 13554.8 13555.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 930 6.4e-05 4096 320 8360 207360 147.709 76.3562 4702.74 2236.11 7163.19 7163.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 6.4e-05 512 160 520 282240 12.0978 6.74003 54.0696 293.024 366.089 366.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 0.001024 2048 190 1680 16440 1.36602 28.0596 52.4527 81.9195 81.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 3.2e-05 4096 110 2240 307200 794.748 227.189 3578.92 6745.06 11346.5 11347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 6.4e-05 4096 320 8360 207744 147.08 76.2844 8382.35 2237 10843 10843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 6.4e-05 512 160 520 283392 12.0776 6.74515 94.0022 294.417 407.397 407.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 0.001024 2048 190 1680 16512 1.37197 49.4064 52.4863 103.309 103.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 3.2e-05 4096 110 2240 307200 793.118 226.934 2340.2 6755.4 10116.2 10116.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 6.4e-05 4096 320 8360 207360 146.358 76.0952 5451.85 2235.29 7909.87 7910.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 6.4e-05 512 160 520 282624 12.095 6.73578 61.4472 292.347 372.781 372.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 0.001024 2048 190 1680 16416 1.37011 32.3434 52.3592 86.1146 86.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 3.2e-05 4096 110 2240 304128 798.25 227.406 4989 6774.78 12790 12790.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 6.4e-05 4096 320 8360 207360 147.417 76.3345 4489.56 2240.41 6953.99 6954.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 6.4e-05 512 160 520 281088 12.1279 6.72582 51.1628 293.289 363.465 363.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 0.001024 2048 190 1680 16416 1.36806 26.7286 52.4942 80.633 80.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 3.2e-05 4096 110 2240 306432 797.881 227.732 5100.88 6749.37 12876.5 12877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 6.4e-05 4096 320 8360 207872 147.412 76.2646 11897.2 2235.86 14357 14357.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 6.4e-05 512 160 520 283136 12.1291 6.7488 133.305 293.404 445.745 445.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 0.001024 2048 190 1680 16520 1.37427 71.0269 52.5005 124.945 125.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 3.2e-05 4096 110 2240 304640 799.302 227.996 3193.22 6793.53 11014.6 11015.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 6.4e-05 4096 320 8360 206976 147.294 76.2738 7468.93 2237.9 9930.68 9930.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 6.4e-05 512 160 520 283136 12.089 6.74106 85.9641 291.528 396.479 396.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 0.001024 2048 190 1680 16464 1.37382 44.501 52.5387 98.4569 98.5166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 3.2e-05 4096 110 2240 306432 797.534 227.741 2622.59 6769.55 10418 10418.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 6.4e-05 4096 320 8360 206976 147.938 76.2455 6086.6 2236.66 8547.71 8547.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 6.4e-05 512 160 520 282240 12.174 6.75408 70.1888 293.195 382.471 382.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 0.001024 2048 190 1680 16296 1.36397 36.2822 52.1945 89.8827 89.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 3.2e-05 4096 110 2240 307200 797.033 227.328 4754.59 6756.46 12536 12536.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 6.4e-05 4096 320 8360 207872 147.001 76.2606 10981.6 2236.47 13441.6 13441.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 6.4e-05 512 160 520 283648 12.0952 6.73792 125.041 289.723 433.753 433.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 0.001024 2048 190 1680 16512 1.37178 65.4377 52.4901 119.343 119.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 3.2e-05 4096 110 2240 303104 799.385 227.641 3012.85 6785.84 10826.3 10826.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 6.4e-05 4096 320 8360 207872 146.675 76.1517 6767.14 2238.56 9228.79 9229.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 6.4e-05 512 160 520 282624 12.0691 6.72768 81.362 294.142 394.451 394.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 0.001024 2048 190 1680 16384 1.36643 40.4269 52.3623 94.1978 94.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 3.2e-05 4096 110 2240 301056 798.773 227.552 2424.6 6772.97 10224.5 10224.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 6.4e-05 4096 320 8360 207360 146.637 76.1092 5548.9 2236.72 8008.64 8008.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 6.4e-05 512 160 520 279552 12.1344 6.70822 64.897 290.398 374.293 374.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 0.001024 2048 190 1680 16320 1.36739 32.962 52.3682 86.739 86.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 3.2e-05 4096 110 2240 306432 798.763 227.896 4850.06 6767.7 12645 12645.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 6.4e-05 4096 320 8360 207936 147.288 76.295 11377 2236.76 13837.6 13837.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 6.4e-05 512 160 520 283392 12.1429 6.75005 130.012 289.725 438.787 438.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 0.001024 2048 190 1680 16488 1.37152 67.5188 52.5044 121.435 121.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 3.2e-05 4096 110 2240 304128 797.288 227.361 3142.05 6774.55 10941.8 10942.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 6.4e-05 4096 320 8360 207360 147.404 76.3514 7357.35 2240.52 9821.9 9822.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 6.4e-05 512 160 520 281088 12.1293 6.73178 83.4362 294.345 396.799 396.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 0.001024 2048 190 1680 16416 1.36966 43.8827 52.4961 97.7919 97.8512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 3.2e-05 4096 110 2240 304128 798.667 227.657 2774.52 6776.49 10577.9 10578.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 6.4e-05 4096 320 8360 205632 147.928 76.2835 6460.22 2238.25 8922.96 8923.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 6.4e-05 512 160 520 279936 12.2124 6.73936 73.3025 288.264 380.676 380.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 0.001024 2048 190 1680 16200 1.36163 38.5864 52.1134 92.1043 92.1603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 3.2e-05 4096 110 2240 294912 804.252 228.015 2394.01 6802.7 10229.6 10230.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 6.4e-05 4096 320 8360 205056 147.556 76.2284 5772.41 2242.12 8238.59 8238.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 6.4e-05 512 160 520 276480 12.1212 6.67238 65.4576 290.007 374.416 374.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 0.001024 2048 190 1680 16128 1.36224 34.2137 52.1114 87.7319 87.7913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 3.2e-05 4096 110 2240 307200 797.145 227.552 4576.15 6782.78 12384.2 12384.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 6.4e-05 4096 320 8360 208000 147.009 76.2908 10680.4 2250.58 13154.6 13154.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 6.4e-05 512 160 520 282880 12.1545 6.74406 120.931 294.05 434.037 434.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 0.001024 2048 190 1680 16480 1.3663 63.3324 52.5004 117.244 117.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 3.2e-05 4096 110 2240 307200 795.623 227.501 3103.76 6782.56 10910 10910.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 6.4e-05 4096 320 8360 207360 147.425 76.1901 7315.17 2241.65 9780.71 9780.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 6.4e-05 512 160 520 281600 12.1885 6.7393 83.27 290.475 392.833 392.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 0.001024 2048 190 1680 16320 1.36339 42.9927 52.2732 96.6723 96.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 3.2e-05 4096 110 2240 299520 807.778 229.245 2541.57 6825.62 10404.8 10405.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 6.4e-05 4096 320 8360 205440 147.69 76.385 6063.56 2239.27 8527.17 8527.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 6.4e-05 512 160 520 280320 12.1727 6.7361 69.6303 292.354 381.048 381.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 0.001024 2048 190 1680 16320 1.36675 36.3015 52.4942 90.2063 90.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 3.2e-05 4096 110 2240 307200 795.969 227.577 2611.24 6780.18 10415.5 10416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 6.4e-05 4096 320 8360 204800 146.648 75.9204 6075.02 2228 8525.87 8526.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 6.4e-05 512 160 520 276480 12.01 6.64285 67.1195 289.311 375.239 375.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 0.001024 2048 190 1680 16000 1.35514 34.9404 51.8067 88.1436 88.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 3.2e-05 4096 110 2240 307200 793.029 226.927 4348.1 6766.54 12135.2 12135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 6.4e-05 4096 320 8360 207360 146.392 76.1071 10180 2248.34 12651.2 12651.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 6.4e-05 512 160 520 282624 12.1101 6.73635 113.884 294.031 426.92 427.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 0.001024 2048 190 1680 16416 1.36662 59.3579 52.3762 113.145 113.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 3.2e-05 4096 110 2240 301056 798.732 227.58 3009.18 6764.43 10800.5 10801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 6.4e-05 4096 320 8360 207360 146.667 76.1468 7175.87 2236.71 9635.68 9635.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 6.4e-05 512 160 520 279552 12.1342 6.70403 80.3818 290.41 389.786 389.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 0.001024 2048 190 1680 16320 1.36771 42.2244 52.3715 96.0068 96.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 3.2e-05 4096 110 2240 294912 804.369 228.031 2435.65 6778.06 10246.7 10247.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 6.4e-05 4096 320 8360 205056 147.589 76.2495 5842.02 2240.34 8306.47 8306.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 6.4e-05 512 160 520 276480 12.1112 6.66506 66.345 289.838 375.116 375.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 0.001024 2048 190 1680 16128 1.36214 34.5121 52.073 87.9925 88.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 3.2e-05 4096 110 2240 294912 798.212 226.524 2294.63 6734.12 10054.1 10054.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 6.4e-05 4096 320 8360 205824 146.715 75.8839 5483.61 2230.31 7936.79 7937.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 6.4e-05 512 160 520 276480 11.9998 6.64166 61.8869 286.509 367.192 367.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 0.001024 2048 190 1680 16128 1.36602 32.1773 52.3623 85.9482 86.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 3.2e-05 4096 110 2240 307200 796.521 227.738 4471.43 6746.77 12243 12243.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 6.4e-05 4096 320 8360 207200 147.612 76.3511 10425.1 2236.5 12885.8 12886.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 6.4e-05 512 160 520 283200 12.1544 6.75462 119.121 294.448 432.638 432.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 0.001024 2048 190 1680 16400 1.36426 61.82 52.2783 115.504 115.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 3.2e-05 4096 110 2240 300800 801.533 228.265 2982.07 6789.94 10802.4 10802.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 6.4e-05 4096 320 8360 206400 148.441 76.394 7059.6 2243.99 9528.7 9528.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 6.4e-05 512 160 520 281600 12.0945 6.72467 80.8436 291.592 391.409 391.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 0.001024 2048 190 1680 16200 1.35699 41.9408 52.0597 95.3972 95.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 3.2e-05 4096 110 2240 307200 796.57 227.883 2700.24 6772.71 10498 10498.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 6.4e-05 4096 320 8360 206400 148.524 76.405 6356.71 2245.37 8827.3 8827.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 6.4e-05 512 160 520 283200 12.175 6.76003 71.0633 290.549 380.699 380.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 0.001024 2048 190 1680 16200 1.36602 36.5437 52.3382 90.2907 90.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 3.2e-05 4096 110 2240 294400 800.562 227.659 2341.6 6753.6 10124 10124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 6.4e-05 4096 320 8360 204800 147.585 76.1388 5588.57 2235.53 8048.09 8048.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 6.4e-05 512 160 520 275200 12.0754 6.65328 63.2905 287.285 369.462 369.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 0.001024 2048 190 1680 16000 1.36192 33.1099 52.0187 86.5327 86.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 440 3.2e-05 4096 110 2208 307200 796.84 227.285 6284.69 6762.89 14072.3 14072.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 6.4e-05 4096 320 8352 207872 146.767 76.2395 8635.48 2238.08 11096.9 11097.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 6.4e-05 512 160 528 283136 12.1235 6.73853 97.7215 293.582 410.329 410.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 0.001024 2048 190 1680 16544 1.37802 51.0177 52.5456 104.986 105.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 440 3.2e-05 4096 110 2208 307200 797.623 227.347 5856.5 6756.36 13644.9 13645.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 930 6.4e-05 4096 320 8352 207872 147.054 76.274 5515.06 2241.94 7980.6 7980.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 6.4e-05 512 160 528 282624 12.1569 6.74221 63.1772 292.696 374.937 375.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 0.001024 2048 190 1680 16512 1.3719 32.916 52.4913 86.8225 86.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 440 3.2e-05 4096 110 2208 304128 798.588 227.881 5676.64 6773.71 13477.4 13477.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 930 6.4e-05 4096 320 8352 207360 146.591 76.1691 4553.09 2233.76 7009.89 7010.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 6.4e-05 512 160 528 282624 12.1083 6.73635 52.1871 291.56 362.748 362.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 0.001024 2048 190 1680 16416 1.36262 27.2628 52.3213 80.991 81.0488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 3.2e-05 4096 110 2208 307200 798.709 227.793 3553.36 6756.61 11337.1 11337.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 6.4e-05 4096 320 8352 207680 147.849 76.4307 8360.56 2237.16 10822.3 10822.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 6.4e-05 512 160 528 282880 12.185 6.75206 94.8247 293.412 407.334 407.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 0.001024 2048 190 1680 16520 1.37421 49.2651 52.4516 103.134 103.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 3.2e-05 4096 110 2208 307200 798.228 227.551 5173.54 6776.51 12976.4 12976.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 6.4e-05 4096 320 8352 207360 147.576 76.3534 5442.09 2239.22 7905.51 7905.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 6.4e-05 512 160 528 282880 12.1436 6.74285 61.9622 290.505 371.509 371.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 0.001024 2048 190 1680 16480 1.37216 32.6001 52.4514 86.4658 86.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 440 3.2e-05 4096 110 2208 303360 801.19 227.89 5055.78 6756.7 12842.2 12842.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 6.4e-05 4096 320 8352 207360 147.708 76.3495 4445.91 2235.78 6906.03 6906.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 6.4e-05 512 160 528 280320 12.1954 6.74634 51.326 291.775 362.2 362.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 0.001024 2048 190 1680 16440 1.37245 26.6056 52.4447 80.4672 80.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 3.2e-05 4096 110 2208 305664 797.69 227.649 4887.14 6762.16 12675.3 12675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 6.4e-05 4096 320 8352 207744 146.923 76.3005 11562 2237.39 14022.9 14023.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 6.4e-05 512 160 528 282624 12.1228 6.73878 130.118 291.668 440.803 440.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 0.001024 2048 190 1680 16512 1.36835 68.9937 52.4924 122.899 122.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 3.2e-05 4096 110 2208 304128 798.075 227.894 3061.59 6792.57 10880.7 10881.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 6.4e-05 4096 320 8352 207360 146.535 76.1534 7277.69 2233.6 9734.27 9734.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 6.4e-05 512 160 528 282624 12.0927 6.73514 84.1683 291.536 394.69 394.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 0.001024 2048 190 1680 16416 1.36461 43.4708 52.3164 97.1977 97.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 3.2e-05 4096 110 2208 304128 797.148 227.36 2472.92 6773.49 10271.5 10272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 6.4e-05 4096 320 8352 207360 147.384 76.3562 5886.24 2239.92 8350.18 8350.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 6.4e-05 512 160 528 281088 12.1241 6.72794 68.457 289.885 377.353 377.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 0.001024 2048 190 1680 16416 1.36835 35.031 52.4824 88.9254 88.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 3.2e-05 4096 110 2208 301056 799.198 227.553 7051.72 6760.06 14839.1 14839.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 6.4e-05 4096 320 8352 207360 146.639 76.1241 4968.05 2235.19 7426.28 7426.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 6.4e-05 512 160 528 279552 12.1257 6.70736 57.8545 292.201 369.043 369.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 0.001024 2048 190 1680 16320 1.37011 29.4296 52.3306 83.1731 83.2315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 3.2e-05 4096 110 2208 304640 801.189 228.244 4510.26 6787.74 12328 12328.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 6.4e-05 4096 320 8352 207424 147.865 76.4387 10641.4 2238.36 13104.3 13104.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 6.4e-05 512 160 528 282240 12.1611 6.74816 120.942 290.384 430.39 430.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 0.001024 2048 190 1680 16520 1.37216 63.4286 52.5004 117.345 117.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 3.2e-05 4096 110 2208 304640 799.308 227.991 2867.78 6793.29 10688.9 10689.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 6.4e-05 4096 320 8352 206976 147.271 76.2431 6739.75 2237.89 9201.42 9201.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 6.4e-05 512 160 528 281344 12.1685 6.74342 79.5314 293.452 392.049 392.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 0.001024 2048 190 1680 16464 1.37206 40.2412 52.5361 94.1936 94.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 3.2e-05 4096 110 2208 301056 808.409 229.85 2331.63 6814.24 10184.7 10185.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 6.4e-05 4096 320 8352 206976 147.926 76.2812 5545.73 2238.97 8009.18 8009.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 6.4e-05 512 160 528 282240 12.1844 6.75114 65.1934 288.995 373.279 373.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 0.001024 2048 190 1680 16296 1.36397 32.8083 52.2409 86.4573 86.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 3.2e-05 4096 110 2208 301056 804.654 229.007 2115.85 6828.39 9978.47 9978.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 6.4e-05 4096 320 8352 206080 147.832 76.381 4993.47 2244.18 7462.13 7462.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 6.4e-05 512 160 528 279552 12.2359 6.73382 58.0086 292.577 369.708 369.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 0.001024 2048 190 1680 16352 1.37216 29.9172 52.5439 83.8765 83.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 3.2e-05 4096 110 2208 307200 796.994 227.367 4406.54 6762.57 12194.1 12194.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 6.4e-05 4096 320 8352 207872 147.112 76.2368 10125.8 2238.23 12587.7 12587.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 6.4e-05 512 160 528 282624 12.1457 6.73933 120.781 295.659 435.483 435.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 0.001024 2048 190 1680 16512 1.37914 60.6085 52.5381 114.57 114.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 3.2e-05 4096 110 2208 303104 799.517 227.658 2828.71 6788.94 10645.4 10645.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 6.4e-05 4096 320 8352 207872 146.705 76.1631 6478.9 2237.21 8939.23 8939.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 6.4e-05 512 160 528 280576 12.148 6.72973 76.7206 291.733 387.489 387.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 0.001024 2048 190 1680 16384 1.36749 38.358 52.3285 92.0967 92.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 3.2e-05 4096 110 2208 301056 798.792 227.577 2365.02 6757.68 10149.7 10150.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 6.4e-05 4096 320 8352 207360 146.626 76.1413 5328.77 2234.48 7786.28 7786.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 6.4e-05 512 160 528 279552 12.1318 6.70682 64.5337 291.063 374.593 374.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 0.001024 2048 190 1680 16320 1.36602 31.6717 52.3121 85.3918 85.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 3.2e-05 4096 110 2208 303104 799.463 227.699 2101.31 6795.58 9924.62 9925.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 6.4e-05 4096 320 8352 206848 146.477 76.0433 4674.98 2234.66 7132.43 7132.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 6.4e-05 512 160 528 278528 12.2535 6.73424 55.9931 292.052 367.194 367.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 0.001024 2048 190 1680 16128 1.35968 27.8157 52.0213 81.2385 81.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 3.2e-05 4096 110 2208 306432 798.622 227.925 4339.99 6761.28 12128.4 12128.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 6.4e-05 4096 320 8352 207360 147.959 76.3979 10264.1 2237.67 12726.4 12726.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 6.4e-05 512 160 528 282240 12.2072 6.7408 117.15 292.505 428.76 428.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 0.001024 2048 190 1680 16488 1.36806 60.8018 52.4492 114.661 114.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 3.2e-05 4096 110 2208 304128 797.299 227.398 2978.95 6749.96 10754.2 10754.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 6.4e-05 4096 320 8352 207360 147.44 76.3595 7094.28 2238.48 9556.84 9557.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 6.4e-05 512 160 528 281088 12.1255 6.73043 81.0679 289.765 389.846 389.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 0.001024 2048 190 1680 16416 1.3704 41.9957 52.4558 95.863 95.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 3.2e-05 4096 110 2208 304128 798.685 227.594 2528.18 6751.88 10306.9 10307.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 6.4e-05 4096 320 8352 205632 147.95 76.2578 5971.44 2236.46 8432.38 8432.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 6.4e-05 512 160 528 279936 12.2172 6.73997 68.7654 290.131 378.012 378.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 0.001024 2048 190 1680 16200 1.36019 35.3547 52.0737 88.8313 88.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 3.2e-05 4096 110 2208 294912 804.165 228.014 2464.32 6795.18 10292.3 10292.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 6.4e-05 4096 320 8352 205056 147.567 76.2199 5964.63 2240.08 8428.76 8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 6.4e-05 512 160 528 276480 12.1283 6.6703 67.8239 289.65 376.427 376.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 0.001024 2048 190 1680 16128 1.36166 35.1785 52.0675 88.649 88.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 3.2e-05 4096 110 2208 307200 797.217 227.58 4322.21 6763.52 12111.1 12111.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 6.4e-05 4096 320 8352 207360 147.582 76.3227 10178.9 2241.34 12644.5 12644.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 6.4e-05 512 160 528 282880 12.1453 6.74579 114.99 293.844 427.882 427.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 0.001024 2048 190 1680 16480 1.37158 59.8767 52.5026 113.793 113.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 3.2e-05 4096 110 2208 307200 795.551 227.527 3064.65 6758.28 10846.6 10847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 6.4e-05 4096 320 8352 207360 147.436 76.1898 7228.38 2240 9692.26 9692.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 6.4e-05 512 160 528 281600 12.1726 6.73526 82.3091 292.221 393.597 393.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 0.001024 2048 190 1680 16320 1.364 42.6273 52.2367 96.2702 96.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 3.2e-05 4096 110 2208 299520 807.677 229.229 2466.81 6818.28 10322.6 10323.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 6.4e-05 4096 320 8352 205440 147.703 76.3281 5921.84 2236.88 8383.03 8383.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 6.4e-05 512 160 528 280320 12.1604 6.73622 68.3079 289.844 377.208 377.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 0.001024 2048 190 1680 16320 1.37459 35.2649 52.4399 89.1249 89.1853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 3.2e-05 4096 110 2208 307200 796.047 227.557 2371.46 6784.86 10180.5 10181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 6.4e-05 4096 320 8352 204800 146.654 75.9108 5463.31 2229.59 7915.74 7915.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 6.4e-05 512 160 528 276480 12.0246 6.64694 62.7738 286.122 367.727 367.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 0.001024 2048 190 1680 16000 1.35373 32.307 51.8459 85.5476 85.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 440 3.2e-05 4096 110 2250 302080 806.081 229.046 6289.82 6826.75 14152.3 14152.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 6.4e-05 4096 320 8350 207104 147.401 76.3485 9003.49 2239.9 11467.4 11467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 6.4e-05 512 160 500 282624 12.132 6.7112 97.4205 293.386 409.807 409.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 0.001024 2048 190 1650 16576 1.37258 52.7913 52.437 106.645 106.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 440 3.2e-05 4096 110 2250 301056 808.979 229.623 5835.66 6822.78 13697.7 13698.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 930 6.4e-05 4096 320 8350 206848 147.745 76.3903 5709.43 2241.68 8175.53 8175.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 6.4e-05 512 160 500 282624 12.1398 6.72083 62.9696 291.637 373.622 373.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 0.001024 2048 190 1650 16512 1.36803 33.5488 52.3528 87.3123 87.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 440 3.2e-05 4096 110 2250 301056 805.758 229.071 5711.76 6826.11 13573.3 13573.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 930 6.4e-05 4096 320 8350 206592 147.213 76.3034 4666.76 2237.92 7128.47 7128.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 6.4e-05 512 160 500 281088 12.1812 6.71651 51.8185 292.611 363.481 363.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 0.001024 2048 190 1650 16512 1.36758 27.5847 52.4411 81.4365 81.4946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 3.2e-05 4096 110 2250 302080 808.306 229.723 3549.77 6836.35 11424.7 11425.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 6.4e-05 4096 320 8350 207040 148.201 76.507 8365.13 2242.39 10832.5 10832.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 6.4e-05 512 160 500 282240 12.2117 6.72973 91.1958 294.595 404.894 405.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 0.001024 2048 190 1650 16560 1.37229 48.8611 52.462 102.74 102.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 3.2e-05 4096 110 2250 302080 807.984 229.459 5118 6812.43 12968.5 12969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 6.4e-05 4096 320 8350 206720 148.092 76.43 5359.99 2242.67 7827.47 7827.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 6.4e-05 512 160 500 281600 12.2113 6.7256 58.6347 290.482 368.211 368.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 0.001024 2048 190 1650 16480 1.36566 31.415 52.3173 85.1406 85.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 440 3.2e-05 4096 110 2250 299520 809.643 229.447 5009.23 6799.77 12848.7 12849.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 6.4e-05 4096 320 8350 206400 148.534 76.4435 4455.02 2241.74 6922.01 6922.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 6.4e-05 512 160 500 280320 12.1844 6.71949 49.264 290.782 359.108 359.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 0.001024 2048 190 1650 16440 1.36768 26.3325 52.3185 80.0625 80.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 440 3.2e-05 4096 110 2250 302080 807.852 229.433 4897.62 6833.86 12769.4 12769.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 930 6.4e-05 4096 320 8350 206080 148.348 76.3222 3844.61 2248.74 6318.29 6318.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 6.4e-05 512 160 500 281600 12.1946 6.71744 42.7546 291.337 353.164 353.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 0.001024 2048 190 1650 16320 1.36506 22.5381 52.1395 76.0849 76.1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 3.2e-05 4096 110 2250 301056 806.606 229.372 4792.57 6806.21 12635.3 12635.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 6.4e-05 4096 320 8350 206976 147.586 76.415 11337.5 2239.73 13801.5 13801.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 6.4e-05 512 160 500 281856 12.1534 6.7263 122.247 293.611 434.889 435.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 0.001024 2048 190 1650 16560 1.37139 66.7794 52.4427 120.637 120.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 3.2e-05 4096 110 2250 301056 805.012 229.106 2987.01 6827.1 10848.8 10849.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 6.4e-05 4096 320 8350 206592 147.211 76.325 7030.19 2238.3 9492.3 9492.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 6.4e-05 512 160 500 281088 12.1817 6.71315 78.0391 293.688 390.78 390.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 0.001024 2048 190 1650 16512 1.36838 41.6348 52.4477 95.4941 95.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 3.2e-05 4096 110 2250 299520 806.889 229.326 2430.64 6817.03 10284.4 10284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 6.4e-05 4096 320 8350 206208 148.141 76.4844 5746.27 2244.1 8215.27 8215.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 6.4e-05 512 160 500 281088 12.1382 6.7119 64.003 291.804 374.814 374.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 0.001024 2048 190 1650 16416 1.36787 33.9818 52.304 87.6977 87.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 3.2e-05 4096 110 2250 294912 813.838 229.8 6794.79 6825.33 14664.3 14664.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 6.4e-05 4096 320 8350 205824 147.877 76.3286 4887.85 2243.34 7355.66 7355.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 6.4e-05 512 160 500 279552 12.1331 6.68816 54.7269 292.17 365.874 366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 0.001024 2048 190 1650 16320 1.36358 28.8379 52.1863 82.4295 82.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 3.2e-05 4096 110 2250 301056 808.012 229.525 4416.13 6805.61 12259.9 12260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 6.4e-05 4096 320 8350 206976 148.185 76.4844 10398.1 2240.14 12863.2 12863.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 6.4e-05 512 160 500 282240 12.1743 6.73178 112.699 293.493 425.252 425.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 0.001024 2048 190 1650 16576 1.37216 61.0463 52.5009 114.96 115.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 3.2e-05 4096 110 2250 301056 806.108 229.263 2813.35 6831.95 10681.2 10681.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 6.4e-05 4096 320 8350 206080 148 76.3416 6591.67 2242.75 9059.03 9059.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 6.4e-05 512 160 500 281344 12.1872 6.7208 74.8992 293.445 387.404 387.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 0.001024 2048 190 1650 16464 1.36554 38.9735 52.3975 92.777 92.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 3.2e-05 4096 110 2250 301056 808.269 229.837 2315.49 6813.57 10167.8 10168.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 6.4e-05 4096 320 8350 205632 148.871 76.4214 5392.45 2245.77 7863.79 7864.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 6.4e-05 512 160 500 282240 12.1815 6.732 61.1401 292.127 372.339 372.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 0.001024 2048 190 1650 16464 1.37216 31.9351 52.551 85.9012 85.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 3.2e-05 4096 110 2250 301056 804.719 229.085 2091.82 6834.39 9960.58 9961.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 6.4e-05 4096 320 8350 206080 147.833 76.3828 4880.28 2244.19 7348.95 7349.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 6.4e-05 512 160 500 279552 12.2428 6.71386 54.111 292.568 365.787 365.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 0.001024 2048 190 1650 16352 1.36845 28.855 52.4051 82.673 82.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 3.2e-05 4096 110 2250 301056 808.3 229.607 4374.57 6822.45 12235.5 12236.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 6.4e-05 4096 320 8350 206848 147.744 76.3716 10089.1 2241.79 12555.3 12555.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 6.4e-05 512 160 500 282624 12.1586 6.72272 114.577 291.631 425.251 425.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 0.001024 2048 190 1650 16512 1.3687 59.6929 52.3612 113.468 113.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 3.2e-05 4096 110 2250 299008 807.272 229.143 2828.57 6838.39 10703.9 10704.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 6.4e-05 4096 320 8350 206848 147.379 76.2963 6560.64 2244.54 9029.12 9029.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 6.4e-05 512 160 500 280576 12.149 6.70534 73.7465 291.91 384.667 384.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 0.001024 2048 190 1650 16384 1.36211 38.6785 52.2322 92.3173 92.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 3.2e-05 4096 110 2250 294912 813.177 229.826 2372.19 6830.26 10246 10246.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 6.4e-05 4096 320 8350 205824 147.868 76.3085 5427.44 2244.95 7896.82 7897.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 6.4e-05 512 160 500 279552 12.1263 6.68102 62.5471 292.325 373.835 373.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 0.001024 2048 190 1650 16320 1.36192 32.256 52.2303 85.8917 85.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 3.2e-05 4096 110 2250 294912 819.017 230.595 2111.18 6882.93 10044.3 10044.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 6.4e-05 4096 320 8350 204800 148.106 76.3284 4721.8 2245.45 7191.95 7192.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 6.4e-05 512 160 500 278528 12.2491 7.17443 54.8075 292.025 366.411 366.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 0.001024 2048 190 1650 16128 1.35629 27.4329 51.877 80.709 80.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 3.2e-05 4096 110 2250 301824 807.755 229.653 4495.57 6810.5 12344.1 12344.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 6.4e-05 4096 320 8350 206784 148.383 76.4805 10646.1 2241.08 13112.3 13112.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 6.4e-05 512 160 500 282240 12.1884 19.7964 116.162 294.133 442.437 442.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 0.001024 2048 190 1650 16560 1.37232 62.0708 52.5046 115.991 116.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 3.2e-05 4096 110 2250 299520 806.832 229.346 3180.05 6800.08 11016.9 11017.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 6.4e-05 4096 320 8350 206208 148.155 76.5059 7540.89 2244.97 10010.8 10011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 6.4e-05 512 160 500 281088 12.1287 6.7071 82.7118 291.884 393.589 393.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 0.001024 2048 190 1650 16416 1.36643 44.1713 52.3193 97.8985 97.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 3.2e-05 4096 110 2250 297216 815.275 230.151 2597.35 6844.29 10487.6 10488.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 6.4e-05 4096 320 8350 205632 147.953 76.2637 6203.09 2236.12 8663.69 8663.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 6.4e-05 512 160 500 279936 12.2208 6.71984 68.5951 291.048 378.739 378.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 0.001024 2048 190 1650 16416 1.37402 36.4769 52.5073 90.4005 90.4578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 3.2e-05 4096 110 2250 294912 804.256 228.075 2456.88 6776.83 10266.6 10267.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 6.4e-05 4096 320 8350 205056 147.611 76.2184 5810.61 2240.02 8274.73 8274.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 6.4e-05 512 160 500 276480 12.1123 6.65034 63.8376 289.643 372.398 372.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 0.001024 2048 190 1650 16128 1.35558 34.5742 51.9246 87.8973 87.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 3.2e-05 4096 110 2250 299520 806.914 229.894 2286.3 6822.05 10145.7 10146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 6.4e-05 4096 320 8350 204480 149.096 76.6103 5327.53 2243.89 7797.39 7797.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 6.4e-05 512 160 500 276480 12.3472 6.72202 59.15 293.211 371.589 371.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 0.001024 2048 190 1650 16200 1.36685 31.5048 52.3126 85.2278 85.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 3.2e-05 4096 110 2250 302080 806.94 229.494 4351.53 6812 12200.6 12201.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 6.4e-05 4096 320 8350 206720 148.102 76.432 10297.5 2242.76 12765.1 12765.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 6.4e-05 512 160 500 281600 12.199 6.72358 114.28 294.219 427.577 427.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 0.001024 2048 190 1650 16480 1.37254 60.6191 52.3119 114.348 114.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 3.2e-05 4096 110 2250 302080 806.744 229.401 3004.21 6814.12 10855.1 10855.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 6.4e-05 4096 320 8350 206080 148.316 76.3314 7013.2 2247.16 9485.28 9485.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 6.4e-05 512 160 500 281600 12.1833 6.71248 77.4142 292.231 388.698 388.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 0.001024 2048 190 1650 16320 1.36051 41.1559 52.1032 94.6623 94.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 3.2e-05 4096 110 2250 299520 807.685 229.248 2531.24 6807.31 10376.1 10376.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 6.4e-05 4096 320 8350 205440 147.709 76.3703 6066 2239.56 8529.9 8530.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 6.4e-05 512 160 500 280320 12.1667 6.7153 66.1184 292.189 377.348 377.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 0.001024 2048 190 1650 16320 1.36765 35.166 52.3589 88.9345 88.9917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 3.2e-05 4096 110 2250 296960 817.991 231.066 2314.72 6890.93 10255.3 10255.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 6.4e-05 4096 320 8350 202240 148.627 76.2236 5421.28 2242.1 7888.49 7888.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 6.4e-05 512 160 500 276480 12.0186 6.62109 60.2905 284.971 364.059 364.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 0.001024 2048 190 1650 16000 1.35213 32.3031 51.6783 85.3763 85.4355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 3.2e-05 4096 110 2250 281600 826.015 232.457 2112.84 6891.23 10063.1 10063.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 6.4e-05 4096 320 8350 204800 147.591 76.1615 5301.67 2235.71 7761.4 7761.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 6.4e-05 512 160 500 275200 12.0793 6.63114 57.7224 288.177 364.763 364.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 0.001024 2048 190 1650 16000 1.35613 30.9437 51.8809 84.2262 84.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 440 3.2e-05 4096 110 2220 304128 802.331 228.385 5610.62 6789.07 13431 13431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 6.4e-05 4096 320 8400 207616 146.804 76.1718 8337.69 2237.35 10798.3 10798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 6.4e-05 512 160 540 281600 12.1859 6.72154 98.4739 294.467 412.004 412.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 0.001024 2048 190 1680 16544 1.37462 49.1359 52.4908 103.044 103.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 440 3.2e-05 4096 110 2220 303104 806.107 228.788 5197.98 6805.43 13038.9 13039.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 930 6.4e-05 4096 320 8400 207360 147.116 76.2127 5432.03 2240.48 7896.13 7896.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 6.4e-05 512 160 540 281600 12.1887 6.71658 64.871 291.976 375.91 376.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 0.001024 2048 190 1680 16512 1.37405 32.4374 52.5314 86.3864 86.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 440 3.2e-05 4096 110 2220 301056 806.451 229.106 5038.69 6806.2 12881 12881.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 930 6.4e-05 4096 320 8400 206592 147.189 76.1468 4384.71 2237.68 6846.01 6846.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 6.4e-05 512 160 540 281088 12.1674 6.71459 53.8573 292.356 365.253 365.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 0.001024 2048 190 1680 16416 1.36982 26.2115 52.3174 79.9405 79.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 440 3.2e-05 4096 110 2220 299008 808.46 229.141 4927.48 6813.57 12779.3 12779.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 930 6.4e-05 4096 320 8400 206848 147.748 76.2132 3811.3 2242.58 6278.11 6278.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 6.4e-05 512 160 540 280576 12.1524 6.71082 46.4127 292.929 358.364 358.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 0.001024 2048 190 1680 16384 1.36749 22.6284 52.3267 76.3687 76.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 3.2e-05 4096 110 2220 304640 802.033 228.782 4836.42 6788.67 12656.5 12657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 6.4e-05 4096 320 8400 207680 147.452 76.3114 11401.2 2238.66 13863.9 13864.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 6.4e-05 512 160 540 281600 12.2233 6.75011 133.751 291.839 444.721 444.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 0.001024 2048 190 1680 16520 1.37011 68.0305 52.4869 121.929 121.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 3.2e-05 4096 110 2220 304640 801.185 228.517 7243.35 6809.84 15083.5 15084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 6.4e-05 4096 320 8400 207360 147.366 76.2309 7090.64 2240.99 9555.5 9555.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 6.4e-05 512 160 540 281600 12.1984 6.72198 85.8775 290.648 395.602 395.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 0.001024 2048 190 1680 16480 1.37418 42.1371 52.4925 96.0458 96.1065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 3.2e-05 4096 110 2220 299520 808.562 229.435 6945.34 6798.96 14782.9 14783.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 6.4e-05 4096 320 8400 207360 147.456 76.3317 5801.31 2236.08 8261.43 8261.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 6.4e-05 512 160 540 280320 12.1956 6.71744 70.2508 292.014 381.334 381.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 0.001024 2048 190 1680 16440 1.3711 34.5964 52.449 88.458 88.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 440 3.2e-05 4096 110 2220 302080 807.228 229.416 6883.05 6832.73 14753 14753.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 6.4e-05 4096 320 8400 207360 147.17 76.1365 4921.48 2240.02 7385.08 7385.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 6.4e-05 512 160 540 281600 12.1996 6.71136 60.639 292.211 371.922 372.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 0.001024 2048 190 1680 16320 1.36298 28.887 52.2404 82.5354 82.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 3.2e-05 4096 110 2220 302592 803.317 228.719 4404.4 6813.81 12250.8 12251.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 6.4e-05 4096 320 8400 207360 147.074 76.2381 10460 2239.22 12922.8 12923.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 6.4e-05 512 160 540 281088 12.1805 6.74992 122.47 291.407 432.961 433.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 0.001024 2048 190 1680 16512 1.37126 62.1592 52.488 116.059 116.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 3.2e-05 4096 110 2220 301056 805.079 229.097 2758.79 6812.34 10605.9 10606.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 6.4e-05 4096 320 8400 206592 147.185 76.168 6544.82 2239.79 9008.24 9008.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 6.4e-05 512 160 540 281088 12.1673 6.74058 81.7536 290.441 391.257 391.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 0.001024 2048 190 1680 16416 1.36752 39.1107 52.3673 92.8888 92.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 3.2e-05 4096 110 2220 299520 806.95 229.307 2247.71 6797.58 10082.1 10082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 6.4e-05 4096 320 8400 207360 147.155 76.2287 5416.3 2237.91 7877.86 7878.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 6.4e-05 512 160 540 278784 12.209 6.73178 65.595 291.881 376.57 376.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 0.001024 2048 190 1680 16416 1.36979 31.9122 52.439 85.7637 85.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 3.2e-05 4096 110 2220 294912 813.773 229.786 5889.57 6829.81 13763.5 13764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 6.4e-05 4096 320 8400 205824 148.071 76.1842 4850.84 2244.79 7320.14 7320.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 6.4e-05 512 160 540 279552 12.1291 6.68666 58.6207 292.06 369.653 369.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 0.001024 2048 190 1680 16320 1.36397 28.6324 52.3612 82.3977 82.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 3.2e-05 4096 110 2220 299520 808.255 229.203 5879.96 6805.15 13723.1 13723.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 6.4e-05 4096 320 8400 205440 147.751 76.1997 4199.22 2238.89 6662.32 6662.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 6.4e-05 512 160 540 280320 12.1703 6.71539 51.7844 292.614 363.437 363.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 0.001024 2048 190 1680 16320 1.37395 24.6702 52.4835 78.571 78.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 3.2e-05 4096 110 2220 302848 804.771 228.861 4226.84 6807.48 12068.5 12069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 6.4e-05 4096 320 8400 207424 147.577 76.2942 10003.4 2238.31 12465.8 12466.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 6.4e-05 512 160 540 281344 12.2077 6.75014 120.706 292.411 432.23 432.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 0.001024 2048 190 1680 16520 1.37216 59.5354 52.499 113.448 113.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 3.2e-05 4096 110 2220 301056 806.143 229.283 2680.99 6807 10524 10524.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 6.4e-05 4096 320 8400 206976 147.014 76.2153 6330.34 2236.13 8789.97 8790.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 6.4e-05 512 160 540 281344 12.1765 6.73974 77.4973 292.462 389.037 389.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 0.001024 2048 190 1680 16464 1.37002 37.8284 52.4912 91.735 91.7919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 3.2e-05 4096 110 2220 301056 808.364 229.793 2256.97 6806.29 10102 10102.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 6.4e-05 4096 320 8400 206976 147.734 76.2207 5340.92 2236.17 7801.31 7801.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 6.4e-05 512 160 540 279552 12.2932 6.75392 65.2674 291.82 376.289 376.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 0.001024 2048 190 1680 16296 1.36285 31.3553 52.181 84.9439 85.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 3.2e-05 4096 110 2220 301056 804.695 228.982 1988.94 6833.82 9857.02 9857.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 6.4e-05 4096 320 8400 206080 147.682 76.1859 4667.33 2243.92 7135.4 7135.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 6.4e-05 512 160 540 279552 12.2381 6.73856 56.8617 290.011 366.007 366.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 0.001024 2048 190 1680 16352 1.37338 28.2849 52.5352 82.2386 82.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 3.2e-05 4096 110 2220 295680 806.745 228.673 1741.93 6805.64 9583.56 9584.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 6.4e-05 4096 320 8400 206080 147.934 76.26 4124.29 2239.74 6588.5 6588.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 6.4e-05 512 160 540 277760 12.1651 6.68627 50.5843 289.402 358.989 359.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 0.001024 2048 190 1680 16240 1.37011 23.8869 52.3897 77.6887 77.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 3.2e-05 4096 110 2220 303104 804.845 228.745 4018.6 6826.49 11879.2 11879.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 6.4e-05 4096 320 8400 207360 147.076 76.204 9201.73 2241.16 11666.4 11666.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 6.4e-05 512 160 540 281600 12.199 6.73587 116.179 292.037 427.305 427.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 0.001024 2048 190 1680 16512 1.37117 55.2168 52.5452 109.174 109.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 3.2e-05 4096 110 2220 299008 807.353 229.099 2713.1 6832.14 10582.3 10582.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 6.4e-05 4096 320 8400 206848 147.733 76.2061 6177.87 2242.42 8644.5 8644.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 6.4e-05 512 160 540 280576 12.156 6.72627 78.1986 291.852 389.091 389.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 0.001024 2048 190 1680 16384 1.36602 36.6715 52.3271 90.4057 90.4643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 3.2e-05 4096 110 2220 294912 813.206 229.866 2227.13 6849.63 10120.4 10120.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 6.4e-05 4096 320 8400 205824 148.089 76.1618 5096.06 2245.01 7565.59 7565.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 6.4e-05 512 160 540 279552 12.1234 6.70131 64.6241 292.079 375.685 375.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 0.001024 2048 190 1680 16320 1.36397 30.2469 52.3655 84.0175 84.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 3.2e-05 4096 110 2220 294912 818.842 230.564 2069.45 6884.48 10003.9 10004.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 6.4e-05 4096 320 8400 204800 148.058 76.0441 4564.06 2245.95 7034.37 7034.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 6.4e-05 512 160 540 278528 12.2535 6.72768 59.1437 291.437 369.721 369.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 0.001024 2048 190 1680 16128 1.35728 26.8157 52.0292 80.2444 80.3021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 3.2e-05 4096 110 2220 296960 818.022 231.068 1903.89 6890.08 9843.64 9844.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 6.4e-05 4096 320 8400 204800 146.673 75.9324 4180.34 2227.96 6631.17 6631.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 6.4e-05 512 160 540 276480 12.0106 6.64371 53.946 290.063 362.821 362.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 0.001024 2048 190 1680 16000 1.35258 24.563 51.8085 77.7667 77.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 440 3.2e-05 4096 110 2240 300032 811.594 229.986 5399.63 6831.56 13273.4 13273.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 6.4e-05 4096 320 8384 207360 146.836 76.1778 8189.92 2238.26 10651.5 10651.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 6.4e-05 512 160 512 284672 12.0365 6.71603 90.5758 294.631 404.114 404.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 0.001024 2048 190 1664 16576 1.37603 48.2649 52.492 102.176 102.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 440 3.2e-05 4096 110 2240 299008 826.155 230.342 4993.05 6879 12929.1 12929.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 930 6.4e-05 4096 320 8384 207360 147.149 76.2263 5253.04 2238.68 7715.35 7715.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 6.4e-05 512 160 512 284672 12.0569 6.71357 58.5628 293.605 371.097 371.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 0.001024 2048 190 1664 16512 1.37264 30.9732 52.4124 84.8011 84.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 440 3.2e-05 4096 110 2240 297984 814.658 230.045 4853.97 6844.96 12744.2 12744.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 930 6.4e-05 4096 320 8384 206592 147.152 76.1492 4323.68 2239.61 6786.87 6787.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 6.4e-05 512 160 512 284160 12.0364 6.7175 49.135 292.258 360.305 360.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 0.001024 2048 190 1664 16512 1.37469 25.6728 52.5451 79.635 79.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 440 3.2e-05 4096 110 2240 294912 820.35 230.651 4733.07 6857.8 12642.5 12643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 930 6.4e-05 4096 320 8384 206848 147.775 76.2034 3743.4 2242.8 6210.44 6210.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 6.4e-05 512 160 512 282624 12.073 6.70464 42.1371 291.626 352.697 352.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 0.001024 2048 190 1664 16384 1.36483 21.9685 52.2557 75.6319 75.6891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 3.2e-05 4096 110 2240 300800 810.294 230.283 4639.27 6844.41 12524.8 12525.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 6.4e-05 4096 320 8384 207360 147.972 76.3033 10979 2238.93 13442.5 13442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 6.4e-05 512 160 512 284800 12.0898 6.73658 119.684 290.66 429.327 429.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 0.001024 2048 190 1664 16560 1.37216 65.0373 52.7089 119.162 119.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 3.2e-05 4096 110 2240 299520 813.979 230.384 6735.76 6864.51 14645.2 14645.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 6.4e-05 4096 320 8384 207360 147.557 76.2332 6668.03 2240.99 9133.08 9133.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 6.4e-05 512 160 512 284160 12.0853 6.72358 76.6968 293.08 388.748 388.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 0.001024 2048 190 1664 16480 1.36586 39.4041 52.4206 93.2333 93.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 3.2e-05 4096 110 2240 295680 819.463 230.739 6503.21 6846.65 14400.7 14401.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 6.4e-05 4096 320 8384 206400 148.217 76.4061 5506.99 2243.43 7975.32 7975.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 6.4e-05 512 160 512 282240 12.1123 6.7175 61.9215 290.901 371.807 371.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 0.001024 2048 190 1664 16440 1.36525 32.8076 52.4235 86.6396 86.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 440 3.2e-05 4096 110 2240 296960 818.441 231.284 6467.38 6893.52 14411.2 14411.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 6.4e-05 4096 320 8384 207360 147.452 76.1899 4749.9 2241.97 7215.78 7216.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 6.4e-05 512 160 512 284160 12.08 6.71674 54.7211 293.086 366.759 366.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 0.001024 2048 190 1664 16320 1.37078 27.7018 52.2063 81.324 81.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 440 3.2e-05 4096 110 2240 294400 816.418 230.706 6190.03 6859.59 14097.3 14097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 930 6.4e-05 4096 320 8384 206400 148.221 76.2926 4329.79 2244.03 6798.6 6798.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 6.4e-05 512 160 512 281600 12.1142 6.70355 48.9794 290.863 358.814 358.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 0.001024 2048 190 1664 16400 1.37011 25.8852 52.5255 79.8245 79.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 3.2e-05 4096 110 2240 299520 809.61 230.015 4247.12 6841.55 12128.9 12129.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 6.4e-05 4096 320 8384 206976 147.433 76.2653 10081.1 2241.45 12546.5 12546.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 6.4e-05 512 160 512 284160 12.0443 6.72483 110.349 293.724 423.001 423.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 0.001024 2048 190 1664 16560 1.3681 59.6019 52.5539 113.567 113.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 3.2e-05 4096 110 2240 297984 813.606 230.08 2646.52 6838.88 10529.7 10530.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 6.4e-05 4096 320 8384 206592 147.141 76.1718 6304.72 2237.68 8765.97 8766.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 6.4e-05 512 160 512 284160 12.0471 6.71274 73.7034 292.084 384.702 384.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 0.001024 2048 190 1664 16512 1.37216 37.3353 52.4985 91.2483 91.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 3.2e-05 4096 110 2240 294912 817.826 230.947 2154.17 6872.77 10076.3 10076.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 6.4e-05 4096 320 8384 206208 148.113 76.3687 5189.61 2246.21 7660.57 7660.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 6.4e-05 512 160 512 283392 12.0256 6.70576 59.3403 290.765 368.994 369.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 0.001024 2048 190 1664 16416 1.37011 30.7102 52.4117 84.5358 84.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 3.2e-05 4096 110 2240 294912 813.45 229.817 1927.55 6844.04 9815.44 9815.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 6.4e-05 4096 320 8384 205824 148.07 76.1738 4577.28 2243.12 7044.91 7045.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 6.4e-05 512 160 512 282624 11.9923 6.6856 51.8922 291.648 362.373 362.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 0.001024 2048 190 1664 16320 1.3655 27.2279 52.2487 80.8855 80.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 3.2e-05 4096 110 2240 291840 823.134 231.906 5488.55 6887.78 13431.9 13432.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 6.4e-05 4096 320 8384 205440 147.726 76.1609 4036.08 2238.87 6499.1 6499.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 6.4e-05 512 160 512 280320 12.168 6.71075 45.9399 290.259 355.231 355.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 0.001024 2048 190 1664 16320 1.36371 23.6939 52.4124 77.5118 77.5718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 3.2e-05 4096 110 2240 299264 812.367 230.338 3997.3 6830.46 11871.1 11871.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 6.4e-05 4096 320 8384 206976 148.398 76.3396 9475.73 2242.03 11942.8 11943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 6.4e-05 512 160 512 284032 12.1102 6.72973 106.414 293.202 418.614 418.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 0.001024 2048 190 1664 16520 1.37011 56.0127 52.4592 109.882 109.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 3.2e-05 4096 110 2240 297472 816.413 230.604 2542.91 6864.67 10455.2 10455.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 6.4e-05 4096 320 8384 206080 147.827 76.3241 6013.55 2240.91 8478.89 8479.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 6.4e-05 512 160 512 283136 12.0972 6.72048 68.9247 292.192 380.094 380.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 0.001024 2048 190 1664 16464 1.37021 35.8198 52.4186 89.6529 89.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 3.2e-05 4096 110 2240 295680 820.032 231.746 2142.46 6866.5 10061.3 10061.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 6.4e-05 4096 320 8384 205632 148.848 76.4383 5076.73 2244.22 7546.51 7546.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 6.4e-05 512 160 512 282240 12.1875 6.72973 57.9784 292.64 369.69 369.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 0.001024 2048 190 1664 16296 1.36403 30.4439 52.1269 83.9774 84.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 3.2e-05 4096 110 2240 293888 818.552 231.751 1877.57 6906.18 9834.64 9835.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 6.4e-05 4096 320 8384 206080 147.646 76.1649 4461.12 2242.42 6927.62 6927.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 6.4e-05 512 160 512 283136 12.0738 6.71389 50.9483 292.752 362.646 362.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 0.001024 2048 190 1664 16352 1.37158 26.0653 52.4268 79.9056 79.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 3.2e-05 4096 110 2240 286720 823.617 232.043 1641.99 6902.6 9600.82 9601.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 6.4e-05 4096 320 8384 206080 147.886 76.2365 3961.58 2240.05 6426.02 6426.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 6.4e-05 512 160 512 277760 12.1519 6.67014 44.4701 290.161 353.61 353.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 0.001024 2048 190 1664 16240 1.36774 23.3923 52.3167 77.1213 77.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 3.2e-05 4096 110 2240 299008 814.267 230.312 3956.27 6869.68 11871.1 11871.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 6.4e-05 4096 320 8384 207360 147.121 76.206 9144.65 2240.96 11609.2 11609.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 6.4e-05 512 160 512 284672 12.0596 6.71574 107.564 293.864 420.359 420.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 0.001024 2048 190 1664 16512 1.37002 54.0991 52.4639 107.974 108.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 3.2e-05 4096 110 2240 294912 818.747 230.641 2635.66 6863.29 10548.9 10549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 6.4e-05 4096 320 8384 206848 147.717 76.2148 6006.97 2244.51 8475.67 8475.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 6.4e-05 512 160 512 282624 12.0664 6.70397 70.9446 292.832 382.702 382.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 0.001024 2048 190 1664 16384 1.36589 35.3655 52.2918 89.0671 89.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 3.2e-05 4096 110 2240 294912 813.344 229.877 2196.75 6848.85 10089.4 10089.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 6.4e-05 4096 320 8384 205824 148.029 76.1859 4937.1 2244.72 7406.31 7406.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 6.4e-05 512 160 512 282624 12.0039 6.68672 58.857 288.629 366.334 366.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 0.001024 2048 190 1664 16320 1.36608 29.3623 52.2813 83.0544 83.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 3.2e-05 4096 110 2240 294912 819.19 230.587 2026.33 6858.49 9935.2 9935.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 6.4e-05 4096 320 8384 204800 148.144 76.0651 4434.36 2243.69 6902.54 6902.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 6.4e-05 512 160 512 282624 12.0799 6.70317 54.2592 288.862 362.065 362.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 0.001024 2048 190 1664 16128 1.35558 26.4028 51.9052 79.7081 79.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 3.2e-05 4096 110 2240 296960 818.023 231.075 1888.92 6890.2 9828.8 9829.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 6.4e-05 4096 320 8384 204800 146.645 75.9406 4067.21 2228 6518.07 6518.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 6.4e-05 512 160 512 276480 12.0172 6.62445 48.8448 288.763 356.409 356.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 0.001024 2048 190 1664 16000 1.35168 24.3651 51.7344 77.4949 77.5536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 3.2e-05 4096 110 2240 282624 821.702 231.11 1705.08 6881.02 9639.49 9640.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 6.4e-05 4096 320 8384 202752 149.034 76.0479 3740.29 2245.49 6211.14 6211.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 6.4e-05 512 160 512 276480 12.018 6.62144 45.9898 285.595 350.38 350.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 0.001024 2048 190 1664 16128 1.36198 22.9915 52.2607 76.6578 76.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 3.2e-05 4096 110 2304 296960 822.086 231.205 6742.96 6864.37 14661.2 14661.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 930 6.4e-05 4096 320 8448 207104 147.478 76.1555 8196.97 2240.78 10661.7 10661.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 6.4e-05 512 160 512 283136 12.1867 6.72723 138.335 291.175 448.577 448.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1050 0.001024 2048 190 1664 16592 1.37421 47.9662 52.4924 101.878 101.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 440 3.2e-05 4096 110 2304 296960 818.052 230.967 5997.39 6872.85 13919.9 13920.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 6.4e-05 4096 320 8448 206848 147.293 76.0867 9131.08 2243.51 11598.3 11598.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 6.4e-05 512 160 512 283136 12.1084 6.71229 103.415 291.972 414.371 414.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 0.001024 2048 190 1664 16576 1.37421 54.3127 52.5579 108.287 108.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 440 3.2e-05 4096 110 2304 296960 819.505 231.005 5557.41 6873.38 13481.9 13482.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 6.4e-05 4096 320 8448 206848 147.527 76.0241 5920.26 2244.02 8388.11 8388.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 6.4e-05 512 160 512 282624 12.1477 6.71869 70.4354 292.906 382.363 382.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 0.001024 2048 190 1664 16512 1.36614 35.2012 52.4701 89.0804 89.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 440 3.2e-05 4096 110 2304 294912 818.386 231.387 5379.17 6884.99 13314.5 13315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 930 6.4e-05 4096 320 8448 205824 147.617 75.9822 4810.95 2242.41 7277.23 7277.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 6.4e-05 512 160 512 282624 12.1212 6.71693 57.9182 292.214 369.127 369.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 0.001024 2048 190 1664 16512 1.37011 28.453 52.702 82.5663 82.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 440 3.2e-05 4096 110 2304 294912 819.729 230.639 5303.95 6876.5 13231.4 13231.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 930 6.4e-05 4096 320 8448 206848 147.522 76.0443 4323.81 2244.59 6792.23 6792.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 6.4e-05 512 160 512 280576 12.1562 6.70874 51.3171 293.352 363.69 363.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 0.001024 2048 190 1664 16384 1.36413 25.5843 52.2977 79.2919 79.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 440 3.2e-05 4096 110 2304 296960 818.865 231.246 5295.06 6880.23 13226 13226.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 930 6.4e-05 4096 320 8448 206080 148.042 76.0897 3946.07 2247.36 6417.82 6418.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 6.4e-05 512 160 512 281600 12.1967 6.71827 47.3183 293.301 359.688 359.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 0.001024 2048 190 1664 16320 1.36381 23.4413 52.1685 77.0144 77.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 440 3.2e-05 4096 110 2304 288768 824.156 231.945 5101.32 6890.83 13048.9 13049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 930 6.4e-05 4096 320 8448 205824 148.322 76.018 3643.89 2243.18 6111.68 6111.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 6.4e-05 512 160 512 279552 12.1403 6.6887 43.2566 290.672 352.916 353.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 0.001024 2048 190 1664 16320 1.36605 21.9632 52.2442 75.616 75.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 440 3.2e-05 4096 110 2304 293888 819.527 231.784 5175.77 6886.85 13114.5 13115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 930 6.4e-05 4096 320 8448 206080 147.858 76.0426 3427.24 2242.41 5893.82 5894.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 6.4e-05 512 160 512 279552 12.2405 6.71658 40.9521 290.501 350.564 350.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 0.001024 2048 190 1664 16352 1.36954 19.9159 52.4266 73.7536 73.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 440 3.2e-05 4096 110 2304 294912 819.824 230.584 5160.83 6889.02 13100.8 13101.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 930 6.4e-05 4096 320 8448 204800 148.094 76.0406 3242.2 2243.35 5709.95 5710.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 6.4e-05 512 160 512 278528 12.2605 6.71014 37.9258 292.239 349.289 349.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 0.001024 2048 190 1664 16128 1.3584 19.9094 51.8935 73.2055 73.2628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 3.2e-05 4096 110 2220 301056 808.301 229.002 6354.55 6826.9 14219.4 14219.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 930 6.4e-05 4096 320 8400 206080 147.713 76.1912 3147.59 2243.89 5615.65 5615.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 6.4e-05 512 160 540 279552 12.2425 6.71734 38.2396 290.853 348.208 348.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1050 0.001024 2048 190 1680 16352 1.37184 19.2655 52.4861 73.1834 73.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 3.2e-05 4096 110 2240 293888 821.037 231.775 5012.97 6891.58 12958 12958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 930 6.4e-05 4096 320 8384 206080 147.727 76.185 3086.82 2243.96 5554.96 5555.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 6.4e-05 512 160 512 283136 12.0838 6.71533 35.0578 290.802 344.809 344.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1050 0.001024 2048 190 1664 16352 1.3681 18.2664 52.4612 72.1381 72.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 3.2e-05 4096 110 2250 295680 810.082 228.677 5739.94 6805.97 13585.3 13585.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 930 6.4e-05 4096 320 8350 206080 147.918 76.2615 3158.06 2239.75 5622.27 5622.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 6.4e-05 512 160 500 277760 12.167 6.66624 35.1195 290.527 344.638 344.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1050 0.001024 2048 190 1650 16240 1.38323 18.8662 52.2463 72.5378 72.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 3.2e-05 4096 110 2208 295680 810.312 228.713 6205.41 6782 14027.1 14027.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 930 6.4e-05 4096 320 8352 206080 147.895 76.2791 3141.62 2238.2 5604.26 5604.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 6.4e-05 512 160 528 277760 12.1518 6.66678 36.2054 288.29 343.472 343.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1050 0.001024 2048 190 1680 16240 1.36477 18.6871 52.3535 72.4667 72.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 3.2e-05 4096 110 2208 303104 803.846 227.684 6120.07 6793.84 13946 13946.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 930 6.4e-05 4096 320 8352 207872 146.746 76.16 3656.73 2238.93 6118.85 6119.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 6.4e-05 512 160 512 282624 12.0792 6.70973 40.3222 292.149 351.419 351.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1050 0.001024 2048 190 1664 16384 1.36714 21.3299 52.2938 75.0353 75.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 3.2e-05 4096 110 2208 291840 803.163 228.532 6932.87 6783.13 14748.3 14748.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 930 6.4e-05 4096 320 8352 203520 148.873 76.2362 5383.4 2252.42 7861.2 7861.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 6.4e-05 512 160 512 276480 12.0116 6.62746 60.0183 287.46 366.277 366.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1050 0.001024 2048 190 1664 15840 1.35373 32.0717 51.7865 85.2548 85.3033
