// Seed: 3483916909
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    input wor id_6,
    output tri0 id_7,
    input wand id_8,
    output supply0 id_9,
    input wor id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    input tri0 id_14,
    input wor id_15
    , id_20,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18
);
  assign id_5 = id_18 ? 1 : 1 ? id_17 == 1 : id_17;
  assign id_5 = -1;
  logic id_21 = id_3;
  assign module_1.id_0 = 0;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3,
    output wor id_4,
    input wire id_5
    , id_9,
    input wor id_6,
    output tri1 id_7
);
  assign id_4#(
      .id_9(-1),
      .id_9(1'h0)
  ) = id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_5,
      id_6,
      id_5,
      id_7,
      id_6,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5
  );
  logic id_11;
  ;
endmodule
