#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 12 18:07:16 2023
# Process ID: 8008
# Current directory: D:/Workspace/Verilog/verilog_practice
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11572 D:\Workspace\Verilog\verilog_practice\verilog_practice.xpr
# Log file: D:/Workspace/Verilog/verilog_practice/vivado.log
# Journal file: D:/Workspace/Verilog/verilog_practice\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspace/Verilog/verilog_practice/verilog_practice.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Workspace/Verilog/verilog_practice/files/kuznechik_cipher.sv] -no_script -reset -force -quiet
remove_files  D:/Workspace/Verilog/verilog_practice/files/kuznechik_cipher.sv
launch_simulation
open_wave_config D:/Workspace/Verilog/verilog_practice/testbench_behav.wcfg
source testbench.tcl
close_sim
close_project
create_project project_1 D:/Workspace/Verilog/project_1 -part xc7a12ticsg325-1L
add_files -norecurse {D:/Workspace/Verilog/project_1/files/look_up_tables/keys.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_133.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_251.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_192.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_32.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_148.mem D:/Workspace/Verilog/project_1/files/look_up_tables/S_box.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_16.mem D:/Workspace/Verilog/project_1/files/look_up_tables/S_box_inverted.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_194.mem}
add_files -norecurse {D:/Workspace/Verilog/project_1/files/testbench.sv D:/Workspace/Verilog/project_1/files/cipher.sv}
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
launch_runs synth_1 -jobs 3
wait_on_run synth_1
open_run synth_1 -name synth_1
relaunch_sim
relaunch_sim
open_wave_config {D:/Workspace/Verilog/verilog_practice/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 35 us
relaunch_sim
run 35 us
relaunch_sim
relaunch_sim
relaunch_sim
run 35 us
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
refresh_design
relaunch_sim
relaunch_sim
close_sim
close_project
open_project D:/Workspace/Verilog/verilog_practice/verilog_practice.xpr
update_compile_order -fileset sources_1
