#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 07 10:57:02 2016
# Process ID: 6888
# Log file: C:/Users/TM/Desktop/FPGA/Total/test1/planAhead_run_1/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/Total/test1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/TM/Desktop/FPGA/Total/test1/pa.fromNetlist.tcl
# create_project -name test1 -dir "C:/Users/TM/Desktop/FPGA/Total/test1/planAhead_run_1" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/TM/Desktop/FPGA/Total/test1/test1.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/TM/Desktop/FPGA/Total/test1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "test1.ucf" [current_fileset -constrset]
Adding file 'C:/Users/TM/Desktop/FPGA/Total/test1/test1.ucf' to fileset 'constrs_1'
# add_files [list {test1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design test1.ngc ...
WARNING:NetListWriters:298 - No output is written to test1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file test1.edif ...
ngc2edif: Total memory usage is 81440 kilobytes

Parsing EDIF File [./planAhead_run_1/test1.data/cache/test1_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/test1.data/cache/test1_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/test1/test1.ucf]
Finished Parsing UCF File [C:/Users/TM/Desktop/FPGA/Total/test1/test1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e2a97a6c
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 653.188 ; gain = 156.020
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/TM/Desktop/FPGA/Total/test1\planAhead_pid6888.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 07 10:58:10 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
