module mux (input s0,s1,i0,i1,i2,i3, output y)
always @ (*) begin
case({s0,s1})


endmodule
