MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP5010 "Redefinition of the macro RECONFIG_INIT_RESET_1." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv" 67  30
WARNING VCP5010 "Redefinition of the macro SIMULATION." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv" 69  19
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol ub_is_ready has not been declared in module ddr4_pl_v1_0_0_cal." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal.sv" 1032  41
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_cplx_data.sv, ln 143)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_rd_en.sv, ln 122)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv, ln 1345)."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ddr4_pl_v1_0_0_cal_bfifo ddr4_pl_v1_0_0_cal_debug_microblaze ddr4_pl_v1_0_0_cal_odt ddr4_pl_v1_0_0_cal_top."
MESSAGE "$root top modules: ddr4_pl_v1_0_0_cal_bfifo ddr4_pl_v1_0_0_cal_debug_microblaze ddr4_pl_v1_0_0_cal_odt ddr4_pl_v1_0_0_cal_top."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
