
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

solution.v2
solution options defaults
solution options set Output/OutputVerilog true
true
solution options set Output/OutputVHDL true
true
solution options set /Input/SearchPath $WORKING_DIR
/home/dr655/Catapult_Bitnet/tmp_ecelinux
solution file add $WORKING_DIR/attention.cpp -type C++
/INPUTFILES/1
solution file add $WORKING_DIR/attention_test.cpp -type C++ -exclude true
/INPUTFILES/2
solution design set dut -top
solution design set dut -top (HC-8)
go new
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Front End called with arguments: -I/home/dr655/Catapult_Bitnet/tmp_ecelinux -- /home/dr655/Catapult_Bitnet/tmp_ecelinux/attention.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.90 seconds, memory usage 2230992kB, peak memory usage 2230992kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'dut.v3' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found design routine 'ac::fx_div<8>' specified by directive (CIN-52)
Found top design routine 'dut' specified by directive (CIN-52)
Synthesizing routine 'dut' (CIN-13)
# Warning: Instantiating global variable 'q_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'q_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_weights' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'o_scale' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'k_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'v_cache' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight_in' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'ln_weight' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'NORM_EPSILON' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'HEAD_DIM_BASIC_SQRT' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'sin_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'cos_tab' which may be accessed outside this scope (CIN-18)
# Warning: Instantiating global variable 'FIXED32_MIN' which may be accessed outside this scope (CIN-18)
Inlining routine 'dut' (CIN-14)
Inlining routine 'attention<2, 1, 16, 16, 4, 4>' (CIN-14)
Inlining routine 'rms_norm<16>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, sbit8_t>' (CIN-14)
Inlining routine 'init_1d_mem<1, attn_fixed_t>' (CIN-14)
Inlining routine 'quantize_activation<1, 16>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 4, 4>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 4, 4>' (CIN-14)
Inlining routine 'reshape_2D_to_3D<1, 4, 4>' (CIN-14)
Inlining routine 'apply_rotary_pos_emb<1, 4, 4>' (CIN-14)
Inlining routine 'cache_update<4, 2, 4>' (CIN-14)
Inlining routine 'cache_update<4, 2, 4>' (CIN-14)
Inlining routine 'transpose_last_two_dims<3, 4, 4>' (CIN-14)
Inlining routine 'GEMM_3D_float<4, 1, 4, 4, 4, 3>' (CIN-14)
Inlining routine 'create_causal_mask<1>' (CIN-14)
Inlining routine 'softmax<1, 4, 3>' (CIN-14)
Inlining routine 'operator+<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><80, 48, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'GEMM_3D_float<4, 1, 3, 4, 3, 4>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'rms_norm<16>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'compute_sqrt' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'operator>><40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<40, 24, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><41, 25, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, sbit8_t>' (CIN-14)
Inlining routine 'init_1d_mem<1, attn_fixed_t>' (CIN-14)
Inlining routine 'quantize_activation<1, 16>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<8, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<32, true>' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_abs' (CIN-14)
Inlining routine 'attention_max<attn_fixed_t>' (CIN-14)
Inlining routine 'init_2d_mem<1, 16, attn_fixed_t>' (CIN-14)
Inlining routine 'linear_forward_no_mul<1, 16, 16>' (CIN-14)
Inlining routine 'operator+<8, true>' (CIN-14)
Inlining routine 'operator+=<40, 24, true, AC_TRN, AC_WRAP, 8, true>' (CIN-14)
Optimizing block '/dut' ... (CIN-4)
INOUT port 'strm_in' is only used as an input. (OPT-10)
INOUT port 'strm_out' is only used as an output. (OPT-11)
Loop '/dut/core/for:for' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/for' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/compute_sqrt:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_1D_MEM_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' iterated at most 15 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_1#2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' iterated at most 2 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_5' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_3' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SF_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CREATE_CAUSAL_MASK_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/CM_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_3' iterated at most 2 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_4' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_5' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_2' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/SOFTMAX_LOOP_1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' iterated at most 3 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#4' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#4' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/ATTN_2D_LOOP_1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_1#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/compute_sqrt#1:for' iterated at most 10 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#2' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/RMS_NORM_LOOP_2#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#5' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#5' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_1D_MEM_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' iterated at most 15 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_1#1' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_2#6' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/INIT_2D_MEM_LOOP_1#6' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_1#3' iterated at most 1 times. (LOOP-2)
Loop '/dut/core/for#1:for' iterated at most 16 times. (LOOP-2)
Loop '/dut/core/for#1' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:quantized_hidden_states', optimizing loop 'INIT_2D_MEM_LOOP_2' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:q_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#1' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:k_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#2' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:v_proj_re', optimizing loop 'INIT_2D_MEM_LOOP_2#3' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:attn_output_2D', optimizing loop 'INIT_2D_MEM_LOOP_2#4' (LOOP-12)
Detected constant initialization of array 'attention<2,1,16,16,4,4>:quantized_final_output', optimizing loop 'INIT_2D_MEM_LOOP_2#5' (LOOP-12)
Detected constant initialization of array 'output', optimizing loop 'INIT_2D_MEM_LOOP_2#6' (LOOP-12)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' iterated at most 4 times. (LOOP-2)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' iterated at most 4 times. (LOOP-2)
# Warning: Reducing the number of bits used to represent array elements of 'k_cache.rom', from '40' bits to '19' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'v_cache.rom', from '40' bits to '20' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight_in.rom', from '40' bits to '12' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'ln_weight.rom', from '40' bits to '10' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'sin_tab.rom', from '40' bits to '13' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
# Warning: Reducing the number of bits used to represent array elements of 'cos_tab.rom', from '40' bits to '15' bits. (MEM-87)
# Warning: To disable array compaction optimization, please use 'directive set -DA_DISABLE_RESIZE_MEM true'. Disabling the optimization can have QofR implications. (MEM-99)
# Warning: If the array is transformed at later stages using WORD_WIDTH, BLOCK_SIZE, INTERLEAVE directive, the new array dimensions will be used. Please review the applicable constraint settings to get the desired RAM/ROM layout. (MEM-100)
Design 'dut' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/dr655/Catapult_Bitnet/tmp_ecelinux/Bitnet_v2/dut.v3/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'dut.v3': elapsed time 7.80 seconds, memory usage 2230992kB, peak memory usage 2230992kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 832, Real ops = 184, Vars = 140 (SOL-21)

# Messages from "go libraries"

solution library add mgc_Xilinx-ZYNQ-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ZYNQ -speed -1 -part xc7z014sclg484-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
directive set SCHED_USE_MULTICYCLE true
/SCHED_USE_MULTICYCLE true
directive set -CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
/CLOCKS {clk {
    -CLOCK_PERIOD 10.0
    -CLOCK_EDGE rising
    -CLOCK_HIGH_TIME 5.0
    -CLOCK_OFFSET 0.000000
    -CLOCK_UNCERTAINTY 0.0
    -RESET_KIND sync
    -RESET_SYNC_NAME rst
    -RESET_SYNC_ACTIVE high
    -RESET_ASYNC_NAME arst_n
    -RESET_ASYNC_ACTIVE low
    -ENABLE_NAME en
    -ENABLE_ACTIVE high
}}
go assembly
# Info: Starting transformation 'libraries' on solution 'dut.v3' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-ZYNQ-1_beh.lib' [mgc_Xilinx-ZYNQ-1_beh]... (LIB-49)
# Warning: Component library 'mgc_Xilinx-ZYNQ-1_beh' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
# Warning: Detected an old component library 'mgc_Xilinx-ZYNQ-1_beh' - it is recommended that the user update this component library to the latest version. It can be done by reading this old component library in Catapult Library Builder (2024.1_2/1117371 or later) and saving the library into the target file. (LIB-82)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Warning: Component library 'Xilinx_RAMS' created with a newer version of Catapult Library Builder, 2024.2/1116749 > 2024.1_2/1117371 (LIB-83)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'dut.v3': elapsed time 0.50 seconds, memory usage 2230992kB, peak memory usage 2230992kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 832, Real ops = 184, Vars = 140 (SOL-21)

# Messages from "go assembly"

# Info: Starting transformation 'assembly' on solution 'dut.v3' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'dut.v3': elapsed time 0.59 seconds, memory usage 2230992kB, peak memory usage 2230992kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 833, Real ops = 185, Vars = 143 (SOL-21)

# Messages from "go architect"

go architect
# Info: Starting transformation 'loops' on solution 'dut.v3' (SOL-8)
Loop '/dut/core/for:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/compute_sqrt:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' is left rolled. (LOOP-4)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' is left rolled. (LOOP-4)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/SF_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/SF_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/CM_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_4' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_5' is left rolled. (LOOP-4)
Loop '/dut/core/SOFTMAX_LOOP_1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' is left rolled. (LOOP-4)
Loop '/dut/core/ATTN_2D_LOOP_3' is left rolled. (LOOP-4)
Loop '/dut/core/ATTN_2D_LOOP_2' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#2' is left rolled. (LOOP-4)
Loop '/dut/core/compute_sqrt#1:for' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_2#2' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' is left rolled. (LOOP-4)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' is left rolled. (LOOP-4)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' is left rolled. (LOOP-4)
Loop '/dut/core/for#1:for' is left rolled. (LOOP-4)
Loop '/dut/core/main' is left rolled. (LOOP-4)
Loop '/dut/core/RMS_NORM_LOOP_1#1' is merged and folded into Loop 'for:for' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_2' (LOOP-9)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_2' (LOOP-9)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_2#2' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_1#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_1' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_2' (LOOP-9)
Loop '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#1' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_3' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_2#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_2' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#1' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_3' (LOOP-9)
Loop '/dut/core/CACHE_UPDATE_LOOP_3#1' is merged and folded into Loop 'CACHE_UPDATE_LOOP_3' (LOOP-9)
Loop '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#2' is merged and folded into Loop 'LINEAR_FORWARD_NO_MUL_LOOP_4' (LOOP-9)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2' is merged and folded into Loop 'RMS_NORM_LOOP_2' (LOOP-9)
Loop '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_3' is merged and folded into Loop 'RESHAPE_2D_TO_3D_LOOP_3#2' (LOOP-9)
Loop '/dut/core/QUANTIZE_ACTIVATION_LOOP_2#1' is merged and folded into Loop 'RMS_NORM_LOOP_2#2' (LOOP-9)
# Info: Merged 'RMS_NORM_LOOP_2:select#3' at $PROJECT_HOME/layer.h(141) to 'RMS_NORM_LOOP_2:select#1' at $PROJECT_HOME/layer.h(141). (OPT-16)
# Info: Merged 'RMS_NORM_LOOP_2#2:select#3' at $PROJECT_HOME/layer.h(141) to 'RMS_NORM_LOOP_2#2:select#1' at $PROJECT_HOME/layer.h(141). (OPT-16)
# Info: Completed transformation 'loops' on solution 'dut.v3': elapsed time 4.89 seconds, memory usage 2231008kB, peak memory usage 2231008kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 852, Real ops = 198, Vars = 147 (SOL-21)
# Info: Starting transformation 'memories' on solution 'dut.v3' (SOL-8)
Memory Resource '/dut/core/attention<2,1,16,16,4,4>:k_cache_upd:rsc' (from var: attention<2,1,16,16,4,4>:k_cache_upd) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
Memory Resource '/dut/core/attention<2,1,16,16,4,4>:v_cache_upd:rsc' (from var: attention<2,1,16,16,4,4>:v_cache_upd) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
Memory Resource '/dut/core/attention<2,1,16,16,4,4>:k_proj_transposed:rsc' (from var: attention<2,1,16,16,4,4>:k_proj_transposed) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 48 x 40). (MEM-4)
ROM Resource '/dut/q_weights.rom:rsc' (from var: q_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/k_weights.rom:rsc' (from var: k_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/v_weights.rom:rsc' (from var: v_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/o_weights.rom:rsc' (from var: o_weights.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 64 x 8). (MEM-10)
ROM Resource '/dut/k_cache.rom:rsc' (from var: k_cache.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 32 x 19). (MEM-10)
ROM Resource '/dut/v_cache.rom:rsc' (from var: v_cache.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 32 x 20). (MEM-10)
ROM Resource '/dut/sin_tab.rom:rsc' (from var: sin_tab.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 960 x 13). (MEM-10)
ROM Resource '/dut/cos_tab.rom:rsc' (from var: cos_tab.rom) mapped to 'Xilinx_ROMS.mgc_rom' (size: 960 x 15). (MEM-10)
# Info: Completed transformation 'memories' on solution 'dut.v3': elapsed time 3.98 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 3428, Real ops = 1623, Vars = 719 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'dut.v3' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'dut.v3': elapsed time 0.17 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 3428, Real ops = 1623, Vars = 719 (SOL-21)
# Info: Starting transformation 'architect' on solution 'dut.v3' (SOL-8)
Design 'dut' contains '1846' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'dut.v3': elapsed time 6.98 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 6653, Real ops = 1846, Vars = 1580 (SOL-21)

# Messages from "go allocate"

go extract
# Info: Starting transformation 'allocate' on solution 'dut.v3' (SOL-8)
Performing concurrent resource allocation and scheduling on '/dut/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4#3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_4#1' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_4' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CACHE_UPDATE_LOOP_3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_4' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3#3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/ATTN_2D_LOOP_3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_3#1' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_5' (20 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_4' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SF_LOOP_3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CACHE_UPDATE_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_6' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_3#2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_3' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/for#1:for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2#3' (32 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_3#1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RMS_NORM_LOOP_2#2' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/compute_sqrt#1:for' (16 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RMS_NORM_LOOP_1#2' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/ATTN_2D_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_1#1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SOFTMAX_LOOP_1' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CM_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/SF_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/GEMM_3D_FLOAT_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/TRANSPOSE_LAST_TWO_DIMS_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/CACHE_UPDATE_LOOP_1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/APPLY_ROTARY_POS_EMB_LOOP_4' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_2#2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RESHAPE_2D_TO_3D_LOOP_2' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/LINEAR_FORWARD_NO_MUL_LOOP_2' (33 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/QUANTIZE_ACTIVATION_LOOP_3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/RMS_NORM_LOOP_2' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/compute_sqrt:for' (16 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/for:for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/main' (61 c-steps) (SCHD-7)
Prescheduled LOOP '/dut/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/dut/core' (total length 3653 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/dut/core': Latency = 3651, Area (Datapath, Register, Total) = 82207.37, 0.00, 82207.37 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/dut/core': Latency = 4251, Area (Datapath, Register, Total) = 50255.58, 0.00, 50255.58 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'dut.v3': elapsed time 2.93 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 6653, Real ops = 1846, Vars = 1580 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'dut.v3' (SOL-8)
Performing concurrent resource allocation and scheduling on '/dut/core' (CRAAS-1)
Global signal 'strm_in:rsc.rdy' added to design 'dut' for component 'strm_in:rsci' (LIB-3)
Global signal 'strm_in:rsc.vld' added to design 'dut' for component 'strm_in:rsci' (LIB-3)
Global signal 'strm_in:rsc.dat' added to design 'dut' for component 'strm_in:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'strm_in:rsc' (SCHD-46)
Global signal 'strm_out:rsc.rdy' added to design 'dut' for component 'strm_out:rsci' (LIB-3)
Global signal 'strm_out:rsc.vld' added to design 'dut' for component 'strm_out:rsci' (LIB-3)
Global signal 'strm_out:rsc.dat' added to design 'dut' for component 'strm_out:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.clken' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.q' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.re' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.radr' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.we' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.d' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_cache_upd:rsc.wadr' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.clken' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.q' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.re' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.radr' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.we' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.d' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:v_cache_upd:rsc.wadr' added to design 'dut' for component 'attention<2,1,16,16,4,4>:v_cache_upd:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.clken' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.q' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.re' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.radr' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.we' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.d' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
Global signal 'attention<2,1,16,16,4,4>:k_proj_transposed:rsc.wadr' added to design 'dut' for component 'attention<2,1,16,16,4,4>:k_proj_transposed:rsci' (LIB-3)
# Info: Running transformation 'schedule' on solution 'dut.v3': elapsed time 30.04 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-15)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'dut.v3': elapsed time 43.79 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 20247, Real ops = 2326, Vars = 2528 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'dut.v3' (SOL-8)
Performing FSM extraction... (FSM-1)
Creating shared register 'GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0)' for variables 'GEMM_3D_FLOAT_LOOP_1:i(2:0).sva(1:0), SF_LOOP_1:h(2:0).sva(1:0), SOFTMAX_LOOP_1:i(2:0).sva(1:0), TRANSPOSE_LAST_TWO_DIMS_LOOP_1:i(2:0).sva(1:0), GEMM_3D_FLOAT_LOOP_1#1:i(2:0).sva(1:0), CACHE_UPDATE_LOOP_1#1:i(2:0).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_4#1:l(2:0).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_4#3:l(2:0).sva(1:0), RESHAPE_2D_TO_3D_LOOP_3:k(2:0).sva(1:0)' (8 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)' for variables 'GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0), TRANSPOSE_LAST_TWO_DIMS_LOOP_3:k(2:0).sva(1:0), CM_LOOP_1:h(2:0).sva(1:0), CACHE_UPDATE_LOOP_1:i(2:0).sva(1:0)' (3 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva' for variables 'GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva, GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva#1, CACHE_UPDATE_LOOP_2:j(1:0).sva' (2 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_1:i(2:0).sva(1:0), APPLY_ROTARY_POS_EMB_LOOP_4:i(2:0).sva(1:0), ATTN_2D_LOOP_2:h(2:0).sva(1:0), CACHE_UPDATE_LOOP_2#1:j(1:0).sva, SF_LOOP_3:d(1:0).sva, TRANSPOSE_LAST_TWO_DIMS_LOOP_2:j(1:0).sva, GEMM_3D_FLOAT_LOOP_3#1:k(2:0).sva(1:0), GEMM_3D_FLOAT_LOOP_3:k(1:0).sva, SOFTMAX_LOOP_4:k(1:0).sva, SOFTMAX_LOOP_4:k(1:0).sva#1, SOFTMAX_LOOP_5:k(1:0).sva, SOFTMAX_LOOP_5:k(1:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_3#1:k(4:2).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_3#3:k(4:2).sva(1:0), RESHAPE_2D_TO_3D_LOOP_2:i(2:0).sva(1:0)' (14 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva(1:0), ATTN_2D_LOOP_3:d(2:0).sva(1:0), CACHE_UPDATE_LOOP_3#1:k(2:0).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_3#2:k(4:2).sva(1:0), RESHAPE_2D_TO_3D_LOOP_2#1:i(2:0).sva(1:0), RESHAPE_2D_TO_3D_LOOP_2#2:i(2:0).sva(1:0)' (5 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3:k(2:0).sva(1:0)' for variables 'CACHE_UPDATE_LOOP_3:k(2:0).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_3:k(4:2).sva(1:0), RESHAPE_2D_TO_3D_LOOP_3#1:k(2:0).sva(1:0), RESHAPE_2D_TO_3D_LOOP_3#2:k(2:0).sva(1:0)' (3 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_0.sva' for variables 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_0.sva, GEMM_3D_FLOAT_LOOP_3:and.tmp#4.sva, APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_0.sva' (2 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_1.sva' for variables 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_1.sva, GEMM_3D_FLOAT_LOOP_3:and.tmp#5.sva, APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_1.sva' (2 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva' for variables 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_2.sva, GEMM_3D_FLOAT_LOOP_3:and.tmp#6.sva, APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_4.sva' (2 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva' for variables 'GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_3.sva, GEMM_3D_FLOAT_LOOP_3:and.tmp#7.sva, APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_5.sva' (2 registers deleted). (FSM-3)
Creating shared register 'QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2(39)' for variables 'QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2(39), QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2(39), QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2.dfm#1(39), QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2.dfm#1(39), APPLY_ROTARY_POS_EMB_LOOP_3:k(0).sva, SOFTMAX_LOOP_3:k(0).sva, attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(0), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(0), compute_sqrt#1:for:slc(compute_sqrt#1:for:acc)(3).itm, compute_sqrt:for:slc(compute_sqrt:for:acc)(3).itm, operator_<40,24,true,AC_TRN,AC_WRAP>#2:or.itm, operator_<40,24,true,AC_TRN,AC_WRAP>:or.itm' (11 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:mux#23.itm' for variables 'RMS_NORM_LOOP_2#2:mux#23.itm, SOFTMAX_LOOP_3:k(1).sva, attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(1), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(1)' (3 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva#1' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva#1, CACHE_UPDATE_LOOP_3#1:k(2:0).sva#1, GEMM_3D_FLOAT_LOOP_3:acc#5.sdt, SOFTMAX_LOOP_4:x:acc#3.sdt, SOFTMAX_LOOP_5:acc#4.sdt, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#10.sdt' (5 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3:k(2:0).sva#1' for variables 'CACHE_UPDATE_LOOP_3:k(2:0).sva#1, GEMM_3D_FLOAT_LOOP_3:acc#6.psp, SOFTMAX_LOOP_4:x:acc.psp, SOFTMAX_LOOP_5:acc#5.psp, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#14.sdt' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(7).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(7).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(7).sva#2(15:0), output(0)(7).lpi#4(15:0), output(0)(7).sva#1(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(0).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(0).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(2)(0)(0).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(1).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(1).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(2)(0)(1).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(10).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(10).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(15:0), output(0)(10).lpi#4(15:0), output(0)(10).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj(2)(0)(2).lpi#3(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(11).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(11).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(15:0), output(0)(11).lpi#4(15:0), output(0)(11).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj(2)(0)(3).lpi#3(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(12).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(12).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(15:0), output(0)(12).lpi#4(15:0), output(0)(12).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj(3)(0)(0).lpi#3(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(13).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(13).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(15:0), output(0)(13).lpi#4(15:0), output(0)(13).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj(3)(0)(1).lpi#3(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(14).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(14).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(15:0), output(0)(14).lpi#4(15:0), output(0)(14).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj(3)(0)(2).lpi#3(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(15).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(15).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(15).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(3)(0)(3).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(4).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(4).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(4).lpi#3(15:0), output(0)(4).lpi#4(15:0), output(0)(4).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(5).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(5).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(5).lpi#3(15:0), output(0)(5).lpi#4(15:0), output(0)(5).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(6).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(6).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(6).lpi#3(15:0), output(0)(6).lpi#4(15:0), output(0)(6).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(8).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(8).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(8).lpi#3(15:0), output(0)(8).lpi#4(15:0), output(0)(8).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(9).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(9).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(9).lpi#3(15:0), output(0)(9).lpi#4(15:0), output(0)(9).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(0).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(0).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(0).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(1).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(1).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(1).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(10).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(10).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(10).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(11).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(11).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(11).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(12).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(12).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(12).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(13).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(13).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(13).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(14).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(14).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(14).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(15).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(15).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(15).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(3).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(3).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(4).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(4).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(4).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(5).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(5).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(5).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(6).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(6).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(6).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(7).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(7).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(7).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(8).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(8).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(8).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(9).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(9).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(9).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(8).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#3(15:0), attention<2,1,16,16,4,4>:q_proj(0)(0)(1).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0)' for variables 'attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(9).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#3(15:0), attention<2,1,16,16,4,4>:q_proj(0)(0)(2).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(15:0), apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3.dfm(15:0), output(0)(2).lpi#4(15:0), output(0)(2).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(2).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(2).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(2).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(2).lpi#3(15:0)' (7 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(15:0), apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3.dfm(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(3).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(3).sva#1(15:0), output(0)(3).lpi#4(15:0), output(0)(3).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj(1)(0)(1).lpi#3(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(15:0), apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3.dfm(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(2).lpi#4(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(2).sva#1(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(2).sva#2(15:0), attention<2,1,16,16,4,4>:q_proj_re(0)(2).lpi#3(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(15:0), apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3.dfm(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(3).lpi#4(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(3).sva#1(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(3).sva#2(15:0), attention<2,1,16,16,4,4>:k_proj_re(0)(3).lpi#3(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(0)(0)(0).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(0).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(0).sva#1(15:0), output(0)(0).lpi#4(15:0), output(0)(0).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:q_proj(0)(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:q_proj(0)(0)(0).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(7).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(7).sva#1(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:mux#16.psp, LINEAR_FORWARD_NO_MUL_LOOP_2#3:mux#16.psp, APPLY_ROTARY_POS_EMB_LOOP_6:mux#32.itm(15:0), apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(3)#1.lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(1)(0)(0).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(15:0), LINEAR_FORWARD_NO_MUL_LOOP_2#2:mux#16.psp, apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(3)#1.lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(0)(0)(1).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(15:0), LINEAR_FORWARD_NO_MUL_LOOP_2:mux#16.itm(15:0), apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(3)#1.lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(0)(0)(2).lpi#3(15:0)' (3 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(15:0), apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(3)#1.lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(0)(0)(3).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(1).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(1).sva#1(15:0), output(0)(1).lpi#4(15:0), output(0)(1).sva#1(15:0)' (6 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(1)(0)(2).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(10).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(10).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(10).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(15:0), attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(11).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(11).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(11).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(0)(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(12).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(12).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(12).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(0)(0)(1).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(13).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(13).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(13).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(0)(0)(2).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(14).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(14).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(14).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(3).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(0)(0)(3).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(15).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(15).sva#1(15:0), output(0)(15).lpi#4(15:0), output(0)(15).sva#1(15:0)' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(3)(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(1)(0)(0).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(2).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(2).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(2).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(3)(0)(1).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(1)(0)(1).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(4).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(4).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(4).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(3)(0)(2).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(1)(0)(2).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(5).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(5).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(5).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0)' for variables 'attention<2,1,16,16,4,4>:k_proj(3)(0)(3).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj(1)(0)(3).lpi#3(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(6).lpi#4(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(6).sva#1(15:0), attention<2,1,16,16,4,4>:v_proj_re(0)(6).lpi#3(15:0)' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3(39:16), apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(2)#1.lpi#3.dfm(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(2).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(2).sva#2(39:16)' (3 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3(39:16), apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(3)#1.lpi#3.dfm(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(3).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(3).sva#2(39:16)' (3 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3(39:16), apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(2)#1.lpi#3.dfm(39:16), attention<2,1,16,16,4,4>:q_proj_re(0)(2).lpi#3(39:16), attention<2,1,16,16,4,4>:q_proj_re(0)(2).sva#2(39:16)' (3 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3(39:16), apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(3)#1.lpi#3.dfm(39:16), attention<2,1,16,16,4,4>:q_proj_re(0)(3).lpi#3(39:16), attention<2,1,16,16,4,4>:q_proj_re(0)(3).sva#2(39:16)' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj(0)(0)(0).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(0)(0)(0).sva#1(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(4).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(0).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(0).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(2)(0)(1).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(1).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(1).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(2)(0)(2).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(10).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(10).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(2)(0)(3).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(11).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(11).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(3)(0)(0).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(12).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(12).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(3)(0)(1).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(13).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(13).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(3)(0)(2).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj_re(0)(14).lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj_re(0)(14).sva#2(39:16), attention<2,1,16,16,4,4>:v_proj(3)(0)(3).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:conc#1.mut(71:48), LINEAR_FORWARD_NO_MUL_LOOP_2#3:conc#1.mut(71:48), APPLY_ROTARY_POS_EMB_LOOP_6:mux#32.itm(39:16), apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(3)#1.lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(1)(0)(0).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(13).lpi#3(39:16)' (5 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(39:16)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#33.itm(39:16), LINEAR_FORWARD_NO_MUL_LOOP_2#2:conc#1.mut(71:48), apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(3)#1.lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(0)(0)(1).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(10).lpi#3(39:16)' (4 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#34.itm(39:16), LINEAR_FORWARD_NO_MUL_LOOP_2:mux#16.itm(39:16), apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(3)#1.lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(0)(0)(2).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(11).lpi#3(39:16)' (4 registers deleted). (FSM-3)
Creating shared register 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16)' for variables 'APPLY_ROTARY_POS_EMB_LOOP_6:mux#35.itm(39:16), apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(3)#1.lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(0)(0)(3).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(12).lpi#3(39:16)' (3 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(39:16)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(3)#1.lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(1)(0)(1).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(14).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(39:16)' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(3)#1.lpi#3(39:16), attention<2,1,16,16,4,4>:k_proj(1)(0)(2).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(2).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj(1)(0)(3).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj(0)(0)(0).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(5).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(0).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj(0)(0)(1).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(6).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(1).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj(0)(0)(2).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(8).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(39:16)' for variables 'attention<2,1,16,16,4,4>:k_proj(2)(0)(2).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj(0)(0)(3).lpi#3(39:16), attention<2,1,16,16,4,4>:v_proj_re(0)(9).lpi#3(39:16)' (2 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm' for variables 'GEMM_3D_FLOAT_LOOP_4#1:mux#17.itm, GEMM_3D_FLOAT_LOOP_4:mux#13.itm, QUANTIZE_ACTIVATION_LOOP_1:scale.sva, RMS_NORM_LOOP_1#2:slc(attention<2,1,16,16,4,4>:attn_output_2D,*40)(39-0).cse.sva, SOFTMAX_LOOP_4:x.sva, rms_norm<16>#1:ac_fixed:cctor.sva, rms_norm<16>:ac_fixed:cctor.sva, apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(1).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(1).lpi#3.dfm, for:for:mux#1.itm' (9 registers deleted). (FSM-3)
Creating shared register 'QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm' for variables 'QUANTIZE_ACTIVATION_LOOP_3#1:quantized_value:mux.itm, QUANTIZE_ACTIVATION_LOOP_3:quantized_value:mux.itm, RMS_NORM_LOOP_2#2:mux#22.itm, RMS_NORM_LOOP_2:mux#22.itm, GEMM_3D_FLOAT_LOOP_4#1:asn#52.itm, GEMM_3D_FLOAT_LOOP_4:asn.itm, apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(0).lpi#3.dfm, for:for:mux#10.itm, softmax<1,4,3>:max_val.sva, softmax<1,4,3>:max_val.sva.dfm' (10 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(0).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(0).lpi#3, attention<2,1,16,16,4,4>:attn_weights(0)(0)(0).sva#4, attention<2,1,16,16,4,4>:attn_weights(0)(0)(0).sva#6, attention<2,1,16,16,4,4>:attn_weights(0)(0)(0).lpi#3, for:for:mux#14.itm, input(0)(0).sva#1, attention<2,1,16,16,4,4>:k_embed(3)(0)(3).lpi#3' (8 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(1).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_weights(1)(0)(0).lpi#3, attention<2,1,16,16,4,4>:attn_weights(1)(0)(0).sva#6, attention<2,1,16,16,4,4>:q_embed(0)(0)(0).lpi#3, for:for:mux#9.itm' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(10).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(10).lpi#3, attention<2,1,16,16,4,4>:attn_weights(2)(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_weights(2)(0)(2).sva#5, attention<2,1,16,16,4,4>:q_embed(0)(0)(1).lpi#3, for:for:mux.itm' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(11).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(11).lpi#3, attention<2,1,16,16,4,4>:attn_weights(3)(0)(0).sva#4, attention<2,1,16,16,4,4>:attn_weights(3)(0)(2).sva#5, attention<2,1,16,16,4,4>:attn_weights(3)(0)(0).lpi#3, attention<2,1,16,16,4,4>:q_embed(0)(0)(2).lpi#3' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(2).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_weights(2)(0)(0).lpi#3, attention<2,1,16,16,4,4>:attn_weights(2)(0)(0).sva#6, attention<2,1,16,16,4,4>:q_embed(0)(0)(3).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(3).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(3).lpi#3, attention<2,1,16,16,4,4>:attn_weights(3)(0)(0).sva#6, attention<2,1,16,16,4,4>:attn_weights(3)(0)(1).lpi#3, attention<2,1,16,16,4,4>:q_embed(1)(0)(0).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(4).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(4).lpi#3, attention<2,1,16,16,4,4>:attn_weights(0)(0)(1).sva#5, attention<2,1,16,16,4,4>:attn_weights(1)(0)(0).sva#4, attention<2,1,16,16,4,4>:attn_weights(0)(0)(1).lpi#3, attention<2,1,16,16,4,4>:q_embed(1)(0)(1).lpi#3' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(5).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(5).lpi#3, attention<2,1,16,16,4,4>:attn_weights(1)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_weights(1)(0)(1).sva#5, attention<2,1,16,16,4,4>:q_embed(1)(0)(2).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(6).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(6).lpi#3, attention<2,1,16,16,4,4>:attn_weights(2)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_weights(2)(0)(1).sva#5, attention<2,1,16,16,4,4>:q_embed(1)(0)(3).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(7).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(7).lpi#3, attention<2,1,16,16,4,4>:attn_weights(3)(0)(1).sva#5, attention<2,1,16,16,4,4>:attn_weights(3)(0)(2).lpi#3, attention<2,1,16,16,4,4>:q_embed(2)(0)(0).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(8).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(8).lpi#3, attention<2,1,16,16,4,4>:attn_weights(0)(0)(2).sva#5, attention<2,1,16,16,4,4>:attn_weights(2)(0)(0).sva#4, attention<2,1,16,16,4,4>:attn_weights(0)(0)(2).lpi#3, attention<2,1,16,16,4,4>:q_embed(2)(0)(1).lpi#3' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1' for variables 'attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(9).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(9).lpi#3, attention<2,1,16,16,4,4>:attn_weights(1)(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_weights(1)(0)(2).sva#5, attention<2,1,16,16,4,4>:q_embed(2)(0)(2).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm' for variables 'GEMM_3D_FLOAT_LOOP_4#1:mux#16.itm, GEMM_3D_FLOAT_LOOP_4:mux#12.itm, softmax<1,4,3>:sum.sva, rms_norm<16>#1:variance.sva, rms_norm<16>:variance.sva, rms_norm<16>#1:variance.sva#1, rms_norm<16>:variance.sva#1, SOFTMAX_LOOP_5:mux#12.psp, apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_k(0)(0)(0).lpi#3.dfm, attention_abs#1:_qr.sva, attention_max<attn_fixed_t>#1:conc.psp, attention_max<attn_fixed_t>:attention_max<attn_fixed_t>:and.mut, compute_sqrt#1:guess.sva#1, compute_sqrt:guess.sva#1' (14 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#3.dfm, apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(0).lpi#2' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#3.dfm, apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(0).lpi#2' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#3.dfm, apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(0).lpi#2' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_q(0)(0)(1).lpi#3.dfm, attention<2,1,16,16,4,4>:attn_output(0)(0)(3).lpi#3, attention<2,1,16,16,4,4>:attn_output(0)(0)(3).sva#1, for:for:mux#11.itm' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#3.dfm, apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(0).lpi#2' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#3.dfm, apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(0).lpi#2' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3, apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#3.dfm, apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(0).lpi#2' (2 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#2, apply_rotary_pos_emb<1,4,4>:rotated_k(1)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(0)(0)(0).sva#1, attention<2,1,16,16,4,4>:attn_output(0)(0)(0).sva#2, attention<2,1,16,16,4,4>:attn_output(0)(0)(0).lpi#3, attention<2,1,16,16,4,4>:k_embed(0)(0)(0).lpi#3' (5 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#2, apply_rotary_pos_emb<1,4,4>:rotated_k(2)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(0)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(0)(0)(1).sva#1, attention<2,1,16,16,4,4>:k_embed(0)(0)(1).lpi#3' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#2, apply_rotary_pos_emb<1,4,4>:rotated_k(3)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(0)(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_output(0)(0)(2).sva#1, attention<2,1,16,16,4,4>:k_embed(0)(0)(2).lpi#3' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#2, apply_rotary_pos_emb<1,4,4>:rotated_q(1)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(0).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(0).sva#1, attention<2,1,16,16,4,4>:k_embed(0)(0)(3).lpi#3' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#2, apply_rotary_pos_emb<1,4,4>:rotated_q(2)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(1).sva#1, attention<2,1,16,16,4,4>:k_embed(1)(0)(0).lpi#3' (4 registers deleted). (FSM-3)
Creating shared register 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2' for variables 'apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#2, apply_rotary_pos_emb<1,4,4>:rotated_q(3)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(2).sva#1, attention<2,1,16,16,4,4>:k_embed(1)(0)(1).lpi#3' (4 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(1)(0)(3).lpi#3, attention<2,1,16,16,4,4>:attn_output(1)(0)(3).sva#1, attention<2,1,16,16,4,4>:k_embed(1)(0)(2).lpi#3, for:for:mux#12.itm' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(2)(0)(0).lpi#3, attention<2,1,16,16,4,4>:attn_output(2)(0)(0).sva#1, attention<2,1,16,16,4,4>:k_embed(1)(0)(3).lpi#3, for:for:mux#13.itm' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(2)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(2)(0)(1).sva#1, attention<2,1,16,16,4,4>:k_embed(2)(0)(0).lpi#3, for:for:mux#2.itm' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(2)(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_output(2)(0)(2).sva#1, attention<2,1,16,16,4,4>:k_embed(2)(0)(1).lpi#3, for:for:mux#3.itm' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(2)(0)(3).lpi#3, attention<2,1,16,16,4,4>:attn_output(2)(0)(3).sva#1, attention<2,1,16,16,4,4>:k_embed(2)(0)(2).lpi#3, for:for:mux#4.itm' (3 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(3)(0)(0).lpi#3, attention<2,1,16,16,4,4>:attn_output(3)(0)(0).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(12).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(12).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(12).lpi#3, attention<2,1,16,16,4,4>:k_embed(2)(0)(3).lpi#3, for:for:mux#5.itm' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(3)(0)(1).lpi#3, attention<2,1,16,16,4,4>:attn_output(3)(0)(1).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(13).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(13).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(13).lpi#3, attention<2,1,16,16,4,4>:k_embed(3)(0)(0).lpi#3, for:for:mux#6.itm' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(3)(0)(2).lpi#3, attention<2,1,16,16,4,4>:attn_output(3)(0)(2).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(14).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(14).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(14).lpi#3, attention<2,1,16,16,4,4>:k_embed(3)(0)(1).lpi#3, for:for:mux#7.itm' (6 registers deleted). (FSM-3)
Creating shared register 'attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3' for variables 'attention<2,1,16,16,4,4>:attn_output(3)(0)(3).lpi#3, attention<2,1,16,16,4,4>:attn_output(3)(0)(3).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(15).sva#1, attention<2,1,16,16,4,4>:attn_output_2D(0)(15).sva#2, attention<2,1,16,16,4,4>:attn_output_2D(0)(15).lpi#3, input(0)(15).sva, attention<2,1,16,16,4,4>:k_embed(3)(0)(2).lpi#3, for:for:mux#8.itm' (7 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4#1:slc(GEMM_3D_FLOAT_LOOP_4#1:acc)(2).itm' for variables 'GEMM_3D_FLOAT_LOOP_4#1:slc(GEMM_3D_FLOAT_LOOP_4#1:acc)(2).itm, SOFTMAX_LOOP_4:slc(SOFTMAX_LOOP_4:acc)(2).itm, SOFTMAX_LOOP_5:slc(SOFTMAX_LOOP_5:acc)(2).itm' (2 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(4:0).sva#1, QUANTIZE_ACTIVATION_LOOP_3#1:j(4:0).sva#1, QUANTIZE_ACTIVATION_LOOP_3:j(4:0).sva#1, RMS_NORM_LOOP_1#1:i(4:0).sva#1, RMS_NORM_LOOP_1#2:i(4:0).sva#1, RMS_NORM_LOOP_2#2.dfr.sva, RMS_NORM_LOOP_2.dfr.sva, compute_sqrt#1:guess.sva(39:35), compute_sqrt:guess.sva(39:35), for#1:for:j(4:0).sva#1' (10 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:i(4:0).sva#1' for variables 'RMS_NORM_LOOP_2#2:i(4:0).sva#1, RMS_NORM_LOOP_2:i(4:0).sva#1, LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva#1' (2 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0), LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_3#1:j(4:0).sva(3:0), RMS_NORM_LOOP_1#2:i(4:0).sva(3:0), RMS_NORM_LOOP_1#1:i(4:0).sva(3:0), RMS_NORM_LOOP_2#2:acc.itm, RMS_NORM_LOOP_2:acc.itm, compute_sqrt#1:for:i(3:0).sva, compute_sqrt#1:for:i(3:0).sva#1, compute_sqrt:for:i(3:0).sva, compute_sqrt:for:i(3:0).sva#1' (10 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)' for variables 'RMS_NORM_LOOP_2#2:i(4:0).sva(3:0), RMS_NORM_LOOP_2:i(4:0).sva(3:0), LINEAR_FORWARD_NO_MUL_LOOP_2:j(4:0).sva(3:0), for#1:for:j(4:0).sva(3:0)' (3 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_3:j(4:0).sva(3:0), RMS_NORM_LOOP_2#2:mux#20.itm(3:0), RMS_NORM_LOOP_2:mux#20.itm(3:0), QUANTIZE_ACTIVATION_LOOP_2#1:j(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_2:j(4:0).sva(3:0), for:for:j(4:0).sva(3:0)' (6 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:unequal.tmp' for variables 'RMS_NORM_LOOP_2#2:unequal.tmp, RMS_NORM_LOOP_2:unequal.tmp, exit:APPLY_ROTARY_POS_EMB_LOOP_3.sva' (2 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:and#32.ssc' for variables 'RMS_NORM_LOOP_2#2:and#32.ssc, RMS_NORM_LOOP_2:and#32.ssc, LINEAR_FORWARD_NO_MUL_LOOP_2:and#1.itm' (2 registers deleted). (FSM-3)
Creating shared register 'CACHE_UPDATE_LOOP_3:k(2:0).sva#1' for variables 'CACHE_UPDATE_LOOP_3:k(2:0).sva#1, GEMM_3D_FLOAT_LOOP_3:acc#6.psp, SOFTMAX_LOOP_4:x:acc.psp, SOFTMAX_LOOP_5:acc#5.psp, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#14.sdt, CACHE_UPDATE_LOOP_3:k(2:0).sva(1:0), LINEAR_FORWARD_NO_MUL_LOOP_3:k(4:2).sva(1:0), RESHAPE_2D_TO_3D_LOOP_3#1:k(2:0).sva(1:0), RESHAPE_2D_TO_3D_LOOP_3#2:k(2:0).sva(1:0), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(3), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(3), exit:QUANTIZE_ACTIVATION_LOOP_2#1.sva.dfm, exit:QUANTIZE_ACTIVATION_LOOP_2.sva.dfm' (3 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#1:j(4:0).sva(3:0), LINEAR_FORWARD_NO_MUL_LOOP_2#3:j(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_3#1:j(4:0).sva(3:0), RMS_NORM_LOOP_1#2:i(4:0).sva(3:0), RMS_NORM_LOOP_1#1:i(4:0).sva(3:0), RMS_NORM_LOOP_2#2:acc.itm, RMS_NORM_LOOP_2:acc.itm, compute_sqrt#1:for:i(3:0).sva, compute_sqrt#1:for:i(3:0).sva#1, compute_sqrt:for:i(3:0).sva, compute_sqrt:for:i(3:0).sva#1, GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva, GEMM_3D_FLOAT_LOOP_4#1:l(1:0).sva#1, CACHE_UPDATE_LOOP_2:j(1:0).sva, GEMM_3D_FLOAT_LOOP_4:l(2:0).sva#1, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#15.sdt' (2 registers deleted). (FSM-3)
Creating shared register 'GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0)' for variables 'GEMM_3D_FLOAT_LOOP_4:l(2:0).sva(1:0), TRANSPOSE_LAST_TWO_DIMS_LOOP_3:k(2:0).sva(1:0), CM_LOOP_1:h(2:0).sva(1:0), CACHE_UPDATE_LOOP_1:i(2:0).sva(1:0), GEMM_3D_FLOAT_LOOP_4#1:slc(GEMM_3D_FLOAT_LOOP_4#1:acc)(2).itm, SOFTMAX_LOOP_4:slc(SOFTMAX_LOOP_4:acc)(2).itm, SOFTMAX_LOOP_5:slc(SOFTMAX_LOOP_5:acc)(2).itm, LINEAR_FORWARD_NO_MUL_LOOP_4#2:l(2:0).sva(1:0), QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2(39), QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2(39), QUANTIZE_ACTIVATION_LOOP_1#1:max_val.lpi#2.dfm#1(39), QUANTIZE_ACTIVATION_LOOP_1:max_val.lpi#2.dfm#1(39), APPLY_ROTARY_POS_EMB_LOOP_3:k(0).sva, SOFTMAX_LOOP_3:k(0).sva, attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(0), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(0), compute_sqrt#1:for:slc(compute_sqrt#1:for:acc)(3).itm, compute_sqrt:for:slc(compute_sqrt:for:acc)(3).itm, operator_<40,24,true,AC_TRN,AC_WRAP>#2:or.itm, operator_<40,24,true,AC_TRN,AC_WRAP>:or.itm' (3 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_2#2:j(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_3:j(4:0).sva(3:0), RMS_NORM_LOOP_2#2:mux#20.itm(3:0), RMS_NORM_LOOP_2:mux#20.itm(3:0), QUANTIZE_ACTIVATION_LOOP_2#1:j(4:0).sva(3:0), QUANTIZE_ACTIVATION_LOOP_2:j(4:0).sva(3:0), for:for:j(4:0).sva(3:0), APPLY_ROTARY_POS_EMB_LOOP_6:k(2:0).sva#1, CACHE_UPDATE_LOOP_3#1:k(2:0).sva#1, GEMM_3D_FLOAT_LOOP_3:acc#5.sdt, SOFTMAX_LOOP_4:x:acc#3.sdt, SOFTMAX_LOOP_5:acc#4.sdt, TRANSPOSE_LAST_TWO_DIMS_LOOP_3:acc#10.sdt, attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(2), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(2)' (2 registers deleted). (FSM-3)
Creating shared register 'LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0)' for variables 'LINEAR_FORWARD_NO_MUL_LOOP_4:l(2:0).sva(1:0), GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_0.sva, GEMM_3D_FLOAT_LOOP_3:and.tmp#4.sva, APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_0.sva, attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(4), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(4)' (2 registers deleted). (FSM-3)
Creating shared register 'RMS_NORM_LOOP_2#2:i(4:0).sva(3:0)' for variables 'RMS_NORM_LOOP_2#2:i(4:0).sva(3:0), RMS_NORM_LOOP_2:i(4:0).sva(3:0), LINEAR_FORWARD_NO_MUL_LOOP_2:j(4:0).sva(3:0), for#1:for:j(4:0).sva(3:0), GEMM_3D_FLOAT_LOOP_3#1:and.stg_2_1.sva, GEMM_3D_FLOAT_LOOP_3:and.tmp#5.sva, APPLY_ROTARY_POS_EMB_LOOP_3:and.stg_2_1.sva, attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva#1(5), attention<2,1,16,16,4,4>:quantized_final_output(0)(0).sva(5)' (2 registers deleted). (FSM-3)
Creating shared register 'operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm' for variables 'operator_<40,24,true,AC_TRN,AC_WRAP>#1:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm, operator_<40,24,true,AC_TRN,AC_WRAP>#3:slc(operator_<40,24,true,AC_TRN,AC_WRAP>#1:div:cmp.z)(17-0).itm, APPLY_ROTARY_POS_EMB_LOOP_6:cosval:read_rom(cos_tab.rom_map_1).cse.sva, LINEAR_FORWARD_NO_MUL_LOOP_3#1:packed_val.sva, LINEAR_FORWARD_NO_MUL_LOOP_3#3:packed_val.sva, RMS_NORM_LOOP_2:mux#23.itm, RMS_NORM_LOOP_2#2:mux#24.itm, attention<2,1,16,16,4,4>:q_proj(0)(0)(3).lpi#3(15:0)' (5 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'dut.v3': elapsed time 30.06 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'dut.v3': elapsed time 37.68 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 14106, Real ops = 7705, Vars = 2862 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'dut.v3' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'dut.v3': elapsed time 13.76 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 13043, Real ops = 7299, Vars = 12563 (SOL-21)
# Info: Starting transformation 'extract' on solution 'dut.v3' (SOL-8)
Report written to file 'rtl.rpt'
ROM component 'mgc_rom(33,32,20,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(34,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(35,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(36,960,15,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(37,960,13,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(38,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(39,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(40,32,19,1)' initialization mode: inline_init. (MEM-76)
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_dut.vhdl ()
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: ./rtl_dutmgc_rom_33_32_20_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_34_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_35_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_36_960_15_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_37_960_13_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_38_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_39_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_40_32_19_1.vhdl
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Bitnet_v2/dut.v3/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: ./rtl_dutmgc_rom_33_32_20_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_34_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_35_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_36_960_15_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_37_960_13_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_38_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_39_64_8_1.vhdl
Add dependent file: ./rtl_dutmgc_rom_40_32_19_1.vhdl
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Bitnet_v2/dut.v3/concat_sim_rtl.vhdl
Generating SCVerify testbench files
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
ROM component 'mgc_rom(33,32,20,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(34,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(35,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(36,960,15,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(37,960,13,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(38,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(39,64,8,1)' initialization mode: inline_init. (MEM-76)
ROM component 'mgc_rom(40,32,19,1)' initialization mode: inline_init. (MEM-76)
Generating SCVerify ccs_wrapper_dut.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: ./rtl_dutmgc_rom_33_32_20_1.v
Add dependent file: ./rtl_dutmgc_rom_34_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_35_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_36_960_15_1.v
Add dependent file: ./rtl_dutmgc_rom_37_960_13_1.v
Add dependent file: ./rtl_dutmgc_rom_38_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_39_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_40_32_19_1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Bitnet_v2/dut.v3/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: /opt/siemens/catapult/2024.1_2-1117371/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: ./rtl_dutmgc_rom_33_32_20_1.v
Add dependent file: ./rtl_dutmgc_rom_34_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_35_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_36_960_15_1.v
Add dependent file: ./rtl_dutmgc_rom_37_960_13_1.v
Add dependent file: ./rtl_dutmgc_rom_38_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_39_64_8_1.v
Add dependent file: ./rtl_dutmgc_rom_40_32_19_1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/dr655/Catapult_Bitnet/tmp_ecelinux/Bitnet_v2/dut.v3/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'dut.v3': elapsed time 25.54 seconds, memory usage 2231008kB, peak memory usage 2263780kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 14115, Real ops = 7903, Vars = 3147 (SOL-21)
