// Seed: 1446797617
module module_0 (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wor id_10,
    output tri id_11,
    output tri0 id_12,
    output tri id_13,
    input supply1 id_14,
    input uwire id_15,
    output tri0 id_16
);
  assign id_16 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input tri0 id_2,
    output wire id_3,
    input tri id_4,
    input wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wor id_10,
    input wand id_11,
    input tri0 id_12,
    output wire id_13,
    input wor id_14,
    output wor id_15
);
  assign id_7 = id_6++;
  wire id_17;
  module_0(
      id_6,
      id_11,
      id_3,
      id_5,
      id_4,
      id_5,
      id_8,
      id_12,
      id_2,
      id_4,
      id_7,
      id_15,
      id_3,
      id_6,
      id_14,
      id_12,
      id_3
  );
  integer id_18;
  tri0 id_19 = id_8;
endmodule
