

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_ap_fixed_16_6_5_3_0_PARAMEST_NN_config15_s'
================================================================
* Date:           Sun Apr 13 13:10:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ParamEst_NN_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.833 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 2 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln48 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 32, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 4 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 5 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 6 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 7 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 8 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 9 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 10 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 11 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 12 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 13 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 14 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 15 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 16 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 17 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 18 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 19 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 20 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 21 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 22 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 23 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 24 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 25 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 26 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 27 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 28 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 29 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 30 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 31 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 32 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 33 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 34 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 35 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%y = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_0_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 36 'bitconcatenate' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.83ns)   --->   "%add_ln54 = add i24 %y, i24 16765696" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 37 'add' 'add_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%y_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_1_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 39 'bitconcatenate' 'y_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "%add_ln54_87 = add i24 %y_107, i24 13568" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 40 'add' 'add_ln54_87' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln54_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_87, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 41 'partselect' 'trunc_ln54_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%y_81 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_2_val_read, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 42 'bitconcatenate' 'y_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i23 %y_81" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 43 'sext' 'sext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.82ns)   --->   "%add_ln54_88 = add i24 %sext_ln54_19, i24 16774144" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 44 'add' 'add_ln54_88' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln54_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_88, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 45 'partselect' 'trunc_ln54_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln54_93 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %data_4_val_read, i32 1, i32 15" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 46 'partselect' 'trunc_ln54_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i15 %trunc_ln54_93" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 47 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%y_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_5_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 48 'bitconcatenate' 'y_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.83ns)   --->   "%add_ln54_89 = add i24 %y_82, i24 4096" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 49 'add' 'add_ln54_89' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln54_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_89, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 50 'partselect' 'trunc_ln54_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%y_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_6_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 51 'bitconcatenate' 'y_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.83ns)   --->   "%add_ln54_90 = add i24 %y_83, i24 16384" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 52 'add' 'add_ln54_90' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln54_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_90, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 53 'partselect' 'trunc_ln54_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%y_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_7_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 54 'bitconcatenate' 'y_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.83ns)   --->   "%add_ln54_91 = add i24 %y_84, i24 19968" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 55 'add' 'add_ln54_91' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln54_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_91, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 56 'partselect' 'trunc_ln54_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%y_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_8_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 57 'bitconcatenate' 'y_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.83ns)   --->   "%add_ln54_92 = add i24 %y_85, i24 4096" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 58 'add' 'add_ln54_92' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln54_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_92, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 59 'partselect' 'trunc_ln54_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%y_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_9_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 60 'bitconcatenate' 'y_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.83ns)   --->   "%add_ln54_93 = add i24 %y_86, i24 4352" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 61 'add' 'add_ln54_93' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln54_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_93, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 62 'partselect' 'trunc_ln54_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%y_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_10_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 63 'bitconcatenate' 'y_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.83ns)   --->   "%add_ln54_94 = add i24 %y_87, i24 8448" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 64 'add' 'add_ln54_94' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln54_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_94, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 65 'partselect' 'trunc_ln54_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%y_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_12_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 66 'bitconcatenate' 'y_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.83ns)   --->   "%add_ln54_95 = add i24 %y_88, i24 1792" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 67 'add' 'add_ln54_95' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln54_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_95, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 68 'partselect' 'trunc_ln54_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln54_101 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %data_13_val_read, i32 1, i32 15" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 69 'partselect' 'trunc_ln54_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i15 %trunc_ln54_101" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 70 'sext' 'sext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%y_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_14_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 71 'bitconcatenate' 'y_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.83ns)   --->   "%add_ln54_96 = add i24 %y_89, i24 16774400" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 72 'add' 'add_ln54_96' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln54_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_96, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 73 'partselect' 'trunc_ln54_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%y_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_15_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 74 'bitconcatenate' 'y_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.83ns)   --->   "%add_ln54_97 = add i24 %y_90, i24 4608" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 75 'add' 'add_ln54_97' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln54_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_97, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 76 'partselect' 'trunc_ln54_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%y_91 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_16_val_read, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 77 'bitconcatenate' 'y_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i23 %y_91" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 78 'sext' 'sext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.82ns)   --->   "%add_ln54_98 = add i24 %sext_ln54_20, i24 9496" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 79 'add' 'add_ln54_98' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln54_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_98, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 80 'partselect' 'trunc_ln54_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%y_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_17_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 81 'bitconcatenate' 'y_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.83ns)   --->   "%add_ln54_99 = add i24 %y_92, i24 16768000" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 82 'add' 'add_ln54_99' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln54_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_99, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 83 'partselect' 'trunc_ln54_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%y_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_18_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 84 'bitconcatenate' 'y_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.83ns)   --->   "%add_ln54_100 = add i24 %y_93, i24 1024" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 85 'add' 'add_ln54_100' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln54_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_100, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 86 'partselect' 'trunc_ln54_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%y_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_19_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 87 'bitconcatenate' 'y_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.83ns)   --->   "%add_ln54_101 = add i24 %y_94, i24 5632" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 88 'add' 'add_ln54_101' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln54_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_101, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 89 'partselect' 'trunc_ln54_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%y_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_20_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 90 'bitconcatenate' 'y_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.83ns)   --->   "%add_ln54_102 = add i24 %y_95, i24 9216" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 91 'add' 'add_ln54_102' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln54_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_102, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 92 'partselect' 'trunc_ln54_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%y_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_21_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 93 'bitconcatenate' 'y_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.83ns)   --->   "%add_ln54_103 = add i24 %y_96, i24 1536" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 94 'add' 'add_ln54_103' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln54_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_103, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 95 'partselect' 'trunc_ln54_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%y_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_22_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 96 'bitconcatenate' 'y_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.83ns)   --->   "%add_ln54_104 = add i24 %y_97, i24 7424" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 97 'add' 'add_ln54_104' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln54_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_104, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 98 'partselect' 'trunc_ln54_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%y_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_23_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 99 'bitconcatenate' 'y_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.83ns)   --->   "%add_ln54_105 = add i24 %y_98, i24 4864" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 100 'add' 'add_ln54_105' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln54_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_105, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 101 'partselect' 'trunc_ln54_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%y_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_24_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 102 'bitconcatenate' 'y_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.83ns)   --->   "%add_ln54_106 = add i24 %y_99, i24 16764672" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 103 'add' 'add_ln54_106' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln54_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_106, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 104 'partselect' 'trunc_ln54_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%y_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_25_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 105 'bitconcatenate' 'y_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.83ns)   --->   "%add_ln54_107 = add i24 %y_100, i24 14080" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 106 'add' 'add_ln54_107' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln54_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_107, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 107 'partselect' 'trunc_ln54_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln54_114 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %data_26_val_read, i32 1, i32 15" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 108 'partselect' 'trunc_ln54_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i15 %trunc_ln54_114" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 109 'sext' 'sext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%y_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_27_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 110 'bitconcatenate' 'y_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.83ns)   --->   "%add_ln54_108 = add i24 %y_101, i24 7936" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 111 'add' 'add_ln54_108' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln54_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_108, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 112 'partselect' 'trunc_ln54_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%y_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_28_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 113 'bitconcatenate' 'y_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.83ns)   --->   "%add_ln54_109 = add i24 %y_102, i24 16774656" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 114 'add' 'add_ln54_109' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln54_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_109, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 115 'partselect' 'trunc_ln54_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%y_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_29_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 116 'bitconcatenate' 'y_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.83ns)   --->   "%add_ln54_110 = add i24 %y_103, i24 13568" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 117 'add' 'add_ln54_110' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln54_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_110, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 118 'partselect' 'trunc_ln54_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%y_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_30_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 119 'bitconcatenate' 'y_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.83ns)   --->   "%add_ln54_111 = add i24 %y_104, i24 18432" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 120 'add' 'add_ln54_111' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln54_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_111, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 121 'partselect' 'trunc_ln54_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%y_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_31_val_read, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 122 'bitconcatenate' 'y_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.83ns)   --->   "%add_ln54_112 = add i24 %y_105, i24 16772864" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 123 'add' 'add_ln54_112' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln54_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln54_112, i32 8, i32 23" [firmware/nnet_utils/nnet_batchnorm.h:54]   --->   Operation 124 'partselect' 'trunc_ln54_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 125 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i16 %trunc_ln54_s" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 126 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i16 %trunc_ln54_92" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 127 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i16 %data_3_val_read" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 128 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i16 %sext_ln54" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 129 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i16 %trunc_ln54_94" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 130 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i16 %trunc_ln54_95" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 131 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i16 %trunc_ln54_96" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 132 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i16 %trunc_ln54_97" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 133 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i16 %trunc_ln54_98" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 134 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_9, i16 %trunc_ln54_99" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 135 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i16 %data_11_val_read" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 136 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i16 %trunc_ln54_100" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 137 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i16 %sext_ln54_10" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 138 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i16 %trunc_ln54_102" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 139 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i512 %mrv_14, i16 %trunc_ln54_103" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 140 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i512 %mrv_15, i16 %trunc_ln54_104" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 141 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i512 %mrv_16, i16 %trunc_ln54_105" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 142 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i512 %mrv_17, i16 %trunc_ln54_106" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 143 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i512 %mrv_18, i16 %trunc_ln54_107" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 144 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i512 %mrv_19, i16 %trunc_ln54_108" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 145 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i512 %mrv_20, i16 %trunc_ln54_109" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 146 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i512 %mrv_21, i16 %trunc_ln54_110" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 147 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i512 %mrv_22, i16 %trunc_ln54_111" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 148 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i512 %mrv_23, i16 %trunc_ln54_112" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 149 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i512 %mrv_24, i16 %trunc_ln54_113" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 150 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i512 %mrv_25, i16 %sext_ln54_11" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 151 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i512 %mrv_26, i16 %trunc_ln54_115" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 152 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i512 %mrv_27, i16 %trunc_ln54_116" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 153 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i512 %mrv_28, i16 %trunc_ln54_117" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 154 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i512 %mrv_29, i16 %trunc_ln54_118" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 155 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i512 %mrv_30, i16 %trunc_ln54_119" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 156 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i512 %mrv_31" [firmware/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 157 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.833ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54) on port 'data_0_val' (firmware/nnet_utils/nnet_mult.h:80->firmware/nnet_utils/nnet_batchnorm.h:54) [66]  (0.000 ns)
	'add' operation ('add_ln54', firmware/nnet_utils/nnet_batchnorm.h:54) [68]  (0.833 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
