
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Lesson/TERM7/FPGA/Szamani/Project/ip_repo/IOT_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 388.348 ; gain = 178.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2374' bound to instance 'design_1_i' of component 'design_1' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2397]
INFO: [Synth 8-3491] module 'design_1_IOT_0_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_IOT_0_0_stub.vhdl:5' bound to instance 'IOT_0' of component 'design_1_IOT_0_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2865]
INFO: [Synth 8-638] synthesizing module 'design_1_IOT_0_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_IOT_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2900]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3098]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1572]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:926]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (4#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:926]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1051]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (5#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1051]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R40M8T' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1317]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1399]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_auto_pc_1_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R40M8T' (6#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1317]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2252]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (7#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1572]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:353]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:563]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:617]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:645]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:699]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:727]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:353]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3288]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2397]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 428.695 ; gain = 219.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 428.695 ; gain = 219.223
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_IOT_0_0' instantiated as 'design_1_i/IOT_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2865]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1221]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1399]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2900]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:563]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:617]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:645]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:699]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:727]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2925]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_0' instantiated as 'design_1_i/microblaze_0' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2938]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_axi_intc_0' instantiated as 'design_1_i/microblaze_0_axi_intc' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3098]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_xlconcat_0' instantiated as 'design_1_i/microblaze_0_xlconcat' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3288]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_1_100M_0' instantiated as 'design_1_i/rst_clk_wiz_1_100M' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3294]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2252]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_2/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_2/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_4/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_4/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_5/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_5/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_6/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_6/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_7/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_7/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_8/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_8/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_9/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_9/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_10/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_10/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_12/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_12/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_13/design_1_IOT_0_0_in_context.xdc] for cell 'design_1_i/IOT_0'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_13/design_1_IOT_0_0_in_context.xdc] for cell 'design_1_i/IOT_0'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_14/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_14/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_15/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/.Xil/Vivado-12672-amir/dcp_15/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 707.469 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IOT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_IOT_0_0                 |         1|
|2     |design_1_axi_uartlite_0_0        |         1|
|3     |design_1_mdm_1_0                 |         1|
|4     |design_1_microblaze_0_0          |         1|
|5     |design_1_microblaze_0_axi_intc_0 |         1|
|6     |design_1_xbar_0                  |         1|
|7     |design_1_auto_pc_0               |         1|
|8     |design_1_auto_pc_1               |         1|
|9     |design_1_microblaze_0_xlconcat_0 |         1|
|10    |design_1_rst_clk_wiz_1_100M_0    |         1|
|11    |design_1_dlmb_bram_if_cntlr_0    |         1|
|12    |design_1_dlmb_v10_0              |         1|
|13    |design_1_ilmb_bram_if_cntlr_0    |         1|
|14    |design_1_ilmb_v10_0              |         1|
|15    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_IOT_0_0_bbox                 |     1|
|2     |design_1_auto_pc_0_bbox               |     1|
|3     |design_1_auto_pc_1_bbox               |     1|
|4     |design_1_axi_uartlite_0_0_bbox        |     1|
|5     |design_1_dlmb_bram_if_cntlr_0_bbox    |     1|
|6     |design_1_dlmb_v10_0_bbox              |     1|
|7     |design_1_ilmb_bram_if_cntlr_0_bbox    |     1|
|8     |design_1_ilmb_v10_0_bbox              |     1|
|9     |design_1_lmb_bram_0_bbox              |     1|
|10    |design_1_mdm_1_0_bbox                 |     1|
|11    |design_1_microblaze_0_0_bbox          |     1|
|12    |design_1_microblaze_0_axi_intc_0_bbox |     1|
|13    |design_1_microblaze_0_xlconcat_0_bbox |     1|
|14    |design_1_rst_clk_wiz_1_100M_0_bbox    |     1|
|15    |design_1_xbar_0_bbox                  |     1|
|16    |IBUF                                  |    37|
|17    |OBUF                                  |     5|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1940|
|2     |  design_1_i                  |design_1                              |  1898|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   683|
|4     |      s01_couplers            |s01_couplers_imp_2REGHR               |   153|
|5     |      s02_couplers            |s02_couplers_imp_1R40M8T              |    74|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 707.469 ; gain = 114.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 707.469 ; gain = 497.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 709.621 ; gain = 405.961
INFO: [Common 17-1381] The checkpoint 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 709.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 03:34:36 2017...
