var pairs =
{
"slewrate":{"hdl":1,"fast":1,"attribute":1,"slow":1,"iobuf":1,"string":1,"pin_name":1,"porta":1,"value":1,"attributes":1}
,"hdl":{"attribute":1}
,"fast":{"slow":1}
,"slow":{"latticesc":1,"families":1,"standards":1}
,"attached":{"output":1}
,"output":{"buffers":1,"4:0":1}
,"buffers":{"e.g":1,"slewrate":1}
,"e.g":{"obw":1}
,"obw":{"bidirectional":1}
,"bidirectional":{"buffers":1}
,"attribute":{"mode":1,"used":1,"slewrate":1,"pin_name":1,"porta":1,"example":1}
,"mode":{"parameters":1,"slewrate":1}
,"parameters":{"fast":1}
,"families":{"except":1}
,"except":{"latticesc":1,"latticeecp3":1}
,"latticesc":{"value":1,"device":1,"purespeed":1}
,"value":{"value":1,"refers":1,"fast":1}
,"refers":{"non":1}
,"non":{"applicable":1}
,"applicable":{"condition":1}
,"condition":{"standards":1,"slewrate":1}
,"standards":{"latticesc":1,"except":1}
,"device":{"family":1,"support":1}
,"pin":{"individual":1,"pin":1,"basis":1,"type":1}
,"individual":{"slew":1}
,"slew":{"rate":1}
,"rate":{"control":1}
,"control":{"allows":1,"pin":1,"affects":1}
,"allows":{"designer":1}
,"designer":{"specify":1}
,"specify":{"slew":1}
,"basis":{"slew":1}
,"affects":{"rising":1}
,"rising":{"edge":1}
,"edge":{"falling":1}
,"falling":{"edges":1}
,"edges":{"default":1}
,"default":{"condition":1,"slewrate":1}
,"latticeecp3":{"devices":1}
,"devices":{"default":1}
,"purespeed":{"usage":1}
,"usage":{"guide":1}
,"guide":{"information":1}
,"information":{"related":1}
,"related":{"attributes":1}
,"attributes":{"attribute":1,"example":1,"hdl":1}
,"used":{"conjunction":1}
,"conjunction":{"iobuf":1}
,"iobuf":{"preference":1}
,"preference":{"global":1,"please":1}
,"global":{"preferences":1}
,"preferences":{"honored":1}
,"honored":{"slewrate":1}
,"please":{"topic":1}
,"vhdl":{"syntax":1,"example":1,"source":1,"iovhdl.vhd":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"slewrate":1,"synthesis":1}
,"signal":{"value":1,"slow":1}
,"example":{"code":1,"given":1,"precision":1,"synplify":1}
,"porta":{"signal":1,"slewrate":1,"synthesis":1}
,"verilog":{"syntax":1,"example":1,"source":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"pintype":{"pin_name":1}
,"synthesis":{"io_type":1}
,"io_type":{"type_name":1,"lvttl33_od":1}
,"type_name":{"drive":1}
,"drive":{"drive_strength":1,"pullmode":1}
,"drive_strength":{"pullmode":1}
,"pullmode":{"mode":1,"slewrate":1}
,"note":{"example":1}
,"given":{"pin":1}
,"type":{"configuration":1,"settings":1}
,"4:0":{"porta":1}
,"lvttl33_od":{"drive":1}
,"following":{"examples":1}
,"examples":{"type":1,"contain":1,"latticeec":1}
,"settings":{"using":1}
,"using":{"latticeec":1}
,"latticeec":{"device":1,"preferences_attributes":1}
,"family":{"purposes":1}
,"purposes":{"demonstration":1}
,"demonstration":{"examples":1}
,"contain":{"slewrate":1}
,"source":{"attribute":1,"attributes":1}
,"path":{"install_dir":1}
,"install_dir":{"examples":1}
,"preferences_attributes":{"iotype_drive_pullmode_slewrate":1}
,"iotype_drive_pullmode_slewrate":{"vhdl":1,"verilog_mentor":1}
,"verilog_mentor":{"vlogio.v":1}
,"adding":{"fpga":1}
,"fpga":{"attributes":1}
}
;Search.control.loadWordPairs(pairs);
