/*
 * iaxxx-register-defs-pwrc.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_PWRC_H__
#define __IAXXX_REGISTER_DEFS_PWRC_H__

/*** The base address for this set of registers ***/
#define IAXXX_PWRC_REGS_ADDR (0x40010000)

/*** PWRC_LDO_0 (0x40010000) ***/
/*
 * This register is used to control the LDO_0
 */
#define IAXXX_PWRC_LDO_0_ADDR (0x40010000)
#define IAXXX_PWRC_LDO_0_MASK_VAL 0x0000007f
#define IAXXX_PWRC_LDO_0_RMASK_VAL 0x0000007f
#define IAXXX_PWRC_LDO_0_WMASK_VAL 0x0000007f
#define IAXXX_PWRC_LDO_0_RESET_VAL 0x0000000c

/*
 * LDO_0 level selection, 0.9 - 1.2V, 25mV step size
 */
#define IAXXX_PWRC_LDO_0_SEL_MASK 0x0000000f
#define IAXXX_PWRC_LDO_0_SEL_RESET_VAL 0xc
#define IAXXX_PWRC_LDO_0_SEL_POS 0
#define IAXXX_PWRC_LDO_0_SEL_SIZE 4
#define IAXXX_PWRC_LDO_0_SEL_DECL (3:0)

/*
 * LDO_0 disable, active high
 */
#define IAXXX_PWRC_LDO_0_DIS_MASK 0x00000010
#define IAXXX_PWRC_LDO_0_DIS_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_0_DIS_POS 4
#define IAXXX_PWRC_LDO_0_DIS_SIZE 1
#define IAXXX_PWRC_LDO_0_DIS_DECL 4

/*
 * LDO_0 trim disable, active high
 */
#define IAXXX_PWRC_LDO_0_TRIM_DIS_MASK 0x00000020
#define IAXXX_PWRC_LDO_0_TRIM_DIS_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_0_TRIM_DIS_POS 5
#define IAXXX_PWRC_LDO_0_TRIM_DIS_SIZE 1
#define IAXXX_PWRC_LDO_0_TRIM_DIS_DECL 5

/*
 * Indicates that a LDO_0 level change is requested, active high
 */
#define IAXXX_PWRC_LDO_0_REQ_MASK 0x00000040
#define IAXXX_PWRC_LDO_0_REQ_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_0_REQ_POS 6
#define IAXXX_PWRC_LDO_0_REQ_SIZE 1
#define IAXXX_PWRC_LDO_0_REQ_DECL 6

/*** PWRC_LDO_1 (0x40010004) ***/
/*
 * This register is used to control the LDO_1
 */
#define IAXXX_PWRC_LDO_1_ADDR (0x40010004)
#define IAXXX_PWRC_LDO_1_MASK_VAL 0x000000ff
#define IAXXX_PWRC_LDO_1_RMASK_VAL 0x000000ff
#define IAXXX_PWRC_LDO_1_WMASK_VAL 0x000000ff
#define IAXXX_PWRC_LDO_1_RESET_VAL 0x00000014

/*
 * LDO_1 level selection, 0.7 - 1.2V, 25mV step size
 */
#define IAXXX_PWRC_LDO_1_SEL_MASK 0x0000001f
#define IAXXX_PWRC_LDO_1_SEL_RESET_VAL 0x14
#define IAXXX_PWRC_LDO_1_SEL_POS 0
#define IAXXX_PWRC_LDO_1_SEL_SIZE 5
#define IAXXX_PWRC_LDO_1_SEL_DECL (4:0)

/*
 * LDO_1 disable, active high
 */
#define IAXXX_PWRC_LDO_1_DIS_MASK 0x00000020
#define IAXXX_PWRC_LDO_1_DIS_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_1_DIS_POS 5
#define IAXXX_PWRC_LDO_1_DIS_SIZE 1
#define IAXXX_PWRC_LDO_1_DIS_DECL 5

/*
 * LDO_1 trim disable, active high
 */
#define IAXXX_PWRC_LDO_1_TRIM_DIS_MASK 0x00000040
#define IAXXX_PWRC_LDO_1_TRIM_DIS_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_1_TRIM_DIS_POS 6
#define IAXXX_PWRC_LDO_1_TRIM_DIS_SIZE 1
#define IAXXX_PWRC_LDO_1_TRIM_DIS_DECL 6

/*
 * Indicates that a LDO_1 level change is requested, active high
 */
#define IAXXX_PWRC_LDO_1_REQ_MASK 0x00000080
#define IAXXX_PWRC_LDO_1_REQ_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_1_REQ_POS 7
#define IAXXX_PWRC_LDO_1_REQ_SIZE 1
#define IAXXX_PWRC_LDO_1_REQ_DECL 7

/*** PWRC_LDO_STS (0x40010008) ***/
/*
 * This register informs about the satbility of the LDOs outputs after
 * programming
 */
#define IAXXX_PWRC_LDO_STS_ADDR (0x40010008)
#define IAXXX_PWRC_LDO_STS_MASK_VAL 0x00000003
#define IAXXX_PWRC_LDO_STS_RMASK_VAL 0x00000003
#define IAXXX_PWRC_LDO_STS_WMASK_VAL 0x00000000
#define IAXXX_PWRC_LDO_STS_RESET_VAL 0x00000000

/*
 * Indicates that the LDO_0 output is stable after programming, active high
 */
#define IAXXX_PWRC_LDO_STS_LDO_0_ACK_MASK 0x00000001
#define IAXXX_PWRC_LDO_STS_LDO_0_ACK_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_STS_LDO_0_ACK_POS 0
#define IAXXX_PWRC_LDO_STS_LDO_0_ACK_SIZE 1
#define IAXXX_PWRC_LDO_STS_LDO_0_ACK_DECL 0

/*
 * Indicates that the LDO_1 output is stable after programming, active high
 */
#define IAXXX_PWRC_LDO_STS_LDO_1_ACK_MASK 0x00000002
#define IAXXX_PWRC_LDO_STS_LDO_1_ACK_RESET_VAL 0x0
#define IAXXX_PWRC_LDO_STS_LDO_1_ACK_POS 1
#define IAXXX_PWRC_LDO_STS_LDO_1_ACK_SIZE 1
#define IAXXX_PWRC_LDO_STS_LDO_1_ACK_DECL 1

/*** PWRC_LS (0x4001000c) ***/
/*
 * This register is used to control the Level Shifter
 */
#define IAXXX_PWRC_LS_ADDR (0x4001000c)
#define IAXXX_PWRC_LS_MASK_VAL 0x00000001
#define IAXXX_PWRC_LS_RMASK_VAL 0x00000001
#define IAXXX_PWRC_LS_WMASK_VAL 0x00000001
#define IAXXX_PWRC_LS_RESET_VAL 0x00000000

/*
 * Level Shifters enable, active high. Must be low before PWR_GOOD is
 * asserted
 */
#define IAXXX_PWRC_LS_EN_MASK 0x00000001
#define IAXXX_PWRC_LS_EN_RESET_VAL 0x0
#define IAXXX_PWRC_LS_EN_POS 0
#define IAXXX_PWRC_LS_EN_SIZE 1
#define IAXXX_PWRC_LS_EN_DECL 0

/*** PWRC_REF (0x40010010) ***/
/*
 * This register is used to control the peripheral circuitry
 */
#define IAXXX_PWRC_REF_ADDR (0x40010010)
#define IAXXX_PWRC_REF_MASK_VAL 0x00000003
#define IAXXX_PWRC_REF_RMASK_VAL 0x00000003
#define IAXXX_PWRC_REF_WMASK_VAL 0x00000003
#define IAXXX_PWRC_REF_RESET_VAL 0x00000000

/*
 * Peripheral circuitry disable, active high
 */
#define IAXXX_PWRC_REF_DIS_MASK 0x00000001
#define IAXXX_PWRC_REF_DIS_RESET_VAL 0x0
#define IAXXX_PWRC_REF_DIS_POS 0
#define IAXXX_PWRC_REF_DIS_SIZE 1
#define IAXXX_PWRC_REF_DIS_DECL 0

/*
 * Debug signal,disable reference generator trim, active high
 */
#define IAXXX_PWRC_REF_TRIM_DIS_MASK 0x00000002
#define IAXXX_PWRC_REF_TRIM_DIS_RESET_VAL 0x0
#define IAXXX_PWRC_REF_TRIM_DIS_POS 1
#define IAXXX_PWRC_REF_TRIM_DIS_SIZE 1
#define IAXXX_PWRC_REF_TRIM_DIS_DECL 1

/*** PWRC_MUX (0x40010014) ***/
/*
 * This register is used to control the test multiplexer driving the output
 * pin TEST_MUX_OUT
 */
#define IAXXX_PWRC_MUX_ADDR (0x40010014)
#define IAXXX_PWRC_MUX_MASK_VAL 0x00000007
#define IAXXX_PWRC_MUX_RMASK_VAL 0x00000007
#define IAXXX_PWRC_MUX_WMASK_VAL 0x00000007
#define IAXXX_PWRC_MUX_RESET_VAL 0x00000000

/*
 * Multiplexer control value:
 * bit[(2:0)]
 *     000 ->
 *     001 ->
 *     010 ->
 *     011 ->
 *     100 ->
 *     101 ->
 *     110 ->
 *     111 ->
 */
#define IAXXX_PWRC_MUX_CTRL_MASK 0x00000007
#define IAXXX_PWRC_MUX_CTRL_RESET_VAL 0x0
#define IAXXX_PWRC_MUX_CTRL_POS 0
#define IAXXX_PWRC_MUX_CTRL_SIZE 3
#define IAXXX_PWRC_MUX_CTRL_DECL (2:0)

/*** PWRC_BG (0x40010018) ***/
/*
 * This register is used to control the band-gap voltage offset
 */
#define IAXXX_PWRC_BG_ADDR (0x40010018)
#define IAXXX_PWRC_BG_MASK_VAL 0x000000ff
#define IAXXX_PWRC_BG_RMASK_VAL 0x000000ff
#define IAXXX_PWRC_BG_WMASK_VAL 0x000000ff
#define IAXXX_PWRC_BG_RESET_VAL 0x00000074

/*
 * Band-gap voltage offset = 0.4325mV*(0xTRIM-0x74)
 */
#define IAXXX_PWRC_BG_TRIM_MASK 0x000000ff
#define IAXXX_PWRC_BG_TRIM_RESET_VAL 0x74
#define IAXXX_PWRC_BG_TRIM_POS 0
#define IAXXX_PWRC_BG_TRIM_SIZE 8
#define IAXXX_PWRC_BG_TRIM_DECL (7:0)

/*** PWRC_SPARE (0x4001001c) ***/
/*
 * This register is used as spare control bits
 */
#define IAXXX_PWRC_SPARE_ADDR (0x4001001c)
#define IAXXX_PWRC_SPARE_MASK_VAL 0x0000000f
#define IAXXX_PWRC_SPARE_RMASK_VAL 0x0000000f
#define IAXXX_PWRC_SPARE_WMASK_VAL 0x0000000f
#define IAXXX_PWRC_SPARE_RESET_VAL 0x00000000

/*
 * Spare control encoding:
 * bit[(3:0)]
 *     0000 ->
 *     0001 ->
 *     0010 ->
 *     0011 ->
 *     0100 ->
 *     0101 ->
 *     0110 ->
 *     0111 ->
 *     1000 ->
 *     1001 ->
 *     1010 ->
 *     1011 ->
 *     1100 ->
 *     1101 ->
 *     1110 ->
 *     1111 ->
 */
#define IAXXX_PWRC_SPARE_CTRL_MASK 0x0000000f
#define IAXXX_PWRC_SPARE_CTRL_RESET_VAL 0x0
#define IAXXX_PWRC_SPARE_CTRL_POS 0
#define IAXXX_PWRC_SPARE_CTRL_SIZE 4
#define IAXXX_PWRC_SPARE_CTRL_DECL (3:0)

/* Number of registers in the module */
#define IAXXX_PWRC_REG_NUM 8

#endif /* __IAXXX_REGISTER_DEFS_PWRC_H__*/
