Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: TP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : TP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/SM_CTRL.vhd" into library work
Parsing entity <SM_CTRL>.
Parsing architecture <Behavioral> of entity <sm_ctrl>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Lectura.vhd" into library work
Parsing entity <Lectura>.
Parsing architecture <Behavioral> of entity <lectura>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Escritura_SM.vhd" into library work
Parsing entity <Escritura_SM>.
Parsing architecture <Behavioral> of entity <escritura_sm>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/DIV_FREQ.vhd" into library work
Parsing entity <DIV_FREQ>.
Parsing architecture <Behavioral> of entity <div_freq>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Contador2.vhd" into library work
Parsing entity <Contador2>.
Parsing architecture <Behavioral> of entity <contador2>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Contador.vhd" into library work
Parsing entity <Contador>.
Parsing architecture <Behavioral> of entity <contador>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/CNT2S.vhd" into library work
Parsing entity <CNT2S>.
Parsing architecture <Behavioral> of entity <cnt2s>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Borrado.vhd" into library work
Parsing entity <Borrado>.
Parsing architecture <Behavioral> of entity <borrado>.
Parsing VHDL file "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" into library work
Parsing entity <TP>.
Parsing architecture <Behavioral> of entity <tp>.
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" Line 171: Actual for formal port rst_sm_ctrl is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" Line 186: Actual for formal port en_contador2 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd" Line 210: Actual for formal port en_contador is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TP> (architecture <Behavioral>) from library <work>.

Elaborating entity <SM_CTRL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/SM_CTRL.vhd" Line 163. Case statement is complete. others clause is never selected

Elaborating entity <Contador2> (architecture <Behavioral>) from library <work>.

Elaborating entity <Borrado> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Borrado.vhd" Line 92. Case statement is complete. others clause is never selected

Elaborating entity <Contador> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIV_FREQ> (architecture <Behavioral>) from library <work>.

Elaborating entity <Escritura_SM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Escritura_SM.vhd" Line 83. Case statement is complete. others clause is never selected

Elaborating entity <Lectura> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Lectura.vhd" Line 71. Case statement is complete. others clause is never selected

Elaborating entity <CNT2S> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TP>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/TOP.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <BUS_DQ_BIDIR> created at line 266.
    Found 20-bit 4-to-1 multiplexer for signal <A> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <CE> created at line 278.
    Found 1-bit 4-to-1 multiplexer for signal <OE> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <WE> created at line 290.
    Found 8-bit 4-to-1 multiplexer for signal <LED> created at line 296.
    Found 1-bit tristate buffer for signal <DQ_BIDIR<15>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<14>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<13>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<12>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<11>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<10>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<9>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<8>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<7>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<6>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<5>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<4>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<3>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<2>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<1>> created at line 160
    Found 1-bit tristate buffer for signal <DQ_BIDIR<0>> created at line 160
    Summary:
	inferred   6 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <TP> synthesized.

Synthesizing Unit <SM_CTRL>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/SM_CTRL.vhd".
    Found 5-bit register for signal <q_bus>.
    Found finite state machine <FSM_0> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 50                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_sm_ctrl (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SM_CTRL> synthesized.

Synthesizing Unit <Contador2>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Contador2.vhd".
    Found 6-bit register for signal <q_bus>.
    Found 6-bit adder for signal <q_bus[5]_GND_24_o_add_5_OUT> created at line 45.
    Found 6-bit comparator greater for signal <bus_sel_INV_26_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador2> synthesized.

Synthesizing Unit <Borrado>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Borrado.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_1> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 2                                              |
    | Outputs            | 37                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Borrado> synthesized.

Synthesizing Unit <Contador>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Contador.vhd".
    Found 20-bit register for signal <q_bus>.
    Found 20-bit adder for signal <q_bus[19]_GND_27_o_add_5_OUT> created at line 45.
    Found 20-bit comparator greater for signal <bus_sel_INV_27_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Contador> synthesized.

Synthesizing Unit <DIV_FREQ>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/DIV_FREQ.vhd".
    Found 6-bit register for signal <q_bus>.
    Found 6-bit adder for signal <q_bus[5]_GND_28_o_add_4_OUT> created at line 44.
    Found 6-bit comparator greater for signal <bus_sel_INV_28_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIV_FREQ> synthesized.

Synthesizing Unit <Escritura_SM>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Escritura_SM.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_2> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 19                                             |
    | Inputs             | 2                                              |
    | Outputs            | 40                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Escritura_SM> synthesized.

Synthesizing Unit <Lectura>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/Lectura.vhd".
WARNING:Xst:647 - Input <dq_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <q_bus>.
    Found finite state machine <FSM_3> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Lectura> synthesized.

Synthesizing Unit <CNT2S>.
    Related source file is "/home/pedro/Documents/ISE/Escritura_Borrado_Lectura/Esc_Lec_Bor_Toda_La_Memoria/CNT2S.vhd".
    Found 26-bit register for signal <Q_Bus>.
    Found 26-bit adder for signal <Q_Bus[25]_GND_34_o_add_5_OUT> created at line 47.
    Found 26-bit comparator greater for signal <Bus_Sel_INV_29_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <CNT2S> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 2
# Registers                                            : 4
 20-bit register                                       : 1
 26-bit register                                       : 1
 6-bit register                                        : 2
# Comparators                                          : 4
 20-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 22
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 9
 20-bit 4-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CNT2S>.
The following registers are absorbed into counter <Q_Bus>: 1 register on signal <Q_Bus>.
Unit <CNT2S> synthesized (advanced).

Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <Contador2>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <Contador2> synthesized (advanced).

Synthesizing (advanced) Unit <DIV_FREQ>.
The following registers are absorbed into counter <q_bus>: 1 register on signal <q_bus>.
Unit <DIV_FREQ> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 20-bit up counter                                     : 1
 26-bit up counter                                     : 1
 6-bit up counter                                      : 2
# Comparators                                          : 4
 20-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 19
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 8
 20-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <q_bus[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0010
 s3    | 0011
 s4    | 0100
 s5    | 0101
 s6    | 0110
 s7    | 0111
 s8    | 1000
 s9    | 1001
 s10   | 1010
 s11   | 1011
 s12   | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <q_bus[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <q_bus[1:5]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 s0      | 00000
 s1      | 00010
 s2      | 00111
 s3      | 00011
 s4      | 01100
 s5      | 00001
 s6      | 01010
 s7      | 01111
 esp_esc | 00101
 esp_lec | 01101
 esp_bor | 01011
 p_esc   | 00110
 p_lec   | 00100
 p_bor   | 01110
 r_esc   | 01001
 r_lec   | 01000
 r_bor   | 11000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Escritura_SM/FSM_2> on signal <q_bus[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0010
 s3    | 0011
 s4    | 0100
 s5    | 0101
 s6    | 0110
 s7    | 0111
 s8    | 1000
-------------------

Optimizing unit <TP> ...

Optimizing unit <Escritura_SM> ...
WARNING:Xst:1293 - FF/Latch <Inst_Contador/q_bus_8> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_9> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_10> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_11> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_12> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_13> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_14> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_15> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_16> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_17> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_18> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Contador/q_bus_19> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_CNT2S/Q_Bus_24> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_CNT2S/Q_Bus_25> has a constant value of 0 in block <TP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TP, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 220
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 16
#      LUT3                        : 42
#      LUT4                        : 10
#      LUT5                        : 35
#      LUT6                        : 45
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 59
#      FD                          : 10
#      FDR                         : 11
#      FDRE                        : 38
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 4
#      IOBUF                       : 8
#      OBUF                        : 32
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              59  out of  11440     0%  
 Number of Slice LUTs:                  151  out of   5720     2%  
    Number used as Logic:               151  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    151
   Number with an unused Flip Flop:      92  out of    151    60%  
   Number with an unused LUT:             0  out of    151     0%  
   Number of fully used LUT-FF pairs:    59  out of    151    39%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.162ns (Maximum Frequency: 162.285MHz)
   Minimum input arrival time before clock: 5.033ns
   Maximum output required time after clock: 10.258ns
   Maximum combinational path delay: 6.287ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.162ns (frequency: 162.285MHz)
  Total number of paths / destination ports: 11115 / 141
-------------------------------------------------------------------------
Delay:               6.162ns (Levels of Logic = 5)
  Source:            Inst_Contador/q_bus_2 (FF)
  Destination:       Inst_SM_CTRL/q_bus_FSM_FFd5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_Contador/q_bus_2 to Inst_SM_CTRL/q_bus_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.525   1.032  Inst_Contador/q_bus_2 (Inst_Contador/q_bus_2)
     LUT3:I0->O            1   0.235   0.682  Inst_Contador/bus_sel_INV_27_o_inv_inv3_SW0 (N0)
     LUT6:I5->O           10   0.254   1.008  Inst_Contador/bus_sel_INV_27_o_inv_inv3 (Inst_Contador/bus_sel_INV_27_o_inv_inv)
     LUT6:I5->O            4   0.254   0.804  bus_stop_final1 (bus_stop_final)
     LUT6:I5->O            1   0.254   0.790  Inst_SM_CTRL/q_bus_FSM_FFd5-In2 (Inst_SM_CTRL/q_bus_FSM_FFd5-In2)
     LUT5:I3->O            1   0.250   0.000  Inst_SM_CTRL/q_bus_FSM_FFd5-In7 (Inst_SM_CTRL/q_bus_FSM_FFd5-In)
     FDR:D                     0.074          Inst_SM_CTRL/q_bus_FSM_FFd5
    ----------------------------------------
    Total                      6.162ns (1.846ns logic, 4.316ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              5.033ns (Levels of Logic = 4)
  Source:            SW1 (PAD)
  Destination:       Inst_SM_CTRL/q_bus_FSM_FFd4 (FF)
  Destination Clock: CLK rising

  Data Path: SW1 to Inst_SM_CTRL/q_bus_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.296  SW1_IBUF (SW1_IBUF)
     LUT6:I0->O            1   0.254   0.682  Inst_SM_CTRL/q_bus_FSM_FFd4-In3 (Inst_SM_CTRL/q_bus_FSM_FFd4-In3)
     LUT3:I2->O            1   0.254   0.910  Inst_SM_CTRL/q_bus_FSM_FFd4-In4 (Inst_SM_CTRL/q_bus_FSM_FFd4-In4)
     LUT6:I3->O            1   0.235   0.000  Inst_SM_CTRL/q_bus_FSM_FFd4-In5 (Inst_SM_CTRL/q_bus_FSM_FFd4-In)
     FDR:D                     0.074          Inst_SM_CTRL/q_bus_FSM_FFd4
    ----------------------------------------
    Total                      5.033ns (2.145ns logic, 2.888ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 901 / 42
-------------------------------------------------------------------------
Offset:              10.258ns (Levels of Logic = 5)
  Source:            Inst_SM_CTRL/q_bus_FSM_FFd2 (FF)
  Destination:       A<4> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_SM_CTRL/q_bus_FSM_FFd2 to A<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.525   1.788  Inst_SM_CTRL/q_bus_FSM_FFd2 (Inst_SM_CTRL/q_bus_FSM_FFd2)
     LUT5:I0->O           33   0.254   1.813  Inst_SM_CTRL/q_bus__n0091<1>1 (bus_selector<1>)
     LUT6:I2->O            5   0.254   0.841  Mmux_A1621 (Mmux_A162)
     LUT6:I5->O            1   0.254   0.682  Mmux_A21 (Mmux_A2)
     LUT6:I5->O            1   0.254   0.681  Mmux_A23 (A_0_OBUF)
     OBUF:I->O                 2.912          A_0_OBUF (A<0>)
    ----------------------------------------
    Total                     10.258ns (4.453ns logic, 5.805ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.287ns (Levels of Logic = 3)
  Source:            DQ_BIDIR<7> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: DQ_BIDIR<7> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   1.112  DQ_BIDIR_7_IOBUF (N26)
     LUT5:I0->O            1   0.254   0.681  Mmux_LED81 (LED_7_OBUF)
     OBUF:I->O                 2.912          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      6.287ns (4.494ns logic, 1.793ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.162|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.09 secs
 
--> 


Total memory usage is 395672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    0 (   0 filtered)

