#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2444370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2444500 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x244ea60 .functor NOT 1, L_0x2478e50, C4<0>, C4<0>, C4<0>;
L_0x2478be0 .functor XOR 1, L_0x2478a80, L_0x2478b40, C4<0>, C4<0>;
L_0x2478d40 .functor XOR 1, L_0x2478be0, L_0x2478ca0, C4<0>, C4<0>;
v0x24754e0_0 .net *"_ivl_10", 0 0, L_0x2478ca0;  1 drivers
v0x24755e0_0 .net *"_ivl_12", 0 0, L_0x2478d40;  1 drivers
v0x24756c0_0 .net *"_ivl_2", 0 0, L_0x2478280;  1 drivers
v0x2475780_0 .net *"_ivl_4", 0 0, L_0x2478a80;  1 drivers
v0x2475860_0 .net *"_ivl_6", 0 0, L_0x2478b40;  1 drivers
v0x2475990_0 .net *"_ivl_8", 0 0, L_0x2478be0;  1 drivers
v0x2475a70_0 .net "a", 0 0, v0x2472fd0_0;  1 drivers
v0x2475b10_0 .net "b", 0 0, v0x2473070_0;  1 drivers
v0x2475bb0_0 .net "c", 0 0, v0x2473110_0;  1 drivers
v0x2475c50_0 .var "clk", 0 0;
v0x2475cf0_0 .net "d", 0 0, v0x2473280_0;  1 drivers
v0x2475d90_0 .net "out_dut", 0 0, L_0x2478850;  1 drivers
v0x2475e30_0 .net "out_ref", 0 0, L_0x2476e00;  1 drivers
v0x2475ed0_0 .var/2u "stats1", 159 0;
v0x2475f70_0 .var/2u "strobe", 0 0;
v0x2476010_0 .net "tb_match", 0 0, L_0x2478e50;  1 drivers
v0x24760d0_0 .net "tb_mismatch", 0 0, L_0x244ea60;  1 drivers
v0x24762a0_0 .net "wavedrom_enable", 0 0, v0x2473370_0;  1 drivers
v0x2476340_0 .net "wavedrom_title", 511 0, v0x2473410_0;  1 drivers
L_0x2478280 .concat [ 1 0 0 0], L_0x2476e00;
L_0x2478a80 .concat [ 1 0 0 0], L_0x2476e00;
L_0x2478b40 .concat [ 1 0 0 0], L_0x2478850;
L_0x2478ca0 .concat [ 1 0 0 0], L_0x2476e00;
L_0x2478e50 .cmp/eeq 1, L_0x2478280, L_0x2478d40;
S_0x2444690 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2444500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2444e10 .functor NOT 1, v0x2473110_0, C4<0>, C4<0>, C4<0>;
L_0x244f320 .functor NOT 1, v0x2473070_0, C4<0>, C4<0>, C4<0>;
L_0x2476550 .functor AND 1, L_0x2444e10, L_0x244f320, C4<1>, C4<1>;
L_0x24765f0 .functor NOT 1, v0x2473280_0, C4<0>, C4<0>, C4<0>;
L_0x2476720 .functor NOT 1, v0x2472fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2476820 .functor AND 1, L_0x24765f0, L_0x2476720, C4<1>, C4<1>;
L_0x2476900 .functor OR 1, L_0x2476550, L_0x2476820, C4<0>, C4<0>;
L_0x24769c0 .functor AND 1, v0x2472fd0_0, v0x2473110_0, C4<1>, C4<1>;
L_0x2476a80 .functor AND 1, L_0x24769c0, v0x2473280_0, C4<1>, C4<1>;
L_0x2476b40 .functor OR 1, L_0x2476900, L_0x2476a80, C4<0>, C4<0>;
L_0x2476cb0 .functor AND 1, v0x2473070_0, v0x2473110_0, C4<1>, C4<1>;
L_0x2476d20 .functor AND 1, L_0x2476cb0, v0x2473280_0, C4<1>, C4<1>;
L_0x2476e00 .functor OR 1, L_0x2476b40, L_0x2476d20, C4<0>, C4<0>;
v0x244ecd0_0 .net *"_ivl_0", 0 0, L_0x2444e10;  1 drivers
v0x244ed70_0 .net *"_ivl_10", 0 0, L_0x2476820;  1 drivers
v0x24717c0_0 .net *"_ivl_12", 0 0, L_0x2476900;  1 drivers
v0x2471880_0 .net *"_ivl_14", 0 0, L_0x24769c0;  1 drivers
v0x2471960_0 .net *"_ivl_16", 0 0, L_0x2476a80;  1 drivers
v0x2471a90_0 .net *"_ivl_18", 0 0, L_0x2476b40;  1 drivers
v0x2471b70_0 .net *"_ivl_2", 0 0, L_0x244f320;  1 drivers
v0x2471c50_0 .net *"_ivl_20", 0 0, L_0x2476cb0;  1 drivers
v0x2471d30_0 .net *"_ivl_22", 0 0, L_0x2476d20;  1 drivers
v0x2471e10_0 .net *"_ivl_4", 0 0, L_0x2476550;  1 drivers
v0x2471ef0_0 .net *"_ivl_6", 0 0, L_0x24765f0;  1 drivers
v0x2471fd0_0 .net *"_ivl_8", 0 0, L_0x2476720;  1 drivers
v0x24720b0_0 .net "a", 0 0, v0x2472fd0_0;  alias, 1 drivers
v0x2472170_0 .net "b", 0 0, v0x2473070_0;  alias, 1 drivers
v0x2472230_0 .net "c", 0 0, v0x2473110_0;  alias, 1 drivers
v0x24722f0_0 .net "d", 0 0, v0x2473280_0;  alias, 1 drivers
v0x24723b0_0 .net "out", 0 0, L_0x2476e00;  alias, 1 drivers
S_0x2472510 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2444500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2472fd0_0 .var "a", 0 0;
v0x2473070_0 .var "b", 0 0;
v0x2473110_0 .var "c", 0 0;
v0x24731e0_0 .net "clk", 0 0, v0x2475c50_0;  1 drivers
v0x2473280_0 .var "d", 0 0;
v0x2473370_0 .var "wavedrom_enable", 0 0;
v0x2473410_0 .var "wavedrom_title", 511 0;
S_0x24727b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2472510;
 .timescale -12 -12;
v0x2472a10_0 .var/2s "count", 31 0;
E_0x243f2c0/0 .event negedge, v0x24731e0_0;
E_0x243f2c0/1 .event posedge, v0x24731e0_0;
E_0x243f2c0 .event/or E_0x243f2c0/0, E_0x243f2c0/1;
E_0x243f510 .event negedge, v0x24731e0_0;
E_0x24299f0 .event posedge, v0x24731e0_0;
S_0x2472b10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2472510;
 .timescale -12 -12;
v0x2472d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2472df0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2472510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2473570 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2444500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2476f60 .functor NOT 1, v0x2473110_0, C4<0>, C4<0>, C4<0>;
L_0x2476fd0 .functor NOT 1, v0x2473280_0, C4<0>, C4<0>, C4<0>;
L_0x2477060 .functor AND 1, L_0x2476f60, L_0x2476fd0, C4<1>, C4<1>;
L_0x2477170 .functor NOT 1, v0x2472fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2477210 .functor NOT 1, v0x2473070_0, C4<0>, C4<0>, C4<0>;
L_0x2477280 .functor AND 1, L_0x2477170, L_0x2477210, C4<1>, C4<1>;
L_0x24773d0 .functor AND 1, L_0x2477280, v0x2473280_0, C4<1>, C4<1>;
L_0x24775a0 .functor OR 1, L_0x2477060, L_0x24773d0, C4<0>, C4<0>;
L_0x2477700 .functor NOT 1, v0x2472fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2477770 .functor AND 1, L_0x2477700, v0x2473070_0, C4<1>, C4<1>;
L_0x2477890 .functor AND 1, L_0x2477770, v0x2473110_0, C4<1>, C4<1>;
L_0x2477a10 .functor OR 1, L_0x24775a0, L_0x2477890, C4<0>, C4<0>;
L_0x2477b90 .functor AND 1, v0x2472fd0_0, v0x2473070_0, C4<1>, C4<1>;
L_0x2477e20 .functor NOT 1, v0x2473280_0, C4<0>, C4<0>, C4<0>;
L_0x2477b20 .functor AND 1, L_0x2477b90, L_0x2477e20, C4<1>, C4<1>;
L_0x2477fb0 .functor OR 1, L_0x2477a10, L_0x2477b20, C4<0>, C4<0>;
L_0x2478150 .functor NOT 1, v0x2473070_0, C4<0>, C4<0>, C4<0>;
L_0x24781c0 .functor AND 1, v0x2472fd0_0, L_0x2478150, C4<1>, C4<1>;
L_0x2478320 .functor AND 1, L_0x24781c0, v0x2473110_0, C4<1>, C4<1>;
L_0x24783e0 .functor AND 1, L_0x2478320, v0x2473280_0, C4<1>, C4<1>;
L_0x2478550 .functor OR 1, L_0x2477fb0, L_0x24783e0, C4<0>, C4<0>;
L_0x2478660 .functor AND 1, v0x2472fd0_0, v0x2473070_0, C4<1>, C4<1>;
L_0x2478790 .functor AND 1, L_0x2478660, v0x2473110_0, C4<1>, C4<1>;
L_0x2478850 .functor OR 1, L_0x2478550, L_0x2478790, C4<0>, C4<0>;
v0x2473860_0 .net *"_ivl_0", 0 0, L_0x2476f60;  1 drivers
v0x2473940_0 .net *"_ivl_10", 0 0, L_0x2477280;  1 drivers
v0x2473a20_0 .net *"_ivl_12", 0 0, L_0x24773d0;  1 drivers
v0x2473b10_0 .net *"_ivl_14", 0 0, L_0x24775a0;  1 drivers
v0x2473bf0_0 .net *"_ivl_16", 0 0, L_0x2477700;  1 drivers
v0x2473d20_0 .net *"_ivl_18", 0 0, L_0x2477770;  1 drivers
v0x2473e00_0 .net *"_ivl_2", 0 0, L_0x2476fd0;  1 drivers
v0x2473ee0_0 .net *"_ivl_20", 0 0, L_0x2477890;  1 drivers
v0x2473fc0_0 .net *"_ivl_22", 0 0, L_0x2477a10;  1 drivers
v0x24740a0_0 .net *"_ivl_24", 0 0, L_0x2477b90;  1 drivers
v0x2474180_0 .net *"_ivl_26", 0 0, L_0x2477e20;  1 drivers
v0x2474260_0 .net *"_ivl_28", 0 0, L_0x2477b20;  1 drivers
v0x2474340_0 .net *"_ivl_30", 0 0, L_0x2477fb0;  1 drivers
v0x2474420_0 .net *"_ivl_32", 0 0, L_0x2478150;  1 drivers
v0x2474500_0 .net *"_ivl_34", 0 0, L_0x24781c0;  1 drivers
v0x24745e0_0 .net *"_ivl_36", 0 0, L_0x2478320;  1 drivers
v0x24746c0_0 .net *"_ivl_38", 0 0, L_0x24783e0;  1 drivers
v0x24748b0_0 .net *"_ivl_4", 0 0, L_0x2477060;  1 drivers
v0x2474990_0 .net *"_ivl_40", 0 0, L_0x2478550;  1 drivers
v0x2474a70_0 .net *"_ivl_42", 0 0, L_0x2478660;  1 drivers
v0x2474b50_0 .net *"_ivl_44", 0 0, L_0x2478790;  1 drivers
v0x2474c30_0 .net *"_ivl_6", 0 0, L_0x2477170;  1 drivers
v0x2474d10_0 .net *"_ivl_8", 0 0, L_0x2477210;  1 drivers
v0x2474df0_0 .net "a", 0 0, v0x2472fd0_0;  alias, 1 drivers
v0x2474e90_0 .net "b", 0 0, v0x2473070_0;  alias, 1 drivers
v0x2474f80_0 .net "c", 0 0, v0x2473110_0;  alias, 1 drivers
v0x2475070_0 .net "d", 0 0, v0x2473280_0;  alias, 1 drivers
v0x2475160_0 .net "out", 0 0, L_0x2478850;  alias, 1 drivers
S_0x24752c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2444500;
 .timescale -12 -12;
E_0x243f060 .event anyedge, v0x2475f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2475f70_0;
    %nor/r;
    %assign/vec4 v0x2475f70_0, 0;
    %wait E_0x243f060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2472510;
T_3 ;
    %fork t_1, S_0x24727b0;
    %jmp t_0;
    .scope S_0x24727b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2472a10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2473280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2473110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2473070_0, 0;
    %assign/vec4 v0x2472fd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24299f0;
    %load/vec4 v0x2472a10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2472a10_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2473280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2473110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2473070_0, 0;
    %assign/vec4 v0x2472fd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x243f510;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2472df0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x243f2c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2472fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2473070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2473110_0, 0;
    %assign/vec4 v0x2473280_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2472510;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2444500;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2475c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2475f70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2444500;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2475c50_0;
    %inv;
    %store/vec4 v0x2475c50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2444500;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24731e0_0, v0x24760d0_0, v0x2475a70_0, v0x2475b10_0, v0x2475bb0_0, v0x2475cf0_0, v0x2475e30_0, v0x2475d90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2444500;
T_7 ;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2444500;
T_8 ;
    %wait E_0x243f2c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2475ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475ed0_0, 4, 32;
    %load/vec4 v0x2476010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475ed0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2475ed0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475ed0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2475e30_0;
    %load/vec4 v0x2475e30_0;
    %load/vec4 v0x2475d90_0;
    %xor;
    %load/vec4 v0x2475e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475ed0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2475ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475ed0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter5/response1/top_module.sv";
