$date
	Sun Jun 14 14:07:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module read_data_memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 32 $ address [31:0] $end
$var reg 6 % opcode [5:0] $end
$var reg 32 & write_data [31:0] $end
$scope module datamem $end
$var wire 1 " MemRead $end
$var wire 1 ' MemToReg $end
$var wire 1 # MemWrite $end
$var wire 32 ( address [31:0] $end
$var wire 6 ) opcode [5:0] $end
$var wire 5 * rs [4:0] $end
$var wire 32 + write_data [31:0] $end
$var reg 32 , read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b11111101 +
bz *
b101000 )
b0 (
z'
b11111101 &
b101000 %
b0 $
1#
0"
bx !
$end
#10
b1101 $
b1101 (
b1111110011 &
b1111110011 +
b101001 %
b101001 )
#20
b111 $
b111 (
1"
0#
#30
