--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8784 paths analyzed, 1742 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.528ns.
--------------------------------------------------------------------------------
Slack:                  13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_5 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_5 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y24.AQ           Tcko                  0.430   M_led_bit_counter_q_5
                                                           matrix_writer/M_led_bit_counter_q_5
    SLICE_X0Y23.A1           net (fanout=6)        1.427   M_led_bit_counter_q_5
    SLICE_X0Y23.A            Tilo                  0.254   matrix_writer/M_state_d[1]
                                                           matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4           net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.477ns (1.573ns logic, 4.904ns route)
                                                           (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  13.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd11 (FF)
  Destination:          matrix_data/M_check_column_address_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.324 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd11 to matrix_data/M_check_column_address_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.430   matrix_data/M_state_q_FSM_FFd11
                                                       matrix_data/M_state_q_FSM_FFd11
    SLICE_X7Y19.A1       net (fanout=9)        1.979   matrix_data/M_state_q_FSM_FFd11
    SLICE_X7Y19.A        Tilo                  0.259   matrix_data/M_state_q_FSM_FFd6_1
                                                       matrix_data/M_state_q__n062621_SW0
    SLICE_X6Y22.C6       net (fanout=1)        0.541   matrix_data/N62
    SLICE_X6Y22.C        Tilo                  0.235   matrix_data/_n0416
                                                       matrix_data/M_state_q__n062621
    SLICE_X9Y18.B3       net (fanout=17)       1.822   matrix_data/M_state_q__n062621
    SLICE_X9Y18.B        Tilo                  0.259   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_state_q__n06531
    SLICE_X9Y18.D2       net (fanout=3)        0.541   matrix_data/_n0653
    SLICE_X9Y18.CLK      Tas                   0.373   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_check_column_address_d<8>1
                                                       matrix_data/M_check_column_address_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (1.556ns logic, 4.883ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.DQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X1Y23.D3           net (fanout=8)        1.268   M_seed_q_3
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.363ns (1.673ns logic, 4.690ns route)
                                                           (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  13.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.CQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X1Y23.D1           net (fanout=9)        1.252   M_seed_q_2
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.347ns (1.673ns logic, 4.674ns route)
                                                           (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_5 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_5 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y24.AQ           Tcko                  0.430   M_led_bit_counter_q_5
                                                           matrix_writer/M_led_bit_counter_q_5
    SLICE_X0Y23.A1           net (fanout=6)        1.427   M_led_bit_counter_q_5
    SLICE_X0Y23.A            Tilo                  0.254   matrix_writer/M_state_d[1]
                                                           matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4           net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3           net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=2)        0.965   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.346ns (1.597ns logic, 4.749ns route)
                                                           (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y24.DQ           Tcko                  0.476   M_led_bit_counter_q_4
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X0Y23.A2           net (fanout=7)        1.234   M_led_bit_counter_q_4
    SLICE_X0Y23.A            Tilo                  0.254   matrix_writer/M_state_d[1]
                                                           matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4           net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.330ns (1.619ns logic, 4.711ns route)
                                                           (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  13.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd11 (FF)
  Destination:          matrix_data/M_check_column_address_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.323 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd11 to matrix_data/M_check_column_address_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.430   matrix_data/M_state_q_FSM_FFd11
                                                       matrix_data/M_state_q_FSM_FFd11
    SLICE_X7Y19.A1       net (fanout=9)        1.979   matrix_data/M_state_q_FSM_FFd11
    SLICE_X7Y19.A        Tilo                  0.259   matrix_data/M_state_q_FSM_FFd6_1
                                                       matrix_data/M_state_q__n062621_SW0
    SLICE_X6Y22.C6       net (fanout=1)        0.541   matrix_data/N62
    SLICE_X6Y22.C        Tilo                  0.235   matrix_data/_n0416
                                                       matrix_data/M_state_q__n062621
    SLICE_X9Y18.B3       net (fanout=17)       1.822   matrix_data/M_state_q__n062621
    SLICE_X9Y18.B        Tilo                  0.259   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_state_q__n06531
    SLICE_X8Y19.A5       net (fanout=3)        0.443   matrix_data/_n0653
    SLICE_X8Y19.CLK      Tas                   0.339   matrix_data/M_check_column_address_q[9]
                                                       matrix_data/M_check_column_address_d<9>
                                                       matrix_data/M_check_column_address_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.522ns logic, 4.785ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  13.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_5 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.339 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_5 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y24.AQ          Tcko                  0.430   M_led_bit_counter_q_5
                                                          matrix_writer/M_led_bit_counter_q_5
    SLICE_X0Y23.A1          net (fanout=6)        1.427   M_led_bit_counter_q_5
    SLICE_X0Y23.A           Tilo                  0.254   matrix_writer/M_state_d[1]
                                                          matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4          net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X5Y18.A6          net (fanout=14)       1.251   Mmux_row_index411
    SLICE_X5Y18.A           Tilo                  0.259   matrix_data/M_state_q_FSM_FFd9_1
                                                          matrix_data/M_chicken_ram_top_address<6>1
    RAMB8_X0Y8.ADDRAWRADDR8 net (fanout=2)        1.147   matrix_data/M_chicken_ram_top_address[6]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.301ns (1.597ns logic, 4.704ns route)
                                                          (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  13.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_4 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.329 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_4 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y30.AQ           Tcko                  0.525   genSky/M_seed_q[7]
                                                           genSky/M_seed_q_4
    SLICE_X1Y23.C6           net (fanout=14)       1.052   M_seed_q_4
    SLICE_X1Y23.C            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW0
    SLICE_X0Y20.B1           net (fanout=2)        0.939   matrix_writer/N182
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.262ns (1.673ns logic, 4.589ns route)
                                                           (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_4 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.329 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_4 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y30.AQ           Tcko                  0.525   genSky/M_seed_q[7]
                                                           genSky/M_seed_q_4
    SLICE_X1Y23.D5           net (fanout=14)       1.143   M_seed_q_4
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.238ns (1.673ns logic, 4.565ns route)
                                                           (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.DQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X1Y23.D3           net (fanout=8)        1.268   M_seed_q_3
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3           net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=2)        0.965   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.232ns (1.697ns logic, 4.535ns route)
                                                           (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.CQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X1Y23.D1           net (fanout=9)        1.252   M_seed_q_2
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3           net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=2)        0.965   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.216ns (1.697ns logic, 4.519ns route)
                                                           (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd2 (FF)
  Destination:          matrix_data/M_check_column_address_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.324 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd2 to matrix_data/M_check_column_address_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.BQ       Tcko                  0.476   M_state_q_FSM_FFd2
                                                       matrix_data/M_state_q_FSM_FFd2
    SLICE_X9Y21.D5       net (fanout=7)        1.383   M_state_q_FSM_FFd2
    SLICE_X9Y21.D        Tilo                  0.259   matrix_data/M_chicken_address_q[9]
                                                       matrix_data/M_state_q__n06262111
    SLICE_X6Y22.C1       net (fanout=6)        0.855   matrix_data/M_state_q__n0626211
    SLICE_X6Y22.C        Tilo                  0.235   matrix_data/_n0416
                                                       matrix_data/M_state_q__n062621
    SLICE_X9Y18.B3       net (fanout=17)       1.822   matrix_data/M_state_q__n062621
    SLICE_X9Y18.B        Tilo                  0.259   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_state_q__n06531
    SLICE_X9Y18.D2       net (fanout=3)        0.541   matrix_data/_n0653
    SLICE_X9Y18.CLK      Tas                   0.373   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_check_column_address_d<8>1
                                                       matrix_data/M_check_column_address_q_8
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.602ns logic, 4.601ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd11 (FF)
  Destination:          matrix_data/M_check_column_address_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.324 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd11 to matrix_data/M_check_column_address_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.430   matrix_data/M_state_q_FSM_FFd11
                                                       matrix_data/M_state_q_FSM_FFd11
    SLICE_X7Y19.A1       net (fanout=9)        1.979   matrix_data/M_state_q_FSM_FFd11
    SLICE_X7Y19.A        Tilo                  0.259   matrix_data/M_state_q_FSM_FFd6_1
                                                       matrix_data/M_state_q__n062621_SW0
    SLICE_X6Y22.C6       net (fanout=1)        0.541   matrix_data/N62
    SLICE_X6Y22.C        Tilo                  0.235   matrix_data/_n0416
                                                       matrix_data/M_state_q__n062621
    SLICE_X9Y18.B3       net (fanout=17)       1.822   matrix_data/M_state_q__n062621
    SLICE_X9Y18.B        Tilo                  0.259   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_state_q__n06531
    SLICE_X9Y18.C4       net (fanout=3)        0.333   matrix_data/_n0653
    SLICE_X9Y18.CLK      Tas                   0.373   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_check_column_address_d<7>1
                                                       matrix_data/M_check_column_address_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.556ns logic, 4.675ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y24.DQ           Tcko                  0.476   M_led_bit_counter_q_4
                                                           matrix_writer/M_led_bit_counter_q_4
    SLICE_X0Y23.A2           net (fanout=7)        1.234   M_led_bit_counter_q_4
    SLICE_X0Y23.A            Tilo                  0.254   matrix_writer/M_state_d[1]
                                                           matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4           net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3           net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=2)        0.965   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.199ns (1.643ns logic, 4.556ns route)
                                                           (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.339 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y29.DQ          Tcko                  0.525   M_seed_q_3
                                                          genSky/M_seed_q_3
    SLICE_X1Y23.D3          net (fanout=8)        1.268   M_seed_q_3
    SLICE_X1Y23.D           Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                          matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3          net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X5Y18.A6          net (fanout=14)       1.251   Mmux_row_index411
    SLICE_X5Y18.A           Tilo                  0.259   matrix_data/M_state_q_FSM_FFd9_1
                                                          matrix_data/M_chicken_ram_top_address<6>1
    RAMB8_X0Y8.ADDRAWRADDR8 net (fanout=2)        1.147   matrix_data/M_chicken_ram_top_address[6]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.187ns (1.697ns logic, 4.490ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_5 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.339 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_5 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y24.AQ          Tcko                  0.430   M_led_bit_counter_q_5
                                                          matrix_writer/M_led_bit_counter_q_5
    SLICE_X0Y23.A1          net (fanout=6)        1.427   M_led_bit_counter_q_5
    SLICE_X0Y23.A           Tilo                  0.254   matrix_writer/M_state_d[1]
                                                          matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4          net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3          net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C           Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                          matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y8.ADDRAWRADDR3 net (fanout=2)        0.810   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.191ns (1.597ns logic, 4.594ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.339 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y29.CQ          Tcko                  0.525   M_seed_q_3
                                                          genSky/M_seed_q_2
    SLICE_X1Y23.D1          net (fanout=9)        1.252   M_seed_q_2
    SLICE_X1Y23.D           Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                          matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3          net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X5Y18.A6          net (fanout=14)       1.251   Mmux_row_index411
    SLICE_X5Y18.A           Tilo                  0.259   matrix_data/M_state_q_FSM_FFd9_1
                                                          matrix_data/M_chicken_ram_top_address<6>1
    RAMB8_X0Y8.ADDRAWRADDR8 net (fanout=2)        1.147   matrix_data/M_chicken_ram_top_address[6]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.171ns (1.697ns logic, 4.474ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_5 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_5 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y24.AQ           Tcko                  0.430   M_led_bit_counter_q_5
                                                           matrix_writer/M_led_bit_counter_q_5
    SLICE_X0Y23.A1           net (fanout=6)        1.427   M_led_bit_counter_q_5
    SLICE_X0Y23.A            Tilo                  0.254   matrix_writer/M_state_d[1]
                                                           matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X1Y20.B4           net (fanout=8)        0.922   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X1Y20.B            Tilo                  0.259   matrix_data/M_background_ram_top_address[4]
                                                           matrix_writer/Mmux_row_index411
    SLICE_X0Y18.B2           net (fanout=16)       1.505   Mmux_row_index41
    SLICE_X0Y18.B            Tilo                  0.254   N150
                                                           matrix_data/M_background_ram_top_address<2>
    RAMB8_X0Y10.ADDRAWRADDR4 net (fanout=1)        0.721   matrix_data/M_background_ram_top_address[2]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.172ns (1.597ns logic, 4.575ns route)
                                                           (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  13.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_1 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_1 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.BQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_1
    SLICE_X1Y23.D6           net (fanout=9)        1.055   M_seed_q_1
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.150ns (1.673ns logic, 4.477ns route)
                                                           (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.CQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X0Y24.B1           net (fanout=9)        1.194   M_seed_q_2
    SLICE_X0Y24.B            Tilo                  0.254   matrix_writer/N112
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_65_o2_SW0
    SLICE_X0Y20.B5           net (fanout=4)        0.679   matrix_writer/N112
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6           net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B            Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                           matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=2)        1.114   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.139ns (1.668ns logic, 4.471ns route)
                                                           (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.332 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.DQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X1Y23.D3           net (fanout=8)        1.268   M_seed_q_3
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X1Y20.B2           net (fanout=2)        0.948   matrix_writer/N183
    SLICE_X1Y20.B            Tilo                  0.259   matrix_data/M_background_ram_top_address[4]
                                                           matrix_writer/Mmux_row_index411
    SLICE_X0Y18.B2           net (fanout=16)       1.505   Mmux_row_index41
    SLICE_X0Y18.B            Tilo                  0.254   N150
                                                           matrix_data/M_background_ram_top_address<2>
    RAMB8_X0Y10.ADDRAWRADDR4 net (fanout=1)        0.721   matrix_data/M_background_ram_top_address[2]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.139ns (1.697ns logic, 4.442ns route)
                                                           (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  13.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_4 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.339 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_4 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y24.DQ          Tcko                  0.476   M_led_bit_counter_q_4
                                                          matrix_writer/M_led_bit_counter_q_4
    SLICE_X0Y23.A2          net (fanout=7)        1.234   M_led_bit_counter_q_4
    SLICE_X0Y23.A           Tilo                  0.254   matrix_writer/M_state_d[1]
                                                          matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4          net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X5Y18.A6          net (fanout=14)       1.251   Mmux_row_index411
    SLICE_X5Y18.A           Tilo                  0.259   matrix_data/M_state_q_FSM_FFd9_1
                                                          matrix_data/M_chicken_ram_top_address<6>1
    RAMB8_X0Y8.ADDRAWRADDR8 net (fanout=2)        1.147   matrix_data/M_chicken_ram_top_address[6]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.154ns (1.643ns logic, 4.511ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_4 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.329 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_4 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y30.AQ           Tcko                  0.525   genSky/M_seed_q[7]
                                                           genSky/M_seed_q_4
    SLICE_X1Y23.C6           net (fanout=14)       1.052   M_seed_q_4
    SLICE_X1Y23.C            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW0
    SLICE_X0Y20.B1           net (fanout=2)        0.939   matrix_writer/N182
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3           net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=2)        0.965   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.131ns (1.697ns logic, 4.434ns route)
                                                           (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.332 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y29.CQ           Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X1Y23.D1           net (fanout=9)        1.252   M_seed_q_2
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X1Y20.B2           net (fanout=2)        0.948   matrix_writer/N183
    SLICE_X1Y20.B            Tilo                  0.259   matrix_data/M_background_ram_top_address[4]
                                                           matrix_writer/Mmux_row_index411
    SLICE_X0Y18.B2           net (fanout=16)       1.505   Mmux_row_index41
    SLICE_X0Y18.B            Tilo                  0.254   N150
                                                           matrix_data/M_background_ram_top_address<2>
    RAMB8_X0Y10.ADDRAWRADDR4 net (fanout=1)        0.721   matrix_data/M_background_ram_top_address[2]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.123ns (1.697ns logic, 4.426ns route)
                                                           (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_4 (FF)
  Destination:          matrix_data/chicken_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.329 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_4 to matrix_data/chicken_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X0Y30.AQ           Tcko                  0.525   genSky/M_seed_q[7]
                                                           genSky/M_seed_q_4
    SLICE_X1Y23.D5           net (fanout=14)       1.143   M_seed_q_4
    SLICE_X1Y23.D            Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                           matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3           net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                           matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3           net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=2)        0.965   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_top/Mram_ram
                                                           matrix_data/chicken_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          6.107ns (1.697ns logic, 4.410ns route)
                                                           (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_data/M_state_q_FSM_FFd2 (FF)
  Destination:          matrix_data/M_check_column_address_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.071ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.323 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_data/M_state_q_FSM_FFd2 to matrix_data/M_check_column_address_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.BQ       Tcko                  0.476   M_state_q_FSM_FFd2
                                                       matrix_data/M_state_q_FSM_FFd2
    SLICE_X9Y21.D5       net (fanout=7)        1.383   M_state_q_FSM_FFd2
    SLICE_X9Y21.D        Tilo                  0.259   matrix_data/M_chicken_address_q[9]
                                                       matrix_data/M_state_q__n06262111
    SLICE_X6Y22.C1       net (fanout=6)        0.855   matrix_data/M_state_q__n0626211
    SLICE_X6Y22.C        Tilo                  0.235   matrix_data/_n0416
                                                       matrix_data/M_state_q__n062621
    SLICE_X9Y18.B3       net (fanout=17)       1.822   matrix_data/M_state_q__n062621
    SLICE_X9Y18.B        Tilo                  0.259   matrix_data/M_check_column_address_q[8]
                                                       matrix_data/M_state_q__n06531
    SLICE_X8Y19.A5       net (fanout=3)        0.443   matrix_data/_n0653
    SLICE_X8Y19.CLK      Tas                   0.339   matrix_data/M_check_column_address_q[9]
                                                       matrix_data/M_check_column_address_d<9>
                                                       matrix_data/M_check_column_address_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (1.568ns logic, 4.503ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_4 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.339 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_4 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y30.AQ          Tcko                  0.525   genSky/M_seed_q[7]
                                                          genSky/M_seed_q_4
    SLICE_X1Y23.C6          net (fanout=14)       1.052   M_seed_q_4
    SLICE_X1Y23.C           Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                          matrix_writer/Mmux_row_index411_SW0
    SLICE_X0Y20.B1          net (fanout=2)        0.939   matrix_writer/N182
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X5Y18.A6          net (fanout=14)       1.251   Mmux_row_index411
    SLICE_X5Y18.A           Tilo                  0.259   matrix_data/M_state_q_FSM_FFd9_1
                                                          matrix_data/M_chicken_ram_top_address<6>1
    RAMB8_X0Y8.ADDRAWRADDR8 net (fanout=2)        1.147   matrix_data/M_chicken_ram_top_address[6]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.086ns (1.697ns logic, 4.389ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.339 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y29.DQ          Tcko                  0.525   M_seed_q_3
                                                          genSky/M_seed_q_3
    SLICE_X1Y23.D3          net (fanout=8)        1.268   M_seed_q_3
    SLICE_X1Y23.D           Tilo                  0.259   matrix_writer/fsmfake2[0]
                                                          matrix_writer/Mmux_row_index411_SW1
    SLICE_X0Y20.B3          net (fanout=2)        0.824   matrix_writer/N183
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X7Y21.C3          net (fanout=14)       1.478   Mmux_row_index411
    SLICE_X7Y21.C           Tilo                  0.259   matrix_data/M_chicken_ram_top_address[1]
                                                          matrix_data/M_chicken_ram_top_address<1>1
    RAMB8_X0Y8.ADDRAWRADDR3 net (fanout=2)        0.810   matrix_data/M_chicken_ram_top_address[1]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.077ns (1.697ns logic, 4.380ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_writer/M_led_bit_counter_q_5 (FF)
  Destination:          matrix_data/chicken_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.339 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_writer/M_led_bit_counter_q_5 to matrix_data/chicken_ram_bottom/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y24.AQ          Tcko                  0.430   M_led_bit_counter_q_5
                                                          matrix_writer/M_led_bit_counter_q_5
    SLICE_X0Y23.A1          net (fanout=6)        1.427   M_led_bit_counter_q_5
    SLICE_X0Y23.A           Tilo                  0.254   matrix_writer/M_state_d[1]
                                                          matrix_writer/M_state_q_FSM_FFd1-In11
    SLICE_X0Y20.B4          net (fanout=8)        0.879   matrix_writer/M_state_q_FSM_FFd1-In1
    SLICE_X0Y20.B           Tilo                  0.254   matrix_data/M_background_ram_bottom_address[6]
                                                          matrix_writer/Mmux_row_index411_1
    SLICE_X6Y17.B6          net (fanout=14)       1.484   Mmux_row_index411
    SLICE_X6Y17.B           Tilo                  0.235   matrix_data/M_background_ram_top_address[7]
                                                          matrix_data/M_chicken_ram_top_address<7>1
    RAMB8_X0Y8.ADDRAWRADDR9 net (fanout=2)        0.718   matrix_data/M_chicken_ram_top_address[7]
    RAMB8_X0Y8.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/chicken_ram_bottom/Mram_ram
                                                          matrix_data/chicken_ram_bottom/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.081ns (1.573ns logic, 4.508ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/background_ram_top/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/background_ram_top/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/background_ram_bottom/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/background_ram_bottom/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/chicken_ram_top/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/chicken_ram_top/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/chicken_ram_bottom/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/chicken_ram_bottom/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: startbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: leftbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: rightbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[19]/CLK
  Logical resource: startbutton_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[19]/CLK
  Logical resource: startbutton_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[19]/CLK
  Logical resource: startbutton_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[19]/CLK
  Logical resource: startbutton_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seed_q_3/CLK
  Logical resource: genSky/M_seed_q_0/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seed_q_3/CLK
  Logical resource: genSky/M_seed_q_1/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.528|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8784 paths, 0 nets, and 2575 connections

Design statistics:
   Minimum period:   6.528ns{1}   (Maximum frequency: 153.186MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 09 18:04:07 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4562 MB



