// Seed: 2694378456
module module_0;
  logic id_1;
  wire  id_2;
  assign id_1 = -1;
  assign id_2.id_2 = id_2;
  supply1 id_3 = id_2;
  assign id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input uwire _id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8
    , id_12,
    input tri id_9,
    output wor id_10[id_0 : (  -1  )  !==  1]
);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
