# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../ip_repo/sting_wrap_1.0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ipshared/98ea/hdl/sting_wrap_v1_0_M00_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ipshared/98ea/hdl/sting_wrap_v1_0_M01_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ipshared/98ea/hdl/sting_wrap_v1_0_M02_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ipshared/98ea/hdl/sting_wrap_v1_0_S00_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ipshared/98ea/hdl/sting_wrap_v1_0_S_AXI_INTR.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ipshared/98ea/hdl/sting_wrap_v1_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_sting_wrap_0_0/sim/design_1_sting_wrap_0_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
sv xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
sv xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_1/sim/design_1_axi_vip_1_1_pkg.sv" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_1/sim/design_1_axi_vip_1_1.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
sv xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0_pkg.sv" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
sv xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0_pkg.sv" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
sv xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_4_0/sim/design_1_axi_vip_4_0_pkg.sv" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/ip/design_1_axi_vip_4_0/sim/design_1_axi_vip_4_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../../../../rtl/sting_wrap_v1_0_M00_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../../../../rtl/sting_wrap_v1_0_M01_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../../../../rtl/sting_wrap_v1_0_M02_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../../../../rtl/sting_wrap_v1_0_S00_AXI.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../../../../rtl/sting_wrap_v1_0_S_AXI_INTR.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../../../../rtl/sting_wrap_v1_0.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
verilog xil_defaultlib  "../../../sting_ip.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"
sv xil_defaultlib  "../../../../../../sim/tb/unit_test/weight_read.sv" --include "../../../../../../rtl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../sting_ip.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../../sim/tb/unit_test"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
