
00_DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee60  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800f010  0800f010  0001f010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4e4  0800f4e4  000206b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800f4e4  0800f4e4  0001f4e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f4ec  0800f4ec  000206b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f4ec  0800f4ec  0001f4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f4f0  0800f4f0  0001f4f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006b4  20000000  0800f4f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000206b4  2**0
                  CONTENTS
 10 .bss          00000a00  200006b4  200006b4  000206b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200010b4  200010b4  000206b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000206b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000244b5  00000000  00000000  000206e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a98  00000000  00000000  00044b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d48  00000000  00000000  00049638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a859  00000000  00000000  0004b380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000244f1  00000000  00000000  00075bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ece23  00000000  00000000  0009a0ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00186eed  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00001b60  00000000  00000000  00186f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000092e4  00000000  00000000  00188aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200006b4 	.word	0x200006b4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800eff8 	.word	0x0800eff8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200006b8 	.word	0x200006b8
 80001ec:	0800eff8 	.word	0x0800eff8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart5, &ch, sizeof(ch), HAL_MAX_DELAY)  ;
 8001020:	1d39      	adds	r1, r7, #4
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	2204      	movs	r2, #4
 8001028:	4803      	ldr	r0, [pc, #12]	; (8001038 <__io_putchar+0x20>)
 800102a:	f005 fc04 	bl	8006836 <HAL_UART_Transmit>
}
 800102e:	bf00      	nop
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200008b4 	.word	0x200008b4

0800103c <SWV_PlotSignal>:



void SWV_PlotSignal(float Signal[] ,uint16_t Len)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	807b      	strh	r3, [r7, #2]
	uint16_t index = 0 ;
 8001048:	2300      	movs	r3, #0
 800104a:	81fb      	strh	r3, [r7, #14]
	{
		Signal_Sample_gf = Signal[index] ;
		HAL_Delay(300);
	}
#elif ( EXTERNAL_LOGIC_ANALYZER == 1  )
	for (index = 0 ; index < Len ; index ++)
 800104c:	2300      	movs	r3, #0
 800104e:	81fb      	strh	r3, [r7, #14]
 8001050:	e013      	b.n	800107a <SWV_PlotSignal+0x3e>
	{
//		HAL_UART_Transmit(&huart5, &Signal[index], sizeof(Signal[index]), HAL_MAX_DELAY)  ;
//		HAL_UART_Transmit(&huart5, "\r\n", strlen("\r\n"), HAL_MAX_DELAY)  ;

		printf("%f\r\n" , Signal[index]);
 8001052:	89fb      	ldrh	r3, [r7, #14]
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fa83 	bl	8000568 <__aeabi_f2d>
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	4809      	ldr	r0, [pc, #36]	; (800108c <SWV_PlotSignal+0x50>)
 8001068:	f00a fa9e 	bl	800b5a8 <iprintf>


		HAL_Delay(300);
 800106c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001070:	f001 f9c6 	bl	8002400 <HAL_Delay>
	for (index = 0 ; index < Len ; index ++)
 8001074:	89fb      	ldrh	r3, [r7, #14]
 8001076:	3301      	adds	r3, #1
 8001078:	81fb      	strh	r3, [r7, #14]
 800107a:	89fa      	ldrh	r2, [r7, #14]
 800107c:	887b      	ldrh	r3, [r7, #2]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e7      	bcc.n	8001052 <SWV_PlotSignal+0x16>
	}
#endif
}
 8001082:	bf00      	nop
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	0800f010 	.word	0x0800f010

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001094:	f001 f972 	bl	800237c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001098:	f000 f82a 	bl	80010f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109c:	f000 fac2 	bl	8001624 <MX_GPIO_Init>
  MX_CRC_Init();
 80010a0:	f000 f890 	bl	80011c4 <MX_CRC_Init>
  MX_DMA2D_Init();
 80010a4:	f000 f8a2 	bl	80011ec <MX_DMA2D_Init>
  MX_FMC_Init();
 80010a8:	f000 fa6c 	bl	8001584 <MX_FMC_Init>
  MX_I2C3_Init();
 80010ac:	f000 f8d0 	bl	8001250 <MX_I2C3_Init>
  MX_LTDC_Init();
 80010b0:	f000 f90e 	bl	80012d0 <MX_LTDC_Init>
  MX_SPI5_Init();
 80010b4:	f000 f98c 	bl	80013d0 <MX_SPI5_Init>
  MX_TIM1_Init();
 80010b8:	f000 f9c0 	bl	800143c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80010bc:	f000 fa38 	bl	8001530 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 80010c0:	f008 ffc8 	bl	800a054 <MX_USB_HOST_Init>
  MX_UART5_Init();
 80010c4:	f000 fa0a 	bl	80014dc <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  // enable floating point  full access
  SCB->CPACR |= (0xF << 20);
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <main+0x58>)
 80010ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ce:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <main+0x58>)
 80010d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80010d8:	f008 ffe2 	bl	800a0a0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
	SWV_PlotSignal(_5hz_signal , _5_HZ_SIGNAL_LEN);
 80010dc:	f240 112d 	movw	r1, #301	; 0x12d
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <main+0x5c>)
 80010e2:	f7ff ffab 	bl	800103c <SWV_PlotSignal>
    MX_USB_HOST_Process();
 80010e6:	e7f7      	b.n	80010d8 <main+0x48>
 80010e8:	e000ed00 	.word	0xe000ed00
 80010ec:	20000000 	.word	0x20000000

080010f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b094      	sub	sp, #80	; 0x50
 80010f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f6:	f107 0320 	add.w	r3, r7, #32
 80010fa:	2230      	movs	r2, #48	; 0x30
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 faf0 	bl	800a6e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	4b28      	ldr	r3, [pc, #160]	; (80011bc <SystemClock_Config+0xcc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	4a27      	ldr	r2, [pc, #156]	; (80011bc <SystemClock_Config+0xcc>)
 800111e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001122:	6413      	str	r3, [r2, #64]	; 0x40
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <SystemClock_Config+0xcc>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <SystemClock_Config+0xd0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <SystemClock_Config+0xd0>)
 800113a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <SystemClock_Config+0xd0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800114c:	2301      	movs	r3, #1
 800114e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001150:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001154:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800115a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800115e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001160:	2308      	movs	r3, #8
 8001162:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001164:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001168:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800116a:	2302      	movs	r3, #2
 800116c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800116e:	2307      	movs	r3, #7
 8001170:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001172:	f107 0320 	add.w	r3, r7, #32
 8001176:	4618      	mov	r0, r3
 8001178:	f003 ff48 	bl	800500c <HAL_RCC_OscConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001182:	f000 fb71 	bl	8001868 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001186:	230f      	movs	r3, #15
 8001188:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118a:	2302      	movs	r3, #2
 800118c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001192:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001196:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001198:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800119c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	2105      	movs	r1, #5
 80011a4:	4618      	mov	r0, r3
 80011a6:	f004 f9a9 	bl	80054fc <HAL_RCC_ClockConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011b0:	f000 fb5a 	bl	8001868 <Error_Handler>
  }
}
 80011b4:	bf00      	nop
 80011b6:	3750      	adds	r7, #80	; 0x50
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40007000 	.word	0x40007000

080011c4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <MX_CRC_Init+0x20>)
 80011ca:	4a07      	ldr	r2, [pc, #28]	; (80011e8 <MX_CRC_Init+0x24>)
 80011cc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80011ce:	4805      	ldr	r0, [pc, #20]	; (80011e4 <MX_CRC_Init+0x20>)
 80011d0:	f001 fa1c 	bl	800260c <HAL_CRC_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80011da:	f000 fb45 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200006d0 	.word	0x200006d0
 80011e8:	40023000 	.word	0x40023000

080011ec <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80011f0:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_DMA2D_Init+0x5c>)
 80011f2:	4a16      	ldr	r2, [pc, #88]	; (800124c <MX_DMA2D_Init+0x60>)
 80011f4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_DMA2D_Init+0x5c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <MX_DMA2D_Init+0x5c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_DMA2D_Init+0x5c>)
 800120a:	2200      	movs	r2, #0
 800120c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800120e:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001214:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001216:	2200      	movs	r2, #0
 8001218:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <MX_DMA2D_Init+0x5c>)
 800121c:	2200      	movs	r2, #0
 800121e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001220:	4809      	ldr	r0, [pc, #36]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001222:	f001 fa0f 	bl	8002644 <HAL_DMA2D_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800122c:	f000 fb1c 	bl	8001868 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001230:	2101      	movs	r1, #1
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_DMA2D_Init+0x5c>)
 8001234:	f001 fb60 	bl	80028f8 <HAL_DMA2D_ConfigLayer>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800123e:	f000 fb13 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200006d8 	.word	0x200006d8
 800124c:	4002b000 	.word	0x4002b000

08001250 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <MX_I2C3_Init+0x74>)
 8001256:	4a1c      	ldr	r2, [pc, #112]	; (80012c8 <MX_I2C3_Init+0x78>)
 8001258:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800125a:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <MX_I2C3_Init+0x74>)
 800125c:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <MX_I2C3_Init+0x7c>)
 800125e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001260:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <MX_I2C3_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001266:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <MX_I2C3_Init+0x74>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800126c:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <MX_I2C3_Init+0x74>)
 800126e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001272:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <MX_I2C3_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800127a:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <MX_I2C3_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <MX_I2C3_Init+0x74>)
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001286:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <MX_I2C3_Init+0x74>)
 8001288:	2200      	movs	r2, #0
 800128a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800128c:	480d      	ldr	r0, [pc, #52]	; (80012c4 <MX_I2C3_Init+0x74>)
 800128e:	f003 f995 	bl	80045bc <HAL_I2C_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001298:	f000 fae6 	bl	8001868 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800129c:	2100      	movs	r1, #0
 800129e:	4809      	ldr	r0, [pc, #36]	; (80012c4 <MX_I2C3_Init+0x74>)
 80012a0:	f003 fad0 	bl	8004844 <HAL_I2CEx_ConfigAnalogFilter>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80012aa:	f000 fadd 	bl	8001868 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80012ae:	2100      	movs	r1, #0
 80012b0:	4804      	ldr	r0, [pc, #16]	; (80012c4 <MX_I2C3_Init+0x74>)
 80012b2:	f003 fb03 	bl	80048bc <HAL_I2CEx_ConfigDigitalFilter>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80012bc:	f000 fad4 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000718 	.word	0x20000718
 80012c8:	40005c00 	.word	0x40005c00
 80012cc:	000186a0 	.word	0x000186a0

080012d0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08e      	sub	sp, #56	; 0x38
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2234      	movs	r2, #52	; 0x34
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f009 fa01 	bl	800a6e4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80012e2:	4b39      	ldr	r3, [pc, #228]	; (80013c8 <MX_LTDC_Init+0xf8>)
 80012e4:	4a39      	ldr	r2, [pc, #228]	; (80013cc <MX_LTDC_Init+0xfc>)
 80012e6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80012e8:	4b37      	ldr	r3, [pc, #220]	; (80013c8 <MX_LTDC_Init+0xf8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80012ee:	4b36      	ldr	r3, [pc, #216]	; (80013c8 <MX_LTDC_Init+0xf8>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80012f4:	4b34      	ldr	r3, [pc, #208]	; (80013c8 <MX_LTDC_Init+0xf8>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80012fa:	4b33      	ldr	r3, [pc, #204]	; (80013c8 <MX_LTDC_Init+0xf8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8001300:	4b31      	ldr	r3, [pc, #196]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001302:	2209      	movs	r2, #9
 8001304:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8001306:	4b30      	ldr	r3, [pc, #192]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001308:	2201      	movs	r2, #1
 800130a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 800130c:	4b2e      	ldr	r3, [pc, #184]	; (80013c8 <MX_LTDC_Init+0xf8>)
 800130e:	221d      	movs	r2, #29
 8001310:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8001312:	4b2d      	ldr	r3, [pc, #180]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001314:	2203      	movs	r2, #3
 8001316:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001318:	4b2b      	ldr	r3, [pc, #172]	; (80013c8 <MX_LTDC_Init+0xf8>)
 800131a:	f240 120d 	movw	r2, #269	; 0x10d
 800131e:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8001320:	4b29      	ldr	r3, [pc, #164]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001322:	f240 1243 	movw	r2, #323	; 0x143
 8001326:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8001328:	4b27      	ldr	r3, [pc, #156]	; (80013c8 <MX_LTDC_Init+0xf8>)
 800132a:	f240 1217 	movw	r2, #279	; 0x117
 800132e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8001330:	4b25      	ldr	r3, [pc, #148]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001332:	f240 1247 	movw	r2, #327	; 0x147
 8001336:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001338:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <MX_LTDC_Init+0xf8>)
 800133a:	2200      	movs	r2, #0
 800133c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001340:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001342:	2200      	movs	r2, #0
 8001344:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001348:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <MX_LTDC_Init+0xf8>)
 800134a:	2200      	movs	r2, #0
 800134c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001350:	481d      	ldr	r0, [pc, #116]	; (80013c8 <MX_LTDC_Init+0xf8>)
 8001352:	f003 faf3 	bl	800493c <HAL_LTDC_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800135c:	f000 fa84 	bl	8001868 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8001364:	23f0      	movs	r3, #240	; 0xf0
 8001366:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 800136c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001370:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001372:	2302      	movs	r3, #2
 8001374:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001376:	23ff      	movs	r3, #255	; 0xff
 8001378:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800137e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001382:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001384:	2307      	movs	r3, #7
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001388:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 800138e:	23f0      	movs	r3, #240	; 0xf0
 8001390:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 8001392:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001396:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2200      	movs	r2, #0
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	; (80013c8 <MX_LTDC_Init+0xf8>)
 80013b2:	f003 fc55 	bl	8004c60 <HAL_LTDC_ConfigLayer>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80013bc:	f000 fa54 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	3738      	adds	r7, #56	; 0x38
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	2000076c 	.word	0x2000076c
 80013cc:	40016800 	.word	0x40016800

080013d0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <MX_SPI5_Init+0x64>)
 80013d6:	4a18      	ldr	r2, [pc, #96]	; (8001438 <MX_SPI5_Init+0x68>)
 80013d8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80013da:	4b16      	ldr	r3, [pc, #88]	; (8001434 <MX_SPI5_Init+0x64>)
 80013dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013e0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <MX_SPI5_Init+0x64>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80013e8:	4b12      	ldr	r3, [pc, #72]	; (8001434 <MX_SPI5_Init+0x64>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <MX_SPI5_Init+0x64>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <MX_SPI5_Init+0x64>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <MX_SPI5_Init+0x64>)
 80013fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001400:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <MX_SPI5_Init+0x64>)
 8001404:	2218      	movs	r2, #24
 8001406:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001408:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <MX_SPI5_Init+0x64>)
 800140a:	2200      	movs	r2, #0
 800140c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <MX_SPI5_Init+0x64>)
 8001410:	2200      	movs	r2, #0
 8001412:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001414:	4b07      	ldr	r3, [pc, #28]	; (8001434 <MX_SPI5_Init+0x64>)
 8001416:	2200      	movs	r2, #0
 8001418:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800141a:	4b06      	ldr	r3, [pc, #24]	; (8001434 <MX_SPI5_Init+0x64>)
 800141c:	220a      	movs	r2, #10
 800141e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001420:	4804      	ldr	r0, [pc, #16]	; (8001434 <MX_SPI5_Init+0x64>)
 8001422:	f004 fcb1 	bl	8005d88 <HAL_SPI_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800142c:	f000 fa1c 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000814 	.word	0x20000814
 8001438:	40015000 	.word	0x40015000

0800143c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	463b      	mov	r3, r7
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001458:	4b1e      	ldr	r3, [pc, #120]	; (80014d4 <MX_TIM1_Init+0x98>)
 800145a:	4a1f      	ldr	r2, [pc, #124]	; (80014d8 <MX_TIM1_Init+0x9c>)
 800145c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800145e:	4b1d      	ldr	r3, [pc, #116]	; (80014d4 <MX_TIM1_Init+0x98>)
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001464:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <MX_TIM1_Init+0x98>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800146a:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <MX_TIM1_Init+0x98>)
 800146c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001470:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001472:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <MX_TIM1_Init+0x98>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001478:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <MX_TIM1_Init+0x98>)
 800147a:	2200      	movs	r2, #0
 800147c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <MX_TIM1_Init+0x98>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001484:	4813      	ldr	r0, [pc, #76]	; (80014d4 <MX_TIM1_Init+0x98>)
 8001486:	f004 fd08 	bl	8005e9a <HAL_TIM_Base_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001490:	f000 f9ea 	bl	8001868 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001494:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001498:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800149a:	f107 0308 	add.w	r3, r7, #8
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	; (80014d4 <MX_TIM1_Init+0x98>)
 80014a2:	f004 fec1 	bl	8006228 <HAL_TIM_ConfigClockSource>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80014ac:	f000 f9dc 	bl	8001868 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014b8:	463b      	mov	r3, r7
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_TIM1_Init+0x98>)
 80014be:	f005 f8dd 	bl	800667c <HAL_TIMEx_MasterConfigSynchronization>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80014c8:	f000 f9ce 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	3718      	adds	r7, #24
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000086c 	.word	0x2000086c
 80014d8:	40010000 	.word	0x40010000

080014dc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_UART5_Init+0x4c>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	; (800152c <MX_UART5_Init+0x50>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <MX_UART5_Init+0x4c>)
 80014e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014ec:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_UART5_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_UART5_Init+0x4c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_UART5_Init+0x4c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_UART5_Init+0x4c>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_UART5_Init+0x4c>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_UART5_Init+0x4c>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <MX_UART5_Init+0x4c>)
 8001514:	f005 f942 	bl	800679c <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800151e:	f000 f9a3 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200008b4 	.word	0x200008b4
 800152c:	40005000 	.word	0x40005000

08001530 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001534:	4b11      	ldr	r3, [pc, #68]	; (800157c <MX_USART1_UART_Init+0x4c>)
 8001536:	4a12      	ldr	r2, [pc, #72]	; (8001580 <MX_USART1_UART_Init+0x50>)
 8001538:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800153a:	4b10      	ldr	r3, [pc, #64]	; (800157c <MX_USART1_UART_Init+0x4c>)
 800153c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001540:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001542:	4b0e      	ldr	r3, [pc, #56]	; (800157c <MX_USART1_UART_Init+0x4c>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001548:	4b0c      	ldr	r3, [pc, #48]	; (800157c <MX_USART1_UART_Init+0x4c>)
 800154a:	2200      	movs	r2, #0
 800154c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <MX_USART1_UART_Init+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001554:	4b09      	ldr	r3, [pc, #36]	; (800157c <MX_USART1_UART_Init+0x4c>)
 8001556:	220c      	movs	r2, #12
 8001558:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <MX_USART1_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <MX_USART1_UART_Init+0x4c>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001566:	4805      	ldr	r0, [pc, #20]	; (800157c <MX_USART1_UART_Init+0x4c>)
 8001568:	f005 f918 	bl	800679c <HAL_UART_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001572:	f000 f979 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200008f8 	.word	0x200008f8
 8001580:	40011000 	.word	0x40011000

08001584 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	615a      	str	r2, [r3, #20]
 800159a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800159c:	4b1f      	ldr	r3, [pc, #124]	; (800161c <MX_FMC_Init+0x98>)
 800159e:	4a20      	ldr	r2, [pc, #128]	; (8001620 <MX_FMC_Init+0x9c>)
 80015a0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	; (800161c <MX_FMC_Init+0x98>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80015a8:	4b1c      	ldr	r3, [pc, #112]	; (800161c <MX_FMC_Init+0x98>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80015ae:	4b1b      	ldr	r3, [pc, #108]	; (800161c <MX_FMC_Init+0x98>)
 80015b0:	2204      	movs	r2, #4
 80015b2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80015b4:	4b19      	ldr	r3, [pc, #100]	; (800161c <MX_FMC_Init+0x98>)
 80015b6:	2210      	movs	r2, #16
 80015b8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80015ba:	4b18      	ldr	r3, [pc, #96]	; (800161c <MX_FMC_Init+0x98>)
 80015bc:	2240      	movs	r2, #64	; 0x40
 80015be:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80015c0:	4b16      	ldr	r3, [pc, #88]	; (800161c <MX_FMC_Init+0x98>)
 80015c2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80015c6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80015c8:	4b14      	ldr	r3, [pc, #80]	; (800161c <MX_FMC_Init+0x98>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80015ce:	4b13      	ldr	r3, [pc, #76]	; (800161c <MX_FMC_Init+0x98>)
 80015d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015d4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <MX_FMC_Init+0x98>)
 80015d8:	2200      	movs	r2, #0
 80015da:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <MX_FMC_Init+0x98>)
 80015de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e2:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80015e4:	2302      	movs	r3, #2
 80015e6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80015e8:	2307      	movs	r3, #7
 80015ea:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80015f0:	2307      	movs	r3, #7
 80015f2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80015f4:	2303      	movs	r3, #3
 80015f6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <MX_FMC_Init+0x98>)
 8001606:	f004 fb8b 	bl	8005d20 <HAL_SDRAM_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001610:	f000 f92a 	bl	8001868 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001614:	bf00      	nop
 8001616:	3720      	adds	r7, #32
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2000093c 	.word	0x2000093c
 8001620:	a0000140 	.word	0xa0000140

08001624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08e      	sub	sp, #56	; 0x38
 8001628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
 800163e:	4b7b      	ldr	r3, [pc, #492]	; (800182c <MX_GPIO_Init+0x208>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a7a      	ldr	r2, [pc, #488]	; (800182c <MX_GPIO_Init+0x208>)
 8001644:	f043 0304 	orr.w	r3, r3, #4
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b78      	ldr	r3, [pc, #480]	; (800182c <MX_GPIO_Init+0x208>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	623b      	str	r3, [r7, #32]
 8001654:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
 800165a:	4b74      	ldr	r3, [pc, #464]	; (800182c <MX_GPIO_Init+0x208>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a73      	ldr	r2, [pc, #460]	; (800182c <MX_GPIO_Init+0x208>)
 8001660:	f043 0320 	orr.w	r3, r3, #32
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b71      	ldr	r3, [pc, #452]	; (800182c <MX_GPIO_Init+0x208>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0320 	and.w	r3, r3, #32
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	4b6d      	ldr	r3, [pc, #436]	; (800182c <MX_GPIO_Init+0x208>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a6c      	ldr	r2, [pc, #432]	; (800182c <MX_GPIO_Init+0x208>)
 800167c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b6a      	ldr	r3, [pc, #424]	; (800182c <MX_GPIO_Init+0x208>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800168a:	61bb      	str	r3, [r7, #24]
 800168c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	4b66      	ldr	r3, [pc, #408]	; (800182c <MX_GPIO_Init+0x208>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a65      	ldr	r2, [pc, #404]	; (800182c <MX_GPIO_Init+0x208>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b63      	ldr	r3, [pc, #396]	; (800182c <MX_GPIO_Init+0x208>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	4b5f      	ldr	r3, [pc, #380]	; (800182c <MX_GPIO_Init+0x208>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a5e      	ldr	r2, [pc, #376]	; (800182c <MX_GPIO_Init+0x208>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b5c      	ldr	r3, [pc, #368]	; (800182c <MX_GPIO_Init+0x208>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	4b58      	ldr	r3, [pc, #352]	; (800182c <MX_GPIO_Init+0x208>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a57      	ldr	r2, [pc, #348]	; (800182c <MX_GPIO_Init+0x208>)
 80016d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b55      	ldr	r3, [pc, #340]	; (800182c <MX_GPIO_Init+0x208>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	4b51      	ldr	r3, [pc, #324]	; (800182c <MX_GPIO_Init+0x208>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a50      	ldr	r2, [pc, #320]	; (800182c <MX_GPIO_Init+0x208>)
 80016ec:	f043 0310 	orr.w	r3, r3, #16
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b4e      	ldr	r3, [pc, #312]	; (800182c <MX_GPIO_Init+0x208>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0310 	and.w	r3, r3, #16
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4b4a      	ldr	r3, [pc, #296]	; (800182c <MX_GPIO_Init+0x208>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a49      	ldr	r2, [pc, #292]	; (800182c <MX_GPIO_Init+0x208>)
 8001708:	f043 0308 	orr.w	r3, r3, #8
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b47      	ldr	r3, [pc, #284]	; (800182c <MX_GPIO_Init+0x208>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	2116      	movs	r1, #22
 800171e:	4844      	ldr	r0, [pc, #272]	; (8001830 <MX_GPIO_Init+0x20c>)
 8001720:	f001 fb28 	bl	8002d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	4842      	ldr	r0, [pc, #264]	; (8001834 <MX_GPIO_Init+0x210>)
 800172a:	f001 fb23 	bl	8002d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001734:	4840      	ldr	r0, [pc, #256]	; (8001838 <MX_GPIO_Init+0x214>)
 8001736:	f001 fb1d 	bl	8002d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800173a:	2200      	movs	r2, #0
 800173c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001740:	483e      	ldr	r0, [pc, #248]	; (800183c <MX_GPIO_Init+0x218>)
 8001742:	f001 fb17 	bl	8002d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001746:	2316      	movs	r3, #22
 8001748:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174a:	2301      	movs	r3, #1
 800174c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	2300      	movs	r3, #0
 8001754:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175a:	4619      	mov	r1, r3
 800175c:	4834      	ldr	r0, [pc, #208]	; (8001830 <MX_GPIO_Init+0x20c>)
 800175e:	f001 f95d 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001762:	f248 0307 	movw	r3, #32775	; 0x8007
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001768:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800176c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001776:	4619      	mov	r1, r3
 8001778:	482e      	ldr	r0, [pc, #184]	; (8001834 <MX_GPIO_Init+0x210>)
 800177a:	f001 f94f 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001782:	2301      	movs	r3, #1
 8001784:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800178e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001792:	4619      	mov	r1, r3
 8001794:	4827      	ldr	r0, [pc, #156]	; (8001834 <MX_GPIO_Init+0x210>)
 8001796:	f001 f941 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800179a:	2320      	movs	r3, #32
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800179e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80017a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ac:	4619      	mov	r1, r3
 80017ae:	4820      	ldr	r0, [pc, #128]	; (8001830 <MX_GPIO_Init+0x20c>)
 80017b0:	f001 f934 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80017b4:	2304      	movs	r3, #4
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c4:	4619      	mov	r1, r3
 80017c6:	481e      	ldr	r0, [pc, #120]	; (8001840 <MX_GPIO_Init+0x21c>)
 80017c8:	f001 f928 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80017cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80017da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017de:	4619      	mov	r1, r3
 80017e0:	4815      	ldr	r0, [pc, #84]	; (8001838 <MX_GPIO_Init+0x214>)
 80017e2:	f001 f91b 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80017e6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	480e      	ldr	r0, [pc, #56]	; (8001838 <MX_GPIO_Init+0x214>)
 8001800:	f001 f90c 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001804:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181a:	4619      	mov	r1, r3
 800181c:	4807      	ldr	r0, [pc, #28]	; (800183c <MX_GPIO_Init+0x218>)
 800181e:	f001 f8fd 	bl	8002a1c <HAL_GPIO_Init>

}
 8001822:	bf00      	nop
 8001824:	3738      	adds	r7, #56	; 0x38
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800
 8001830:	40020800 	.word	0x40020800
 8001834:	40020000 	.word	0x40020000
 8001838:	40020c00 	.word	0x40020c00
 800183c:	40021800 	.word	0x40021800
 8001840:	40020400 	.word	0x40020400

08001844 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a04      	ldr	r2, [pc, #16]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d101      	bne.n	800185a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001856:	f000 fdb3 	bl	80023c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40001000 	.word	0x40001000

08001868 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800186c:	b672      	cpsid	i
}
 800186e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001870:	e7fe      	b.n	8001870 <Error_Handler+0x8>
	...

08001874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	607b      	str	r3, [r7, #4]
 800187e:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <HAL_MspInit+0x4c>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001882:	4a0f      	ldr	r2, [pc, #60]	; (80018c0 <HAL_MspInit+0x4c>)
 8001884:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001888:	6453      	str	r3, [r2, #68]	; 0x44
 800188a:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <HAL_MspInit+0x4c>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	603b      	str	r3, [r7, #0]
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_MspInit+0x4c>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	4a08      	ldr	r2, [pc, #32]	; (80018c0 <HAL_MspInit+0x4c>)
 80018a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a4:	6413      	str	r3, [r2, #64]	; 0x40
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_MspInit+0x4c>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ae:	603b      	str	r3, [r7, #0]
 80018b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a0b      	ldr	r2, [pc, #44]	; (8001900 <HAL_CRC_MspInit+0x3c>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d10d      	bne.n	80018f2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <HAL_CRC_MspInit+0x40>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4a09      	ldr	r2, [pc, #36]	; (8001904 <HAL_CRC_MspInit+0x40>)
 80018e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4b07      	ldr	r3, [pc, #28]	; (8001904 <HAL_CRC_MspInit+0x40>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40023000 	.word	0x40023000
 8001904:	40023800 	.word	0x40023800

08001908 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0e      	ldr	r2, [pc, #56]	; (8001950 <HAL_DMA2D_MspInit+0x48>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d115      	bne.n	8001946 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b0d      	ldr	r3, [pc, #52]	; (8001954 <HAL_DMA2D_MspInit+0x4c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a0c      	ldr	r2, [pc, #48]	; (8001954 <HAL_DMA2D_MspInit+0x4c>)
 8001924:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_DMA2D_MspInit+0x4c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2105      	movs	r1, #5
 800193a:	205a      	movs	r0, #90	; 0x5a
 800193c:	f000 fe3c 	bl	80025b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001940:	205a      	movs	r0, #90	; 0x5a
 8001942:	f000 fe55 	bl	80025f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	4002b000 	.word	0x4002b000
 8001954:	40023800 	.word	0x40023800

08001958 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	; 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a29      	ldr	r2, [pc, #164]	; (8001a1c <HAL_I2C_MspInit+0xc4>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d14b      	bne.n	8001a12 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	4b28      	ldr	r3, [pc, #160]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a27      	ldr	r2, [pc, #156]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 8001984:	f043 0304 	orr.w	r3, r3, #4
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b25      	ldr	r3, [pc, #148]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0304 	and.w	r3, r3, #4
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b21      	ldr	r3, [pc, #132]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a20      	ldr	r2, [pc, #128]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
 80019a6:	4b1e      	ldr	r3, [pc, #120]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80019b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019b8:	2312      	movs	r3, #18
 80019ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019bc:	2301      	movs	r3, #1
 80019be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019c4:	2304      	movs	r3, #4
 80019c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	4619      	mov	r1, r3
 80019ce:	4815      	ldr	r0, [pc, #84]	; (8001a24 <HAL_I2C_MspInit+0xcc>)
 80019d0:	f001 f824 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80019d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019da:	2312      	movs	r3, #18
 80019dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019de:	2301      	movs	r3, #1
 80019e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	2300      	movs	r3, #0
 80019e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019e6:	2304      	movs	r3, #4
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	4619      	mov	r1, r3
 80019f0:	480d      	ldr	r0, [pc, #52]	; (8001a28 <HAL_I2C_MspInit+0xd0>)
 80019f2:	f001 f813 	bl	8002a1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fe:	4a08      	ldr	r2, [pc, #32]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 8001a00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a04:	6413      	str	r3, [r2, #64]	; 0x40
 8001a06:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <HAL_I2C_MspInit+0xc8>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001a12:	bf00      	nop
 8001a14:	3728      	adds	r7, #40	; 0x28
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40005c00 	.word	0x40005c00
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40020800 	.word	0x40020800
 8001a28:	40020000 	.word	0x40020000

08001a2c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b09a      	sub	sp, #104	; 0x68
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a48:	2230      	movs	r2, #48	; 0x30
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f008 fe49 	bl	800a6e4 <memset>
  if(hltdc->Instance==LTDC)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a85      	ldr	r2, [pc, #532]	; (8001c6c <HAL_LTDC_MspInit+0x240>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	f040 8102 	bne.w	8001c62 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001a5e:	2308      	movs	r3, #8
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 8001a62:	2364      	movs	r3, #100	; 0x64
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001a66:	2302      	movs	r3, #2
 8001a68:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 ff94 	bl	80059a0 <HAL_RCCEx_PeriphCLKConfig>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8001a7e:	f7ff fef3 	bl	8001868 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	623b      	str	r3, [r7, #32]
 8001a86:	4b7a      	ldr	r3, [pc, #488]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	4a79      	ldr	r2, [pc, #484]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001a8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a90:	6453      	str	r3, [r2, #68]	; 0x44
 8001a92:	4b77      	ldr	r3, [pc, #476]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a9a:	623b      	str	r3, [r7, #32]
 8001a9c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
 8001aa2:	4b73      	ldr	r3, [pc, #460]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	4a72      	ldr	r2, [pc, #456]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001aa8:	f043 0320 	orr.w	r3, r3, #32
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
 8001aae:	4b70      	ldr	r3, [pc, #448]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	f003 0320 	and.w	r3, r3, #32
 8001ab6:	61fb      	str	r3, [r7, #28]
 8001ab8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
 8001abe:	4b6c      	ldr	r3, [pc, #432]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a6b      	ldr	r2, [pc, #428]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b69      	ldr	r3, [pc, #420]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	61bb      	str	r3, [r7, #24]
 8001ad4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	4b65      	ldr	r3, [pc, #404]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a64      	ldr	r2, [pc, #400]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b62      	ldr	r3, [pc, #392]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	4b5e      	ldr	r3, [pc, #376]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	4a5d      	ldr	r2, [pc, #372]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b00:	6313      	str	r3, [r2, #48]	; 0x30
 8001b02:	4b5b      	ldr	r3, [pc, #364]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	4b57      	ldr	r3, [pc, #348]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	4a56      	ldr	r2, [pc, #344]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b18:	f043 0304 	orr.w	r3, r3, #4
 8001b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1e:	4b54      	ldr	r3, [pc, #336]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	4b50      	ldr	r3, [pc, #320]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a4f      	ldr	r2, [pc, #316]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b34:	f043 0308 	orr.w	r3, r3, #8
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b4d      	ldr	r3, [pc, #308]	; (8001c70 <HAL_LTDC_MspInit+0x244>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0308 	and.w	r3, r3, #8
 8001b42:	60bb      	str	r3, [r7, #8]
 8001b44:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b4a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b58:	230e      	movs	r3, #14
 8001b5a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001b5c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b60:	4619      	mov	r1, r3
 8001b62:	4844      	ldr	r0, [pc, #272]	; (8001c74 <HAL_LTDC_MspInit+0x248>)
 8001b64:	f000 ff5a 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001b68:	f641 0358 	movw	r3, #6232	; 0x1858
 8001b6c:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b76:	2300      	movs	r3, #0
 8001b78:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b7a:	230e      	movs	r3, #14
 8001b7c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b82:	4619      	mov	r1, r3
 8001b84:	483c      	ldr	r0, [pc, #240]	; (8001c78 <HAL_LTDC_MspInit+0x24c>)
 8001b86:	f000 ff49 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b96:	2300      	movs	r3, #0
 8001b98:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001b9a:	2309      	movs	r3, #9
 8001b9c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4835      	ldr	r0, [pc, #212]	; (8001c7c <HAL_LTDC_MspInit+0x250>)
 8001ba6:	f000 ff39 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001baa:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001bae:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bbc:	230e      	movs	r3, #14
 8001bbe:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	482d      	ldr	r0, [pc, #180]	; (8001c7c <HAL_LTDC_MspInit+0x250>)
 8001bc8:	f000 ff28 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001bcc:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001bd0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bde:	230e      	movs	r3, #14
 8001be0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001be2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001be6:	4619      	mov	r1, r3
 8001be8:	4825      	ldr	r0, [pc, #148]	; (8001c80 <HAL_LTDC_MspInit+0x254>)
 8001bea:	f000 ff17 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001bee:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001bf2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c00:	230e      	movs	r3, #14
 8001c02:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c04:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c08:	4619      	mov	r1, r3
 8001c0a:	481e      	ldr	r0, [pc, #120]	; (8001c84 <HAL_LTDC_MspInit+0x258>)
 8001c0c:	f000 ff06 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001c10:	2348      	movs	r3, #72	; 0x48
 8001c12:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2302      	movs	r3, #2
 8001c16:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c20:	230e      	movs	r3, #14
 8001c22:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c24:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4817      	ldr	r0, [pc, #92]	; (8001c88 <HAL_LTDC_MspInit+0x25c>)
 8001c2c:	f000 fef6 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001c30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c34:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c36:	2302      	movs	r3, #2
 8001c38:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001c42:	2309      	movs	r3, #9
 8001c44:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c46:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	480c      	ldr	r0, [pc, #48]	; (8001c80 <HAL_LTDC_MspInit+0x254>)
 8001c4e:	f000 fee5 	bl	8002a1c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2105      	movs	r1, #5
 8001c56:	2058      	movs	r0, #88	; 0x58
 8001c58:	f000 fcae 	bl	80025b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001c5c:	2058      	movs	r0, #88	; 0x58
 8001c5e:	f000 fcc7 	bl	80025f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001c62:	bf00      	nop
 8001c64:	3768      	adds	r7, #104	; 0x68
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40016800 	.word	0x40016800
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40021400 	.word	0x40021400
 8001c78:	40020000 	.word	0x40020000
 8001c7c:	40020400 	.word	0x40020400
 8001c80:	40021800 	.word	0x40021800
 8001c84:	40020800 	.word	0x40020800
 8001c88:	40020c00 	.word	0x40020c00

08001c8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	; 0x28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a19      	ldr	r2, [pc, #100]	; (8001d10 <HAL_SPI_MspInit+0x84>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d12c      	bne.n	8001d08 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <HAL_SPI_MspInit+0x88>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <HAL_SPI_MspInit+0x88>)
 8001cb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cbe:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <HAL_SPI_MspInit+0x88>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <HAL_SPI_MspInit+0x88>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	4a10      	ldr	r2, [pc, #64]	; (8001d14 <HAL_SPI_MspInit+0x88>)
 8001cd4:	f043 0320 	orr.w	r3, r3, #32
 8001cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cda:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <HAL_SPI_MspInit+0x88>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	f003 0320 	and.w	r3, r3, #32
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001ce6:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001cf8:	2305      	movs	r3, #5
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	4619      	mov	r1, r3
 8001d02:	4805      	ldr	r0, [pc, #20]	; (8001d18 <HAL_SPI_MspInit+0x8c>)
 8001d04:	f000 fe8a 	bl	8002a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001d08:	bf00      	nop
 8001d0a:	3728      	adds	r7, #40	; 0x28
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40015000 	.word	0x40015000
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40021400 	.word	0x40021400

08001d1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0b      	ldr	r2, [pc, #44]	; (8001d58 <HAL_TIM_Base_MspInit+0x3c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d10d      	bne.n	8001d4a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <HAL_TIM_Base_MspInit+0x40>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d36:	4a09      	ldr	r2, [pc, #36]	; (8001d5c <HAL_TIM_Base_MspInit+0x40>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3e:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <HAL_TIM_Base_MspInit+0x40>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d4a:	bf00      	nop
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40010000 	.word	0x40010000
 8001d5c:	40023800 	.word	0x40023800

08001d60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08c      	sub	sp, #48	; 0x30
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 031c 	add.w	r3, r7, #28
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a42      	ldr	r2, [pc, #264]	; (8001e88 <HAL_UART_MspInit+0x128>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d14b      	bne.n	8001e1a <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	4b41      	ldr	r3, [pc, #260]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	4a40      	ldr	r2, [pc, #256]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001d8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d90:	6413      	str	r3, [r2, #64]	; 0x40
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	4b3a      	ldr	r3, [pc, #232]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a39      	ldr	r2, [pc, #228]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001da8:	f043 0304 	orr.w	r3, r3, #4
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b37      	ldr	r3, [pc, #220]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b33      	ldr	r3, [pc, #204]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a32      	ldr	r2, [pc, #200]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001dc4:	f043 0308 	orr.w	r3, r3, #8
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b30      	ldr	r3, [pc, #192]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0308 	and.w	r3, r3, #8
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de4:	2303      	movs	r3, #3
 8001de6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001de8:	2308      	movs	r3, #8
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4619      	mov	r1, r3
 8001df2:	4827      	ldr	r0, [pc, #156]	; (8001e90 <HAL_UART_MspInit+0x130>)
 8001df4:	f000 fe12 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001df8:	2304      	movs	r3, #4
 8001dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e04:	2303      	movs	r3, #3
 8001e06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001e08:	2308      	movs	r3, #8
 8001e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e0c:	f107 031c 	add.w	r3, r7, #28
 8001e10:	4619      	mov	r1, r3
 8001e12:	4820      	ldr	r0, [pc, #128]	; (8001e94 <HAL_UART_MspInit+0x134>)
 8001e14:	f000 fe02 	bl	8002a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e18:	e031      	b.n	8001e7e <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART1)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	; (8001e98 <HAL_UART_MspInit+0x138>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d12c      	bne.n	8001e7e <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e24:	2300      	movs	r3, #0
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2c:	4a17      	ldr	r2, [pc, #92]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001e2e:	f043 0310 	orr.w	r3, r3, #16
 8001e32:	6453      	str	r3, [r2, #68]	; 0x44
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e38:	f003 0310 	and.w	r3, r3, #16
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e40:	2300      	movs	r3, #0
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e48:	4a10      	ldr	r2, [pc, #64]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e50:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <HAL_UART_MspInit+0x12c>)
 8001e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001e5c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e6e:	2307      	movs	r3, #7
 8001e70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e72:	f107 031c 	add.w	r3, r7, #28
 8001e76:	4619      	mov	r1, r3
 8001e78:	4808      	ldr	r0, [pc, #32]	; (8001e9c <HAL_UART_MspInit+0x13c>)
 8001e7a:	f000 fdcf 	bl	8002a1c <HAL_GPIO_Init>
}
 8001e7e:	bf00      	nop
 8001e80:	3730      	adds	r7, #48	; 0x30
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40005000 	.word	0x40005000
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020800 	.word	0x40020800
 8001e94:	40020c00 	.word	0x40020c00
 8001e98:	40011000 	.word	0x40011000
 8001e9c:	40020000 	.word	0x40020000

08001ea0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001eb4:	4b3b      	ldr	r3, [pc, #236]	; (8001fa4 <HAL_FMC_MspInit+0x104>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d16f      	bne.n	8001f9c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001ebc:	4b39      	ldr	r3, [pc, #228]	; (8001fa4 <HAL_FMC_MspInit+0x104>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	603b      	str	r3, [r7, #0]
 8001ec6:	4b38      	ldr	r3, [pc, #224]	; (8001fa8 <HAL_FMC_MspInit+0x108>)
 8001ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eca:	4a37      	ldr	r2, [pc, #220]	; (8001fa8 <HAL_FMC_MspInit+0x108>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6393      	str	r3, [r2, #56]	; 0x38
 8001ed2:	4b35      	ldr	r3, [pc, #212]	; (8001fa8 <HAL_FMC_MspInit+0x108>)
 8001ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001ede:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001ee2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ef0:	230c      	movs	r3, #12
 8001ef2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	482c      	ldr	r0, [pc, #176]	; (8001fac <HAL_FMC_MspInit+0x10c>)
 8001efa:	f000 fd8f 	bl	8002a1c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001efe:	2301      	movs	r3, #1
 8001f00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f0e:	230c      	movs	r3, #12
 8001f10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	4619      	mov	r1, r3
 8001f16:	4826      	ldr	r0, [pc, #152]	; (8001fb0 <HAL_FMC_MspInit+0x110>)
 8001f18:	f000 fd80 	bl	8002a1c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001f1c:	f248 1333 	movw	r3, #33075	; 0x8133
 8001f20:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f2e:	230c      	movs	r3, #12
 8001f30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	481f      	ldr	r0, [pc, #124]	; (8001fb4 <HAL_FMC_MspInit+0x114>)
 8001f38:	f000 fd70 	bl	8002a1c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001f3c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001f40:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f42:	2302      	movs	r3, #2
 8001f44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f4e:	230c      	movs	r3, #12
 8001f50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4818      	ldr	r0, [pc, #96]	; (8001fb8 <HAL_FMC_MspInit+0x118>)
 8001f58:	f000 fd60 	bl	8002a1c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001f5c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001f60:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f6e:	230c      	movs	r3, #12
 8001f70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	4619      	mov	r1, r3
 8001f76:	4811      	ldr	r0, [pc, #68]	; (8001fbc <HAL_FMC_MspInit+0x11c>)
 8001f78:	f000 fd50 	bl	8002a1c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001f7c:	2360      	movs	r3, #96	; 0x60
 8001f7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f80:	2302      	movs	r3, #2
 8001f82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f8c:	230c      	movs	r3, #12
 8001f8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	4619      	mov	r1, r3
 8001f94:	480a      	ldr	r0, [pc, #40]	; (8001fc0 <HAL_FMC_MspInit+0x120>)
 8001f96:	f000 fd41 	bl	8002a1c <HAL_GPIO_Init>
 8001f9a:	e000      	b.n	8001f9e <HAL_FMC_MspInit+0xfe>
    return;
 8001f9c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000970 	.word	0x20000970
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40021400 	.word	0x40021400
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	40021800 	.word	0x40021800
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40020c00 	.word	0x40020c00
 8001fc0:	40020400 	.word	0x40020400

08001fc4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001fcc:	f7ff ff68 	bl	8001ea0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08e      	sub	sp, #56	; 0x38
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	4b33      	ldr	r3, [pc, #204]	; (80020bc <HAL_InitTick+0xe4>)
 8001fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff0:	4a32      	ldr	r2, [pc, #200]	; (80020bc <HAL_InitTick+0xe4>)
 8001ff2:	f043 0310 	orr.w	r3, r3, #16
 8001ff6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ff8:	4b30      	ldr	r3, [pc, #192]	; (80020bc <HAL_InitTick+0xe4>)
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002004:	f107 0210 	add.w	r2, r7, #16
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	4611      	mov	r1, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f003 fc94 	bl	800593c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002014:	6a3b      	ldr	r3, [r7, #32]
 8002016:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800201a:	2b00      	cmp	r3, #0
 800201c:	d103      	bne.n	8002026 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800201e:	f003 fc65 	bl	80058ec <HAL_RCC_GetPCLK1Freq>
 8002022:	6378      	str	r0, [r7, #52]	; 0x34
 8002024:	e004      	b.n	8002030 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002026:	f003 fc61 	bl	80058ec <HAL_RCC_GetPCLK1Freq>
 800202a:	4603      	mov	r3, r0
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002032:	4a23      	ldr	r2, [pc, #140]	; (80020c0 <HAL_InitTick+0xe8>)
 8002034:	fba2 2303 	umull	r2, r3, r2, r3
 8002038:	0c9b      	lsrs	r3, r3, #18
 800203a:	3b01      	subs	r3, #1
 800203c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800203e:	4b21      	ldr	r3, [pc, #132]	; (80020c4 <HAL_InitTick+0xec>)
 8002040:	4a21      	ldr	r2, [pc, #132]	; (80020c8 <HAL_InitTick+0xf0>)
 8002042:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002044:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <HAL_InitTick+0xec>)
 8002046:	f240 32e7 	movw	r2, #999	; 0x3e7
 800204a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800204c:	4a1d      	ldr	r2, [pc, #116]	; (80020c4 <HAL_InitTick+0xec>)
 800204e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002050:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002052:	4b1c      	ldr	r3, [pc, #112]	; (80020c4 <HAL_InitTick+0xec>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002058:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <HAL_InitTick+0xec>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205e:	4b19      	ldr	r3, [pc, #100]	; (80020c4 <HAL_InitTick+0xec>)
 8002060:	2200      	movs	r2, #0
 8002062:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002064:	4817      	ldr	r0, [pc, #92]	; (80020c4 <HAL_InitTick+0xec>)
 8002066:	f003 ff18 	bl	8005e9a <HAL_TIM_Base_Init>
 800206a:	4603      	mov	r3, r0
 800206c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002070:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002074:	2b00      	cmp	r3, #0
 8002076:	d11b      	bne.n	80020b0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002078:	4812      	ldr	r0, [pc, #72]	; (80020c4 <HAL_InitTick+0xec>)
 800207a:	f003 ff5d 	bl	8005f38 <HAL_TIM_Base_Start_IT>
 800207e:	4603      	mov	r3, r0
 8002080:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002084:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002088:	2b00      	cmp	r3, #0
 800208a:	d111      	bne.n	80020b0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800208c:	2036      	movs	r0, #54	; 0x36
 800208e:	f000 faaf 	bl	80025f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b0f      	cmp	r3, #15
 8002096:	d808      	bhi.n	80020aa <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002098:	2200      	movs	r2, #0
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	2036      	movs	r0, #54	; 0x36
 800209e:	f000 fa8b 	bl	80025b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020a2:	4a0a      	ldr	r2, [pc, #40]	; (80020cc <HAL_InitTick+0xf4>)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6013      	str	r3, [r2, #0]
 80020a8:	e002      	b.n	80020b0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80020b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3738      	adds	r7, #56	; 0x38
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40023800 	.word	0x40023800
 80020c0:	431bde83 	.word	0x431bde83
 80020c4:	20000974 	.word	0x20000974
 80020c8:	40001000 	.word	0x40001000
 80020cc:	200004b8 	.word	0x200004b8

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <NMI_Handler+0x4>

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <MemManage_Handler+0x4>

080020e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <UsageFault_Handler+0x4>

080020ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800212c:	4802      	ldr	r0, [pc, #8]	; (8002138 <TIM6_DAC_IRQHandler+0x10>)
 800212e:	f003 ff73 	bl	8006018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000974 	.word	0x20000974

0800213c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002140:	4802      	ldr	r0, [pc, #8]	; (800214c <OTG_HS_IRQHandler+0x10>)
 8002142:	f001 f89b 	bl	800327c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000da0 	.word	0x20000da0

08002150 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002154:	4802      	ldr	r0, [pc, #8]	; (8002160 <LTDC_IRQHandler+0x10>)
 8002156:	f002 fcc1 	bl	8004adc <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	2000076c 	.word	0x2000076c

08002164 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002168:	4802      	ldr	r0, [pc, #8]	; (8002174 <DMA2D_IRQHandler+0x10>)
 800216a:	f000 fab4 	bl	80026d6 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	200006d8 	.word	0x200006d8

08002178 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
	return 1;
 800217c:	2301      	movs	r3, #1
}
 800217e:	4618      	mov	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_kill>:

int _kill(int pid, int sig)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002192:	f008 fa6d 	bl	800a670 <__errno>
 8002196:	4603      	mov	r3, r0
 8002198:	2216      	movs	r2, #22
 800219a:	601a      	str	r2, [r3, #0]
	return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_exit>:

void _exit (int status)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ffe7 	bl	8002188 <_kill>
	while (1) {}		/* Make sure we hang here */
 80021ba:	e7fe      	b.n	80021ba <_exit+0x12>

080021bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	e00a      	b.n	80021e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80021ce:	f3af 8000 	nop.w
 80021d2:	4601      	mov	r1, r0
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	60ba      	str	r2, [r7, #8]
 80021da:	b2ca      	uxtb	r2, r1
 80021dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	3301      	adds	r3, #1
 80021e2:	617b      	str	r3, [r7, #20]
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	dbf0      	blt.n	80021ce <_read+0x12>
	}

return len;
 80021ec:	687b      	ldr	r3, [r7, #4]
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3718      	adds	r7, #24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	60f8      	str	r0, [r7, #12]
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	e009      	b.n	800221c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	60ba      	str	r2, [r7, #8]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe ff01 	bl	8001018 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	3301      	adds	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	429a      	cmp	r2, r3
 8002222:	dbf1      	blt.n	8002208 <_write+0x12>
	}
	return len;
 8002224:	687b      	ldr	r3, [r7, #4]
}
 8002226:	4618      	mov	r0, r3
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <_close>:

int _close(int file)
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
	return -1;
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002256:	605a      	str	r2, [r3, #4]
	return 0;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <_isatty>:

int _isatty(int file)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
	return 1;
 800226e:	2301      	movs	r3, #1
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
	return 0;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a0:	4a14      	ldr	r2, [pc, #80]	; (80022f4 <_sbrk+0x5c>)
 80022a2:	4b15      	ldr	r3, [pc, #84]	; (80022f8 <_sbrk+0x60>)
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ac:	4b13      	ldr	r3, [pc, #76]	; (80022fc <_sbrk+0x64>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b4:	4b11      	ldr	r3, [pc, #68]	; (80022fc <_sbrk+0x64>)
 80022b6:	4a12      	ldr	r2, [pc, #72]	; (8002300 <_sbrk+0x68>)
 80022b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ba:	4b10      	ldr	r3, [pc, #64]	; (80022fc <_sbrk+0x64>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d207      	bcs.n	80022d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c8:	f008 f9d2 	bl	800a670 <__errno>
 80022cc:	4603      	mov	r3, r0
 80022ce:	220c      	movs	r2, #12
 80022d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d2:	f04f 33ff 	mov.w	r3, #4294967295
 80022d6:	e009      	b.n	80022ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d8:	4b08      	ldr	r3, [pc, #32]	; (80022fc <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022de:	4b07      	ldr	r3, [pc, #28]	; (80022fc <_sbrk+0x64>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	4a05      	ldr	r2, [pc, #20]	; (80022fc <_sbrk+0x64>)
 80022e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ea:	68fb      	ldr	r3, [r7, #12]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20030000 	.word	0x20030000
 80022f8:	00000400 	.word	0x00000400
 80022fc:	200009bc 	.word	0x200009bc
 8002300:	200010b8 	.word	0x200010b8

08002304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <SystemInit+0x20>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800230e:	4a05      	ldr	r2, [pc, #20]	; (8002324 <SystemInit+0x20>)
 8002310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002314:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002360 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800232c:	480d      	ldr	r0, [pc, #52]	; (8002364 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800232e:	490e      	ldr	r1, [pc, #56]	; (8002368 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002330:	4a0e      	ldr	r2, [pc, #56]	; (800236c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002334:	e002      	b.n	800233c <LoopCopyDataInit>

08002336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233a:	3304      	adds	r3, #4

0800233c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800233c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002340:	d3f9      	bcc.n	8002336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002342:	4a0b      	ldr	r2, [pc, #44]	; (8002370 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002344:	4c0b      	ldr	r4, [pc, #44]	; (8002374 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002348:	e001      	b.n	800234e <LoopFillZerobss>

0800234a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800234c:	3204      	adds	r2, #4

0800234e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002350:	d3fb      	bcc.n	800234a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002352:	f7ff ffd7 	bl	8002304 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002356:	f008 f991 	bl	800a67c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800235a:	f7fe fe99 	bl	8001090 <main>
  bx  lr    
 800235e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002360:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002368:	200006b4 	.word	0x200006b4
  ldr r2, =_sidata
 800236c:	0800f4f4 	.word	0x0800f4f4
  ldr r2, =_sbss
 8002370:	200006b4 	.word	0x200006b4
  ldr r4, =_ebss
 8002374:	200010b4 	.word	0x200010b4

08002378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002378:	e7fe      	b.n	8002378 <ADC_IRQHandler>
	...

0800237c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002380:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <HAL_Init+0x40>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a0d      	ldr	r2, [pc, #52]	; (80023bc <HAL_Init+0x40>)
 8002386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800238a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800238c:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <HAL_Init+0x40>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <HAL_Init+0x40>)
 8002392:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002396:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002398:	4b08      	ldr	r3, [pc, #32]	; (80023bc <HAL_Init+0x40>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a07      	ldr	r2, [pc, #28]	; (80023bc <HAL_Init+0x40>)
 800239e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a4:	2003      	movs	r0, #3
 80023a6:	f000 f8fc 	bl	80025a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023aa:	200f      	movs	r0, #15
 80023ac:	f7ff fe14 	bl	8001fd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b0:	f7ff fa60 	bl	8001874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40023c00 	.word	0x40023c00

080023c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <HAL_IncTick+0x20>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_IncTick+0x24>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <HAL_IncTick+0x24>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	200004bc 	.word	0x200004bc
 80023e4:	200009c0 	.word	0x200009c0

080023e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return uwTick;
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_GetTick+0x14>)
 80023ee:	681b      	ldr	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	200009c0 	.word	0x200009c0

08002400 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff ffee 	bl	80023e8 <HAL_GetTick>
 800240c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d005      	beq.n	8002426 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800241a:	4b0a      	ldr	r3, [pc, #40]	; (8002444 <HAL_Delay+0x44>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	461a      	mov	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002426:	bf00      	nop
 8002428:	f7ff ffde 	bl	80023e8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	429a      	cmp	r2, r3
 8002436:	d8f7      	bhi.n	8002428 <HAL_Delay+0x28>
  {
  }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	200004bc 	.word	0x200004bc

08002448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002458:	4b0c      	ldr	r3, [pc, #48]	; (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002464:	4013      	ands	r3, r2
 8002466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247a:	4a04      	ldr	r2, [pc, #16]	; (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	60d3      	str	r3, [r2, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002494:	4b04      	ldr	r3, [pc, #16]	; (80024a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	0a1b      	lsrs	r3, r3, #8
 800249a:	f003 0307 	and.w	r3, r3, #7
}
 800249e:	4618      	mov	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	db0b      	blt.n	80024d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	f003 021f 	and.w	r2, r3, #31
 80024c4:	4907      	ldr	r1, [pc, #28]	; (80024e4 <__NVIC_EnableIRQ+0x38>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	095b      	lsrs	r3, r3, #5
 80024cc:	2001      	movs	r0, #1
 80024ce:	fa00 f202 	lsl.w	r2, r0, r2
 80024d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	e000e100 	.word	0xe000e100

080024e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	6039      	str	r1, [r7, #0]
 80024f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	db0a      	blt.n	8002512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	490c      	ldr	r1, [pc, #48]	; (8002534 <__NVIC_SetPriority+0x4c>)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	0112      	lsls	r2, r2, #4
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	440b      	add	r3, r1
 800250c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002510:	e00a      	b.n	8002528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	b2da      	uxtb	r2, r3
 8002516:	4908      	ldr	r1, [pc, #32]	; (8002538 <__NVIC_SetPriority+0x50>)
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	3b04      	subs	r3, #4
 8002520:	0112      	lsls	r2, r2, #4
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	440b      	add	r3, r1
 8002526:	761a      	strb	r2, [r3, #24]
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000e100 	.word	0xe000e100
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800253c:	b480      	push	{r7}
 800253e:	b089      	sub	sp, #36	; 0x24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	f1c3 0307 	rsb	r3, r3, #7
 8002556:	2b04      	cmp	r3, #4
 8002558:	bf28      	it	cs
 800255a:	2304      	movcs	r3, #4
 800255c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	3304      	adds	r3, #4
 8002562:	2b06      	cmp	r3, #6
 8002564:	d902      	bls.n	800256c <NVIC_EncodePriority+0x30>
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3b03      	subs	r3, #3
 800256a:	e000      	b.n	800256e <NVIC_EncodePriority+0x32>
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002570:	f04f 32ff 	mov.w	r2, #4294967295
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	401a      	ands	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002584:	f04f 31ff 	mov.w	r1, #4294967295
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	fa01 f303 	lsl.w	r3, r1, r3
 800258e:	43d9      	mvns	r1, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002594:	4313      	orrs	r3, r2
         );
}
 8002596:	4618      	mov	r0, r3
 8002598:	3724      	adds	r7, #36	; 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr

080025a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f7ff ff4c 	bl	8002448 <__NVIC_SetPriorityGrouping>
}
 80025b0:	bf00      	nop
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025ca:	f7ff ff61 	bl	8002490 <__NVIC_GetPriorityGrouping>
 80025ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	68b9      	ldr	r1, [r7, #8]
 80025d4:	6978      	ldr	r0, [r7, #20]
 80025d6:	f7ff ffb1 	bl	800253c <NVIC_EncodePriority>
 80025da:	4602      	mov	r2, r0
 80025dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e0:	4611      	mov	r1, r2
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff ff80 	bl	80024e8 <__NVIC_SetPriority>
}
 80025e8:	bf00      	nop
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff ff54 	bl	80024ac <__NVIC_EnableIRQ>
}
 8002604:	bf00      	nop
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e00e      	b.n	800263c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	795b      	ldrb	r3, [r3, #5]
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b00      	cmp	r3, #0
 8002626:	d105      	bne.n	8002634 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff f948 	bl	80018c4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e03b      	b.n	80026ce <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d106      	bne.n	8002670 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff f94c 	bl	8001908 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002694:	f023 0107 	bic.w	r1, r3, #7
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80026ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	68d1      	ldr	r1, [r2, #12]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6812      	ldr	r2, [r2, #0]
 80026ba:	430b      	orrs	r3, r1
 80026bc:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d026      	beq.n	8002746 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d021      	beq.n	8002746 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002710:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002716:	f043 0201 	orr.w	r2, r3, #1
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2201      	movs	r2, #1
 8002724:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2204      	movs	r2, #4
 800272a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b00      	cmp	r3, #0
 800274e:	d026      	beq.n	800279e <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d021      	beq.n	800279e <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002768:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2220      	movs	r2, #32
 8002770:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	f043 0202 	orr.w	r2, r3, #2
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2204      	movs	r2, #4
 8002782:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d026      	beq.n	80027f6 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d021      	beq.n	80027f6 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027c0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2208      	movs	r2, #8
 80027c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ce:	f043 0204 	orr.w	r2, r3, #4
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2204      	movs	r2, #4
 80027da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d013      	beq.n	8002828 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00e      	beq.n	8002828 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002818:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2204      	movs	r2, #4
 8002820:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f853 	bl	80028ce <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d024      	beq.n	800287c <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002838:	2b00      	cmp	r3, #0
 800283a:	d01f      	beq.n	800287c <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800284a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2202      	movs	r2, #2
 8002852:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	2b00      	cmp	r3, #0
 8002884:	d01f      	beq.n	80028c6 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d01a      	beq.n	80028c6 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800289e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2210      	movs	r2, #16
 80028a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f80e 	bl	80028e2 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80028c6:	bf00      	nop
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_DMA2D_ConfigLayer+0x20>
 8002914:	2302      	movs	r3, #2
 8002916:	e079      	b.n	8002a0c <HAL_DMA2D_ConfigLayer+0x114>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	3318      	adds	r3, #24
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	4413      	add	r3, r2
 8002932:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	041b      	lsls	r3, r3, #16
 800293e:	4313      	orrs	r3, r2
 8002940:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002942:	4b35      	ldr	r3, [pc, #212]	; (8002a18 <HAL_DMA2D_ConfigLayer+0x120>)
 8002944:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b0a      	cmp	r3, #10
 800294c:	d003      	beq.n	8002956 <HAL_DMA2D_ConfigLayer+0x5e>
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b09      	cmp	r3, #9
 8002954:	d107      	bne.n	8002966 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	4313      	orrs	r3, r2
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	e005      	b.n	8002972 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	061b      	lsls	r3, r3, #24
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	4313      	orrs	r3, r2
 8002970:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d120      	bne.n	80029ba <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	43db      	mvns	r3, r3
 8002982:	ea02 0103 	and.w	r1, r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	430a      	orrs	r2, r1
 800298e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b0a      	cmp	r3, #10
 80029a0:	d003      	beq.n	80029aa <HAL_DMA2D_ConfigLayer+0xb2>
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b09      	cmp	r3, #9
 80029a8:	d127      	bne.n	80029fa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	68da      	ldr	r2, [r3, #12]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80029b6:	629a      	str	r2, [r3, #40]	; 0x28
 80029b8:	e01f      	b.n	80029fa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	69da      	ldr	r2, [r3, #28]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	43db      	mvns	r3, r3
 80029c4:	ea02 0103 	and.w	r1, r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b0a      	cmp	r3, #10
 80029e2:	d003      	beq.n	80029ec <HAL_DMA2D_ConfigLayer+0xf4>
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b09      	cmp	r3, #9
 80029ea:	d106      	bne.n	80029fa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80029f8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	371c      	adds	r7, #28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr
 8002a18:	ff03000f 	.word	0xff03000f

08002a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b089      	sub	sp, #36	; 0x24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a32:	2300      	movs	r3, #0
 8002a34:	61fb      	str	r3, [r7, #28]
 8002a36:	e177      	b.n	8002d28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a38:	2201      	movs	r2, #1
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	f040 8166 	bne.w	8002d22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d005      	beq.n	8002a6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d130      	bne.n	8002ad0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	2203      	movs	r2, #3
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68da      	ldr	r2, [r3, #12]
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69ba      	ldr	r2, [r7, #24]
 8002a9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	091b      	lsrs	r3, r3, #4
 8002aba:	f003 0201 	and.w	r2, r3, #1
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f003 0303 	and.w	r3, r3, #3
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d017      	beq.n	8002b0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	2203      	movs	r2, #3
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4013      	ands	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 0303 	and.w	r3, r3, #3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d123      	bne.n	8002b60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	08da      	lsrs	r2, r3, #3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3208      	adds	r2, #8
 8002b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	220f      	movs	r2, #15
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	691a      	ldr	r2, [r3, #16]
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	08da      	lsrs	r2, r3, #3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3208      	adds	r2, #8
 8002b5a:	69b9      	ldr	r1, [r7, #24]
 8002b5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 0203 	and.w	r2, r3, #3
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 80c0 	beq.w	8002d22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	4b66      	ldr	r3, [pc, #408]	; (8002d40 <HAL_GPIO_Init+0x324>)
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002baa:	4a65      	ldr	r2, [pc, #404]	; (8002d40 <HAL_GPIO_Init+0x324>)
 8002bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb2:	4b63      	ldr	r3, [pc, #396]	; (8002d40 <HAL_GPIO_Init+0x324>)
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bbe:	4a61      	ldr	r2, [pc, #388]	; (8002d44 <HAL_GPIO_Init+0x328>)
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	089b      	lsrs	r3, r3, #2
 8002bc4:	3302      	adds	r3, #2
 8002bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	220f      	movs	r2, #15
 8002bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4013      	ands	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a58      	ldr	r2, [pc, #352]	; (8002d48 <HAL_GPIO_Init+0x32c>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d037      	beq.n	8002c5a <HAL_GPIO_Init+0x23e>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a57      	ldr	r2, [pc, #348]	; (8002d4c <HAL_GPIO_Init+0x330>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d031      	beq.n	8002c56 <HAL_GPIO_Init+0x23a>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a56      	ldr	r2, [pc, #344]	; (8002d50 <HAL_GPIO_Init+0x334>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d02b      	beq.n	8002c52 <HAL_GPIO_Init+0x236>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a55      	ldr	r2, [pc, #340]	; (8002d54 <HAL_GPIO_Init+0x338>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d025      	beq.n	8002c4e <HAL_GPIO_Init+0x232>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a54      	ldr	r2, [pc, #336]	; (8002d58 <HAL_GPIO_Init+0x33c>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d01f      	beq.n	8002c4a <HAL_GPIO_Init+0x22e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a53      	ldr	r2, [pc, #332]	; (8002d5c <HAL_GPIO_Init+0x340>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d019      	beq.n	8002c46 <HAL_GPIO_Init+0x22a>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a52      	ldr	r2, [pc, #328]	; (8002d60 <HAL_GPIO_Init+0x344>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d013      	beq.n	8002c42 <HAL_GPIO_Init+0x226>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a51      	ldr	r2, [pc, #324]	; (8002d64 <HAL_GPIO_Init+0x348>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d00d      	beq.n	8002c3e <HAL_GPIO_Init+0x222>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a50      	ldr	r2, [pc, #320]	; (8002d68 <HAL_GPIO_Init+0x34c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d007      	beq.n	8002c3a <HAL_GPIO_Init+0x21e>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a4f      	ldr	r2, [pc, #316]	; (8002d6c <HAL_GPIO_Init+0x350>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d101      	bne.n	8002c36 <HAL_GPIO_Init+0x21a>
 8002c32:	2309      	movs	r3, #9
 8002c34:	e012      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c36:	230a      	movs	r3, #10
 8002c38:	e010      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c3a:	2308      	movs	r3, #8
 8002c3c:	e00e      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c3e:	2307      	movs	r3, #7
 8002c40:	e00c      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c42:	2306      	movs	r3, #6
 8002c44:	e00a      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c46:	2305      	movs	r3, #5
 8002c48:	e008      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c4a:	2304      	movs	r3, #4
 8002c4c:	e006      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e004      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e002      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_GPIO_Init+0x240>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	69fa      	ldr	r2, [r7, #28]
 8002c5e:	f002 0203 	and.w	r2, r2, #3
 8002c62:	0092      	lsls	r2, r2, #2
 8002c64:	4093      	lsls	r3, r2
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c6c:	4935      	ldr	r1, [pc, #212]	; (8002d44 <HAL_GPIO_Init+0x328>)
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	089b      	lsrs	r3, r3, #2
 8002c72:	3302      	adds	r3, #2
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c7a:	4b3d      	ldr	r3, [pc, #244]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c9e:	4a34      	ldr	r2, [pc, #208]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ca4:	4b32      	ldr	r3, [pc, #200]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cc8:	4a29      	ldr	r2, [pc, #164]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cce:	4b28      	ldr	r3, [pc, #160]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cf2:	4a1f      	ldr	r2, [pc, #124]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cf8:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d1c:	4a14      	ldr	r2, [pc, #80]	; (8002d70 <HAL_GPIO_Init+0x354>)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3301      	adds	r3, #1
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	2b0f      	cmp	r3, #15
 8002d2c:	f67f ae84 	bls.w	8002a38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d30:	bf00      	nop
 8002d32:	bf00      	nop
 8002d34:	3724      	adds	r7, #36	; 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40013800 	.word	0x40013800
 8002d48:	40020000 	.word	0x40020000
 8002d4c:	40020400 	.word	0x40020400
 8002d50:	40020800 	.word	0x40020800
 8002d54:	40020c00 	.word	0x40020c00
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40021400 	.word	0x40021400
 8002d60:	40021800 	.word	0x40021800
 8002d64:	40021c00 	.word	0x40021c00
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40022400 	.word	0x40022400
 8002d70:	40013c00 	.word	0x40013c00

08002d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	807b      	strh	r3, [r7, #2]
 8002d80:	4613      	mov	r3, r2
 8002d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d84:	787b      	ldrb	r3, [r7, #1]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d8a:	887a      	ldrh	r2, [r7, #2]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d90:	e003      	b.n	8002d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d92:	887b      	ldrh	r3, [r7, #2]
 8002d94:	041a      	lsls	r2, r3, #16
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	619a      	str	r2, [r3, #24]
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002da6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002da8:	b08f      	sub	sp, #60	; 0x3c
 8002daa:	af0a      	add	r7, sp, #40	; 0x28
 8002dac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e054      	b.n	8002e62 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d106      	bne.n	8002dd8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f007 f99c 	bl	800a110 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2203      	movs	r2, #3
 8002ddc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f004 f9ca 	bl	8007190 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	603b      	str	r3, [r7, #0]
 8002e02:	687e      	ldr	r6, [r7, #4]
 8002e04:	466d      	mov	r5, sp
 8002e06:	f106 0410 	add.w	r4, r6, #16
 8002e0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e12:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e16:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e1a:	1d33      	adds	r3, r6, #4
 8002e1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e1e:	6838      	ldr	r0, [r7, #0]
 8002e20:	f004 f944 	bl	80070ac <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2101      	movs	r1, #1
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f004 f9c1 	bl	80071b2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	603b      	str	r3, [r7, #0]
 8002e36:	687e      	ldr	r6, [r7, #4]
 8002e38:	466d      	mov	r5, sp
 8002e3a:	f106 0410 	add.w	r4, r6, #16
 8002e3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e4a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e4e:	1d33      	adds	r3, r6, #4
 8002e50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e52:	6838      	ldr	r0, [r7, #0]
 8002e54:	f004 fb4a 	bl	80074ec <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e6a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002e6a:	b590      	push	{r4, r7, lr}
 8002e6c:	b089      	sub	sp, #36	; 0x24
 8002e6e:	af04      	add	r7, sp, #16
 8002e70:	6078      	str	r0, [r7, #4]
 8002e72:	4608      	mov	r0, r1
 8002e74:	4611      	mov	r1, r2
 8002e76:	461a      	mov	r2, r3
 8002e78:	4603      	mov	r3, r0
 8002e7a:	70fb      	strb	r3, [r7, #3]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	70bb      	strb	r3, [r7, #2]
 8002e80:	4613      	mov	r3, r2
 8002e82:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_HCD_HC_Init+0x28>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e076      	b.n	8002f80 <HAL_HCD_HC_Init+0x116>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002e9a:	78fb      	ldrb	r3, [r7, #3]
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	212c      	movs	r1, #44	; 0x2c
 8002ea0:	fb01 f303 	mul.w	r3, r1, r3
 8002ea4:	4413      	add	r3, r2
 8002ea6:	333d      	adds	r3, #61	; 0x3d
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	212c      	movs	r1, #44	; 0x2c
 8002eb2:	fb01 f303 	mul.w	r3, r1, r3
 8002eb6:	4413      	add	r3, r2
 8002eb8:	3338      	adds	r3, #56	; 0x38
 8002eba:	787a      	ldrb	r2, [r7, #1]
 8002ebc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002ebe:	78fb      	ldrb	r3, [r7, #3]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	212c      	movs	r1, #44	; 0x2c
 8002ec4:	fb01 f303 	mul.w	r3, r1, r3
 8002ec8:	4413      	add	r3, r2
 8002eca:	3340      	adds	r3, #64	; 0x40
 8002ecc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002ece:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002ed0:	78fb      	ldrb	r3, [r7, #3]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	212c      	movs	r1, #44	; 0x2c
 8002ed6:	fb01 f303 	mul.w	r3, r1, r3
 8002eda:	4413      	add	r3, r2
 8002edc:	3339      	adds	r3, #57	; 0x39
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	212c      	movs	r1, #44	; 0x2c
 8002ee8:	fb01 f303 	mul.w	r3, r1, r3
 8002eec:	4413      	add	r3, r2
 8002eee:	333f      	adds	r3, #63	; 0x3f
 8002ef0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002ef4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	78ba      	ldrb	r2, [r7, #2]
 8002efa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002efe:	b2d0      	uxtb	r0, r2
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	212c      	movs	r1, #44	; 0x2c
 8002f04:	fb01 f303 	mul.w	r3, r1, r3
 8002f08:	4413      	add	r3, r2
 8002f0a:	333a      	adds	r3, #58	; 0x3a
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002f10:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	da09      	bge.n	8002f2c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002f18:	78fb      	ldrb	r3, [r7, #3]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	212c      	movs	r1, #44	; 0x2c
 8002f1e:	fb01 f303 	mul.w	r3, r1, r3
 8002f22:	4413      	add	r3, r2
 8002f24:	333b      	adds	r3, #59	; 0x3b
 8002f26:	2201      	movs	r2, #1
 8002f28:	701a      	strb	r2, [r3, #0]
 8002f2a:	e008      	b.n	8002f3e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	212c      	movs	r1, #44	; 0x2c
 8002f32:	fb01 f303 	mul.w	r3, r1, r3
 8002f36:	4413      	add	r3, r2
 8002f38:	333b      	adds	r3, #59	; 0x3b
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	212c      	movs	r1, #44	; 0x2c
 8002f44:	fb01 f303 	mul.w	r3, r1, r3
 8002f48:	4413      	add	r3, r2
 8002f4a:	333c      	adds	r3, #60	; 0x3c
 8002f4c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f50:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6818      	ldr	r0, [r3, #0]
 8002f56:	787c      	ldrb	r4, [r7, #1]
 8002f58:	78ba      	ldrb	r2, [r7, #2]
 8002f5a:	78f9      	ldrb	r1, [r7, #3]
 8002f5c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f5e:	9302      	str	r3, [sp, #8]
 8002f60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	4623      	mov	r3, r4
 8002f6e:	f004 fc43 	bl	80077f8 <USB_HC_Init>
 8002f72:	4603      	mov	r3, r0
 8002f74:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd90      	pop	{r4, r7, pc}

08002f88 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	460b      	mov	r3, r1
 8002f92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002f94:	2300      	movs	r3, #0
 8002f96:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_HCD_HC_Halt+0x1e>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e00f      	b.n	8002fc6 <HAL_HCD_HC_Halt+0x3e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	78fa      	ldrb	r2, [r7, #3]
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f004 fe93 	bl	8007ce2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	4608      	mov	r0, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4603      	mov	r3, r0
 8002fe0:	70fb      	strb	r3, [r7, #3]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	70bb      	strb	r3, [r7, #2]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	212c      	movs	r1, #44	; 0x2c
 8002ff0:	fb01 f303 	mul.w	r3, r1, r3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	333b      	adds	r3, #59	; 0x3b
 8002ff8:	78ba      	ldrb	r2, [r7, #2]
 8002ffa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	212c      	movs	r1, #44	; 0x2c
 8003002:	fb01 f303 	mul.w	r3, r1, r3
 8003006:	4413      	add	r3, r2
 8003008:	333f      	adds	r3, #63	; 0x3f
 800300a:	787a      	ldrb	r2, [r7, #1]
 800300c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800300e:	7c3b      	ldrb	r3, [r7, #16]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d112      	bne.n	800303a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003014:	78fb      	ldrb	r3, [r7, #3]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	212c      	movs	r1, #44	; 0x2c
 800301a:	fb01 f303 	mul.w	r3, r1, r3
 800301e:	4413      	add	r3, r2
 8003020:	3342      	adds	r3, #66	; 0x42
 8003022:	2203      	movs	r2, #3
 8003024:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003026:	78fb      	ldrb	r3, [r7, #3]
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	212c      	movs	r1, #44	; 0x2c
 800302c:	fb01 f303 	mul.w	r3, r1, r3
 8003030:	4413      	add	r3, r2
 8003032:	333d      	adds	r3, #61	; 0x3d
 8003034:	7f3a      	ldrb	r2, [r7, #28]
 8003036:	701a      	strb	r2, [r3, #0]
 8003038:	e008      	b.n	800304c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800303a:	78fb      	ldrb	r3, [r7, #3]
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	212c      	movs	r1, #44	; 0x2c
 8003040:	fb01 f303 	mul.w	r3, r1, r3
 8003044:	4413      	add	r3, r2
 8003046:	3342      	adds	r3, #66	; 0x42
 8003048:	2202      	movs	r2, #2
 800304a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800304c:	787b      	ldrb	r3, [r7, #1]
 800304e:	2b03      	cmp	r3, #3
 8003050:	f200 80c6 	bhi.w	80031e0 <HAL_HCD_HC_SubmitRequest+0x210>
 8003054:	a201      	add	r2, pc, #4	; (adr r2, 800305c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305a:	bf00      	nop
 800305c:	0800306d 	.word	0x0800306d
 8003060:	080031cd 	.word	0x080031cd
 8003064:	080030d1 	.word	0x080030d1
 8003068:	0800314f 	.word	0x0800314f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800306c:	7c3b      	ldrb	r3, [r7, #16]
 800306e:	2b01      	cmp	r3, #1
 8003070:	f040 80b8 	bne.w	80031e4 <HAL_HCD_HC_SubmitRequest+0x214>
 8003074:	78bb      	ldrb	r3, [r7, #2]
 8003076:	2b00      	cmp	r3, #0
 8003078:	f040 80b4 	bne.w	80031e4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800307c:	8b3b      	ldrh	r3, [r7, #24]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d108      	bne.n	8003094 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8003082:	78fb      	ldrb	r3, [r7, #3]
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	212c      	movs	r1, #44	; 0x2c
 8003088:	fb01 f303 	mul.w	r3, r1, r3
 800308c:	4413      	add	r3, r2
 800308e:	3355      	adds	r3, #85	; 0x55
 8003090:	2201      	movs	r2, #1
 8003092:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003094:	78fb      	ldrb	r3, [r7, #3]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	212c      	movs	r1, #44	; 0x2c
 800309a:	fb01 f303 	mul.w	r3, r1, r3
 800309e:	4413      	add	r3, r2
 80030a0:	3355      	adds	r3, #85	; 0x55
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d109      	bne.n	80030bc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030a8:	78fb      	ldrb	r3, [r7, #3]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	212c      	movs	r1, #44	; 0x2c
 80030ae:	fb01 f303 	mul.w	r3, r1, r3
 80030b2:	4413      	add	r3, r2
 80030b4:	3342      	adds	r3, #66	; 0x42
 80030b6:	2200      	movs	r2, #0
 80030b8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80030ba:	e093      	b.n	80031e4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030bc:	78fb      	ldrb	r3, [r7, #3]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	212c      	movs	r1, #44	; 0x2c
 80030c2:	fb01 f303 	mul.w	r3, r1, r3
 80030c6:	4413      	add	r3, r2
 80030c8:	3342      	adds	r3, #66	; 0x42
 80030ca:	2202      	movs	r2, #2
 80030cc:	701a      	strb	r2, [r3, #0]
      break;
 80030ce:	e089      	b.n	80031e4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80030d0:	78bb      	ldrb	r3, [r7, #2]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d11d      	bne.n	8003112 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	212c      	movs	r1, #44	; 0x2c
 80030dc:	fb01 f303 	mul.w	r3, r1, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	3355      	adds	r3, #85	; 0x55
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d109      	bne.n	80030fe <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	212c      	movs	r1, #44	; 0x2c
 80030f0:	fb01 f303 	mul.w	r3, r1, r3
 80030f4:	4413      	add	r3, r2
 80030f6:	3342      	adds	r3, #66	; 0x42
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80030fc:	e073      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	212c      	movs	r1, #44	; 0x2c
 8003104:	fb01 f303 	mul.w	r3, r1, r3
 8003108:	4413      	add	r3, r2
 800310a:	3342      	adds	r3, #66	; 0x42
 800310c:	2202      	movs	r2, #2
 800310e:	701a      	strb	r2, [r3, #0]
      break;
 8003110:	e069      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003112:	78fb      	ldrb	r3, [r7, #3]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	212c      	movs	r1, #44	; 0x2c
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4413      	add	r3, r2
 800311e:	3354      	adds	r3, #84	; 0x54
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d109      	bne.n	800313a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003126:	78fb      	ldrb	r3, [r7, #3]
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	212c      	movs	r1, #44	; 0x2c
 800312c:	fb01 f303 	mul.w	r3, r1, r3
 8003130:	4413      	add	r3, r2
 8003132:	3342      	adds	r3, #66	; 0x42
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
      break;
 8003138:	e055      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	212c      	movs	r1, #44	; 0x2c
 8003140:	fb01 f303 	mul.w	r3, r1, r3
 8003144:	4413      	add	r3, r2
 8003146:	3342      	adds	r3, #66	; 0x42
 8003148:	2202      	movs	r2, #2
 800314a:	701a      	strb	r2, [r3, #0]
      break;
 800314c:	e04b      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800314e:	78bb      	ldrb	r3, [r7, #2]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d11d      	bne.n	8003190 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	212c      	movs	r1, #44	; 0x2c
 800315a:	fb01 f303 	mul.w	r3, r1, r3
 800315e:	4413      	add	r3, r2
 8003160:	3355      	adds	r3, #85	; 0x55
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d109      	bne.n	800317c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003168:	78fb      	ldrb	r3, [r7, #3]
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	212c      	movs	r1, #44	; 0x2c
 800316e:	fb01 f303 	mul.w	r3, r1, r3
 8003172:	4413      	add	r3, r2
 8003174:	3342      	adds	r3, #66	; 0x42
 8003176:	2200      	movs	r2, #0
 8003178:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800317a:	e034      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800317c:	78fb      	ldrb	r3, [r7, #3]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	212c      	movs	r1, #44	; 0x2c
 8003182:	fb01 f303 	mul.w	r3, r1, r3
 8003186:	4413      	add	r3, r2
 8003188:	3342      	adds	r3, #66	; 0x42
 800318a:	2202      	movs	r2, #2
 800318c:	701a      	strb	r2, [r3, #0]
      break;
 800318e:	e02a      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003190:	78fb      	ldrb	r3, [r7, #3]
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	212c      	movs	r1, #44	; 0x2c
 8003196:	fb01 f303 	mul.w	r3, r1, r3
 800319a:	4413      	add	r3, r2
 800319c:	3354      	adds	r3, #84	; 0x54
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d109      	bne.n	80031b8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031a4:	78fb      	ldrb	r3, [r7, #3]
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	212c      	movs	r1, #44	; 0x2c
 80031aa:	fb01 f303 	mul.w	r3, r1, r3
 80031ae:	4413      	add	r3, r2
 80031b0:	3342      	adds	r3, #66	; 0x42
 80031b2:	2200      	movs	r2, #0
 80031b4:	701a      	strb	r2, [r3, #0]
      break;
 80031b6:	e016      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	212c      	movs	r1, #44	; 0x2c
 80031be:	fb01 f303 	mul.w	r3, r1, r3
 80031c2:	4413      	add	r3, r2
 80031c4:	3342      	adds	r3, #66	; 0x42
 80031c6:	2202      	movs	r2, #2
 80031c8:	701a      	strb	r2, [r3, #0]
      break;
 80031ca:	e00c      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031cc:	78fb      	ldrb	r3, [r7, #3]
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	212c      	movs	r1, #44	; 0x2c
 80031d2:	fb01 f303 	mul.w	r3, r1, r3
 80031d6:	4413      	add	r3, r2
 80031d8:	3342      	adds	r3, #66	; 0x42
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
      break;
 80031de:	e002      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80031e0:	bf00      	nop
 80031e2:	e000      	b.n	80031e6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80031e4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80031e6:	78fb      	ldrb	r3, [r7, #3]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	212c      	movs	r1, #44	; 0x2c
 80031ec:	fb01 f303 	mul.w	r3, r1, r3
 80031f0:	4413      	add	r3, r2
 80031f2:	3344      	adds	r3, #68	; 0x44
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80031f8:	78fb      	ldrb	r3, [r7, #3]
 80031fa:	8b3a      	ldrh	r2, [r7, #24]
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	202c      	movs	r0, #44	; 0x2c
 8003200:	fb00 f303 	mul.w	r3, r0, r3
 8003204:	440b      	add	r3, r1
 8003206:	334c      	adds	r3, #76	; 0x4c
 8003208:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800320a:	78fb      	ldrb	r3, [r7, #3]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	212c      	movs	r1, #44	; 0x2c
 8003210:	fb01 f303 	mul.w	r3, r1, r3
 8003214:	4413      	add	r3, r2
 8003216:	3360      	adds	r3, #96	; 0x60
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800321c:	78fb      	ldrb	r3, [r7, #3]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	212c      	movs	r1, #44	; 0x2c
 8003222:	fb01 f303 	mul.w	r3, r1, r3
 8003226:	4413      	add	r3, r2
 8003228:	3350      	adds	r3, #80	; 0x50
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800322e:	78fb      	ldrb	r3, [r7, #3]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	212c      	movs	r1, #44	; 0x2c
 8003234:	fb01 f303 	mul.w	r3, r1, r3
 8003238:	4413      	add	r3, r2
 800323a:	3339      	adds	r3, #57	; 0x39
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	212c      	movs	r1, #44	; 0x2c
 8003246:	fb01 f303 	mul.w	r3, r1, r3
 800324a:	4413      	add	r3, r2
 800324c:	3361      	adds	r3, #97	; 0x61
 800324e:	2200      	movs	r2, #0
 8003250:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6818      	ldr	r0, [r3, #0]
 8003256:	78fb      	ldrb	r3, [r7, #3]
 8003258:	222c      	movs	r2, #44	; 0x2c
 800325a:	fb02 f303 	mul.w	r3, r2, r3
 800325e:	3338      	adds	r3, #56	; 0x38
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	18d1      	adds	r1, r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	b2db      	uxtb	r3, r3
 800326a:	461a      	mov	r2, r3
 800326c:	f004 fbe6 	bl	8007a3c <USB_HC_StartXfer>
 8003270:	4603      	mov	r3, r0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop

0800327c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f004 f8e7 	bl	8007466 <USB_GetMode>
 8003298:	4603      	mov	r3, r0
 800329a:	2b01      	cmp	r3, #1
 800329c:	f040 80f6 	bne.w	800348c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f004 f8cb 	bl	8007440 <USB_ReadInterrupts>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 80ec 	beq.w	800348a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f004 f8c2 	bl	8007440 <USB_ReadInterrupts>
 80032bc:	4603      	mov	r3, r0
 80032be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032c6:	d104      	bne.n	80032d2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80032d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f004 f8b2 	bl	8007440 <USB_ReadInterrupts>
 80032dc:	4603      	mov	r3, r0
 80032de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032e6:	d104      	bne.n	80032f2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80032f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f004 f8a2 	bl	8007440 <USB_ReadInterrupts>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003302:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003306:	d104      	bne.n	8003312 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003310:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f004 f892 	bl	8007440 <USB_ReadInterrupts>
 800331c:	4603      	mov	r3, r0
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b02      	cmp	r3, #2
 8003324:	d103      	bne.n	800332e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2202      	movs	r2, #2
 800332c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f004 f884 	bl	8007440 <USB_ReadInterrupts>
 8003338:	4603      	mov	r3, r0
 800333a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800333e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003342:	d11c      	bne.n	800337e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800334c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10f      	bne.n	800337e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800335e:	2110      	movs	r1, #16
 8003360:	6938      	ldr	r0, [r7, #16]
 8003362:	f003 ff73 	bl	800724c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003366:	6938      	ldr	r0, [r7, #16]
 8003368:	f003 ffa4 	bl	80072b4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2101      	movs	r1, #1
 8003372:	4618      	mov	r0, r3
 8003374:	f004 f97a 	bl	800766c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f006 ff43 	bl	800a204 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f004 f85c 	bl	8007440 <USB_ReadInterrupts>
 8003388:	4603      	mov	r3, r0
 800338a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800338e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003392:	d102      	bne.n	800339a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f001 f89e 	bl	80044d6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f004 f84e 	bl	8007440 <USB_ReadInterrupts>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d106      	bne.n	80033bc <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f006 ff0c 	bl	800a1cc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2208      	movs	r2, #8
 80033ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f004 f83d 	bl	8007440 <USB_ReadInterrupts>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f003 0310 	and.w	r3, r3, #16
 80033cc:	2b10      	cmp	r3, #16
 80033ce:	d101      	bne.n	80033d4 <HAL_HCD_IRQHandler+0x158>
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <HAL_HCD_IRQHandler+0x15a>
 80033d4:	2300      	movs	r3, #0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d012      	beq.n	8003400 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	699a      	ldr	r2, [r3, #24]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0210 	bic.w	r2, r2, #16
 80033e8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 ffa1 	bl	8004332 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699a      	ldr	r2, [r3, #24]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0210 	orr.w	r2, r2, #16
 80033fe:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f004 f81b 	bl	8007440 <USB_ReadInterrupts>
 800340a:	4603      	mov	r3, r0
 800340c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003410:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003414:	d13a      	bne.n	800348c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f004 fc50 	bl	8007cc0 <USB_HC_ReadInterrupt>
 8003420:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	e025      	b.n	8003474 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	68ba      	ldr	r2, [r7, #8]
 8003430:	fa22 f303 	lsr.w	r3, r2, r3
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d018      	beq.n	800346e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	015a      	lsls	r2, r3, #5
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4413      	add	r3, r2
 8003444:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800344e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003452:	d106      	bne.n	8003462 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	b2db      	uxtb	r3, r3
 8003458:	4619      	mov	r1, r3
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f8ab 	bl	80035b6 <HCD_HC_IN_IRQHandler>
 8003460:	e005      	b.n	800346e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	b2db      	uxtb	r3, r3
 8003466:	4619      	mov	r1, r3
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 fbf9 	bl	8003c60 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	3301      	adds	r3, #1
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	429a      	cmp	r2, r3
 800347c:	d3d4      	bcc.n	8003428 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003486:	615a      	str	r2, [r3, #20]
 8003488:	e000      	b.n	800348c <HAL_HCD_IRQHandler+0x210>
      return;
 800348a:	bf00      	nop
    }
  }
}
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_HCD_Start+0x16>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e013      	b.n	80034d0 <HAL_HCD_Start+0x3e>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2101      	movs	r1, #1
 80034b6:	4618      	mov	r0, r3
 80034b8:	f004 f93c 	bl	8007734 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f003 fe54 	bl	800716e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d101      	bne.n	80034ee <HAL_HCD_Stop+0x16>
 80034ea:	2302      	movs	r3, #2
 80034ec:	e00d      	b.n	800350a <HAL_HCD_Stop+0x32>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f004 fd2a 	bl	8007f54 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f004 f8de 	bl	80076e0 <USB_ResetPort>
 8003524:	4603      	mov	r3, r0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}

0800352e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	460b      	mov	r3, r1
 8003538:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800353a:	78fb      	ldrb	r3, [r7, #3]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	212c      	movs	r1, #44	; 0x2c
 8003540:	fb01 f303 	mul.w	r3, r1, r3
 8003544:	4413      	add	r3, r2
 8003546:	3360      	adds	r3, #96	; 0x60
 8003548:	781b      	ldrb	r3, [r3, #0]
}
 800354a:	4618      	mov	r0, r3
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
 800355e:	460b      	mov	r3, r1
 8003560:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003562:	78fb      	ldrb	r3, [r7, #3]
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	212c      	movs	r1, #44	; 0x2c
 8003568:	fb01 f303 	mul.w	r3, r1, r3
 800356c:	4413      	add	r3, r2
 800356e:	3350      	adds	r3, #80	; 0x50
 8003570:	681b      	ldr	r3, [r3, #0]
}
 8003572:	4618      	mov	r0, r3
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f004 f922 	bl	80077d4 <USB_GetCurrentFrame>
 8003590:	4603      	mov	r3, r0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b082      	sub	sp, #8
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 f8fd 	bl	80077a6 <USB_GetHostSpeed>
 80035ac:	4603      	mov	r3, r0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b086      	sub	sp, #24
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	460b      	mov	r3, r1
 80035c0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80035cc:	78fb      	ldrb	r3, [r7, #3]
 80035ce:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	015a      	lsls	r2, r3, #5
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	4413      	add	r3, r2
 80035d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	d11a      	bne.n	800361c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	015a      	lsls	r2, r3, #5
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	4413      	add	r3, r2
 80035ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f2:	461a      	mov	r2, r3
 80035f4:	2304      	movs	r3, #4
 80035f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	212c      	movs	r1, #44	; 0x2c
 80035fe:	fb01 f303 	mul.w	r3, r1, r3
 8003602:	4413      	add	r3, r2
 8003604:	3361      	adds	r3, #97	; 0x61
 8003606:	2206      	movs	r2, #6
 8003608:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	b2d2      	uxtb	r2, r2
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f004 fb64 	bl	8007ce2 <USB_HC_Halt>
 800361a:	e0af      	b.n	800377c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	015a      	lsls	r2, r3, #5
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4413      	add	r3, r2
 8003624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003632:	d11b      	bne.n	800366c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4413      	add	r3, r2
 800363c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003640:	461a      	mov	r2, r3
 8003642:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003646:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	212c      	movs	r1, #44	; 0x2c
 800364e:	fb01 f303 	mul.w	r3, r1, r3
 8003652:	4413      	add	r3, r2
 8003654:	3361      	adds	r3, #97	; 0x61
 8003656:	2207      	movs	r2, #7
 8003658:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	4611      	mov	r1, r2
 8003664:	4618      	mov	r0, r3
 8003666:	f004 fb3c 	bl	8007ce2 <USB_HC_Halt>
 800366a:	e087      	b.n	800377c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	015a      	lsls	r2, r3, #5
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	4413      	add	r3, r2
 8003674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f003 0320 	and.w	r3, r3, #32
 800367e:	2b20      	cmp	r3, #32
 8003680:	d109      	bne.n	8003696 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	4413      	add	r3, r2
 800368a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800368e:	461a      	mov	r2, r3
 8003690:	2320      	movs	r3, #32
 8003692:	6093      	str	r3, [r2, #8]
 8003694:	e072      	b.n	800377c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	015a      	lsls	r2, r3, #5
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	4413      	add	r3, r2
 800369e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f003 0308 	and.w	r3, r3, #8
 80036a8:	2b08      	cmp	r3, #8
 80036aa:	d11a      	bne.n	80036e2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	015a      	lsls	r2, r3, #5
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4413      	add	r3, r2
 80036b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b8:	461a      	mov	r2, r3
 80036ba:	2308      	movs	r3, #8
 80036bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	212c      	movs	r1, #44	; 0x2c
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
 80036c8:	4413      	add	r3, r2
 80036ca:	3361      	adds	r3, #97	; 0x61
 80036cc:	2205      	movs	r2, #5
 80036ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	4611      	mov	r1, r2
 80036da:	4618      	mov	r0, r3
 80036dc:	f004 fb01 	bl	8007ce2 <USB_HC_Halt>
 80036e0:	e04c      	b.n	800377c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036f8:	d11b      	bne.n	8003732 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	015a      	lsls	r2, r3, #5
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4413      	add	r3, r2
 8003702:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003706:	461a      	mov	r2, r3
 8003708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800370c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	212c      	movs	r1, #44	; 0x2c
 8003714:	fb01 f303 	mul.w	r3, r1, r3
 8003718:	4413      	add	r3, r2
 800371a:	3361      	adds	r3, #97	; 0x61
 800371c:	2208      	movs	r2, #8
 800371e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	4611      	mov	r1, r2
 800372a:	4618      	mov	r0, r3
 800372c:	f004 fad9 	bl	8007ce2 <USB_HC_Halt>
 8003730:	e024      	b.n	800377c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	015a      	lsls	r2, r3, #5
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	4413      	add	r3, r2
 800373a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003744:	2b80      	cmp	r3, #128	; 0x80
 8003746:	d119      	bne.n	800377c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	015a      	lsls	r2, r3, #5
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4413      	add	r3, r2
 8003750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003754:	461a      	mov	r2, r3
 8003756:	2380      	movs	r3, #128	; 0x80
 8003758:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	212c      	movs	r1, #44	; 0x2c
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	4413      	add	r3, r2
 8003766:	3361      	adds	r3, #97	; 0x61
 8003768:	2206      	movs	r2, #6
 800376a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	4611      	mov	r1, r2
 8003776:	4618      	mov	r0, r3
 8003778:	f004 fab3 	bl	8007ce2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	015a      	lsls	r2, r3, #5
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4413      	add	r3, r2
 8003784:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800378e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003792:	d112      	bne.n	80037ba <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	b2d2      	uxtb	r2, r2
 800379c:	4611      	mov	r1, r2
 800379e:	4618      	mov	r0, r3
 80037a0:	f004 fa9f 	bl	8007ce2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	015a      	lsls	r2, r3, #5
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	4413      	add	r3, r2
 80037ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b0:	461a      	mov	r2, r3
 80037b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037b6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80037b8:	e24e      	b.n	8003c58 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	015a      	lsls	r2, r3, #5
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4413      	add	r3, r2
 80037c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	f040 80df 	bne.w	8003990 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d019      	beq.n	800380e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	212c      	movs	r1, #44	; 0x2c
 80037e0:	fb01 f303 	mul.w	r3, r1, r3
 80037e4:	4413      	add	r3, r2
 80037e6:	3348      	adds	r3, #72	; 0x48
 80037e8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	0159      	lsls	r1, r3, #5
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	440b      	add	r3, r1
 80037f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80037fc:	1ad2      	subs	r2, r2, r3
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	202c      	movs	r0, #44	; 0x2c
 8003804:	fb00 f303 	mul.w	r3, r0, r3
 8003808:	440b      	add	r3, r1
 800380a:	3350      	adds	r3, #80	; 0x50
 800380c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	212c      	movs	r1, #44	; 0x2c
 8003814:	fb01 f303 	mul.w	r3, r1, r3
 8003818:	4413      	add	r3, r2
 800381a:	3361      	adds	r3, #97	; 0x61
 800381c:	2201      	movs	r2, #1
 800381e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	212c      	movs	r1, #44	; 0x2c
 8003826:	fb01 f303 	mul.w	r3, r1, r3
 800382a:	4413      	add	r3, r2
 800382c:	335c      	adds	r3, #92	; 0x5c
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	015a      	lsls	r2, r3, #5
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	4413      	add	r3, r2
 800383a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800383e:	461a      	mov	r2, r3
 8003840:	2301      	movs	r3, #1
 8003842:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	212c      	movs	r1, #44	; 0x2c
 800384a:	fb01 f303 	mul.w	r3, r1, r3
 800384e:	4413      	add	r3, r2
 8003850:	333f      	adds	r3, #63	; 0x3f
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d009      	beq.n	800386c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	212c      	movs	r1, #44	; 0x2c
 800385e:	fb01 f303 	mul.w	r3, r1, r3
 8003862:	4413      	add	r3, r2
 8003864:	333f      	adds	r3, #63	; 0x3f
 8003866:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003868:	2b02      	cmp	r3, #2
 800386a:	d111      	bne.n	8003890 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	4611      	mov	r1, r2
 8003876:	4618      	mov	r0, r3
 8003878:	f004 fa33 	bl	8007ce2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	015a      	lsls	r2, r3, #5
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4413      	add	r3, r2
 8003884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003888:	461a      	mov	r2, r3
 800388a:	2310      	movs	r3, #16
 800388c:	6093      	str	r3, [r2, #8]
 800388e:	e03a      	b.n	8003906 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	212c      	movs	r1, #44	; 0x2c
 8003896:	fb01 f303 	mul.w	r3, r1, r3
 800389a:	4413      	add	r3, r2
 800389c:	333f      	adds	r3, #63	; 0x3f
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b03      	cmp	r3, #3
 80038a2:	d009      	beq.n	80038b8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	212c      	movs	r1, #44	; 0x2c
 80038aa:	fb01 f303 	mul.w	r3, r1, r3
 80038ae:	4413      	add	r3, r2
 80038b0:	333f      	adds	r3, #63	; 0x3f
 80038b2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d126      	bne.n	8003906 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	015a      	lsls	r2, r3, #5
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	4413      	add	r3, r2
 80038c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	0151      	lsls	r1, r2, #5
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	440a      	add	r2, r1
 80038ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80038d6:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	212c      	movs	r1, #44	; 0x2c
 80038de:	fb01 f303 	mul.w	r3, r1, r3
 80038e2:	4413      	add	r3, r2
 80038e4:	3360      	adds	r3, #96	; 0x60
 80038e6:	2201      	movs	r2, #1
 80038e8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	b2d9      	uxtb	r1, r3
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	202c      	movs	r0, #44	; 0x2c
 80038f4:	fb00 f303 	mul.w	r3, r0, r3
 80038f8:	4413      	add	r3, r2
 80038fa:	3360      	adds	r3, #96	; 0x60
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f006 fc8d 	bl	800a220 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d12b      	bne.n	8003966 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	212c      	movs	r1, #44	; 0x2c
 8003914:	fb01 f303 	mul.w	r3, r1, r3
 8003918:	4413      	add	r3, r2
 800391a:	3348      	adds	r3, #72	; 0x48
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	202c      	movs	r0, #44	; 0x2c
 8003924:	fb00 f202 	mul.w	r2, r0, r2
 8003928:	440a      	add	r2, r1
 800392a:	3240      	adds	r2, #64	; 0x40
 800392c:	8812      	ldrh	r2, [r2, #0]
 800392e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 818e 	beq.w	8003c58 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	212c      	movs	r1, #44	; 0x2c
 8003942:	fb01 f303 	mul.w	r3, r1, r3
 8003946:	4413      	add	r3, r2
 8003948:	3354      	adds	r3, #84	; 0x54
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	f083 0301 	eor.w	r3, r3, #1
 8003950:	b2d8      	uxtb	r0, r3
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	212c      	movs	r1, #44	; 0x2c
 8003958:	fb01 f303 	mul.w	r3, r1, r3
 800395c:	4413      	add	r3, r2
 800395e:	3354      	adds	r3, #84	; 0x54
 8003960:	4602      	mov	r2, r0
 8003962:	701a      	strb	r2, [r3, #0]
}
 8003964:	e178      	b.n	8003c58 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	212c      	movs	r1, #44	; 0x2c
 800396c:	fb01 f303 	mul.w	r3, r1, r3
 8003970:	4413      	add	r3, r2
 8003972:	3354      	adds	r3, #84	; 0x54
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	f083 0301 	eor.w	r3, r3, #1
 800397a:	b2d8      	uxtb	r0, r3
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	212c      	movs	r1, #44	; 0x2c
 8003982:	fb01 f303 	mul.w	r3, r1, r3
 8003986:	4413      	add	r3, r2
 8003988:	3354      	adds	r3, #84	; 0x54
 800398a:	4602      	mov	r2, r0
 800398c:	701a      	strb	r2, [r3, #0]
}
 800398e:	e163      	b.n	8003c58 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	015a      	lsls	r2, r3, #5
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	4413      	add	r3, r2
 8003998:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	f040 80f6 	bne.w	8003b94 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	212c      	movs	r1, #44	; 0x2c
 80039ae:	fb01 f303 	mul.w	r3, r1, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	3361      	adds	r3, #97	; 0x61
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d109      	bne.n	80039d0 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	212c      	movs	r1, #44	; 0x2c
 80039c2:	fb01 f303 	mul.w	r3, r1, r3
 80039c6:	4413      	add	r3, r2
 80039c8:	3360      	adds	r3, #96	; 0x60
 80039ca:	2201      	movs	r2, #1
 80039cc:	701a      	strb	r2, [r3, #0]
 80039ce:	e0c9      	b.n	8003b64 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	212c      	movs	r1, #44	; 0x2c
 80039d6:	fb01 f303 	mul.w	r3, r1, r3
 80039da:	4413      	add	r3, r2
 80039dc:	3361      	adds	r3, #97	; 0x61
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b05      	cmp	r3, #5
 80039e2:	d109      	bne.n	80039f8 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	212c      	movs	r1, #44	; 0x2c
 80039ea:	fb01 f303 	mul.w	r3, r1, r3
 80039ee:	4413      	add	r3, r2
 80039f0:	3360      	adds	r3, #96	; 0x60
 80039f2:	2205      	movs	r2, #5
 80039f4:	701a      	strb	r2, [r3, #0]
 80039f6:	e0b5      	b.n	8003b64 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	212c      	movs	r1, #44	; 0x2c
 80039fe:	fb01 f303 	mul.w	r3, r1, r3
 8003a02:	4413      	add	r3, r2
 8003a04:	3361      	adds	r3, #97	; 0x61
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b06      	cmp	r3, #6
 8003a0a:	d009      	beq.n	8003a20 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	212c      	movs	r1, #44	; 0x2c
 8003a12:	fb01 f303 	mul.w	r3, r1, r3
 8003a16:	4413      	add	r3, r2
 8003a18:	3361      	adds	r3, #97	; 0x61
 8003a1a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d150      	bne.n	8003ac2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	212c      	movs	r1, #44	; 0x2c
 8003a26:	fb01 f303 	mul.w	r3, r1, r3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	335c      	adds	r3, #92	; 0x5c
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	202c      	movs	r0, #44	; 0x2c
 8003a38:	fb00 f303 	mul.w	r3, r0, r3
 8003a3c:	440b      	add	r3, r1
 8003a3e:	335c      	adds	r3, #92	; 0x5c
 8003a40:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	212c      	movs	r1, #44	; 0x2c
 8003a48:	fb01 f303 	mul.w	r3, r1, r3
 8003a4c:	4413      	add	r3, r2
 8003a4e:	335c      	adds	r3, #92	; 0x5c
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d912      	bls.n	8003a7c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	212c      	movs	r1, #44	; 0x2c
 8003a5c:	fb01 f303 	mul.w	r3, r1, r3
 8003a60:	4413      	add	r3, r2
 8003a62:	335c      	adds	r3, #92	; 0x5c
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	212c      	movs	r1, #44	; 0x2c
 8003a6e:	fb01 f303 	mul.w	r3, r1, r3
 8003a72:	4413      	add	r3, r2
 8003a74:	3360      	adds	r3, #96	; 0x60
 8003a76:	2204      	movs	r2, #4
 8003a78:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003a7a:	e073      	b.n	8003b64 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	212c      	movs	r1, #44	; 0x2c
 8003a82:	fb01 f303 	mul.w	r3, r1, r3
 8003a86:	4413      	add	r3, r2
 8003a88:	3360      	adds	r3, #96	; 0x60
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	015a      	lsls	r2, r3, #5
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	4413      	add	r3, r2
 8003a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003aa4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003aac:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	015a      	lsls	r2, r3, #5
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aba:	461a      	mov	r2, r3
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003ac0:	e050      	b.n	8003b64 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	212c      	movs	r1, #44	; 0x2c
 8003ac8:	fb01 f303 	mul.w	r3, r1, r3
 8003acc:	4413      	add	r3, r2
 8003ace:	3361      	adds	r3, #97	; 0x61
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d122      	bne.n	8003b1c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	212c      	movs	r1, #44	; 0x2c
 8003adc:	fb01 f303 	mul.w	r3, r1, r3
 8003ae0:	4413      	add	r3, r2
 8003ae2:	3360      	adds	r3, #96	; 0x60
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	015a      	lsls	r2, r3, #5
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	4413      	add	r3, r2
 8003af0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003afe:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b06:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	015a      	lsls	r2, r3, #5
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	4413      	add	r3, r2
 8003b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b14:	461a      	mov	r2, r3
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	e023      	b.n	8003b64 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	212c      	movs	r1, #44	; 0x2c
 8003b22:	fb01 f303 	mul.w	r3, r1, r3
 8003b26:	4413      	add	r3, r2
 8003b28:	3361      	adds	r3, #97	; 0x61
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	2b07      	cmp	r3, #7
 8003b2e:	d119      	bne.n	8003b64 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	212c      	movs	r1, #44	; 0x2c
 8003b36:	fb01 f303 	mul.w	r3, r1, r3
 8003b3a:	4413      	add	r3, r2
 8003b3c:	335c      	adds	r3, #92	; 0x5c
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	202c      	movs	r0, #44	; 0x2c
 8003b48:	fb00 f303 	mul.w	r3, r0, r3
 8003b4c:	440b      	add	r3, r1
 8003b4e:	335c      	adds	r3, #92	; 0x5c
 8003b50:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	212c      	movs	r1, #44	; 0x2c
 8003b58:	fb01 f303 	mul.w	r3, r1, r3
 8003b5c:	4413      	add	r3, r2
 8003b5e:	3360      	adds	r3, #96	; 0x60
 8003b60:	2204      	movs	r2, #4
 8003b62:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	015a      	lsls	r2, r3, #5
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b70:	461a      	mov	r2, r3
 8003b72:	2302      	movs	r3, #2
 8003b74:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	b2d9      	uxtb	r1, r3
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	202c      	movs	r0, #44	; 0x2c
 8003b80:	fb00 f303 	mul.w	r3, r0, r3
 8003b84:	4413      	add	r3, r2
 8003b86:	3360      	adds	r3, #96	; 0x60
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f006 fb47 	bl	800a220 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003b92:	e061      	b.n	8003c58 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	015a      	lsls	r2, r3, #5
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4413      	add	r3, r2
 8003b9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 0310 	and.w	r3, r3, #16
 8003ba6:	2b10      	cmp	r3, #16
 8003ba8:	d156      	bne.n	8003c58 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	212c      	movs	r1, #44	; 0x2c
 8003bb0:	fb01 f303 	mul.w	r3, r1, r3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	333f      	adds	r3, #63	; 0x3f
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	d111      	bne.n	8003be2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	212c      	movs	r1, #44	; 0x2c
 8003bc4:	fb01 f303 	mul.w	r3, r1, r3
 8003bc8:	4413      	add	r3, r2
 8003bca:	335c      	adds	r3, #92	; 0x5c
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	4611      	mov	r1, r2
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f004 f881 	bl	8007ce2 <USB_HC_Halt>
 8003be0:	e031      	b.n	8003c46 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	212c      	movs	r1, #44	; 0x2c
 8003be8:	fb01 f303 	mul.w	r3, r1, r3
 8003bec:	4413      	add	r3, r2
 8003bee:	333f      	adds	r3, #63	; 0x3f
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	212c      	movs	r1, #44	; 0x2c
 8003bfc:	fb01 f303 	mul.w	r3, r1, r3
 8003c00:	4413      	add	r3, r2
 8003c02:	333f      	adds	r3, #63	; 0x3f
 8003c04:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d11d      	bne.n	8003c46 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	212c      	movs	r1, #44	; 0x2c
 8003c10:	fb01 f303 	mul.w	r3, r1, r3
 8003c14:	4413      	add	r3, r2
 8003c16:	335c      	adds	r3, #92	; 0x5c
 8003c18:	2200      	movs	r2, #0
 8003c1a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d110      	bne.n	8003c46 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	212c      	movs	r1, #44	; 0x2c
 8003c2a:	fb01 f303 	mul.w	r3, r1, r3
 8003c2e:	4413      	add	r3, r2
 8003c30:	3361      	adds	r3, #97	; 0x61
 8003c32:	2203      	movs	r2, #3
 8003c34:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	b2d2      	uxtb	r2, r2
 8003c3e:	4611      	mov	r1, r2
 8003c40:	4618      	mov	r0, r3
 8003c42:	f004 f84e 	bl	8007ce2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	015a      	lsls	r2, r3, #5
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c52:	461a      	mov	r2, r3
 8003c54:	2310      	movs	r3, #16
 8003c56:	6093      	str	r3, [r2, #8]
}
 8003c58:	bf00      	nop
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b088      	sub	sp, #32
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003c76:	78fb      	ldrb	r3, [r7, #3]
 8003c78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	015a      	lsls	r2, r3, #5
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d11a      	bne.n	8003cc6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	015a      	lsls	r2, r3, #5
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	4413      	add	r3, r2
 8003c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	2304      	movs	r3, #4
 8003ca0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	212c      	movs	r1, #44	; 0x2c
 8003ca8:	fb01 f303 	mul.w	r3, r1, r3
 8003cac:	4413      	add	r3, r2
 8003cae:	3361      	adds	r3, #97	; 0x61
 8003cb0:	2206      	movs	r2, #6
 8003cb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	b2d2      	uxtb	r2, r2
 8003cbc:	4611      	mov	r1, r2
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f004 f80f 	bl	8007ce2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003cc4:	e331      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	015a      	lsls	r2, r3, #5
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	4413      	add	r3, r2
 8003cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0320 	and.w	r3, r3, #32
 8003cd8:	2b20      	cmp	r3, #32
 8003cda:	d12e      	bne.n	8003d3a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	015a      	lsls	r2, r3, #5
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce8:	461a      	mov	r2, r3
 8003cea:	2320      	movs	r3, #32
 8003cec:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	212c      	movs	r1, #44	; 0x2c
 8003cf4:	fb01 f303 	mul.w	r3, r1, r3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	333d      	adds	r3, #61	; 0x3d
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	f040 8313 	bne.w	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	212c      	movs	r1, #44	; 0x2c
 8003d0a:	fb01 f303 	mul.w	r3, r1, r3
 8003d0e:	4413      	add	r3, r2
 8003d10:	333d      	adds	r3, #61	; 0x3d
 8003d12:	2200      	movs	r2, #0
 8003d14:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	212c      	movs	r1, #44	; 0x2c
 8003d1c:	fb01 f303 	mul.w	r3, r1, r3
 8003d20:	4413      	add	r3, r2
 8003d22:	3360      	adds	r3, #96	; 0x60
 8003d24:	2202      	movs	r2, #2
 8003d26:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	4611      	mov	r1, r2
 8003d32:	4618      	mov	r0, r3
 8003d34:	f003 ffd5 	bl	8007ce2 <USB_HC_Halt>
}
 8003d38:	e2f7      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	015a      	lsls	r2, r3, #5
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	4413      	add	r3, r2
 8003d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d50:	d112      	bne.n	8003d78 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	015a      	lsls	r2, r3, #5
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	4413      	add	r3, r2
 8003d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d64:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	4611      	mov	r1, r2
 8003d70:	4618      	mov	r0, r3
 8003d72:	f003 ffb6 	bl	8007ce2 <USB_HC_Halt>
}
 8003d76:	e2d8      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	015a      	lsls	r2, r3, #5
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	4413      	add	r3, r2
 8003d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d140      	bne.n	8003e10 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	212c      	movs	r1, #44	; 0x2c
 8003d94:	fb01 f303 	mul.w	r3, r1, r3
 8003d98:	4413      	add	r3, r2
 8003d9a:	335c      	adds	r3, #92	; 0x5c
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	015a      	lsls	r2, r3, #5
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db2:	2b40      	cmp	r3, #64	; 0x40
 8003db4:	d111      	bne.n	8003dda <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	212c      	movs	r1, #44	; 0x2c
 8003dbc:	fb01 f303 	mul.w	r3, r1, r3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	333d      	adds	r3, #61	; 0x3d
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2340      	movs	r3, #64	; 0x40
 8003dd8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de6:	461a      	mov	r2, r3
 8003de8:	2301      	movs	r3, #1
 8003dea:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	212c      	movs	r1, #44	; 0x2c
 8003df2:	fb01 f303 	mul.w	r3, r1, r3
 8003df6:	4413      	add	r3, r2
 8003df8:	3361      	adds	r3, #97	; 0x61
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	4611      	mov	r1, r2
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f003 ff6a 	bl	8007ce2 <USB_HC_Halt>
}
 8003e0e:	e28c      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e22:	2b40      	cmp	r3, #64	; 0x40
 8003e24:	d12c      	bne.n	8003e80 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	212c      	movs	r1, #44	; 0x2c
 8003e2c:	fb01 f303 	mul.w	r3, r1, r3
 8003e30:	4413      	add	r3, r2
 8003e32:	3361      	adds	r3, #97	; 0x61
 8003e34:	2204      	movs	r2, #4
 8003e36:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	212c      	movs	r1, #44	; 0x2c
 8003e3e:	fb01 f303 	mul.w	r3, r1, r3
 8003e42:	4413      	add	r3, r2
 8003e44:	333d      	adds	r3, #61	; 0x3d
 8003e46:	2201      	movs	r2, #1
 8003e48:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	212c      	movs	r1, #44	; 0x2c
 8003e50:	fb01 f303 	mul.w	r3, r1, r3
 8003e54:	4413      	add	r3, r2
 8003e56:	335c      	adds	r3, #92	; 0x5c
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	4611      	mov	r1, r2
 8003e66:	4618      	mov	r0, r3
 8003e68:	f003 ff3b 	bl	8007ce2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	015a      	lsls	r2, r3, #5
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	4413      	add	r3, r2
 8003e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e78:	461a      	mov	r2, r3
 8003e7a:	2340      	movs	r3, #64	; 0x40
 8003e7c:	6093      	str	r3, [r2, #8]
}
 8003e7e:	e254      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	015a      	lsls	r2, r3, #5
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	4413      	add	r3, r2
 8003e88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d11a      	bne.n	8003ecc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	2308      	movs	r3, #8
 8003ea6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	212c      	movs	r1, #44	; 0x2c
 8003eae:	fb01 f303 	mul.w	r3, r1, r3
 8003eb2:	4413      	add	r3, r2
 8003eb4:	3361      	adds	r3, #97	; 0x61
 8003eb6:	2205      	movs	r2, #5
 8003eb8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	b2d2      	uxtb	r2, r2
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f003 ff0c 	bl	8007ce2 <USB_HC_Halt>
}
 8003eca:	e22e      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	015a      	lsls	r2, r3, #5
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f003 0310 	and.w	r3, r3, #16
 8003ede:	2b10      	cmp	r3, #16
 8003ee0:	d140      	bne.n	8003f64 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	212c      	movs	r1, #44	; 0x2c
 8003ee8:	fb01 f303 	mul.w	r3, r1, r3
 8003eec:	4413      	add	r3, r2
 8003eee:	335c      	adds	r3, #92	; 0x5c
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	212c      	movs	r1, #44	; 0x2c
 8003efa:	fb01 f303 	mul.w	r3, r1, r3
 8003efe:	4413      	add	r3, r2
 8003f00:	3361      	adds	r3, #97	; 0x61
 8003f02:	2203      	movs	r2, #3
 8003f04:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	212c      	movs	r1, #44	; 0x2c
 8003f0c:	fb01 f303 	mul.w	r3, r1, r3
 8003f10:	4413      	add	r3, r2
 8003f12:	333d      	adds	r3, #61	; 0x3d
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d112      	bne.n	8003f40 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	212c      	movs	r1, #44	; 0x2c
 8003f20:	fb01 f303 	mul.w	r3, r1, r3
 8003f24:	4413      	add	r3, r2
 8003f26:	333c      	adds	r3, #60	; 0x3c
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d108      	bne.n	8003f40 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	212c      	movs	r1, #44	; 0x2c
 8003f34:	fb01 f303 	mul.w	r3, r1, r3
 8003f38:	4413      	add	r3, r2
 8003f3a:	333d      	adds	r3, #61	; 0x3d
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	4611      	mov	r1, r2
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f003 fec9 	bl	8007ce2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	015a      	lsls	r2, r3, #5
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	4413      	add	r3, r2
 8003f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	2310      	movs	r3, #16
 8003f60:	6093      	str	r3, [r2, #8]
}
 8003f62:	e1e2      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	015a      	lsls	r2, r3, #5
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f76:	2b80      	cmp	r3, #128	; 0x80
 8003f78:	d164      	bne.n	8004044 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d111      	bne.n	8003fa6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	212c      	movs	r1, #44	; 0x2c
 8003f88:	fb01 f303 	mul.w	r3, r1, r3
 8003f8c:	4413      	add	r3, r2
 8003f8e:	3361      	adds	r3, #97	; 0x61
 8003f90:	2206      	movs	r2, #6
 8003f92:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f003 fe9f 	bl	8007ce2 <USB_HC_Halt>
 8003fa4:	e044      	b.n	8004030 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	212c      	movs	r1, #44	; 0x2c
 8003fac:	fb01 f303 	mul.w	r3, r1, r3
 8003fb0:	4413      	add	r3, r2
 8003fb2:	335c      	adds	r3, #92	; 0x5c
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	1c5a      	adds	r2, r3, #1
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	202c      	movs	r0, #44	; 0x2c
 8003fbe:	fb00 f303 	mul.w	r3, r0, r3
 8003fc2:	440b      	add	r3, r1
 8003fc4:	335c      	adds	r3, #92	; 0x5c
 8003fc6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	212c      	movs	r1, #44	; 0x2c
 8003fce:	fb01 f303 	mul.w	r3, r1, r3
 8003fd2:	4413      	add	r3, r2
 8003fd4:	335c      	adds	r3, #92	; 0x5c
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d920      	bls.n	800401e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	212c      	movs	r1, #44	; 0x2c
 8003fe2:	fb01 f303 	mul.w	r3, r1, r3
 8003fe6:	4413      	add	r3, r2
 8003fe8:	335c      	adds	r3, #92	; 0x5c
 8003fea:	2200      	movs	r2, #0
 8003fec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	212c      	movs	r1, #44	; 0x2c
 8003ff4:	fb01 f303 	mul.w	r3, r1, r3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	3360      	adds	r3, #96	; 0x60
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	b2d9      	uxtb	r1, r3
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	202c      	movs	r0, #44	; 0x2c
 800400a:	fb00 f303 	mul.w	r3, r0, r3
 800400e:	4413      	add	r3, r2
 8004010:	3360      	adds	r3, #96	; 0x60
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	461a      	mov	r2, r3
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f006 f902 	bl	800a220 <HAL_HCD_HC_NotifyURBChange_Callback>
 800401c:	e008      	b.n	8004030 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	212c      	movs	r1, #44	; 0x2c
 8004024:	fb01 f303 	mul.w	r3, r1, r3
 8004028:	4413      	add	r3, r2
 800402a:	3360      	adds	r3, #96	; 0x60
 800402c:	2202      	movs	r2, #2
 800402e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	015a      	lsls	r2, r3, #5
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	4413      	add	r3, r2
 8004038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800403c:	461a      	mov	r2, r3
 800403e:	2380      	movs	r3, #128	; 0x80
 8004040:	6093      	str	r3, [r2, #8]
}
 8004042:	e172      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	4413      	add	r3, r2
 800404c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800405a:	d11b      	bne.n	8004094 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	212c      	movs	r1, #44	; 0x2c
 8004062:	fb01 f303 	mul.w	r3, r1, r3
 8004066:	4413      	add	r3, r2
 8004068:	3361      	adds	r3, #97	; 0x61
 800406a:	2208      	movs	r2, #8
 800406c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	b2d2      	uxtb	r2, r2
 8004076:	4611      	mov	r1, r2
 8004078:	4618      	mov	r0, r3
 800407a:	f003 fe32 	bl	8007ce2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	015a      	lsls	r2, r3, #5
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	4413      	add	r3, r2
 8004086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800408a:	461a      	mov	r2, r3
 800408c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004090:	6093      	str	r3, [r2, #8]
}
 8004092:	e14a      	b.n	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	015a      	lsls	r2, r3, #5
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	4413      	add	r3, r2
 800409c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	f040 813f 	bne.w	800432a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	212c      	movs	r1, #44	; 0x2c
 80040b2:	fb01 f303 	mul.w	r3, r1, r3
 80040b6:	4413      	add	r3, r2
 80040b8:	3361      	adds	r3, #97	; 0x61
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d17d      	bne.n	80041bc <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	212c      	movs	r1, #44	; 0x2c
 80040c6:	fb01 f303 	mul.w	r3, r1, r3
 80040ca:	4413      	add	r3, r2
 80040cc:	3360      	adds	r3, #96	; 0x60
 80040ce:	2201      	movs	r2, #1
 80040d0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	212c      	movs	r1, #44	; 0x2c
 80040d8:	fb01 f303 	mul.w	r3, r1, r3
 80040dc:	4413      	add	r3, r2
 80040de:	333f      	adds	r3, #63	; 0x3f
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d00a      	beq.n	80040fc <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	212c      	movs	r1, #44	; 0x2c
 80040ec:	fb01 f303 	mul.w	r3, r1, r3
 80040f0:	4413      	add	r3, r2
 80040f2:	333f      	adds	r3, #63	; 0x3f
 80040f4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	f040 8100 	bne.w	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d113      	bne.n	800412c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	212c      	movs	r1, #44	; 0x2c
 800410a:	fb01 f303 	mul.w	r3, r1, r3
 800410e:	4413      	add	r3, r2
 8004110:	3355      	adds	r3, #85	; 0x55
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	f083 0301 	eor.w	r3, r3, #1
 8004118:	b2d8      	uxtb	r0, r3
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	212c      	movs	r1, #44	; 0x2c
 8004120:	fb01 f303 	mul.w	r3, r1, r3
 8004124:	4413      	add	r3, r2
 8004126:	3355      	adds	r3, #85	; 0x55
 8004128:	4602      	mov	r2, r0
 800412a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b01      	cmp	r3, #1
 8004132:	f040 80e3 	bne.w	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	212c      	movs	r1, #44	; 0x2c
 800413c:	fb01 f303 	mul.w	r3, r1, r3
 8004140:	4413      	add	r3, r2
 8004142:	334c      	adds	r3, #76	; 0x4c
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 80d8 	beq.w	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	212c      	movs	r1, #44	; 0x2c
 8004152:	fb01 f303 	mul.w	r3, r1, r3
 8004156:	4413      	add	r3, r2
 8004158:	334c      	adds	r3, #76	; 0x4c
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	202c      	movs	r0, #44	; 0x2c
 8004162:	fb00 f202 	mul.w	r2, r0, r2
 8004166:	440a      	add	r2, r1
 8004168:	3240      	adds	r2, #64	; 0x40
 800416a:	8812      	ldrh	r2, [r2, #0]
 800416c:	4413      	add	r3, r2
 800416e:	3b01      	subs	r3, #1
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	697a      	ldr	r2, [r7, #20]
 8004174:	202c      	movs	r0, #44	; 0x2c
 8004176:	fb00 f202 	mul.w	r2, r0, r2
 800417a:	440a      	add	r2, r1
 800417c:	3240      	adds	r2, #64	; 0x40
 800417e:	8812      	ldrh	r2, [r2, #0]
 8004180:	fbb3 f3f2 	udiv	r3, r3, r2
 8004184:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	f000 80b5 	beq.w	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	212c      	movs	r1, #44	; 0x2c
 8004198:	fb01 f303 	mul.w	r3, r1, r3
 800419c:	4413      	add	r3, r2
 800419e:	3355      	adds	r3, #85	; 0x55
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	f083 0301 	eor.w	r3, r3, #1
 80041a6:	b2d8      	uxtb	r0, r3
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	212c      	movs	r1, #44	; 0x2c
 80041ae:	fb01 f303 	mul.w	r3, r1, r3
 80041b2:	4413      	add	r3, r2
 80041b4:	3355      	adds	r3, #85	; 0x55
 80041b6:	4602      	mov	r2, r0
 80041b8:	701a      	strb	r2, [r3, #0]
 80041ba:	e09f      	b.n	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	212c      	movs	r1, #44	; 0x2c
 80041c2:	fb01 f303 	mul.w	r3, r1, r3
 80041c6:	4413      	add	r3, r2
 80041c8:	3361      	adds	r3, #97	; 0x61
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d109      	bne.n	80041e4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	212c      	movs	r1, #44	; 0x2c
 80041d6:	fb01 f303 	mul.w	r3, r1, r3
 80041da:	4413      	add	r3, r2
 80041dc:	3360      	adds	r3, #96	; 0x60
 80041de:	2202      	movs	r2, #2
 80041e0:	701a      	strb	r2, [r3, #0]
 80041e2:	e08b      	b.n	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	212c      	movs	r1, #44	; 0x2c
 80041ea:	fb01 f303 	mul.w	r3, r1, r3
 80041ee:	4413      	add	r3, r2
 80041f0:	3361      	adds	r3, #97	; 0x61
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d109      	bne.n	800420c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	212c      	movs	r1, #44	; 0x2c
 80041fe:	fb01 f303 	mul.w	r3, r1, r3
 8004202:	4413      	add	r3, r2
 8004204:	3360      	adds	r3, #96	; 0x60
 8004206:	2202      	movs	r2, #2
 8004208:	701a      	strb	r2, [r3, #0]
 800420a:	e077      	b.n	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	212c      	movs	r1, #44	; 0x2c
 8004212:	fb01 f303 	mul.w	r3, r1, r3
 8004216:	4413      	add	r3, r2
 8004218:	3361      	adds	r3, #97	; 0x61
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b05      	cmp	r3, #5
 800421e:	d109      	bne.n	8004234 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	212c      	movs	r1, #44	; 0x2c
 8004226:	fb01 f303 	mul.w	r3, r1, r3
 800422a:	4413      	add	r3, r2
 800422c:	3360      	adds	r3, #96	; 0x60
 800422e:	2205      	movs	r2, #5
 8004230:	701a      	strb	r2, [r3, #0]
 8004232:	e063      	b.n	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	212c      	movs	r1, #44	; 0x2c
 800423a:	fb01 f303 	mul.w	r3, r1, r3
 800423e:	4413      	add	r3, r2
 8004240:	3361      	adds	r3, #97	; 0x61
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b06      	cmp	r3, #6
 8004246:	d009      	beq.n	800425c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	212c      	movs	r1, #44	; 0x2c
 800424e:	fb01 f303 	mul.w	r3, r1, r3
 8004252:	4413      	add	r3, r2
 8004254:	3361      	adds	r3, #97	; 0x61
 8004256:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004258:	2b08      	cmp	r3, #8
 800425a:	d14f      	bne.n	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	212c      	movs	r1, #44	; 0x2c
 8004262:	fb01 f303 	mul.w	r3, r1, r3
 8004266:	4413      	add	r3, r2
 8004268:	335c      	adds	r3, #92	; 0x5c
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	1c5a      	adds	r2, r3, #1
 800426e:	6879      	ldr	r1, [r7, #4]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	202c      	movs	r0, #44	; 0x2c
 8004274:	fb00 f303 	mul.w	r3, r0, r3
 8004278:	440b      	add	r3, r1
 800427a:	335c      	adds	r3, #92	; 0x5c
 800427c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	212c      	movs	r1, #44	; 0x2c
 8004284:	fb01 f303 	mul.w	r3, r1, r3
 8004288:	4413      	add	r3, r2
 800428a:	335c      	adds	r3, #92	; 0x5c
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2b02      	cmp	r3, #2
 8004290:	d912      	bls.n	80042b8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	212c      	movs	r1, #44	; 0x2c
 8004298:	fb01 f303 	mul.w	r3, r1, r3
 800429c:	4413      	add	r3, r2
 800429e:	335c      	adds	r3, #92	; 0x5c
 80042a0:	2200      	movs	r2, #0
 80042a2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	212c      	movs	r1, #44	; 0x2c
 80042aa:	fb01 f303 	mul.w	r3, r1, r3
 80042ae:	4413      	add	r3, r2
 80042b0:	3360      	adds	r3, #96	; 0x60
 80042b2:	2204      	movs	r2, #4
 80042b4:	701a      	strb	r2, [r3, #0]
 80042b6:	e021      	b.n	80042fc <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	212c      	movs	r1, #44	; 0x2c
 80042be:	fb01 f303 	mul.w	r3, r1, r3
 80042c2:	4413      	add	r3, r2
 80042c4:	3360      	adds	r3, #96	; 0x60
 80042c6:	2202      	movs	r2, #2
 80042c8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	015a      	lsls	r2, r3, #5
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	4413      	add	r3, r2
 80042d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80042e0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80042e8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	015a      	lsls	r2, r3, #5
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	4413      	add	r3, r2
 80042f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042f6:	461a      	mov	r2, r3
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004308:	461a      	mov	r2, r3
 800430a:	2302      	movs	r3, #2
 800430c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	b2d9      	uxtb	r1, r3
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	202c      	movs	r0, #44	; 0x2c
 8004318:	fb00 f303 	mul.w	r3, r0, r3
 800431c:	4413      	add	r3, r2
 800431e:	3360      	adds	r3, #96	; 0x60
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f005 ff7b 	bl	800a220 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800432a:	bf00      	nop
 800432c:	3720      	adds	r7, #32
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004332:	b580      	push	{r7, lr}
 8004334:	b08a      	sub	sp, #40	; 0x28
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6a1b      	ldr	r3, [r3, #32]
 800434a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	f003 030f 	and.w	r3, r3, #15
 8004352:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	0c5b      	lsrs	r3, r3, #17
 8004358:	f003 030f 	and.w	r3, r3, #15
 800435c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	091b      	lsrs	r3, r3, #4
 8004362:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004366:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	2b02      	cmp	r3, #2
 800436c:	d004      	beq.n	8004378 <HCD_RXQLVL_IRQHandler+0x46>
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b05      	cmp	r3, #5
 8004372:	f000 80a9 	beq.w	80044c8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004376:	e0aa      	b.n	80044ce <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 80a6 	beq.w	80044cc <HCD_RXQLVL_IRQHandler+0x19a>
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	212c      	movs	r1, #44	; 0x2c
 8004386:	fb01 f303 	mul.w	r3, r1, r3
 800438a:	4413      	add	r3, r2
 800438c:	3344      	adds	r3, #68	; 0x44
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 809b 	beq.w	80044cc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	212c      	movs	r1, #44	; 0x2c
 800439c:	fb01 f303 	mul.w	r3, r1, r3
 80043a0:	4413      	add	r3, r2
 80043a2:	3350      	adds	r3, #80	; 0x50
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	441a      	add	r2, r3
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	202c      	movs	r0, #44	; 0x2c
 80043b0:	fb00 f303 	mul.w	r3, r0, r3
 80043b4:	440b      	add	r3, r1
 80043b6:	334c      	adds	r3, #76	; 0x4c
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d87a      	bhi.n	80044b4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	212c      	movs	r1, #44	; 0x2c
 80043c8:	fb01 f303 	mul.w	r3, r1, r3
 80043cc:	4413      	add	r3, r2
 80043ce:	3344      	adds	r3, #68	; 0x44
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	b292      	uxth	r2, r2
 80043d6:	4619      	mov	r1, r3
 80043d8:	f002 ffda 	bl	8007390 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	212c      	movs	r1, #44	; 0x2c
 80043e2:	fb01 f303 	mul.w	r3, r1, r3
 80043e6:	4413      	add	r3, r2
 80043e8:	3344      	adds	r3, #68	; 0x44
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	441a      	add	r2, r3
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	202c      	movs	r0, #44	; 0x2c
 80043f6:	fb00 f303 	mul.w	r3, r0, r3
 80043fa:	440b      	add	r3, r1
 80043fc:	3344      	adds	r3, #68	; 0x44
 80043fe:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	212c      	movs	r1, #44	; 0x2c
 8004406:	fb01 f303 	mul.w	r3, r1, r3
 800440a:	4413      	add	r3, r2
 800440c:	3350      	adds	r3, #80	; 0x50
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	441a      	add	r2, r3
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	202c      	movs	r0, #44	; 0x2c
 800441a:	fb00 f303 	mul.w	r3, r0, r3
 800441e:	440b      	add	r3, r1
 8004420:	3350      	adds	r3, #80	; 0x50
 8004422:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	015a      	lsls	r2, r3, #5
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	4413      	add	r3, r2
 800442c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	0cdb      	lsrs	r3, r3, #19
 8004434:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004438:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	212c      	movs	r1, #44	; 0x2c
 8004440:	fb01 f303 	mul.w	r3, r1, r3
 8004444:	4413      	add	r3, r2
 8004446:	3340      	adds	r3, #64	; 0x40
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	461a      	mov	r2, r3
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	4293      	cmp	r3, r2
 8004450:	d13c      	bne.n	80044cc <HCD_RXQLVL_IRQHandler+0x19a>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d039      	beq.n	80044cc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	6a3b      	ldr	r3, [r7, #32]
 800445e:	4413      	add	r3, r2
 8004460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800446e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004476:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	015a      	lsls	r2, r3, #5
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	4413      	add	r3, r2
 8004480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004484:	461a      	mov	r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	212c      	movs	r1, #44	; 0x2c
 8004490:	fb01 f303 	mul.w	r3, r1, r3
 8004494:	4413      	add	r3, r2
 8004496:	3354      	adds	r3, #84	; 0x54
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	f083 0301 	eor.w	r3, r3, #1
 800449e:	b2d8      	uxtb	r0, r3
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	212c      	movs	r1, #44	; 0x2c
 80044a6:	fb01 f303 	mul.w	r3, r1, r3
 80044aa:	4413      	add	r3, r2
 80044ac:	3354      	adds	r3, #84	; 0x54
 80044ae:	4602      	mov	r2, r0
 80044b0:	701a      	strb	r2, [r3, #0]
      break;
 80044b2:	e00b      	b.n	80044cc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	212c      	movs	r1, #44	; 0x2c
 80044ba:	fb01 f303 	mul.w	r3, r1, r3
 80044be:	4413      	add	r3, r2
 80044c0:	3360      	adds	r3, #96	; 0x60
 80044c2:	2204      	movs	r2, #4
 80044c4:	701a      	strb	r2, [r3, #0]
      break;
 80044c6:	e001      	b.n	80044cc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80044c8:	bf00      	nop
 80044ca:	e000      	b.n	80044ce <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80044cc:	bf00      	nop
  }
}
 80044ce:	bf00      	nop
 80044d0:	3728      	adds	r7, #40	; 0x28
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b086      	sub	sp, #24
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004502:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b02      	cmp	r3, #2
 800450c:	d10b      	bne.n	8004526 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b01      	cmp	r3, #1
 8004516:	d102      	bne.n	800451e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f005 fe65 	bl	800a1e8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	f043 0302 	orr.w	r3, r3, #2
 8004524:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f003 0308 	and.w	r3, r3, #8
 800452c:	2b08      	cmp	r3, #8
 800452e:	d132      	bne.n	8004596 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f043 0308 	orr.w	r3, r3, #8
 8004536:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f003 0304 	and.w	r3, r3, #4
 800453e:	2b04      	cmp	r3, #4
 8004540:	d126      	bne.n	8004590 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d113      	bne.n	8004572 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004550:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004554:	d106      	bne.n	8004564 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2102      	movs	r1, #2
 800455c:	4618      	mov	r0, r3
 800455e:	f003 f885 	bl	800766c <USB_InitFSLSPClkSel>
 8004562:	e011      	b.n	8004588 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2101      	movs	r1, #1
 800456a:	4618      	mov	r0, r3
 800456c:	f003 f87e 	bl	800766c <USB_InitFSLSPClkSel>
 8004570:	e00a      	b.n	8004588 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d106      	bne.n	8004588 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004580:	461a      	mov	r2, r3
 8004582:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004586:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f005 fe57 	bl	800a23c <HAL_HCD_PortEnabled_Callback>
 800458e:	e002      	b.n	8004596 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f005 fe61 	bl	800a258 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f003 0320 	and.w	r3, r3, #32
 800459c:	2b20      	cmp	r3, #32
 800459e:	d103      	bne.n	80045a8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f043 0320 	orr.w	r3, r3, #32
 80045a6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80045ae:	461a      	mov	r2, r3
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	6013      	str	r3, [r2, #0]
}
 80045b4:	bf00      	nop
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e12b      	b.n	8004826 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fd f9b8 	bl	8001958 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2224      	movs	r2, #36	; 0x24
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 0201 	bic.w	r2, r2, #1
 80045fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800460e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800461e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004620:	f001 f964 	bl	80058ec <HAL_RCC_GetPCLK1Freq>
 8004624:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	4a81      	ldr	r2, [pc, #516]	; (8004830 <HAL_I2C_Init+0x274>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d807      	bhi.n	8004640 <HAL_I2C_Init+0x84>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4a80      	ldr	r2, [pc, #512]	; (8004834 <HAL_I2C_Init+0x278>)
 8004634:	4293      	cmp	r3, r2
 8004636:	bf94      	ite	ls
 8004638:	2301      	movls	r3, #1
 800463a:	2300      	movhi	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	e006      	b.n	800464e <HAL_I2C_Init+0x92>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4a7d      	ldr	r2, [pc, #500]	; (8004838 <HAL_I2C_Init+0x27c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	bf94      	ite	ls
 8004648:	2301      	movls	r3, #1
 800464a:	2300      	movhi	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e0e7      	b.n	8004826 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4a78      	ldr	r2, [pc, #480]	; (800483c <HAL_I2C_Init+0x280>)
 800465a:	fba2 2303 	umull	r2, r3, r2, r3
 800465e:	0c9b      	lsrs	r3, r3, #18
 8004660:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68ba      	ldr	r2, [r7, #8]
 8004672:	430a      	orrs	r2, r1
 8004674:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	4a6a      	ldr	r2, [pc, #424]	; (8004830 <HAL_I2C_Init+0x274>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d802      	bhi.n	8004690 <HAL_I2C_Init+0xd4>
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	3301      	adds	r3, #1
 800468e:	e009      	b.n	80046a4 <HAL_I2C_Init+0xe8>
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004696:	fb02 f303 	mul.w	r3, r2, r3
 800469a:	4a69      	ldr	r2, [pc, #420]	; (8004840 <HAL_I2C_Init+0x284>)
 800469c:	fba2 2303 	umull	r2, r3, r2, r3
 80046a0:	099b      	lsrs	r3, r3, #6
 80046a2:	3301      	adds	r3, #1
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6812      	ldr	r2, [r2, #0]
 80046a8:	430b      	orrs	r3, r1
 80046aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80046b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	495c      	ldr	r1, [pc, #368]	; (8004830 <HAL_I2C_Init+0x274>)
 80046c0:	428b      	cmp	r3, r1
 80046c2:	d819      	bhi.n	80046f8 <HAL_I2C_Init+0x13c>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	1e59      	subs	r1, r3, #1
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80046d2:	1c59      	adds	r1, r3, #1
 80046d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80046d8:	400b      	ands	r3, r1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <HAL_I2C_Init+0x138>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	1e59      	subs	r1, r3, #1
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80046ec:	3301      	adds	r3, #1
 80046ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046f2:	e051      	b.n	8004798 <HAL_I2C_Init+0x1dc>
 80046f4:	2304      	movs	r3, #4
 80046f6:	e04f      	b.n	8004798 <HAL_I2C_Init+0x1dc>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d111      	bne.n	8004724 <HAL_I2C_Init+0x168>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	1e58      	subs	r0, r3, #1
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6859      	ldr	r1, [r3, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	440b      	add	r3, r1
 800470e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004712:	3301      	adds	r3, #1
 8004714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004718:	2b00      	cmp	r3, #0
 800471a:	bf0c      	ite	eq
 800471c:	2301      	moveq	r3, #1
 800471e:	2300      	movne	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	e012      	b.n	800474a <HAL_I2C_Init+0x18e>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	1e58      	subs	r0, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6859      	ldr	r1, [r3, #4]
 800472c:	460b      	mov	r3, r1
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	0099      	lsls	r1, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	fbb0 f3f3 	udiv	r3, r0, r3
 800473a:	3301      	adds	r3, #1
 800473c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004740:	2b00      	cmp	r3, #0
 8004742:	bf0c      	ite	eq
 8004744:	2301      	moveq	r3, #1
 8004746:	2300      	movne	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <HAL_I2C_Init+0x196>
 800474e:	2301      	movs	r3, #1
 8004750:	e022      	b.n	8004798 <HAL_I2C_Init+0x1dc>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10e      	bne.n	8004778 <HAL_I2C_Init+0x1bc>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	1e58      	subs	r0, r3, #1
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6859      	ldr	r1, [r3, #4]
 8004762:	460b      	mov	r3, r1
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	440b      	add	r3, r1
 8004768:	fbb0 f3f3 	udiv	r3, r0, r3
 800476c:	3301      	adds	r3, #1
 800476e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004776:	e00f      	b.n	8004798 <HAL_I2C_Init+0x1dc>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	1e58      	subs	r0, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6859      	ldr	r1, [r3, #4]
 8004780:	460b      	mov	r3, r1
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	0099      	lsls	r1, r3, #2
 8004788:	440b      	add	r3, r1
 800478a:	fbb0 f3f3 	udiv	r3, r0, r3
 800478e:	3301      	adds	r3, #1
 8004790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004794:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004798:	6879      	ldr	r1, [r7, #4]
 800479a:	6809      	ldr	r1, [r1, #0]
 800479c:	4313      	orrs	r3, r2
 800479e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69da      	ldr	r2, [r3, #28]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	431a      	orrs	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6911      	ldr	r1, [r2, #16]
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	68d2      	ldr	r2, [r2, #12]
 80047d2:	4311      	orrs	r1, r2
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6812      	ldr	r2, [r2, #0]
 80047d8:	430b      	orrs	r3, r1
 80047da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695a      	ldr	r2, [r3, #20]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	430a      	orrs	r2, r1
 80047f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	000186a0 	.word	0x000186a0
 8004834:	001e847f 	.word	0x001e847f
 8004838:	003d08ff 	.word	0x003d08ff
 800483c:	431bde83 	.word	0x431bde83
 8004840:	10624dd3 	.word	0x10624dd3

08004844 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b20      	cmp	r3, #32
 8004858:	d129      	bne.n	80048ae <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2224      	movs	r2, #36	; 0x24
 800485e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0201 	bic.w	r2, r2, #1
 8004870:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0210 	bic.w	r2, r2, #16
 8004880:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2220      	movs	r2, #32
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	e000      	b.n	80048b0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80048ae:	2302      	movs	r3, #2
  }
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b20      	cmp	r3, #32
 80048d4:	d12a      	bne.n	800492c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2224      	movs	r2, #36	; 0x24
 80048da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f022 0201 	bic.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80048f6:	89fb      	ldrh	r3, [r7, #14]
 80048f8:	f023 030f 	bic.w	r3, r3, #15
 80048fc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	b29a      	uxth	r2, r3
 8004902:	89fb      	ldrh	r3, [r7, #14]
 8004904:	4313      	orrs	r3, r2
 8004906:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	89fa      	ldrh	r2, [r7, #14]
 800490e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2220      	movs	r2, #32
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004928:	2300      	movs	r3, #0
 800492a:	e000      	b.n	800492e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800492c:	2302      	movs	r3, #2
  }
}
 800492e:	4618      	mov	r0, r3
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e0bf      	b.n	8004ace <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7fd f862 	bl	8001a2c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699a      	ldr	r2, [r3, #24]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800497e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6999      	ldr	r1, [r3, #24]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004994:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6899      	ldr	r1, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	4b4a      	ldr	r3, [pc, #296]	; (8004ad8 <HAL_LTDC_Init+0x19c>)
 80049b0:	400b      	ands	r3, r1
 80049b2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	695b      	ldr	r3, [r3, #20]
 80049b8:	041b      	lsls	r3, r3, #16
 80049ba:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6899      	ldr	r1, [r3, #8]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699a      	ldr	r2, [r3, #24]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	431a      	orrs	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68d9      	ldr	r1, [r3, #12]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	4b3e      	ldr	r3, [pc, #248]	; (8004ad8 <HAL_LTDC_Init+0x19c>)
 80049de:	400b      	ands	r3, r1
 80049e0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	041b      	lsls	r3, r3, #16
 80049e8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68d9      	ldr	r1, [r3, #12]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1a      	ldr	r2, [r3, #32]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	431a      	orrs	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	6919      	ldr	r1, [r3, #16]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	4b33      	ldr	r3, [pc, #204]	; (8004ad8 <HAL_LTDC_Init+0x19c>)
 8004a0c:	400b      	ands	r3, r1
 8004a0e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a14:	041b      	lsls	r3, r3, #16
 8004a16:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6919      	ldr	r1, [r3, #16]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6959      	ldr	r1, [r3, #20]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	4b27      	ldr	r3, [pc, #156]	; (8004ad8 <HAL_LTDC_Init+0x19c>)
 8004a3a:	400b      	ands	r3, r1
 8004a3c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a42:	041b      	lsls	r3, r3, #16
 8004a44:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6959      	ldr	r1, [r3, #20]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a62:	021b      	lsls	r3, r3, #8
 8004a64:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004a6c:	041b      	lsls	r3, r3, #16
 8004a6e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004a7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004a92:	431a      	orrs	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f042 0206 	orr.w	r2, r2, #6
 8004aaa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	699a      	ldr	r2, [r3, #24]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	f000f800 	.word	0xf000f800

08004adc <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004af2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d023      	beq.n	8004b46 <HAL_LTDC_IRQHandler+0x6a>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01e      	beq.n	8004b46 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0204 	bic.w	r2, r2, #4
 8004b16:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2204      	movs	r2, #4
 8004b1e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b26:	f043 0201 	orr.w	r2, r3, #1
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2204      	movs	r2, #4
 8004b34:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 f86f 	bl	8004c24 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d023      	beq.n	8004b98 <HAL_LTDC_IRQHandler+0xbc>
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d01e      	beq.n	8004b98 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0202 	bic.w	r2, r2, #2
 8004b68:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b78:	f043 0202 	orr.w	r2, r3, #2
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2204      	movs	r2, #4
 8004b86:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f846 	bl	8004c24 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d01b      	beq.n	8004bda <HAL_LTDC_IRQHandler+0xfe>
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d016      	beq.n	8004bda <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0201 	bic.w	r2, r2, #1
 8004bba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 f82f 	bl	8004c38 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 0308 	and.w	r3, r3, #8
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d01b      	beq.n	8004c1c <HAL_LTDC_IRQHandler+0x140>
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d016      	beq.n	8004c1c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0208 	bic.w	r2, r2, #8
 8004bfc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2208      	movs	r2, #8
 8004c04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f818 	bl	8004c4c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004c60:	b5b0      	push	{r4, r5, r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d101      	bne.n	8004c7a <HAL_LTDC_ConfigLayer+0x1a>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e02c      	b.n	8004cd4 <HAL_LTDC_ConfigLayer+0x74>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2202      	movs	r2, #2
 8004c86:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2134      	movs	r1, #52	; 0x34
 8004c90:	fb01 f303 	mul.w	r3, r1, r3
 8004c94:	4413      	add	r3, r2
 8004c96:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	4614      	mov	r4, r2
 8004c9e:	461d      	mov	r5, r3
 8004ca0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ca2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ca8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004cac:	682b      	ldr	r3, [r5, #0]
 8004cae:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	68b9      	ldr	r1, [r7, #8]
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 f811 	bl	8004cdc <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bdb0      	pop	{r4, r5, r7, pc}

08004cdc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b089      	sub	sp, #36	; 0x24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	685a      	ldr	r2, [r3, #4]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	0c1b      	lsrs	r3, r3, #16
 8004cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cf8:	4413      	add	r3, r2
 8004cfa:	041b      	lsls	r3, r3, #16
 8004cfc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	461a      	mov	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	01db      	lsls	r3, r3, #7
 8004d08:	4413      	add	r3, r2
 8004d0a:	3384      	adds	r3, #132	; 0x84
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	4611      	mov	r1, r2
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	01d2      	lsls	r2, r2, #7
 8004d18:	440a      	add	r2, r1
 8004d1a:	3284      	adds	r2, #132	; 0x84
 8004d1c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004d20:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d32:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d34:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	01db      	lsls	r3, r3, #7
 8004d40:	440b      	add	r3, r1
 8004d42:	3384      	adds	r3, #132	; 0x84
 8004d44:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004d4a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d5a:	4413      	add	r3, r2
 8004d5c:	041b      	lsls	r3, r3, #16
 8004d5e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	461a      	mov	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	01db      	lsls	r3, r3, #7
 8004d6a:	4413      	add	r3, r2
 8004d6c:	3384      	adds	r3, #132	; 0x84
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	6812      	ldr	r2, [r2, #0]
 8004d74:	4611      	mov	r1, r2
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	01d2      	lsls	r2, r2, #7
 8004d7a:	440a      	add	r2, r1
 8004d7c:	3284      	adds	r2, #132	; 0x84
 8004d7e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004d82:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d92:	4413      	add	r3, r2
 8004d94:	1c5a      	adds	r2, r3, #1
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	01db      	lsls	r3, r3, #7
 8004da0:	440b      	add	r3, r1
 8004da2:	3384      	adds	r3, #132	; 0x84
 8004da4:	4619      	mov	r1, r3
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	461a      	mov	r2, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	01db      	lsls	r3, r3, #7
 8004db6:	4413      	add	r3, r2
 8004db8:	3384      	adds	r3, #132	; 0x84
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	6812      	ldr	r2, [r2, #0]
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	01d2      	lsls	r2, r2, #7
 8004dc6:	440a      	add	r2, r1
 8004dc8:	3284      	adds	r2, #132	; 0x84
 8004dca:	f023 0307 	bic.w	r3, r3, #7
 8004dce:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	01db      	lsls	r3, r3, #7
 8004dda:	4413      	add	r3, r2
 8004ddc:	3384      	adds	r3, #132	; 0x84
 8004dde:	461a      	mov	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	061b      	lsls	r3, r3, #24
 8004e00:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	461a      	mov	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	01db      	lsls	r3, r3, #7
 8004e0c:	4413      	add	r3, r2
 8004e0e:	3384      	adds	r3, #132	; 0x84
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	01db      	lsls	r3, r3, #7
 8004e1c:	4413      	add	r3, r2
 8004e1e:	3384      	adds	r3, #132	; 0x84
 8004e20:	461a      	mov	r2, r3
 8004e22:	2300      	movs	r3, #0
 8004e24:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	431a      	orrs	r2, r3
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	431a      	orrs	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	01db      	lsls	r3, r3, #7
 8004e40:	440b      	add	r3, r1
 8004e42:	3384      	adds	r3, #132	; 0x84
 8004e44:	4619      	mov	r1, r3
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	01db      	lsls	r3, r3, #7
 8004e56:	4413      	add	r3, r2
 8004e58:	3384      	adds	r3, #132	; 0x84
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	6812      	ldr	r2, [r2, #0]
 8004e60:	4611      	mov	r1, r2
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	01d2      	lsls	r2, r2, #7
 8004e66:	440a      	add	r2, r1
 8004e68:	3284      	adds	r2, #132	; 0x84
 8004e6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e6e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	461a      	mov	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	01db      	lsls	r3, r3, #7
 8004e7a:	4413      	add	r3, r2
 8004e7c:	3384      	adds	r3, #132	; 0x84
 8004e7e:	461a      	mov	r2, r3
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	01db      	lsls	r3, r3, #7
 8004e90:	4413      	add	r3, r2
 8004e92:	3384      	adds	r3, #132	; 0x84
 8004e94:	69db      	ldr	r3, [r3, #28]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	6812      	ldr	r2, [r2, #0]
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	01d2      	lsls	r2, r2, #7
 8004ea0:	440a      	add	r2, r1
 8004ea2:	3284      	adds	r2, #132	; 0x84
 8004ea4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004ea8:	f023 0307 	bic.w	r3, r3, #7
 8004eac:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	69da      	ldr	r2, [r3, #28]
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	68f9      	ldr	r1, [r7, #12]
 8004eb8:	6809      	ldr	r1, [r1, #0]
 8004eba:	4608      	mov	r0, r1
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	01c9      	lsls	r1, r1, #7
 8004ec0:	4401      	add	r1, r0
 8004ec2:	3184      	adds	r1, #132	; 0x84
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	01db      	lsls	r3, r3, #7
 8004ed2:	4413      	add	r3, r2
 8004ed4:	3384      	adds	r3, #132	; 0x84
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	461a      	mov	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	01db      	lsls	r3, r3, #7
 8004ee2:	4413      	add	r3, r2
 8004ee4:	3384      	adds	r3, #132	; 0x84
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	2300      	movs	r3, #0
 8004eea:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	01db      	lsls	r3, r3, #7
 8004ef6:	4413      	add	r3, r2
 8004ef8:	3384      	adds	r3, #132	; 0x84
 8004efa:	461a      	mov	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f00:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d102      	bne.n	8004f10 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004f0a:	2304      	movs	r3, #4
 8004f0c:	61fb      	str	r3, [r7, #28]
 8004f0e:	e01b      	b.n	8004f48 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d102      	bne.n	8004f1e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	61fb      	str	r3, [r7, #28]
 8004f1c:	e014      	b.n	8004f48 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d00b      	beq.n	8004f3e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d007      	beq.n	8004f3e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004f32:	2b03      	cmp	r3, #3
 8004f34:	d003      	beq.n	8004f3e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004f3a:	2b07      	cmp	r3, #7
 8004f3c:	d102      	bne.n	8004f44 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004f3e:	2302      	movs	r3, #2
 8004f40:	61fb      	str	r3, [r7, #28]
 8004f42:	e001      	b.n	8004f48 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004f44:	2301      	movs	r3, #1
 8004f46:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	01db      	lsls	r3, r3, #7
 8004f52:	4413      	add	r3, r2
 8004f54:	3384      	adds	r3, #132	; 0x84
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	6812      	ldr	r2, [r2, #0]
 8004f5c:	4611      	mov	r1, r2
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	01d2      	lsls	r2, r2, #7
 8004f62:	440a      	add	r2, r1
 8004f64:	3284      	adds	r2, #132	; 0x84
 8004f66:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8004f6a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f70:	69fa      	ldr	r2, [r7, #28]
 8004f72:	fb02 f303 	mul.w	r3, r2, r3
 8004f76:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	6859      	ldr	r1, [r3, #4]
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	1acb      	subs	r3, r1, r3
 8004f82:	69f9      	ldr	r1, [r7, #28]
 8004f84:	fb01 f303 	mul.w	r3, r1, r3
 8004f88:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004f8a:	68f9      	ldr	r1, [r7, #12]
 8004f8c:	6809      	ldr	r1, [r1, #0]
 8004f8e:	4608      	mov	r0, r1
 8004f90:	6879      	ldr	r1, [r7, #4]
 8004f92:	01c9      	lsls	r1, r1, #7
 8004f94:	4401      	add	r1, r0
 8004f96:	3184      	adds	r1, #132	; 0x84
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	01db      	lsls	r3, r3, #7
 8004fa6:	4413      	add	r3, r2
 8004fa8:	3384      	adds	r3, #132	; 0x84
 8004faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	6812      	ldr	r2, [r2, #0]
 8004fb0:	4611      	mov	r1, r2
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	01d2      	lsls	r2, r2, #7
 8004fb6:	440a      	add	r2, r1
 8004fb8:	3284      	adds	r2, #132	; 0x84
 8004fba:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004fbe:	f023 0307 	bic.w	r3, r3, #7
 8004fc2:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	461a      	mov	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	01db      	lsls	r3, r3, #7
 8004fce:	4413      	add	r3, r2
 8004fd0:	3384      	adds	r3, #132	; 0x84
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	01db      	lsls	r3, r3, #7
 8004fe4:	4413      	add	r3, r2
 8004fe6:	3384      	adds	r3, #132	; 0x84
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	6812      	ldr	r2, [r2, #0]
 8004fee:	4611      	mov	r1, r2
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	01d2      	lsls	r2, r2, #7
 8004ff4:	440a      	add	r2, r1
 8004ff6:	3284      	adds	r2, #132	; 0x84
 8004ff8:	f043 0301 	orr.w	r3, r3, #1
 8004ffc:	6013      	str	r3, [r2, #0]
}
 8004ffe:	bf00      	nop
 8005000:	3724      	adds	r7, #36	; 0x24
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
	...

0800500c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e267      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d075      	beq.n	8005116 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800502a:	4b88      	ldr	r3, [pc, #544]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	2b04      	cmp	r3, #4
 8005034:	d00c      	beq.n	8005050 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005036:	4b85      	ldr	r3, [pc, #532]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800503e:	2b08      	cmp	r3, #8
 8005040:	d112      	bne.n	8005068 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005042:	4b82      	ldr	r3, [pc, #520]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800504a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800504e:	d10b      	bne.n	8005068 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005050:	4b7e      	ldr	r3, [pc, #504]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d05b      	beq.n	8005114 <HAL_RCC_OscConfig+0x108>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d157      	bne.n	8005114 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e242      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005070:	d106      	bne.n	8005080 <HAL_RCC_OscConfig+0x74>
 8005072:	4b76      	ldr	r3, [pc, #472]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a75      	ldr	r2, [pc, #468]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	e01d      	b.n	80050bc <HAL_RCC_OscConfig+0xb0>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005088:	d10c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x98>
 800508a:	4b70      	ldr	r3, [pc, #448]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a6f      	ldr	r2, [pc, #444]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	4b6d      	ldr	r3, [pc, #436]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a6c      	ldr	r2, [pc, #432]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e00b      	b.n	80050bc <HAL_RCC_OscConfig+0xb0>
 80050a4:	4b69      	ldr	r3, [pc, #420]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a68      	ldr	r2, [pc, #416]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	4b66      	ldr	r3, [pc, #408]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a65      	ldr	r2, [pc, #404]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d013      	beq.n	80050ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c4:	f7fd f990 	bl	80023e8 <HAL_GetTick>
 80050c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ca:	e008      	b.n	80050de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050cc:	f7fd f98c 	bl	80023e8 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b64      	cmp	r3, #100	; 0x64
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e207      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050de:	4b5b      	ldr	r3, [pc, #364]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d0f0      	beq.n	80050cc <HAL_RCC_OscConfig+0xc0>
 80050ea:	e014      	b.n	8005116 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ec:	f7fd f97c 	bl	80023e8 <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050f4:	f7fd f978 	bl	80023e8 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b64      	cmp	r3, #100	; 0x64
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e1f3      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005106:	4b51      	ldr	r3, [pc, #324]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1f0      	bne.n	80050f4 <HAL_RCC_OscConfig+0xe8>
 8005112:	e000      	b.n	8005116 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d063      	beq.n	80051ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005122:	4b4a      	ldr	r3, [pc, #296]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 030c 	and.w	r3, r3, #12
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800512e:	4b47      	ldr	r3, [pc, #284]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005136:	2b08      	cmp	r3, #8
 8005138:	d11c      	bne.n	8005174 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800513a:	4b44      	ldr	r3, [pc, #272]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d116      	bne.n	8005174 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005146:	4b41      	ldr	r3, [pc, #260]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d005      	beq.n	800515e <HAL_RCC_OscConfig+0x152>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d001      	beq.n	800515e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e1c7      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800515e:	4b3b      	ldr	r3, [pc, #236]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	4937      	ldr	r1, [pc, #220]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800516e:	4313      	orrs	r3, r2
 8005170:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005172:	e03a      	b.n	80051ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d020      	beq.n	80051be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800517c:	4b34      	ldr	r3, [pc, #208]	; (8005250 <HAL_RCC_OscConfig+0x244>)
 800517e:	2201      	movs	r2, #1
 8005180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005182:	f7fd f931 	bl	80023e8 <HAL_GetTick>
 8005186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005188:	e008      	b.n	800519c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800518a:	f7fd f92d 	bl	80023e8 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	2b02      	cmp	r3, #2
 8005196:	d901      	bls.n	800519c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005198:	2303      	movs	r3, #3
 800519a:	e1a8      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800519c:	4b2b      	ldr	r3, [pc, #172]	; (800524c <HAL_RCC_OscConfig+0x240>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d0f0      	beq.n	800518a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051a8:	4b28      	ldr	r3, [pc, #160]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	4925      	ldr	r1, [pc, #148]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	600b      	str	r3, [r1, #0]
 80051bc:	e015      	b.n	80051ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051be:	4b24      	ldr	r3, [pc, #144]	; (8005250 <HAL_RCC_OscConfig+0x244>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c4:	f7fd f910 	bl	80023e8 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051cc:	f7fd f90c 	bl	80023e8 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e187      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051de:	4b1b      	ldr	r3, [pc, #108]	; (800524c <HAL_RCC_OscConfig+0x240>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d036      	beq.n	8005264 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d016      	beq.n	800522c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051fe:	4b15      	ldr	r3, [pc, #84]	; (8005254 <HAL_RCC_OscConfig+0x248>)
 8005200:	2201      	movs	r2, #1
 8005202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005204:	f7fd f8f0 	bl	80023e8 <HAL_GetTick>
 8005208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800520a:	e008      	b.n	800521e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800520c:	f7fd f8ec 	bl	80023e8 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e167      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521e:	4b0b      	ldr	r3, [pc, #44]	; (800524c <HAL_RCC_OscConfig+0x240>)
 8005220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0f0      	beq.n	800520c <HAL_RCC_OscConfig+0x200>
 800522a:	e01b      	b.n	8005264 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800522c:	4b09      	ldr	r3, [pc, #36]	; (8005254 <HAL_RCC_OscConfig+0x248>)
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005232:	f7fd f8d9 	bl	80023e8 <HAL_GetTick>
 8005236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005238:	e00e      	b.n	8005258 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800523a:	f7fd f8d5 	bl	80023e8 <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d907      	bls.n	8005258 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e150      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
 800524c:	40023800 	.word	0x40023800
 8005250:	42470000 	.word	0x42470000
 8005254:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005258:	4b88      	ldr	r3, [pc, #544]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800525a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1ea      	bne.n	800523a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0304 	and.w	r3, r3, #4
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 8097 	beq.w	80053a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005272:	2300      	movs	r3, #0
 8005274:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005276:	4b81      	ldr	r3, [pc, #516]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10f      	bne.n	80052a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005282:	2300      	movs	r3, #0
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	4b7d      	ldr	r3, [pc, #500]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	4a7c      	ldr	r2, [pc, #496]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800528c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005290:	6413      	str	r3, [r2, #64]	; 0x40
 8005292:	4b7a      	ldr	r3, [pc, #488]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800529a:	60bb      	str	r3, [r7, #8]
 800529c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800529e:	2301      	movs	r3, #1
 80052a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	4b77      	ldr	r3, [pc, #476]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d118      	bne.n	80052e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052ae:	4b74      	ldr	r3, [pc, #464]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a73      	ldr	r2, [pc, #460]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ba:	f7fd f895 	bl	80023e8 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052c2:	f7fd f891 	bl	80023e8 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e10c      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d4:	4b6a      	ldr	r3, [pc, #424]	; (8005480 <HAL_RCC_OscConfig+0x474>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d106      	bne.n	80052f6 <HAL_RCC_OscConfig+0x2ea>
 80052e8:	4b64      	ldr	r3, [pc, #400]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80052ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ec:	4a63      	ldr	r2, [pc, #396]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80052ee:	f043 0301 	orr.w	r3, r3, #1
 80052f2:	6713      	str	r3, [r2, #112]	; 0x70
 80052f4:	e01c      	b.n	8005330 <HAL_RCC_OscConfig+0x324>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	2b05      	cmp	r3, #5
 80052fc:	d10c      	bne.n	8005318 <HAL_RCC_OscConfig+0x30c>
 80052fe:	4b5f      	ldr	r3, [pc, #380]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005302:	4a5e      	ldr	r2, [pc, #376]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005304:	f043 0304 	orr.w	r3, r3, #4
 8005308:	6713      	str	r3, [r2, #112]	; 0x70
 800530a:	4b5c      	ldr	r3, [pc, #368]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800530c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530e:	4a5b      	ldr	r2, [pc, #364]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005310:	f043 0301 	orr.w	r3, r3, #1
 8005314:	6713      	str	r3, [r2, #112]	; 0x70
 8005316:	e00b      	b.n	8005330 <HAL_RCC_OscConfig+0x324>
 8005318:	4b58      	ldr	r3, [pc, #352]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800531c:	4a57      	ldr	r2, [pc, #348]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800531e:	f023 0301 	bic.w	r3, r3, #1
 8005322:	6713      	str	r3, [r2, #112]	; 0x70
 8005324:	4b55      	ldr	r3, [pc, #340]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005328:	4a54      	ldr	r2, [pc, #336]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800532a:	f023 0304 	bic.w	r3, r3, #4
 800532e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d015      	beq.n	8005364 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005338:	f7fd f856 	bl	80023e8 <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800533e:	e00a      	b.n	8005356 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005340:	f7fd f852 	bl	80023e8 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	f241 3288 	movw	r2, #5000	; 0x1388
 800534e:	4293      	cmp	r3, r2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e0cb      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005356:	4b49      	ldr	r3, [pc, #292]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0ee      	beq.n	8005340 <HAL_RCC_OscConfig+0x334>
 8005362:	e014      	b.n	800538e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005364:	f7fd f840 	bl	80023e8 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800536a:	e00a      	b.n	8005382 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800536c:	f7fd f83c 	bl	80023e8 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	f241 3288 	movw	r2, #5000	; 0x1388
 800537a:	4293      	cmp	r3, r2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e0b5      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005382:	4b3e      	ldr	r3, [pc, #248]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1ee      	bne.n	800536c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800538e:	7dfb      	ldrb	r3, [r7, #23]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d105      	bne.n	80053a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005394:	4b39      	ldr	r3, [pc, #228]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	4a38      	ldr	r2, [pc, #224]	; (800547c <HAL_RCC_OscConfig+0x470>)
 800539a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800539e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 80a1 	beq.w	80054ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053aa:	4b34      	ldr	r3, [pc, #208]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 030c 	and.w	r3, r3, #12
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d05c      	beq.n	8005470 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d141      	bne.n	8005442 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053be:	4b31      	ldr	r3, [pc, #196]	; (8005484 <HAL_RCC_OscConfig+0x478>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c4:	f7fd f810 	bl	80023e8 <HAL_GetTick>
 80053c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ca:	e008      	b.n	80053de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053cc:	f7fd f80c 	bl	80023e8 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d901      	bls.n	80053de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e087      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053de:	4b27      	ldr	r3, [pc, #156]	; (800547c <HAL_RCC_OscConfig+0x470>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f0      	bne.n	80053cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69da      	ldr	r2, [r3, #28]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	019b      	lsls	r3, r3, #6
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005400:	085b      	lsrs	r3, r3, #1
 8005402:	3b01      	subs	r3, #1
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540c:	061b      	lsls	r3, r3, #24
 800540e:	491b      	ldr	r1, [pc, #108]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005410:	4313      	orrs	r3, r2
 8005412:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005414:	4b1b      	ldr	r3, [pc, #108]	; (8005484 <HAL_RCC_OscConfig+0x478>)
 8005416:	2201      	movs	r2, #1
 8005418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541a:	f7fc ffe5 	bl	80023e8 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005420:	e008      	b.n	8005434 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005422:	f7fc ffe1 	bl	80023e8 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d901      	bls.n	8005434 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e05c      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005434:	4b11      	ldr	r3, [pc, #68]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0f0      	beq.n	8005422 <HAL_RCC_OscConfig+0x416>
 8005440:	e054      	b.n	80054ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005442:	4b10      	ldr	r3, [pc, #64]	; (8005484 <HAL_RCC_OscConfig+0x478>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005448:	f7fc ffce 	bl	80023e8 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005450:	f7fc ffca 	bl	80023e8 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e045      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005462:	4b06      	ldr	r3, [pc, #24]	; (800547c <HAL_RCC_OscConfig+0x470>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x444>
 800546e:	e03d      	b.n	80054ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d107      	bne.n	8005488 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e038      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
 800547c:	40023800 	.word	0x40023800
 8005480:	40007000 	.word	0x40007000
 8005484:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005488:	4b1b      	ldr	r3, [pc, #108]	; (80054f8 <HAL_RCC_OscConfig+0x4ec>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d028      	beq.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d121      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d11a      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80054b8:	4013      	ands	r3, r2
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d111      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ce:	085b      	lsrs	r3, r3, #1
 80054d0:	3b01      	subs	r3, #1
 80054d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d107      	bne.n	80054e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d001      	beq.n	80054ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e000      	b.n	80054ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40023800 	.word	0x40023800

080054fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e0cc      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005510:	4b68      	ldr	r3, [pc, #416]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 030f 	and.w	r3, r3, #15
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d90c      	bls.n	8005538 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800551e:	4b65      	ldr	r3, [pc, #404]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	b2d2      	uxtb	r2, r2
 8005524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005526:	4b63      	ldr	r3, [pc, #396]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 030f 	and.w	r3, r3, #15
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	429a      	cmp	r2, r3
 8005532:	d001      	beq.n	8005538 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e0b8      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d020      	beq.n	8005586 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d005      	beq.n	800555c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005550:	4b59      	ldr	r3, [pc, #356]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	4a58      	ldr	r2, [pc, #352]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005556:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800555a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b00      	cmp	r3, #0
 8005566:	d005      	beq.n	8005574 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005568:	4b53      	ldr	r3, [pc, #332]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	4a52      	ldr	r2, [pc, #328]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800556e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005572:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005574:	4b50      	ldr	r3, [pc, #320]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	494d      	ldr	r1, [pc, #308]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005582:	4313      	orrs	r3, r2
 8005584:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d044      	beq.n	800561c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d107      	bne.n	80055aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800559a:	4b47      	ldr	r3, [pc, #284]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d119      	bne.n	80055da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e07f      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d003      	beq.n	80055ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055b6:	2b03      	cmp	r3, #3
 80055b8:	d107      	bne.n	80055ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ba:	4b3f      	ldr	r3, [pc, #252]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d109      	bne.n	80055da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e06f      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ca:	4b3b      	ldr	r3, [pc, #236]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e067      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055da:	4b37      	ldr	r3, [pc, #220]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f023 0203 	bic.w	r2, r3, #3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	4934      	ldr	r1, [pc, #208]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055ec:	f7fc fefc 	bl	80023e8 <HAL_GetTick>
 80055f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055f2:	e00a      	b.n	800560a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055f4:	f7fc fef8 	bl	80023e8 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005602:	4293      	cmp	r3, r2
 8005604:	d901      	bls.n	800560a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e04f      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800560a:	4b2b      	ldr	r3, [pc, #172]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f003 020c 	and.w	r2, r3, #12
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	429a      	cmp	r2, r3
 800561a:	d1eb      	bne.n	80055f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800561c:	4b25      	ldr	r3, [pc, #148]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 030f 	and.w	r3, r3, #15
 8005624:	683a      	ldr	r2, [r7, #0]
 8005626:	429a      	cmp	r2, r3
 8005628:	d20c      	bcs.n	8005644 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800562a:	4b22      	ldr	r3, [pc, #136]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005632:	4b20      	ldr	r3, [pc, #128]	; (80056b4 <HAL_RCC_ClockConfig+0x1b8>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	683a      	ldr	r2, [r7, #0]
 800563c:	429a      	cmp	r2, r3
 800563e:	d001      	beq.n	8005644 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e032      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0304 	and.w	r3, r3, #4
 800564c:	2b00      	cmp	r3, #0
 800564e:	d008      	beq.n	8005662 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005650:	4b19      	ldr	r3, [pc, #100]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	4916      	ldr	r1, [pc, #88]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800565e:	4313      	orrs	r3, r2
 8005660:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0308 	and.w	r3, r3, #8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d009      	beq.n	8005682 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800566e:	4b12      	ldr	r3, [pc, #72]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	490e      	ldr	r1, [pc, #56]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	4313      	orrs	r3, r2
 8005680:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005682:	f000 f821 	bl	80056c8 <HAL_RCC_GetSysClockFreq>
 8005686:	4602      	mov	r2, r0
 8005688:	4b0b      	ldr	r3, [pc, #44]	; (80056b8 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	091b      	lsrs	r3, r3, #4
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	490a      	ldr	r1, [pc, #40]	; (80056bc <HAL_RCC_ClockConfig+0x1c0>)
 8005694:	5ccb      	ldrb	r3, [r1, r3]
 8005696:	fa22 f303 	lsr.w	r3, r2, r3
 800569a:	4a09      	ldr	r2, [pc, #36]	; (80056c0 <HAL_RCC_ClockConfig+0x1c4>)
 800569c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800569e:	4b09      	ldr	r3, [pc, #36]	; (80056c4 <HAL_RCC_ClockConfig+0x1c8>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fc fc98 	bl	8001fd8 <HAL_InitTick>

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40023c00 	.word	0x40023c00
 80056b8:	40023800 	.word	0x40023800
 80056bc:	0800f01c 	.word	0x0800f01c
 80056c0:	200004b4 	.word	0x200004b4
 80056c4:	200004b8 	.word	0x200004b8

080056c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056cc:	b094      	sub	sp, #80	; 0x50
 80056ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	647b      	str	r3, [r7, #68]	; 0x44
 80056d4:	2300      	movs	r3, #0
 80056d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056d8:	2300      	movs	r3, #0
 80056da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056e0:	4b79      	ldr	r3, [pc, #484]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 030c 	and.w	r3, r3, #12
 80056e8:	2b08      	cmp	r3, #8
 80056ea:	d00d      	beq.n	8005708 <HAL_RCC_GetSysClockFreq+0x40>
 80056ec:	2b08      	cmp	r3, #8
 80056ee:	f200 80e1 	bhi.w	80058b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <HAL_RCC_GetSysClockFreq+0x34>
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d003      	beq.n	8005702 <HAL_RCC_GetSysClockFreq+0x3a>
 80056fa:	e0db      	b.n	80058b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056fc:	4b73      	ldr	r3, [pc, #460]	; (80058cc <HAL_RCC_GetSysClockFreq+0x204>)
 80056fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005700:	e0db      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005702:	4b73      	ldr	r3, [pc, #460]	; (80058d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005704:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005706:	e0d8      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005708:	4b6f      	ldr	r3, [pc, #444]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005710:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005712:	4b6d      	ldr	r3, [pc, #436]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d063      	beq.n	80057e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800571e:	4b6a      	ldr	r3, [pc, #424]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	099b      	lsrs	r3, r3, #6
 8005724:	2200      	movs	r2, #0
 8005726:	63bb      	str	r3, [r7, #56]	; 0x38
 8005728:	63fa      	str	r2, [r7, #60]	; 0x3c
 800572a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005730:	633b      	str	r3, [r7, #48]	; 0x30
 8005732:	2300      	movs	r3, #0
 8005734:	637b      	str	r3, [r7, #52]	; 0x34
 8005736:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800573a:	4622      	mov	r2, r4
 800573c:	462b      	mov	r3, r5
 800573e:	f04f 0000 	mov.w	r0, #0
 8005742:	f04f 0100 	mov.w	r1, #0
 8005746:	0159      	lsls	r1, r3, #5
 8005748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800574c:	0150      	lsls	r0, r2, #5
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	4621      	mov	r1, r4
 8005754:	1a51      	subs	r1, r2, r1
 8005756:	6139      	str	r1, [r7, #16]
 8005758:	4629      	mov	r1, r5
 800575a:	eb63 0301 	sbc.w	r3, r3, r1
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	f04f 0200 	mov.w	r2, #0
 8005764:	f04f 0300 	mov.w	r3, #0
 8005768:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800576c:	4659      	mov	r1, fp
 800576e:	018b      	lsls	r3, r1, #6
 8005770:	4651      	mov	r1, sl
 8005772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005776:	4651      	mov	r1, sl
 8005778:	018a      	lsls	r2, r1, #6
 800577a:	4651      	mov	r1, sl
 800577c:	ebb2 0801 	subs.w	r8, r2, r1
 8005780:	4659      	mov	r1, fp
 8005782:	eb63 0901 	sbc.w	r9, r3, r1
 8005786:	f04f 0200 	mov.w	r2, #0
 800578a:	f04f 0300 	mov.w	r3, #0
 800578e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005792:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005796:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800579a:	4690      	mov	r8, r2
 800579c:	4699      	mov	r9, r3
 800579e:	4623      	mov	r3, r4
 80057a0:	eb18 0303 	adds.w	r3, r8, r3
 80057a4:	60bb      	str	r3, [r7, #8]
 80057a6:	462b      	mov	r3, r5
 80057a8:	eb49 0303 	adc.w	r3, r9, r3
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057ba:	4629      	mov	r1, r5
 80057bc:	024b      	lsls	r3, r1, #9
 80057be:	4621      	mov	r1, r4
 80057c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057c4:	4621      	mov	r1, r4
 80057c6:	024a      	lsls	r2, r1, #9
 80057c8:	4610      	mov	r0, r2
 80057ca:	4619      	mov	r1, r3
 80057cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057ce:	2200      	movs	r2, #0
 80057d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80057d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80057d8:	f7fb fa66 	bl	8000ca8 <__aeabi_uldivmod>
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	4613      	mov	r3, r2
 80057e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057e4:	e058      	b.n	8005898 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057e6:	4b38      	ldr	r3, [pc, #224]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	099b      	lsrs	r3, r3, #6
 80057ec:	2200      	movs	r2, #0
 80057ee:	4618      	mov	r0, r3
 80057f0:	4611      	mov	r1, r2
 80057f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057f6:	623b      	str	r3, [r7, #32]
 80057f8:	2300      	movs	r3, #0
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24
 80057fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005800:	4642      	mov	r2, r8
 8005802:	464b      	mov	r3, r9
 8005804:	f04f 0000 	mov.w	r0, #0
 8005808:	f04f 0100 	mov.w	r1, #0
 800580c:	0159      	lsls	r1, r3, #5
 800580e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005812:	0150      	lsls	r0, r2, #5
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4641      	mov	r1, r8
 800581a:	ebb2 0a01 	subs.w	sl, r2, r1
 800581e:	4649      	mov	r1, r9
 8005820:	eb63 0b01 	sbc.w	fp, r3, r1
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005830:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005834:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005838:	ebb2 040a 	subs.w	r4, r2, sl
 800583c:	eb63 050b 	sbc.w	r5, r3, fp
 8005840:	f04f 0200 	mov.w	r2, #0
 8005844:	f04f 0300 	mov.w	r3, #0
 8005848:	00eb      	lsls	r3, r5, #3
 800584a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800584e:	00e2      	lsls	r2, r4, #3
 8005850:	4614      	mov	r4, r2
 8005852:	461d      	mov	r5, r3
 8005854:	4643      	mov	r3, r8
 8005856:	18e3      	adds	r3, r4, r3
 8005858:	603b      	str	r3, [r7, #0]
 800585a:	464b      	mov	r3, r9
 800585c:	eb45 0303 	adc.w	r3, r5, r3
 8005860:	607b      	str	r3, [r7, #4]
 8005862:	f04f 0200 	mov.w	r2, #0
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800586e:	4629      	mov	r1, r5
 8005870:	028b      	lsls	r3, r1, #10
 8005872:	4621      	mov	r1, r4
 8005874:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005878:	4621      	mov	r1, r4
 800587a:	028a      	lsls	r2, r1, #10
 800587c:	4610      	mov	r0, r2
 800587e:	4619      	mov	r1, r3
 8005880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005882:	2200      	movs	r2, #0
 8005884:	61bb      	str	r3, [r7, #24]
 8005886:	61fa      	str	r2, [r7, #28]
 8005888:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800588c:	f7fb fa0c 	bl	8000ca8 <__aeabi_uldivmod>
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	4613      	mov	r3, r2
 8005896:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005898:	4b0b      	ldr	r3, [pc, #44]	; (80058c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	0c1b      	lsrs	r3, r3, #16
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	3301      	adds	r3, #1
 80058a4:	005b      	lsls	r3, r3, #1
 80058a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80058a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058b2:	e002      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058b4:	4b05      	ldr	r3, [pc, #20]	; (80058cc <HAL_RCC_GetSysClockFreq+0x204>)
 80058b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3750      	adds	r7, #80	; 0x50
 80058c0:	46bd      	mov	sp, r7
 80058c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058c6:	bf00      	nop
 80058c8:	40023800 	.word	0x40023800
 80058cc:	00f42400 	.word	0x00f42400
 80058d0:	007a1200 	.word	0x007a1200

080058d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058d4:	b480      	push	{r7}
 80058d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058d8:	4b03      	ldr	r3, [pc, #12]	; (80058e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80058da:	681b      	ldr	r3, [r3, #0]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	200004b4 	.word	0x200004b4

080058ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80058f0:	f7ff fff0 	bl	80058d4 <HAL_RCC_GetHCLKFreq>
 80058f4:	4602      	mov	r2, r0
 80058f6:	4b05      	ldr	r3, [pc, #20]	; (800590c <HAL_RCC_GetPCLK1Freq+0x20>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	0a9b      	lsrs	r3, r3, #10
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	4903      	ldr	r1, [pc, #12]	; (8005910 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005902:	5ccb      	ldrb	r3, [r1, r3]
 8005904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005908:	4618      	mov	r0, r3
 800590a:	bd80      	pop	{r7, pc}
 800590c:	40023800 	.word	0x40023800
 8005910:	0800f02c 	.word	0x0800f02c

08005914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005918:	f7ff ffdc 	bl	80058d4 <HAL_RCC_GetHCLKFreq>
 800591c:	4602      	mov	r2, r0
 800591e:	4b05      	ldr	r3, [pc, #20]	; (8005934 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	0b5b      	lsrs	r3, r3, #13
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	4903      	ldr	r1, [pc, #12]	; (8005938 <HAL_RCC_GetPCLK2Freq+0x24>)
 800592a:	5ccb      	ldrb	r3, [r1, r3]
 800592c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005930:	4618      	mov	r0, r3
 8005932:	bd80      	pop	{r7, pc}
 8005934:	40023800 	.word	0x40023800
 8005938:	0800f02c 	.word	0x0800f02c

0800593c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	220f      	movs	r2, #15
 800594a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800594c:	4b12      	ldr	r3, [pc, #72]	; (8005998 <HAL_RCC_GetClockConfig+0x5c>)
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0203 	and.w	r2, r3, #3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005958:	4b0f      	ldr	r3, [pc, #60]	; (8005998 <HAL_RCC_GetClockConfig+0x5c>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005964:	4b0c      	ldr	r3, [pc, #48]	; (8005998 <HAL_RCC_GetClockConfig+0x5c>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005970:	4b09      	ldr	r3, [pc, #36]	; (8005998 <HAL_RCC_GetClockConfig+0x5c>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	08db      	lsrs	r3, r3, #3
 8005976:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800597e:	4b07      	ldr	r3, [pc, #28]	; (800599c <HAL_RCC_GetClockConfig+0x60>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 020f 	and.w	r2, r3, #15
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	601a      	str	r2, [r3, #0]
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	40023800 	.word	0x40023800
 800599c:	40023c00 	.word	0x40023c00

080059a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10b      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d105      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d075      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059d4:	4b91      	ldr	r3, [pc, #580]	; (8005c1c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059da:	f7fc fd05 	bl	80023e8 <HAL_GetTick>
 80059de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059e0:	e008      	b.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80059e2:	f7fc fd01 	bl	80023e8 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d901      	bls.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e189      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059f4:	4b8a      	ldr	r3, [pc, #552]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1f0      	bne.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d009      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	019a      	lsls	r2, r3, #6
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	071b      	lsls	r3, r3, #28
 8005a18:	4981      	ldr	r1, [pc, #516]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d01f      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a2c:	4b7c      	ldr	r3, [pc, #496]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a32:	0f1b      	lsrs	r3, r3, #28
 8005a34:	f003 0307 	and.w	r3, r3, #7
 8005a38:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	019a      	lsls	r2, r3, #6
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	061b      	lsls	r3, r3, #24
 8005a46:	431a      	orrs	r2, r3
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	071b      	lsls	r3, r3, #28
 8005a4c:	4974      	ldr	r1, [pc, #464]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a54:	4b72      	ldr	r3, [pc, #456]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a5a:	f023 021f 	bic.w	r2, r3, #31
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	496e      	ldr	r1, [pc, #440]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00d      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	019a      	lsls	r2, r3, #6
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	061b      	lsls	r3, r3, #24
 8005a84:	431a      	orrs	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	071b      	lsls	r3, r3, #28
 8005a8c:	4964      	ldr	r1, [pc, #400]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a94:	4b61      	ldr	r3, [pc, #388]	; (8005c1c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005a96:	2201      	movs	r2, #1
 8005a98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a9a:	f7fc fca5 	bl	80023e8 <HAL_GetTick>
 8005a9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aa0:	e008      	b.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005aa2:	f7fc fca1 	bl	80023e8 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e129      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ab4:	4b5a      	ldr	r3, [pc, #360]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d0f0      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0304 	and.w	r3, r3, #4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d105      	bne.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d079      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005ad8:	4b52      	ldr	r3, [pc, #328]	; (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ade:	f7fc fc83 	bl	80023e8 <HAL_GetTick>
 8005ae2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ae4:	e008      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005ae6:	f7fc fc7f 	bl	80023e8 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d901      	bls.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e107      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005af8:	4b49      	ldr	r3, [pc, #292]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b04:	d0ef      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0304 	and.w	r3, r3, #4
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d020      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b12:	4b43      	ldr	r3, [pc, #268]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b18:	0f1b      	lsrs	r3, r3, #28
 8005b1a:	f003 0307 	and.w	r3, r3, #7
 8005b1e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	019a      	lsls	r2, r3, #6
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	061b      	lsls	r3, r3, #24
 8005b2c:	431a      	orrs	r2, r3
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	071b      	lsls	r3, r3, #28
 8005b32:	493b      	ldr	r1, [pc, #236]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b3a:	4b39      	ldr	r3, [pc, #228]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b40:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	021b      	lsls	r3, r3, #8
 8005b4c:	4934      	ldr	r1, [pc, #208]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0308 	and.w	r3, r3, #8
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01e      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b60:	4b2f      	ldr	r3, [pc, #188]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b66:	0e1b      	lsrs	r3, r3, #24
 8005b68:	f003 030f 	and.w	r3, r3, #15
 8005b6c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	019a      	lsls	r2, r3, #6
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	061b      	lsls	r3, r3, #24
 8005b78:	431a      	orrs	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	071b      	lsls	r3, r3, #28
 8005b80:	4927      	ldr	r1, [pc, #156]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b88:	4b25      	ldr	r3, [pc, #148]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b96:	4922      	ldr	r1, [pc, #136]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005b9e:	4b21      	ldr	r3, [pc, #132]	; (8005c24 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ba4:	f7fc fc20 	bl	80023e8 <HAL_GetTick>
 8005ba8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005baa:	e008      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005bac:	f7fc fc1c 	bl	80023e8 <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e0a4      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bbe:	4b18      	ldr	r3, [pc, #96]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bca:	d1ef      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0320 	and.w	r3, r3, #32
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	f000 808b 	beq.w	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005bda:	2300      	movs	r3, #0
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	4b10      	ldr	r3, [pc, #64]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be2:	4a0f      	ldr	r2, [pc, #60]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005be8:	6413      	str	r3, [r2, #64]	; 0x40
 8005bea:	4b0d      	ldr	r3, [pc, #52]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005bf6:	4b0c      	ldr	r3, [pc, #48]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a0b      	ldr	r2, [pc, #44]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c00:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c02:	f7fc fbf1 	bl	80023e8 <HAL_GetTick>
 8005c06:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c08:	e010      	b.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005c0a:	f7fc fbed 	bl	80023e8 <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d909      	bls.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e075      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005c1c:	42470068 	.word	0x42470068
 8005c20:	40023800 	.word	0x40023800
 8005c24:	42470070 	.word	0x42470070
 8005c28:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c2c:	4b38      	ldr	r3, [pc, #224]	; (8005d10 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0e8      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c38:	4b36      	ldr	r3, [pc, #216]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c40:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d02f      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d028      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c56:	4b2f      	ldr	r3, [pc, #188]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c5e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c60:	4b2d      	ldr	r3, [pc, #180]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c62:	2201      	movs	r2, #1
 8005c64:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c66:	4b2c      	ldr	r3, [pc, #176]	; (8005d18 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c6c:	4a29      	ldr	r2, [pc, #164]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c72:	4b28      	ldr	r3, [pc, #160]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c76:	f003 0301 	and.w	r3, r3, #1
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d114      	bne.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c7e:	f7fc fbb3 	bl	80023e8 <HAL_GetTick>
 8005c82:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c84:	e00a      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c86:	f7fc fbaf 	bl	80023e8 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e035      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c9c:	4b1d      	ldr	r3, [pc, #116]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0ee      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cb4:	d10d      	bne.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005cb6:	4b17      	ldr	r3, [pc, #92]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005cc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cca:	4912      	ldr	r1, [pc, #72]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	608b      	str	r3, [r1, #8]
 8005cd0:	e005      	b.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005cd2:	4b10      	ldr	r3, [pc, #64]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	4a0f      	ldr	r2, [pc, #60]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cd8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005cdc:	6093      	str	r3, [r2, #8]
 8005cde:	4b0d      	ldr	r3, [pc, #52]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ce0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cea:	490a      	ldr	r1, [pc, #40]	; (8005d14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0310 	and.w	r3, r3, #16
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d004      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005d02:	4b06      	ldr	r3, [pc, #24]	; (8005d1c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005d04:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3718      	adds	r7, #24
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	40007000 	.word	0x40007000
 8005d14:	40023800 	.word	0x40023800
 8005d18:	42470e40 	.word	0x42470e40
 8005d1c:	424711e0 	.word	0x424711e0

08005d20 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d101      	bne.n	8005d34 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e025      	b.n	8005d80 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d106      	bne.n	8005d4e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f7fc f93b 	bl	8001fc4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2202      	movs	r2, #2
 8005d52:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4610      	mov	r0, r2
 8005d62:	f001 f8dd 	bl	8006f20 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6818      	ldr	r0, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	6839      	ldr	r1, [r7, #0]
 8005d72:	f001 f932 	bl	8006fda <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3708      	adds	r7, #8
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d101      	bne.n	8005d9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e07b      	b.n	8005e92 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d108      	bne.n	8005db4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005daa:	d009      	beq.n	8005dc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	61da      	str	r2, [r3, #28]
 8005db2:	e005      	b.n	8005dc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d106      	bne.n	8005de0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7fb ff56 	bl	8001c8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005df6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	431a      	orrs	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	431a      	orrs	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e30:	431a      	orrs	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e44:	ea42 0103 	orr.w	r1, r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	430a      	orrs	r2, r1
 8005e56:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	0c1b      	lsrs	r3, r3, #16
 8005e5e:	f003 0104 	and.w	r1, r3, #4
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	f003 0210 	and.w	r2, r3, #16
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69da      	ldr	r2, [r3, #28]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3708      	adds	r7, #8
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b082      	sub	sp, #8
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e041      	b.n	8005f30 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d106      	bne.n	8005ec6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7fb ff2b 	bl	8001d1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	4610      	mov	r0, r2
 8005eda:	f000 fa95 	bl	8006408 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d001      	beq.n	8005f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e04e      	b.n	8005fee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68da      	ldr	r2, [r3, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f042 0201 	orr.w	r2, r2, #1
 8005f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a23      	ldr	r2, [pc, #140]	; (8005ffc <HAL_TIM_Base_Start_IT+0xc4>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d022      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f7a:	d01d      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1f      	ldr	r2, [pc, #124]	; (8006000 <HAL_TIM_Base_Start_IT+0xc8>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d018      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a1e      	ldr	r2, [pc, #120]	; (8006004 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d013      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a1c      	ldr	r2, [pc, #112]	; (8006008 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d00e      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a1b      	ldr	r2, [pc, #108]	; (800600c <HAL_TIM_Base_Start_IT+0xd4>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d009      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a19      	ldr	r2, [pc, #100]	; (8006010 <HAL_TIM_Base_Start_IT+0xd8>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d004      	beq.n	8005fb8 <HAL_TIM_Base_Start_IT+0x80>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a18      	ldr	r2, [pc, #96]	; (8006014 <HAL_TIM_Base_Start_IT+0xdc>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d111      	bne.n	8005fdc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2b06      	cmp	r3, #6
 8005fc8:	d010      	beq.n	8005fec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f042 0201 	orr.w	r2, r2, #1
 8005fd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fda:	e007      	b.n	8005fec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f042 0201 	orr.w	r2, r2, #1
 8005fea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40010000 	.word	0x40010000
 8006000:	40000400 	.word	0x40000400
 8006004:	40000800 	.word	0x40000800
 8006008:	40000c00 	.word	0x40000c00
 800600c:	40010400 	.word	0x40010400
 8006010:	40014000 	.word	0x40014000
 8006014:	40001800 	.word	0x40001800

08006018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b082      	sub	sp, #8
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b02      	cmp	r3, #2
 800602c:	d122      	bne.n	8006074 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b02      	cmp	r3, #2
 800603a:	d11b      	bne.n	8006074 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f06f 0202 	mvn.w	r2, #2
 8006044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	f003 0303 	and.w	r3, r3, #3
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f9b5 	bl	80063ca <HAL_TIM_IC_CaptureCallback>
 8006060:	e005      	b.n	800606e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f9a7 	bl	80063b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f9b8 	bl	80063de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	f003 0304 	and.w	r3, r3, #4
 800607e:	2b04      	cmp	r3, #4
 8006080:	d122      	bne.n	80060c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b04      	cmp	r3, #4
 800608e:	d11b      	bne.n	80060c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f06f 0204 	mvn.w	r2, #4
 8006098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2202      	movs	r2, #2
 800609e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d003      	beq.n	80060b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f98b 	bl	80063ca <HAL_TIM_IC_CaptureCallback>
 80060b4:	e005      	b.n	80060c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f97d 	bl	80063b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f000 f98e 	bl	80063de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	f003 0308 	and.w	r3, r3, #8
 80060d2:	2b08      	cmp	r3, #8
 80060d4:	d122      	bne.n	800611c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f003 0308 	and.w	r3, r3, #8
 80060e0:	2b08      	cmp	r3, #8
 80060e2:	d11b      	bne.n	800611c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f06f 0208 	mvn.w	r2, #8
 80060ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2204      	movs	r2, #4
 80060f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	f003 0303 	and.w	r3, r3, #3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 f961 	bl	80063ca <HAL_TIM_IC_CaptureCallback>
 8006108:	e005      	b.n	8006116 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f953 	bl	80063b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f964 	bl	80063de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	f003 0310 	and.w	r3, r3, #16
 8006126:	2b10      	cmp	r3, #16
 8006128:	d122      	bne.n	8006170 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	2b10      	cmp	r3, #16
 8006136:	d11b      	bne.n	8006170 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f06f 0210 	mvn.w	r2, #16
 8006140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2208      	movs	r2, #8
 8006146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	69db      	ldr	r3, [r3, #28]
 800614e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006152:	2b00      	cmp	r3, #0
 8006154:	d003      	beq.n	800615e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f937 	bl	80063ca <HAL_TIM_IC_CaptureCallback>
 800615c:	e005      	b.n	800616a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f929 	bl	80063b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f93a 	bl	80063de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b01      	cmp	r3, #1
 800617c:	d10e      	bne.n	800619c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b01      	cmp	r3, #1
 800618a:	d107      	bne.n	800619c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f06f 0201 	mvn.w	r2, #1
 8006194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fb fb54 	bl	8001844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061a6:	2b80      	cmp	r3, #128	; 0x80
 80061a8:	d10e      	bne.n	80061c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061b4:	2b80      	cmp	r3, #128	; 0x80
 80061b6:	d107      	bne.n	80061c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fae0 	bl	8006788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d2:	2b40      	cmp	r3, #64	; 0x40
 80061d4:	d10e      	bne.n	80061f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e0:	2b40      	cmp	r3, #64	; 0x40
 80061e2:	d107      	bne.n	80061f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f8ff 	bl	80063f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b20      	cmp	r3, #32
 8006200:	d10e      	bne.n	8006220 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f003 0320 	and.w	r3, r3, #32
 800620c:	2b20      	cmp	r3, #32
 800620e:	d107      	bne.n	8006220 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f06f 0220 	mvn.w	r2, #32
 8006218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 faaa 	bl	8006774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006220:	bf00      	nop
 8006222:	3708      	adds	r7, #8
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006232:	2300      	movs	r3, #0
 8006234:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_TIM_ConfigClockSource+0x1c>
 8006240:	2302      	movs	r3, #2
 8006242:	e0b4      	b.n	80063ae <HAL_TIM_ConfigClockSource+0x186>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006262:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800626a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800627c:	d03e      	beq.n	80062fc <HAL_TIM_ConfigClockSource+0xd4>
 800627e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006282:	f200 8087 	bhi.w	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 8006286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800628a:	f000 8086 	beq.w	800639a <HAL_TIM_ConfigClockSource+0x172>
 800628e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006292:	d87f      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 8006294:	2b70      	cmp	r3, #112	; 0x70
 8006296:	d01a      	beq.n	80062ce <HAL_TIM_ConfigClockSource+0xa6>
 8006298:	2b70      	cmp	r3, #112	; 0x70
 800629a:	d87b      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 800629c:	2b60      	cmp	r3, #96	; 0x60
 800629e:	d050      	beq.n	8006342 <HAL_TIM_ConfigClockSource+0x11a>
 80062a0:	2b60      	cmp	r3, #96	; 0x60
 80062a2:	d877      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 80062a4:	2b50      	cmp	r3, #80	; 0x50
 80062a6:	d03c      	beq.n	8006322 <HAL_TIM_ConfigClockSource+0xfa>
 80062a8:	2b50      	cmp	r3, #80	; 0x50
 80062aa:	d873      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 80062ac:	2b40      	cmp	r3, #64	; 0x40
 80062ae:	d058      	beq.n	8006362 <HAL_TIM_ConfigClockSource+0x13a>
 80062b0:	2b40      	cmp	r3, #64	; 0x40
 80062b2:	d86f      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 80062b4:	2b30      	cmp	r3, #48	; 0x30
 80062b6:	d064      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x15a>
 80062b8:	2b30      	cmp	r3, #48	; 0x30
 80062ba:	d86b      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 80062bc:	2b20      	cmp	r3, #32
 80062be:	d060      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x15a>
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d867      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d05c      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x15a>
 80062c8:	2b10      	cmp	r3, #16
 80062ca:	d05a      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x15a>
 80062cc:	e062      	b.n	8006394 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6818      	ldr	r0, [r3, #0]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	6899      	ldr	r1, [r3, #8]
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f000 f9ad 	bl	800663c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80062f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	609a      	str	r2, [r3, #8]
      break;
 80062fa:	e04f      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	6899      	ldr	r1, [r3, #8]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f000 f996 	bl	800663c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689a      	ldr	r2, [r3, #8]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800631e:	609a      	str	r2, [r3, #8]
      break;
 8006320:	e03c      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	6859      	ldr	r1, [r3, #4]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	461a      	mov	r2, r3
 8006330:	f000 f90a 	bl	8006548 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2150      	movs	r1, #80	; 0x50
 800633a:	4618      	mov	r0, r3
 800633c:	f000 f963 	bl	8006606 <TIM_ITRx_SetConfig>
      break;
 8006340:	e02c      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6818      	ldr	r0, [r3, #0]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	6859      	ldr	r1, [r3, #4]
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	461a      	mov	r2, r3
 8006350:	f000 f929 	bl	80065a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2160      	movs	r1, #96	; 0x60
 800635a:	4618      	mov	r0, r3
 800635c:	f000 f953 	bl	8006606 <TIM_ITRx_SetConfig>
      break;
 8006360:	e01c      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6818      	ldr	r0, [r3, #0]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	6859      	ldr	r1, [r3, #4]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	461a      	mov	r2, r3
 8006370:	f000 f8ea 	bl	8006548 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2140      	movs	r1, #64	; 0x40
 800637a:	4618      	mov	r0, r3
 800637c:	f000 f943 	bl	8006606 <TIM_ITRx_SetConfig>
      break;
 8006380:	e00c      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4619      	mov	r1, r3
 800638c:	4610      	mov	r0, r2
 800638e:	f000 f93a 	bl	8006606 <TIM_ITRx_SetConfig>
      break;
 8006392:	e003      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	73fb      	strb	r3, [r7, #15]
      break;
 8006398:	e000      	b.n	800639c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800639a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}

080063b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b083      	sub	sp, #12
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063d2:	bf00      	nop
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063de:	b480      	push	{r7}
 80063e0:	b083      	sub	sp, #12
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063e6:	bf00      	nop
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063fa:	bf00      	nop
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
	...

08006408 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a40      	ldr	r2, [pc, #256]	; (800651c <TIM_Base_SetConfig+0x114>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d013      	beq.n	8006448 <TIM_Base_SetConfig+0x40>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006426:	d00f      	beq.n	8006448 <TIM_Base_SetConfig+0x40>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a3d      	ldr	r2, [pc, #244]	; (8006520 <TIM_Base_SetConfig+0x118>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d00b      	beq.n	8006448 <TIM_Base_SetConfig+0x40>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a3c      	ldr	r2, [pc, #240]	; (8006524 <TIM_Base_SetConfig+0x11c>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d007      	beq.n	8006448 <TIM_Base_SetConfig+0x40>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a3b      	ldr	r2, [pc, #236]	; (8006528 <TIM_Base_SetConfig+0x120>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d003      	beq.n	8006448 <TIM_Base_SetConfig+0x40>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a3a      	ldr	r2, [pc, #232]	; (800652c <TIM_Base_SetConfig+0x124>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d108      	bne.n	800645a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800644e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	4313      	orrs	r3, r2
 8006458:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a2f      	ldr	r2, [pc, #188]	; (800651c <TIM_Base_SetConfig+0x114>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d02b      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006468:	d027      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a2c      	ldr	r2, [pc, #176]	; (8006520 <TIM_Base_SetConfig+0x118>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d023      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a2b      	ldr	r2, [pc, #172]	; (8006524 <TIM_Base_SetConfig+0x11c>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d01f      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a2a      	ldr	r2, [pc, #168]	; (8006528 <TIM_Base_SetConfig+0x120>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d01b      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a29      	ldr	r2, [pc, #164]	; (800652c <TIM_Base_SetConfig+0x124>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d017      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a28      	ldr	r2, [pc, #160]	; (8006530 <TIM_Base_SetConfig+0x128>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d013      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a27      	ldr	r2, [pc, #156]	; (8006534 <TIM_Base_SetConfig+0x12c>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d00f      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a26      	ldr	r2, [pc, #152]	; (8006538 <TIM_Base_SetConfig+0x130>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d00b      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a25      	ldr	r2, [pc, #148]	; (800653c <TIM_Base_SetConfig+0x134>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d007      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a24      	ldr	r2, [pc, #144]	; (8006540 <TIM_Base_SetConfig+0x138>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d003      	beq.n	80064ba <TIM_Base_SetConfig+0xb2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a23      	ldr	r2, [pc, #140]	; (8006544 <TIM_Base_SetConfig+0x13c>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d108      	bne.n	80064cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	689a      	ldr	r2, [r3, #8]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a0a      	ldr	r2, [pc, #40]	; (800651c <TIM_Base_SetConfig+0x114>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d003      	beq.n	8006500 <TIM_Base_SetConfig+0xf8>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a0c      	ldr	r2, [pc, #48]	; (800652c <TIM_Base_SetConfig+0x124>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d103      	bne.n	8006508 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	615a      	str	r2, [r3, #20]
}
 800650e:	bf00      	nop
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	40010000 	.word	0x40010000
 8006520:	40000400 	.word	0x40000400
 8006524:	40000800 	.word	0x40000800
 8006528:	40000c00 	.word	0x40000c00
 800652c:	40010400 	.word	0x40010400
 8006530:	40014000 	.word	0x40014000
 8006534:	40014400 	.word	0x40014400
 8006538:	40014800 	.word	0x40014800
 800653c:	40001800 	.word	0x40001800
 8006540:	40001c00 	.word	0x40001c00
 8006544:	40002000 	.word	0x40002000

08006548 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006548:	b480      	push	{r7}
 800654a:	b087      	sub	sp, #28
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	f023 0201 	bic.w	r2, r3, #1
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006572:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	011b      	lsls	r3, r3, #4
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	4313      	orrs	r3, r2
 800657c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f023 030a 	bic.w	r3, r3, #10
 8006584:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	4313      	orrs	r3, r2
 800658c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	693a      	ldr	r2, [r7, #16]
 8006592:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	621a      	str	r2, [r3, #32]
}
 800659a:	bf00      	nop
 800659c:	371c      	adds	r7, #28
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b087      	sub	sp, #28
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	60f8      	str	r0, [r7, #12]
 80065ae:	60b9      	str	r1, [r7, #8]
 80065b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	f023 0210 	bic.w	r2, r3, #16
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6a1b      	ldr	r3, [r3, #32]
 80065c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	031b      	lsls	r3, r3, #12
 80065d6:	697a      	ldr	r2, [r7, #20]
 80065d8:	4313      	orrs	r3, r2
 80065da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	697a      	ldr	r2, [r7, #20]
 80065f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	621a      	str	r2, [r3, #32]
}
 80065fa:	bf00      	nop
 80065fc:	371c      	adds	r7, #28
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006606:	b480      	push	{r7}
 8006608:	b085      	sub	sp, #20
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
 800660e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800661c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800661e:	683a      	ldr	r2, [r7, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	f043 0307 	orr.w	r3, r3, #7
 8006628:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	609a      	str	r2, [r3, #8]
}
 8006630:	bf00      	nop
 8006632:	3714      	adds	r7, #20
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006656:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	021a      	lsls	r2, r3, #8
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	431a      	orrs	r2, r3
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	4313      	orrs	r3, r2
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	609a      	str	r2, [r3, #8]
}
 8006670:	bf00      	nop
 8006672:	371c      	adds	r7, #28
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800668c:	2b01      	cmp	r3, #1
 800668e:	d101      	bne.n	8006694 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006690:	2302      	movs	r3, #2
 8006692:	e05a      	b.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2202      	movs	r2, #2
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a21      	ldr	r2, [pc, #132]	; (8006758 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d022      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066e0:	d01d      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1d      	ldr	r2, [pc, #116]	; (800675c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d018      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a1b      	ldr	r2, [pc, #108]	; (8006760 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d013      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1a      	ldr	r2, [pc, #104]	; (8006764 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00e      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a18      	ldr	r2, [pc, #96]	; (8006768 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d009      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a17      	ldr	r2, [pc, #92]	; (800676c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d004      	beq.n	800671e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a15      	ldr	r2, [pc, #84]	; (8006770 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d10c      	bne.n	8006738 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006724:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	4313      	orrs	r3, r2
 800672e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	40010000 	.word	0x40010000
 800675c:	40000400 	.word	0x40000400
 8006760:	40000800 	.word	0x40000800
 8006764:	40000c00 	.word	0x40000c00
 8006768:	40010400 	.word	0x40010400
 800676c:	40014000 	.word	0x40014000
 8006770:	40001800 	.word	0x40001800

08006774 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b082      	sub	sp, #8
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d101      	bne.n	80067ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e03f      	b.n	800682e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d106      	bne.n	80067c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7fb facc 	bl	8001d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2224      	movs	r2, #36	; 0x24
 80067cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f929 	bl	8006a38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80067f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	695a      	ldr	r2, [r3, #20]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006804:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68da      	ldr	r2, [r3, #12]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006814:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2220      	movs	r2, #32
 8006820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2220      	movs	r2, #32
 8006828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3708      	adds	r7, #8
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b08a      	sub	sp, #40	; 0x28
 800683a:	af02      	add	r7, sp, #8
 800683c:	60f8      	str	r0, [r7, #12]
 800683e:	60b9      	str	r1, [r7, #8]
 8006840:	603b      	str	r3, [r7, #0]
 8006842:	4613      	mov	r3, r2
 8006844:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006846:	2300      	movs	r3, #0
 8006848:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b20      	cmp	r3, #32
 8006854:	d17c      	bne.n	8006950 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <HAL_UART_Transmit+0x2c>
 800685c:	88fb      	ldrh	r3, [r7, #6]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d101      	bne.n	8006866 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e075      	b.n	8006952 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800686c:	2b01      	cmp	r3, #1
 800686e:	d101      	bne.n	8006874 <HAL_UART_Transmit+0x3e>
 8006870:	2302      	movs	r3, #2
 8006872:	e06e      	b.n	8006952 <HAL_UART_Transmit+0x11c>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2221      	movs	r2, #33	; 0x21
 8006886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800688a:	f7fb fdad 	bl	80023e8 <HAL_GetTick>
 800688e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	88fa      	ldrh	r2, [r7, #6]
 8006894:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	88fa      	ldrh	r2, [r7, #6]
 800689a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068a4:	d108      	bne.n	80068b8 <HAL_UART_Transmit+0x82>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d104      	bne.n	80068b8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	61bb      	str	r3, [r7, #24]
 80068b6:	e003      	b.n	80068c0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068bc:	2300      	movs	r3, #0
 80068be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80068c8:	e02a      	b.n	8006920 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	2200      	movs	r2, #0
 80068d2:	2180      	movs	r1, #128	; 0x80
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f000 f840 	bl	800695a <UART_WaitOnFlagUntilTimeout>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e036      	b.n	8006952 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d10b      	bne.n	8006902 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	881b      	ldrh	r3, [r3, #0]
 80068ee:	461a      	mov	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	3302      	adds	r3, #2
 80068fe:	61bb      	str	r3, [r7, #24]
 8006900:	e007      	b.n	8006912 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	781a      	ldrb	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	3301      	adds	r3, #1
 8006910:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006916:	b29b      	uxth	r3, r3
 8006918:	3b01      	subs	r3, #1
 800691a:	b29a      	uxth	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006924:	b29b      	uxth	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1cf      	bne.n	80068ca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	9300      	str	r3, [sp, #0]
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	2200      	movs	r2, #0
 8006932:	2140      	movs	r1, #64	; 0x40
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f000 f810 	bl	800695a <UART_WaitOnFlagUntilTimeout>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d001      	beq.n	8006944 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e006      	b.n	8006952 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2220      	movs	r2, #32
 8006948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800694c:	2300      	movs	r3, #0
 800694e:	e000      	b.n	8006952 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006950:	2302      	movs	r3, #2
  }
}
 8006952:	4618      	mov	r0, r3
 8006954:	3720      	adds	r7, #32
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b090      	sub	sp, #64	; 0x40
 800695e:	af00      	add	r7, sp, #0
 8006960:	60f8      	str	r0, [r7, #12]
 8006962:	60b9      	str	r1, [r7, #8]
 8006964:	603b      	str	r3, [r7, #0]
 8006966:	4613      	mov	r3, r2
 8006968:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800696a:	e050      	b.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800696c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006972:	d04c      	beq.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006974:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006976:	2b00      	cmp	r3, #0
 8006978:	d007      	beq.n	800698a <UART_WaitOnFlagUntilTimeout+0x30>
 800697a:	f7fb fd35 	bl	80023e8 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006986:	429a      	cmp	r2, r3
 8006988:	d241      	bcs.n	8006a0e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	330c      	adds	r3, #12
 8006990:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800699a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80069a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	330c      	adds	r3, #12
 80069a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069aa:	637a      	str	r2, [r7, #52]	; 0x34
 80069ac:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069b2:	e841 2300 	strex	r3, r2, [r1]
 80069b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80069b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1e5      	bne.n	800698a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3314      	adds	r3, #20
 80069c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	613b      	str	r3, [r7, #16]
   return(result);
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f023 0301 	bic.w	r3, r3, #1
 80069d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3314      	adds	r3, #20
 80069dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069de:	623a      	str	r2, [r7, #32]
 80069e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e2:	69f9      	ldr	r1, [r7, #28]
 80069e4:	6a3a      	ldr	r2, [r7, #32]
 80069e6:	e841 2300 	strex	r3, r2, [r1]
 80069ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1e5      	bne.n	80069be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2220      	movs	r2, #32
 80069f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e00f      	b.n	8006a2e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	4013      	ands	r3, r2
 8006a18:	68ba      	ldr	r2, [r7, #8]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	bf0c      	ite	eq
 8006a1e:	2301      	moveq	r3, #1
 8006a20:	2300      	movne	r3, #0
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	461a      	mov	r2, r3
 8006a26:	79fb      	ldrb	r3, [r7, #7]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d09f      	beq.n	800696c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3740      	adds	r7, #64	; 0x40
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
	...

08006a38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a3c:	b0c0      	sub	sp, #256	; 0x100
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a54:	68d9      	ldr	r1, [r3, #12]
 8006a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	ea40 0301 	orr.w	r3, r0, r1
 8006a60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a66:	689a      	ldr	r2, [r3, #8]
 8006a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	431a      	orrs	r2, r3
 8006a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	431a      	orrs	r2, r3
 8006a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a7c:	69db      	ldr	r3, [r3, #28]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006a90:	f021 010c 	bic.w	r1, r1, #12
 8006a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a9e:	430b      	orrs	r3, r1
 8006aa0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab2:	6999      	ldr	r1, [r3, #24]
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	ea40 0301 	orr.w	r3, r0, r1
 8006abe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	4b8f      	ldr	r3, [pc, #572]	; (8006d04 <UART_SetConfig+0x2cc>)
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d005      	beq.n	8006ad8 <UART_SetConfig+0xa0>
 8006acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	4b8d      	ldr	r3, [pc, #564]	; (8006d08 <UART_SetConfig+0x2d0>)
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d104      	bne.n	8006ae2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ad8:	f7fe ff1c 	bl	8005914 <HAL_RCC_GetPCLK2Freq>
 8006adc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006ae0:	e003      	b.n	8006aea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ae2:	f7fe ff03 	bl	80058ec <HAL_RCC_GetPCLK1Freq>
 8006ae6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aee:	69db      	ldr	r3, [r3, #28]
 8006af0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006af4:	f040 810c 	bne.w	8006d10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006af8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006afc:	2200      	movs	r2, #0
 8006afe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006b02:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006b06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006b0a:	4622      	mov	r2, r4
 8006b0c:	462b      	mov	r3, r5
 8006b0e:	1891      	adds	r1, r2, r2
 8006b10:	65b9      	str	r1, [r7, #88]	; 0x58
 8006b12:	415b      	adcs	r3, r3
 8006b14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	eb12 0801 	adds.w	r8, r2, r1
 8006b20:	4629      	mov	r1, r5
 8006b22:	eb43 0901 	adc.w	r9, r3, r1
 8006b26:	f04f 0200 	mov.w	r2, #0
 8006b2a:	f04f 0300 	mov.w	r3, #0
 8006b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b3a:	4690      	mov	r8, r2
 8006b3c:	4699      	mov	r9, r3
 8006b3e:	4623      	mov	r3, r4
 8006b40:	eb18 0303 	adds.w	r3, r8, r3
 8006b44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006b48:	462b      	mov	r3, r5
 8006b4a:	eb49 0303 	adc.w	r3, r9, r3
 8006b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006b5e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006b62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006b66:	460b      	mov	r3, r1
 8006b68:	18db      	adds	r3, r3, r3
 8006b6a:	653b      	str	r3, [r7, #80]	; 0x50
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	eb42 0303 	adc.w	r3, r2, r3
 8006b72:	657b      	str	r3, [r7, #84]	; 0x54
 8006b74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006b78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006b7c:	f7fa f894 	bl	8000ca8 <__aeabi_uldivmod>
 8006b80:	4602      	mov	r2, r0
 8006b82:	460b      	mov	r3, r1
 8006b84:	4b61      	ldr	r3, [pc, #388]	; (8006d0c <UART_SetConfig+0x2d4>)
 8006b86:	fba3 2302 	umull	r2, r3, r3, r2
 8006b8a:	095b      	lsrs	r3, r3, #5
 8006b8c:	011c      	lsls	r4, r3, #4
 8006b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b92:	2200      	movs	r2, #0
 8006b94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b98:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006b9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006ba0:	4642      	mov	r2, r8
 8006ba2:	464b      	mov	r3, r9
 8006ba4:	1891      	adds	r1, r2, r2
 8006ba6:	64b9      	str	r1, [r7, #72]	; 0x48
 8006ba8:	415b      	adcs	r3, r3
 8006baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006bb0:	4641      	mov	r1, r8
 8006bb2:	eb12 0a01 	adds.w	sl, r2, r1
 8006bb6:	4649      	mov	r1, r9
 8006bb8:	eb43 0b01 	adc.w	fp, r3, r1
 8006bbc:	f04f 0200 	mov.w	r2, #0
 8006bc0:	f04f 0300 	mov.w	r3, #0
 8006bc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006bc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006bcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bd0:	4692      	mov	sl, r2
 8006bd2:	469b      	mov	fp, r3
 8006bd4:	4643      	mov	r3, r8
 8006bd6:	eb1a 0303 	adds.w	r3, sl, r3
 8006bda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006bde:	464b      	mov	r3, r9
 8006be0:	eb4b 0303 	adc.w	r3, fp, r3
 8006be4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006bf4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006bf8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	18db      	adds	r3, r3, r3
 8006c00:	643b      	str	r3, [r7, #64]	; 0x40
 8006c02:	4613      	mov	r3, r2
 8006c04:	eb42 0303 	adc.w	r3, r2, r3
 8006c08:	647b      	str	r3, [r7, #68]	; 0x44
 8006c0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006c0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006c12:	f7fa f849 	bl	8000ca8 <__aeabi_uldivmod>
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4611      	mov	r1, r2
 8006c1c:	4b3b      	ldr	r3, [pc, #236]	; (8006d0c <UART_SetConfig+0x2d4>)
 8006c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8006c22:	095b      	lsrs	r3, r3, #5
 8006c24:	2264      	movs	r2, #100	; 0x64
 8006c26:	fb02 f303 	mul.w	r3, r2, r3
 8006c2a:	1acb      	subs	r3, r1, r3
 8006c2c:	00db      	lsls	r3, r3, #3
 8006c2e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006c32:	4b36      	ldr	r3, [pc, #216]	; (8006d0c <UART_SetConfig+0x2d4>)
 8006c34:	fba3 2302 	umull	r2, r3, r3, r2
 8006c38:	095b      	lsrs	r3, r3, #5
 8006c3a:	005b      	lsls	r3, r3, #1
 8006c3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c40:	441c      	add	r4, r3
 8006c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c4c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006c50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006c54:	4642      	mov	r2, r8
 8006c56:	464b      	mov	r3, r9
 8006c58:	1891      	adds	r1, r2, r2
 8006c5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006c5c:	415b      	adcs	r3, r3
 8006c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006c64:	4641      	mov	r1, r8
 8006c66:	1851      	adds	r1, r2, r1
 8006c68:	6339      	str	r1, [r7, #48]	; 0x30
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	414b      	adcs	r3, r1
 8006c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8006c70:	f04f 0200 	mov.w	r2, #0
 8006c74:	f04f 0300 	mov.w	r3, #0
 8006c78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006c7c:	4659      	mov	r1, fp
 8006c7e:	00cb      	lsls	r3, r1, #3
 8006c80:	4651      	mov	r1, sl
 8006c82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c86:	4651      	mov	r1, sl
 8006c88:	00ca      	lsls	r2, r1, #3
 8006c8a:	4610      	mov	r0, r2
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	4603      	mov	r3, r0
 8006c90:	4642      	mov	r2, r8
 8006c92:	189b      	adds	r3, r3, r2
 8006c94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c98:	464b      	mov	r3, r9
 8006c9a:	460a      	mov	r2, r1
 8006c9c:	eb42 0303 	adc.w	r3, r2, r3
 8006ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006cb0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006cb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006cb8:	460b      	mov	r3, r1
 8006cba:	18db      	adds	r3, r3, r3
 8006cbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	eb42 0303 	adc.w	r3, r2, r3
 8006cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006cce:	f7f9 ffeb 	bl	8000ca8 <__aeabi_uldivmod>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	4b0d      	ldr	r3, [pc, #52]	; (8006d0c <UART_SetConfig+0x2d4>)
 8006cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006cdc:	095b      	lsrs	r3, r3, #5
 8006cde:	2164      	movs	r1, #100	; 0x64
 8006ce0:	fb01 f303 	mul.w	r3, r1, r3
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	00db      	lsls	r3, r3, #3
 8006ce8:	3332      	adds	r3, #50	; 0x32
 8006cea:	4a08      	ldr	r2, [pc, #32]	; (8006d0c <UART_SetConfig+0x2d4>)
 8006cec:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf0:	095b      	lsrs	r3, r3, #5
 8006cf2:	f003 0207 	and.w	r2, r3, #7
 8006cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4422      	add	r2, r4
 8006cfe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d00:	e105      	b.n	8006f0e <UART_SetConfig+0x4d6>
 8006d02:	bf00      	nop
 8006d04:	40011000 	.word	0x40011000
 8006d08:	40011400 	.word	0x40011400
 8006d0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d14:	2200      	movs	r2, #0
 8006d16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006d1a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006d1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006d22:	4642      	mov	r2, r8
 8006d24:	464b      	mov	r3, r9
 8006d26:	1891      	adds	r1, r2, r2
 8006d28:	6239      	str	r1, [r7, #32]
 8006d2a:	415b      	adcs	r3, r3
 8006d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d32:	4641      	mov	r1, r8
 8006d34:	1854      	adds	r4, r2, r1
 8006d36:	4649      	mov	r1, r9
 8006d38:	eb43 0501 	adc.w	r5, r3, r1
 8006d3c:	f04f 0200 	mov.w	r2, #0
 8006d40:	f04f 0300 	mov.w	r3, #0
 8006d44:	00eb      	lsls	r3, r5, #3
 8006d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d4a:	00e2      	lsls	r2, r4, #3
 8006d4c:	4614      	mov	r4, r2
 8006d4e:	461d      	mov	r5, r3
 8006d50:	4643      	mov	r3, r8
 8006d52:	18e3      	adds	r3, r4, r3
 8006d54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d58:	464b      	mov	r3, r9
 8006d5a:	eb45 0303 	adc.w	r3, r5, r3
 8006d5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006d6e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006d72:	f04f 0200 	mov.w	r2, #0
 8006d76:	f04f 0300 	mov.w	r3, #0
 8006d7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006d7e:	4629      	mov	r1, r5
 8006d80:	008b      	lsls	r3, r1, #2
 8006d82:	4621      	mov	r1, r4
 8006d84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d88:	4621      	mov	r1, r4
 8006d8a:	008a      	lsls	r2, r1, #2
 8006d8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006d90:	f7f9 ff8a 	bl	8000ca8 <__aeabi_uldivmod>
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	4b60      	ldr	r3, [pc, #384]	; (8006f1c <UART_SetConfig+0x4e4>)
 8006d9a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d9e:	095b      	lsrs	r3, r3, #5
 8006da0:	011c      	lsls	r4, r3, #4
 8006da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006da6:	2200      	movs	r2, #0
 8006da8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006dac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006db0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006db4:	4642      	mov	r2, r8
 8006db6:	464b      	mov	r3, r9
 8006db8:	1891      	adds	r1, r2, r2
 8006dba:	61b9      	str	r1, [r7, #24]
 8006dbc:	415b      	adcs	r3, r3
 8006dbe:	61fb      	str	r3, [r7, #28]
 8006dc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006dc4:	4641      	mov	r1, r8
 8006dc6:	1851      	adds	r1, r2, r1
 8006dc8:	6139      	str	r1, [r7, #16]
 8006dca:	4649      	mov	r1, r9
 8006dcc:	414b      	adcs	r3, r1
 8006dce:	617b      	str	r3, [r7, #20]
 8006dd0:	f04f 0200 	mov.w	r2, #0
 8006dd4:	f04f 0300 	mov.w	r3, #0
 8006dd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ddc:	4659      	mov	r1, fp
 8006dde:	00cb      	lsls	r3, r1, #3
 8006de0:	4651      	mov	r1, sl
 8006de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006de6:	4651      	mov	r1, sl
 8006de8:	00ca      	lsls	r2, r1, #3
 8006dea:	4610      	mov	r0, r2
 8006dec:	4619      	mov	r1, r3
 8006dee:	4603      	mov	r3, r0
 8006df0:	4642      	mov	r2, r8
 8006df2:	189b      	adds	r3, r3, r2
 8006df4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006df8:	464b      	mov	r3, r9
 8006dfa:	460a      	mov	r2, r1
 8006dfc:	eb42 0303 	adc.w	r3, r2, r3
 8006e00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e0e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006e10:	f04f 0200 	mov.w	r2, #0
 8006e14:	f04f 0300 	mov.w	r3, #0
 8006e18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006e1c:	4649      	mov	r1, r9
 8006e1e:	008b      	lsls	r3, r1, #2
 8006e20:	4641      	mov	r1, r8
 8006e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e26:	4641      	mov	r1, r8
 8006e28:	008a      	lsls	r2, r1, #2
 8006e2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006e2e:	f7f9 ff3b 	bl	8000ca8 <__aeabi_uldivmod>
 8006e32:	4602      	mov	r2, r0
 8006e34:	460b      	mov	r3, r1
 8006e36:	4b39      	ldr	r3, [pc, #228]	; (8006f1c <UART_SetConfig+0x4e4>)
 8006e38:	fba3 1302 	umull	r1, r3, r3, r2
 8006e3c:	095b      	lsrs	r3, r3, #5
 8006e3e:	2164      	movs	r1, #100	; 0x64
 8006e40:	fb01 f303 	mul.w	r3, r1, r3
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	011b      	lsls	r3, r3, #4
 8006e48:	3332      	adds	r3, #50	; 0x32
 8006e4a:	4a34      	ldr	r2, [pc, #208]	; (8006f1c <UART_SetConfig+0x4e4>)
 8006e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e50:	095b      	lsrs	r3, r3, #5
 8006e52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e56:	441c      	add	r4, r3
 8006e58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	673b      	str	r3, [r7, #112]	; 0x70
 8006e60:	677a      	str	r2, [r7, #116]	; 0x74
 8006e62:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006e66:	4642      	mov	r2, r8
 8006e68:	464b      	mov	r3, r9
 8006e6a:	1891      	adds	r1, r2, r2
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	415b      	adcs	r3, r3
 8006e70:	60fb      	str	r3, [r7, #12]
 8006e72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e76:	4641      	mov	r1, r8
 8006e78:	1851      	adds	r1, r2, r1
 8006e7a:	6039      	str	r1, [r7, #0]
 8006e7c:	4649      	mov	r1, r9
 8006e7e:	414b      	adcs	r3, r1
 8006e80:	607b      	str	r3, [r7, #4]
 8006e82:	f04f 0200 	mov.w	r2, #0
 8006e86:	f04f 0300 	mov.w	r3, #0
 8006e8a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006e8e:	4659      	mov	r1, fp
 8006e90:	00cb      	lsls	r3, r1, #3
 8006e92:	4651      	mov	r1, sl
 8006e94:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e98:	4651      	mov	r1, sl
 8006e9a:	00ca      	lsls	r2, r1, #3
 8006e9c:	4610      	mov	r0, r2
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	4642      	mov	r2, r8
 8006ea4:	189b      	adds	r3, r3, r2
 8006ea6:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	460a      	mov	r2, r1
 8006eac:	eb42 0303 	adc.w	r3, r2, r3
 8006eb0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	663b      	str	r3, [r7, #96]	; 0x60
 8006ebc:	667a      	str	r2, [r7, #100]	; 0x64
 8006ebe:	f04f 0200 	mov.w	r2, #0
 8006ec2:	f04f 0300 	mov.w	r3, #0
 8006ec6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006eca:	4649      	mov	r1, r9
 8006ecc:	008b      	lsls	r3, r1, #2
 8006ece:	4641      	mov	r1, r8
 8006ed0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ed4:	4641      	mov	r1, r8
 8006ed6:	008a      	lsls	r2, r1, #2
 8006ed8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006edc:	f7f9 fee4 	bl	8000ca8 <__aeabi_uldivmod>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4b0d      	ldr	r3, [pc, #52]	; (8006f1c <UART_SetConfig+0x4e4>)
 8006ee6:	fba3 1302 	umull	r1, r3, r3, r2
 8006eea:	095b      	lsrs	r3, r3, #5
 8006eec:	2164      	movs	r1, #100	; 0x64
 8006eee:	fb01 f303 	mul.w	r3, r1, r3
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	011b      	lsls	r3, r3, #4
 8006ef6:	3332      	adds	r3, #50	; 0x32
 8006ef8:	4a08      	ldr	r2, [pc, #32]	; (8006f1c <UART_SetConfig+0x4e4>)
 8006efa:	fba2 2303 	umull	r2, r3, r2, r3
 8006efe:	095b      	lsrs	r3, r3, #5
 8006f00:	f003 020f 	and.w	r2, r3, #15
 8006f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4422      	add	r2, r4
 8006f0c:	609a      	str	r2, [r3, #8]
}
 8006f0e:	bf00      	nop
 8006f10:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006f14:	46bd      	mov	sp, r7
 8006f16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f1a:	bf00      	nop
 8006f1c:	51eb851f 	.word	0x51eb851f

08006f20 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d123      	bne.n	8006f7a <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006f3a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	6851      	ldr	r1, [r2, #4]
 8006f42:	683a      	ldr	r2, [r7, #0]
 8006f44:	6892      	ldr	r2, [r2, #8]
 8006f46:	4311      	orrs	r1, r2
 8006f48:	683a      	ldr	r2, [r7, #0]
 8006f4a:	68d2      	ldr	r2, [r2, #12]
 8006f4c:	4311      	orrs	r1, r2
 8006f4e:	683a      	ldr	r2, [r7, #0]
 8006f50:	6912      	ldr	r2, [r2, #16]
 8006f52:	4311      	orrs	r1, r2
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	6952      	ldr	r2, [r2, #20]
 8006f58:	4311      	orrs	r1, r2
 8006f5a:	683a      	ldr	r2, [r7, #0]
 8006f5c:	6992      	ldr	r2, [r2, #24]
 8006f5e:	4311      	orrs	r1, r2
 8006f60:	683a      	ldr	r2, [r7, #0]
 8006f62:	69d2      	ldr	r2, [r2, #28]
 8006f64:	4311      	orrs	r1, r2
 8006f66:	683a      	ldr	r2, [r7, #0]
 8006f68:	6a12      	ldr	r2, [r2, #32]
 8006f6a:	4311      	orrs	r1, r2
 8006f6c:	683a      	ldr	r2, [r7, #0]
 8006f6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f70:	430a      	orrs	r2, r1
 8006f72:	431a      	orrs	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	601a      	str	r2, [r3, #0]
 8006f78:	e028      	b.n	8006fcc <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	69d9      	ldr	r1, [r3, #28]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	4319      	orrs	r1, r3
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f90:	430b      	orrs	r3, r1
 8006f92:	431a      	orrs	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006fa0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006fa4:	683a      	ldr	r2, [r7, #0]
 8006fa6:	6851      	ldr	r1, [r2, #4]
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	6892      	ldr	r2, [r2, #8]
 8006fac:	4311      	orrs	r1, r2
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	68d2      	ldr	r2, [r2, #12]
 8006fb2:	4311      	orrs	r1, r2
 8006fb4:	683a      	ldr	r2, [r7, #0]
 8006fb6:	6912      	ldr	r2, [r2, #16]
 8006fb8:	4311      	orrs	r1, r2
 8006fba:	683a      	ldr	r2, [r7, #0]
 8006fbc:	6952      	ldr	r2, [r2, #20]
 8006fbe:	4311      	orrs	r1, r2
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	6992      	ldr	r2, [r2, #24]
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	431a      	orrs	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006fda:	b480      	push	{r7}
 8006fdc:	b085      	sub	sp, #20
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	60f8      	str	r0, [r7, #12]
 8006fe2:	60b9      	str	r1, [r7, #8]
 8006fe4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d128      	bne.n	800703e <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	1e59      	subs	r1, r3, #1
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	011b      	lsls	r3, r3, #4
 8007002:	4319      	orrs	r1, r3
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	3b01      	subs	r3, #1
 800700a:	021b      	lsls	r3, r3, #8
 800700c:	4319      	orrs	r1, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	3b01      	subs	r3, #1
 8007014:	031b      	lsls	r3, r3, #12
 8007016:	4319      	orrs	r1, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	3b01      	subs	r3, #1
 800701e:	041b      	lsls	r3, r3, #16
 8007020:	4319      	orrs	r1, r3
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	3b01      	subs	r3, #1
 8007028:	051b      	lsls	r3, r3, #20
 800702a:	4319      	orrs	r1, r3
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	3b01      	subs	r3, #1
 8007032:	061b      	lsls	r3, r3, #24
 8007034:	430b      	orrs	r3, r1
 8007036:	431a      	orrs	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	609a      	str	r2, [r3, #8]
 800703c:	e02f      	b.n	800709e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007046:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800704a:	68ba      	ldr	r2, [r7, #8]
 800704c:	68d2      	ldr	r2, [r2, #12]
 800704e:	3a01      	subs	r2, #1
 8007050:	0311      	lsls	r1, r2, #12
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	6952      	ldr	r2, [r2, #20]
 8007056:	3a01      	subs	r2, #1
 8007058:	0512      	lsls	r2, r2, #20
 800705a:	430a      	orrs	r2, r1
 800705c:	431a      	orrs	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	1e59      	subs	r1, r3, #1
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	3b01      	subs	r3, #1
 8007076:	011b      	lsls	r3, r3, #4
 8007078:	4319      	orrs	r1, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	3b01      	subs	r3, #1
 8007080:	021b      	lsls	r3, r3, #8
 8007082:	4319      	orrs	r1, r3
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	691b      	ldr	r3, [r3, #16]
 8007088:	3b01      	subs	r3, #1
 800708a:	041b      	lsls	r3, r3, #16
 800708c:	4319      	orrs	r1, r3
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	699b      	ldr	r3, [r3, #24]
 8007092:	3b01      	subs	r3, #1
 8007094:	061b      	lsls	r3, r3, #24
 8007096:	430b      	orrs	r3, r1
 8007098:	431a      	orrs	r2, r3
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3714      	adds	r7, #20
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070ac:	b084      	sub	sp, #16
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b084      	sub	sp, #16
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	f107 001c 	add.w	r0, r7, #28
 80070ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d122      	bne.n	800710a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80070d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80070ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d105      	bne.n	80070fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f9c0 	bl	8007484 <USB_CoreReset>
 8007104:	4603      	mov	r3, r0
 8007106:	73fb      	strb	r3, [r7, #15]
 8007108:	e01a      	b.n	8007140 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 f9b4 	bl	8007484 <USB_CoreReset>
 800711c:	4603      	mov	r3, r0
 800711e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007122:	2b00      	cmp	r3, #0
 8007124:	d106      	bne.n	8007134 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	639a      	str	r2, [r3, #56]	; 0x38
 8007132:	e005      	b.n	8007140 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007138:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007142:	2b01      	cmp	r3, #1
 8007144:	d10b      	bne.n	800715e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f043 0206 	orr.w	r2, r3, #6
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f043 0220 	orr.w	r2, r3, #32
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800715e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007160:	4618      	mov	r0, r3
 8007162:	3710      	adds	r7, #16
 8007164:	46bd      	mov	sp, r7
 8007166:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800716a:	b004      	add	sp, #16
 800716c:	4770      	bx	lr

0800716e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f043 0201 	orr.w	r2, r3, #1
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr

08007190 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f023 0201 	bic.w	r2, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071b2:	b580      	push	{r7, lr}
 80071b4:	b084      	sub	sp, #16
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
 80071ba:	460b      	mov	r3, r1
 80071bc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80071ce:	78fb      	ldrb	r3, [r7, #3]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d115      	bne.n	8007200 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80071e0:	2001      	movs	r0, #1
 80071e2:	f7fb f90d 	bl	8002400 <HAL_Delay>
      ms++;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	3301      	adds	r3, #1
 80071ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f93a 	bl	8007466 <USB_GetMode>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d01e      	beq.n	8007236 <USB_SetCurrentMode+0x84>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2b31      	cmp	r3, #49	; 0x31
 80071fc:	d9f0      	bls.n	80071e0 <USB_SetCurrentMode+0x2e>
 80071fe:	e01a      	b.n	8007236 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007200:	78fb      	ldrb	r3, [r7, #3]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d115      	bne.n	8007232 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007212:	2001      	movs	r0, #1
 8007214:	f7fb f8f4 	bl	8002400 <HAL_Delay>
      ms++;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	3301      	adds	r3, #1
 800721c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f921 	bl	8007466 <USB_GetMode>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d005      	beq.n	8007236 <USB_SetCurrentMode+0x84>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2b31      	cmp	r3, #49	; 0x31
 800722e:	d9f0      	bls.n	8007212 <USB_SetCurrentMode+0x60>
 8007230:	e001      	b.n	8007236 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e005      	b.n	8007242 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2b32      	cmp	r3, #50	; 0x32
 800723a:	d101      	bne.n	8007240 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e000      	b.n	8007242 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007240:	2300      	movs	r3, #0
}
 8007242:	4618      	mov	r0, r3
 8007244:	3710      	adds	r7, #16
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
	...

0800724c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007256:	2300      	movs	r3, #0
 8007258:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3301      	adds	r3, #1
 800725e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	4a13      	ldr	r2, [pc, #76]	; (80072b0 <USB_FlushTxFifo+0x64>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d901      	bls.n	800726c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e01b      	b.n	80072a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	daf2      	bge.n	800725a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007274:	2300      	movs	r3, #0
 8007276:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	019b      	lsls	r3, r3, #6
 800727c:	f043 0220 	orr.w	r2, r3, #32
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	3301      	adds	r3, #1
 8007288:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	4a08      	ldr	r2, [pc, #32]	; (80072b0 <USB_FlushTxFifo+0x64>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d901      	bls.n	8007296 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e006      	b.n	80072a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	f003 0320 	and.w	r3, r3, #32
 800729e:	2b20      	cmp	r3, #32
 80072a0:	d0f0      	beq.n	8007284 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80072a2:	2300      	movs	r3, #0
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3714      	adds	r7, #20
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr
 80072b0:	00030d40 	.word	0x00030d40

080072b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072bc:	2300      	movs	r3, #0
 80072be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	3301      	adds	r3, #1
 80072c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	4a11      	ldr	r2, [pc, #68]	; (8007310 <USB_FlushRxFifo+0x5c>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d901      	bls.n	80072d2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e018      	b.n	8007304 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	daf2      	bge.n	80072c0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80072da:	2300      	movs	r3, #0
 80072dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2210      	movs	r2, #16
 80072e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3301      	adds	r3, #1
 80072e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	4a08      	ldr	r2, [pc, #32]	; (8007310 <USB_FlushRxFifo+0x5c>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d901      	bls.n	80072f6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e006      	b.n	8007304 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	f003 0310 	and.w	r3, r3, #16
 80072fe:	2b10      	cmp	r3, #16
 8007300:	d0f0      	beq.n	80072e4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	00030d40 	.word	0x00030d40

08007314 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007314:	b480      	push	{r7}
 8007316:	b089      	sub	sp, #36	; 0x24
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	4611      	mov	r1, r2
 8007320:	461a      	mov	r2, r3
 8007322:	460b      	mov	r3, r1
 8007324:	71fb      	strb	r3, [r7, #7]
 8007326:	4613      	mov	r3, r2
 8007328:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007332:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007336:	2b00      	cmp	r3, #0
 8007338:	d123      	bne.n	8007382 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800733a:	88bb      	ldrh	r3, [r7, #4]
 800733c:	3303      	adds	r3, #3
 800733e:	089b      	lsrs	r3, r3, #2
 8007340:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007342:	2300      	movs	r3, #0
 8007344:	61bb      	str	r3, [r7, #24]
 8007346:	e018      	b.n	800737a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007348:	79fb      	ldrb	r3, [r7, #7]
 800734a:	031a      	lsls	r2, r3, #12
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	4413      	add	r3, r2
 8007350:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007354:	461a      	mov	r2, r3
 8007356:	69fb      	ldr	r3, [r7, #28]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	3301      	adds	r3, #1
 8007360:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	3301      	adds	r3, #1
 8007366:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	3301      	adds	r3, #1
 800736c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	3301      	adds	r3, #1
 8007372:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	3301      	adds	r3, #1
 8007378:	61bb      	str	r3, [r7, #24]
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	429a      	cmp	r2, r3
 8007380:	d3e2      	bcc.n	8007348 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007382:	2300      	movs	r3, #0
}
 8007384:	4618      	mov	r0, r3
 8007386:	3724      	adds	r7, #36	; 0x24
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007390:	b480      	push	{r7}
 8007392:	b08b      	sub	sp, #44	; 0x2c
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	4613      	mov	r3, r2
 800739c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80073a6:	88fb      	ldrh	r3, [r7, #6]
 80073a8:	089b      	lsrs	r3, r3, #2
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80073ae:	88fb      	ldrh	r3, [r7, #6]
 80073b0:	f003 0303 	and.w	r3, r3, #3
 80073b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80073b6:	2300      	movs	r3, #0
 80073b8:	623b      	str	r3, [r7, #32]
 80073ba:	e014      	b.n	80073e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80073c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ca:	3301      	adds	r3, #1
 80073cc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80073ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d0:	3301      	adds	r3, #1
 80073d2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80073d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d6:	3301      	adds	r3, #1
 80073d8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80073da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073dc:	3301      	adds	r3, #1
 80073de:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80073e0:	6a3b      	ldr	r3, [r7, #32]
 80073e2:	3301      	adds	r3, #1
 80073e4:	623b      	str	r3, [r7, #32]
 80073e6:	6a3a      	ldr	r2, [r7, #32]
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d3e6      	bcc.n	80073bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80073ee:	8bfb      	ldrh	r3, [r7, #30]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d01e      	beq.n	8007432 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073fe:	461a      	mov	r2, r3
 8007400:	f107 0310 	add.w	r3, r7, #16
 8007404:	6812      	ldr	r2, [r2, #0]
 8007406:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007408:	693a      	ldr	r2, [r7, #16]
 800740a:	6a3b      	ldr	r3, [r7, #32]
 800740c:	b2db      	uxtb	r3, r3
 800740e:	00db      	lsls	r3, r3, #3
 8007410:	fa22 f303 	lsr.w	r3, r2, r3
 8007414:	b2da      	uxtb	r2, r3
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	701a      	strb	r2, [r3, #0]
      i++;
 800741a:	6a3b      	ldr	r3, [r7, #32]
 800741c:	3301      	adds	r3, #1
 800741e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007422:	3301      	adds	r3, #1
 8007424:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007426:	8bfb      	ldrh	r3, [r7, #30]
 8007428:	3b01      	subs	r3, #1
 800742a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800742c:	8bfb      	ldrh	r3, [r7, #30]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1ea      	bne.n	8007408 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007434:	4618      	mov	r0, r3
 8007436:	372c      	adds	r7, #44	; 0x2c
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	695b      	ldr	r3, [r3, #20]
 800744c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4013      	ands	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007458:	68fb      	ldr	r3, [r7, #12]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3714      	adds	r7, #20
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr

08007466 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007466:	b480      	push	{r7}
 8007468:	b083      	sub	sp, #12
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	f003 0301 	and.w	r3, r3, #1
}
 8007476:	4618      	mov	r0, r3
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
	...

08007484 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800748c:	2300      	movs	r3, #0
 800748e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	3301      	adds	r3, #1
 8007494:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4a13      	ldr	r2, [pc, #76]	; (80074e8 <USB_CoreReset+0x64>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d901      	bls.n	80074a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e01b      	b.n	80074da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	daf2      	bge.n	8007490 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80074aa:	2300      	movs	r3, #0
 80074ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	f043 0201 	orr.w	r2, r3, #1
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	3301      	adds	r3, #1
 80074be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	4a09      	ldr	r2, [pc, #36]	; (80074e8 <USB_CoreReset+0x64>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d901      	bls.n	80074cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e006      	b.n	80074da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	f003 0301 	and.w	r3, r3, #1
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d0f0      	beq.n	80074ba <USB_CoreReset+0x36>

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3714      	adds	r7, #20
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop
 80074e8:	00030d40 	.word	0x00030d40

080074ec <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80074ec:	b084      	sub	sp, #16
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b086      	sub	sp, #24
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
 80074f6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80074fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80074fe:	2300      	movs	r3, #0
 8007500:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800750c:	461a      	mov	r2, r3
 800750e:	2300      	movs	r3, #0
 8007510:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007516:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007522:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800752e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800753a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800753e:	2b00      	cmp	r3, #0
 8007540:	d018      	beq.n	8007574 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007544:	2b01      	cmp	r3, #1
 8007546:	d10a      	bne.n	800755e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007556:	f043 0304 	orr.w	r3, r3, #4
 800755a:	6013      	str	r3, [r2, #0]
 800755c:	e014      	b.n	8007588 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800756c:	f023 0304 	bic.w	r3, r3, #4
 8007570:	6013      	str	r3, [r2, #0]
 8007572:	e009      	b.n	8007588 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007582:	f023 0304 	bic.w	r3, r3, #4
 8007586:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007588:	2110      	movs	r1, #16
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7ff fe5e 	bl	800724c <USB_FlushTxFifo>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f7ff fe8a 	bl	80072b4 <USB_FlushRxFifo>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d001      	beq.n	80075aa <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80075aa:	2300      	movs	r3, #0
 80075ac:	613b      	str	r3, [r7, #16]
 80075ae:	e015      	b.n	80075dc <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	015a      	lsls	r2, r3, #5
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4413      	add	r3, r2
 80075b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075bc:	461a      	mov	r2, r3
 80075be:	f04f 33ff 	mov.w	r3, #4294967295
 80075c2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	015a      	lsls	r2, r3, #5
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4413      	add	r3, r2
 80075cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075d0:	461a      	mov	r2, r3
 80075d2:	2300      	movs	r3, #0
 80075d4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	3301      	adds	r3, #1
 80075da:	613b      	str	r3, [r7, #16]
 80075dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075de:	693a      	ldr	r2, [r7, #16]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d3e5      	bcc.n	80075b0 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f04f 32ff 	mov.w	r2, #4294967295
 80075f0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00b      	beq.n	8007616 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007604:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a13      	ldr	r2, [pc, #76]	; (8007658 <USB_HostInit+0x16c>)
 800760a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a13      	ldr	r2, [pc, #76]	; (800765c <USB_HostInit+0x170>)
 8007610:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007614:	e009      	b.n	800762a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2280      	movs	r2, #128	; 0x80
 800761a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a10      	ldr	r2, [pc, #64]	; (8007660 <USB_HostInit+0x174>)
 8007620:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a0f      	ldr	r2, [pc, #60]	; (8007664 <USB_HostInit+0x178>)
 8007626:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800762a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800762c:	2b00      	cmp	r3, #0
 800762e:	d105      	bne.n	800763c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	f043 0210 	orr.w	r2, r3, #16
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	699a      	ldr	r2, [r3, #24]
 8007640:	4b09      	ldr	r3, [pc, #36]	; (8007668 <USB_HostInit+0x17c>)
 8007642:	4313      	orrs	r3, r2
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007648:	7dfb      	ldrb	r3, [r7, #23]
}
 800764a:	4618      	mov	r0, r3
 800764c:	3718      	adds	r7, #24
 800764e:	46bd      	mov	sp, r7
 8007650:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007654:	b004      	add	sp, #16
 8007656:	4770      	bx	lr
 8007658:	01000200 	.word	0x01000200
 800765c:	00e00300 	.word	0x00e00300
 8007660:	00600080 	.word	0x00600080
 8007664:	004000e0 	.word	0x004000e0
 8007668:	a3200008 	.word	0xa3200008

0800766c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	460b      	mov	r3, r1
 8007676:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800768a:	f023 0303 	bic.w	r3, r3, #3
 800768e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	78fb      	ldrb	r3, [r7, #3]
 800769a:	f003 0303 	and.w	r3, r3, #3
 800769e:	68f9      	ldr	r1, [r7, #12]
 80076a0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80076a4:	4313      	orrs	r3, r2
 80076a6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80076a8:	78fb      	ldrb	r3, [r7, #3]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d107      	bne.n	80076be <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076b4:	461a      	mov	r2, r3
 80076b6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80076ba:	6053      	str	r3, [r2, #4]
 80076bc:	e009      	b.n	80076d2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80076be:	78fb      	ldrb	r3, [r7, #3]
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d106      	bne.n	80076d2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076ca:	461a      	mov	r2, r3
 80076cc:	f241 7370 	movw	r3, #6000	; 0x1770
 80076d0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80076ec:	2300      	movs	r3, #0
 80076ee:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007700:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800770a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800770e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007710:	2064      	movs	r0, #100	; 0x64
 8007712:	f7fa fe75 	bl	8002400 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800771e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007722:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007724:	200a      	movs	r0, #10
 8007726:	f7fa fe6b 	bl	8002400 <HAL_Delay>

  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	3710      	adds	r7, #16
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	460b      	mov	r3, r1
 800773e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007744:	2300      	movs	r3, #0
 8007746:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007758:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d109      	bne.n	8007778 <USB_DriveVbus+0x44>
 8007764:	78fb      	ldrb	r3, [r7, #3]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d106      	bne.n	8007778 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007772:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007776:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800777e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007782:	d109      	bne.n	8007798 <USB_DriveVbus+0x64>
 8007784:	78fb      	ldrb	r3, [r7, #3]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d106      	bne.n	8007798 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007796:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b085      	sub	sp, #20
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80077b2:	2300      	movs	r3, #0
 80077b4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	0c5b      	lsrs	r3, r3, #17
 80077c4:	f003 0303 	and.w	r3, r3, #3
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	b29b      	uxth	r3, r3
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
	...

080077f8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b088      	sub	sp, #32
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	4608      	mov	r0, r1
 8007802:	4611      	mov	r1, r2
 8007804:	461a      	mov	r2, r3
 8007806:	4603      	mov	r3, r0
 8007808:	70fb      	strb	r3, [r7, #3]
 800780a:	460b      	mov	r3, r1
 800780c:	70bb      	strb	r3, [r7, #2]
 800780e:	4613      	mov	r3, r2
 8007810:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800781a:	78fb      	ldrb	r3, [r7, #3]
 800781c:	015a      	lsls	r2, r3, #5
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	4413      	add	r3, r2
 8007822:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007826:	461a      	mov	r2, r3
 8007828:	f04f 33ff 	mov.w	r3, #4294967295
 800782c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800782e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007832:	2b03      	cmp	r3, #3
 8007834:	d87e      	bhi.n	8007934 <USB_HC_Init+0x13c>
 8007836:	a201      	add	r2, pc, #4	; (adr r2, 800783c <USB_HC_Init+0x44>)
 8007838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783c:	0800784d 	.word	0x0800784d
 8007840:	080078f7 	.word	0x080078f7
 8007844:	0800784d 	.word	0x0800784d
 8007848:	080078b9 	.word	0x080078b9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800784c:	78fb      	ldrb	r3, [r7, #3]
 800784e:	015a      	lsls	r2, r3, #5
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	4413      	add	r3, r2
 8007854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007858:	461a      	mov	r2, r3
 800785a:	f240 439d 	movw	r3, #1181	; 0x49d
 800785e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007860:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007864:	2b00      	cmp	r3, #0
 8007866:	da10      	bge.n	800788a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007868:	78fb      	ldrb	r3, [r7, #3]
 800786a:	015a      	lsls	r2, r3, #5
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	4413      	add	r3, r2
 8007870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	78fa      	ldrb	r2, [r7, #3]
 8007878:	0151      	lsls	r1, r2, #5
 800787a:	693a      	ldr	r2, [r7, #16]
 800787c:	440a      	add	r2, r1
 800787e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007886:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007888:	e057      	b.n	800793a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800788e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007892:	2b00      	cmp	r3, #0
 8007894:	d051      	beq.n	800793a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007896:	78fb      	ldrb	r3, [r7, #3]
 8007898:	015a      	lsls	r2, r3, #5
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	4413      	add	r3, r2
 800789e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	78fa      	ldrb	r2, [r7, #3]
 80078a6:	0151      	lsls	r1, r2, #5
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	440a      	add	r2, r1
 80078ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078b0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80078b4:	60d3      	str	r3, [r2, #12]
      break;
 80078b6:	e040      	b.n	800793a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80078b8:	78fb      	ldrb	r3, [r7, #3]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078c4:	461a      	mov	r2, r3
 80078c6:	f240 639d 	movw	r3, #1693	; 0x69d
 80078ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80078cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	da34      	bge.n	800793e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80078d4:	78fb      	ldrb	r3, [r7, #3]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	78fa      	ldrb	r2, [r7, #3]
 80078e4:	0151      	lsls	r1, r2, #5
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	440a      	add	r2, r1
 80078ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078f2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80078f4:	e023      	b.n	800793e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80078f6:	78fb      	ldrb	r3, [r7, #3]
 80078f8:	015a      	lsls	r2, r3, #5
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	4413      	add	r3, r2
 80078fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007902:	461a      	mov	r2, r3
 8007904:	f240 2325 	movw	r3, #549	; 0x225
 8007908:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800790a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800790e:	2b00      	cmp	r3, #0
 8007910:	da17      	bge.n	8007942 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007912:	78fb      	ldrb	r3, [r7, #3]
 8007914:	015a      	lsls	r2, r3, #5
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	4413      	add	r3, r2
 800791a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	78fa      	ldrb	r2, [r7, #3]
 8007922:	0151      	lsls	r1, r2, #5
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	440a      	add	r2, r1
 8007928:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800792c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007930:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007932:	e006      	b.n	8007942 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	77fb      	strb	r3, [r7, #31]
      break;
 8007938:	e004      	b.n	8007944 <USB_HC_Init+0x14c>
      break;
 800793a:	bf00      	nop
 800793c:	e002      	b.n	8007944 <USB_HC_Init+0x14c>
      break;
 800793e:	bf00      	nop
 8007940:	e000      	b.n	8007944 <USB_HC_Init+0x14c>
      break;
 8007942:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007944:	78fb      	ldrb	r3, [r7, #3]
 8007946:	015a      	lsls	r2, r3, #5
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	4413      	add	r3, r2
 800794c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	78fa      	ldrb	r2, [r7, #3]
 8007954:	0151      	lsls	r1, r2, #5
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	440a      	add	r2, r1
 800795a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800795e:	f043 0302 	orr.w	r3, r3, #2
 8007962:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800796a:	699a      	ldr	r2, [r3, #24]
 800796c:	78fb      	ldrb	r3, [r7, #3]
 800796e:	f003 030f 	and.w	r3, r3, #15
 8007972:	2101      	movs	r1, #1
 8007974:	fa01 f303 	lsl.w	r3, r1, r3
 8007978:	6939      	ldr	r1, [r7, #16]
 800797a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800797e:	4313      	orrs	r3, r2
 8007980:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800798e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007992:	2b00      	cmp	r3, #0
 8007994:	da03      	bge.n	800799e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007996:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800799a:	61bb      	str	r3, [r7, #24]
 800799c:	e001      	b.n	80079a2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800799e:	2300      	movs	r3, #0
 80079a0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7ff feff 	bl	80077a6 <USB_GetHostSpeed>
 80079a8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80079aa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d106      	bne.n	80079c0 <USB_HC_Init+0x1c8>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d003      	beq.n	80079c0 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80079b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80079bc:	617b      	str	r3, [r7, #20]
 80079be:	e001      	b.n	80079c4 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079c4:	787b      	ldrb	r3, [r7, #1]
 80079c6:	059b      	lsls	r3, r3, #22
 80079c8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80079cc:	78bb      	ldrb	r3, [r7, #2]
 80079ce:	02db      	lsls	r3, r3, #11
 80079d0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079d4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80079d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80079da:	049b      	lsls	r3, r3, #18
 80079dc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80079e0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80079e2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80079e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80079e8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079ee:	78fb      	ldrb	r3, [r7, #3]
 80079f0:	0159      	lsls	r1, r3, #5
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	440b      	add	r3, r1
 80079f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079fa:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a00:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007a02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007a06:	2b03      	cmp	r3, #3
 8007a08:	d003      	beq.n	8007a12 <USB_HC_Init+0x21a>
 8007a0a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d10f      	bne.n	8007a32 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007a12:	78fb      	ldrb	r3, [r7, #3]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	78fa      	ldrb	r2, [r7, #3]
 8007a22:	0151      	lsls	r1, r2, #5
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	440a      	add	r2, r1
 8007a28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a2c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007a30:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007a32:	7ffb      	ldrb	r3, [r7, #31]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3720      	adds	r7, #32
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b08c      	sub	sp, #48	; 0x30
 8007a40:	af02      	add	r7, sp, #8
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	4613      	mov	r3, r2
 8007a48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8007a54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a58:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d02d      	beq.n	8007ac2 <USB_HC_StartXfer+0x86>
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	791b      	ldrb	r3, [r3, #4]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d129      	bne.n	8007ac2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8007a6e:	79fb      	ldrb	r3, [r7, #7]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d117      	bne.n	8007aa4 <USB_HC_StartXfer+0x68>
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	79db      	ldrb	r3, [r3, #7]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d003      	beq.n	8007a84 <USB_HC_StartXfer+0x48>
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	79db      	ldrb	r3, [r3, #7]
 8007a80:	2b02      	cmp	r3, #2
 8007a82:	d10f      	bne.n	8007aa4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	015a      	lsls	r2, r3, #5
 8007a88:	6a3b      	ldr	r3, [r7, #32]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	69fa      	ldr	r2, [r7, #28]
 8007a94:	0151      	lsls	r1, r2, #5
 8007a96:	6a3a      	ldr	r2, [r7, #32]
 8007a98:	440a      	add	r2, r1
 8007a9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8007aa4:	79fb      	ldrb	r3, [r7, #7]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10b      	bne.n	8007ac2 <USB_HC_StartXfer+0x86>
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	795b      	ldrb	r3, [r3, #5]
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d107      	bne.n	8007ac2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	785b      	ldrb	r3, [r3, #1]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 fa0f 	bl	8007edc <USB_DoPing>
      return HAL_OK;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	e0f8      	b.n	8007cb4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d018      	beq.n	8007afc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	8912      	ldrh	r2, [r2, #8]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	8912      	ldrh	r2, [r2, #8]
 8007ada:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ade:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007ae0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007ae2:	8b7b      	ldrh	r3, [r7, #26]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d90b      	bls.n	8007b00 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8007ae8:	8b7b      	ldrh	r3, [r7, #26]
 8007aea:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007aec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007aee:	68ba      	ldr	r2, [r7, #8]
 8007af0:	8912      	ldrh	r2, [r2, #8]
 8007af2:	fb03 f202 	mul.w	r2, r3, r2
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	611a      	str	r2, [r3, #16]
 8007afa:	e001      	b.n	8007b00 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007afc:	2301      	movs	r3, #1
 8007afe:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	78db      	ldrb	r3, [r3, #3]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d007      	beq.n	8007b18 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007b0a:	68ba      	ldr	r2, [r7, #8]
 8007b0c:	8912      	ldrh	r2, [r2, #8]
 8007b0e:	fb03 f202 	mul.w	r2, r3, r2
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	611a      	str	r2, [r3, #16]
 8007b16:	e003      	b.n	8007b20 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	695a      	ldr	r2, [r3, #20]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	691b      	ldr	r3, [r3, #16]
 8007b24:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007b2a:	04d9      	lsls	r1, r3, #19
 8007b2c:	4b63      	ldr	r3, [pc, #396]	; (8007cbc <USB_HC_StartXfer+0x280>)
 8007b2e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b30:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	7a9b      	ldrb	r3, [r3, #10]
 8007b36:	075b      	lsls	r3, r3, #29
 8007b38:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b3c:	69f9      	ldr	r1, [r7, #28]
 8007b3e:	0148      	lsls	r0, r1, #5
 8007b40:	6a39      	ldr	r1, [r7, #32]
 8007b42:	4401      	add	r1, r0
 8007b44:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b48:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b4a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007b4c:	79fb      	ldrb	r3, [r7, #7]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d009      	beq.n	8007b66 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	68d9      	ldr	r1, [r3, #12]
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	015a      	lsls	r2, r3, #5
 8007b5a:	6a3b      	ldr	r3, [r7, #32]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b62:	460a      	mov	r2, r1
 8007b64:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007b66:	6a3b      	ldr	r3, [r7, #32]
 8007b68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	bf0c      	ite	eq
 8007b76:	2301      	moveq	r3, #1
 8007b78:	2300      	movne	r3, #0
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	6a3b      	ldr	r3, [r7, #32]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	69fa      	ldr	r2, [r7, #28]
 8007b8e:	0151      	lsls	r1, r2, #5
 8007b90:	6a3a      	ldr	r2, [r7, #32]
 8007b92:	440a      	add	r2, r1
 8007b94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b98:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007b9c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	015a      	lsls	r2, r3, #5
 8007ba2:	6a3b      	ldr	r3, [r7, #32]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	7e7b      	ldrb	r3, [r7, #25]
 8007bae:	075b      	lsls	r3, r3, #29
 8007bb0:	69f9      	ldr	r1, [r7, #28]
 8007bb2:	0148      	lsls	r0, r1, #5
 8007bb4:	6a39      	ldr	r1, [r7, #32]
 8007bb6:	4401      	add	r1, r0
 8007bb8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	015a      	lsls	r2, r3, #5
 8007bc4:	6a3b      	ldr	r3, [r7, #32]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007bd6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	78db      	ldrb	r3, [r3, #3]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d004      	beq.n	8007bea <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007be6:	613b      	str	r3, [r7, #16]
 8007be8:	e003      	b.n	8007bf2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007bf0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007bf8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	015a      	lsls	r2, r3, #5
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	4413      	add	r3, r2
 8007c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c06:	461a      	mov	r2, r3
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007c0c:	79fb      	ldrb	r3, [r7, #7]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d001      	beq.n	8007c16 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	e04e      	b.n	8007cb4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	78db      	ldrb	r3, [r3, #3]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d149      	bne.n	8007cb2 <USB_HC_StartXfer+0x276>
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d045      	beq.n	8007cb2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	79db      	ldrb	r3, [r3, #7]
 8007c2a:	2b03      	cmp	r3, #3
 8007c2c:	d830      	bhi.n	8007c90 <USB_HC_StartXfer+0x254>
 8007c2e:	a201      	add	r2, pc, #4	; (adr r2, 8007c34 <USB_HC_StartXfer+0x1f8>)
 8007c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c34:	08007c45 	.word	0x08007c45
 8007c38:	08007c69 	.word	0x08007c69
 8007c3c:	08007c45 	.word	0x08007c45
 8007c40:	08007c69 	.word	0x08007c69
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	3303      	adds	r3, #3
 8007c4a:	089b      	lsrs	r3, r3, #2
 8007c4c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007c4e:	8afa      	ldrh	r2, [r7, #22]
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d91c      	bls.n	8007c94 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	f043 0220 	orr.w	r2, r3, #32
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	619a      	str	r2, [r3, #24]
        }
        break;
 8007c66:	e015      	b.n	8007c94 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	3303      	adds	r3, #3
 8007c6e:	089b      	lsrs	r3, r3, #2
 8007c70:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007c72:	8afa      	ldrh	r2, [r7, #22]
 8007c74:	6a3b      	ldr	r3, [r7, #32]
 8007c76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d90a      	bls.n	8007c98 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	619a      	str	r2, [r3, #24]
        }
        break;
 8007c8e:	e003      	b.n	8007c98 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8007c90:	bf00      	nop
 8007c92:	e002      	b.n	8007c9a <USB_HC_StartXfer+0x25e>
        break;
 8007c94:	bf00      	nop
 8007c96:	e000      	b.n	8007c9a <USB_HC_StartXfer+0x25e>
        break;
 8007c98:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	68d9      	ldr	r1, [r3, #12]
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	785a      	ldrb	r2, [r3, #1]
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	2000      	movs	r0, #0
 8007caa:	9000      	str	r0, [sp, #0]
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f7ff fb31 	bl	8007314 <USB_WritePacket>
  }

  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3728      	adds	r7, #40	; 0x28
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	1ff80000 	.word	0x1ff80000

08007cc0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b085      	sub	sp, #20
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cd2:	695b      	ldr	r3, [r3, #20]
 8007cd4:	b29b      	uxth	r3, r3
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007ce2:	b480      	push	{r7}
 8007ce4:	b089      	sub	sp, #36	; 0x24
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
 8007cea:	460b      	mov	r3, r1
 8007cec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007cf2:	78fb      	ldrb	r3, [r7, #3]
 8007cf4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	015a      	lsls	r2, r3, #5
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	4413      	add	r3, r2
 8007d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	0c9b      	lsrs	r3, r3, #18
 8007d0a:	f003 0303 	and.w	r3, r3, #3
 8007d0e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	015a      	lsls	r2, r3, #5
 8007d14:	69fb      	ldr	r3, [r7, #28]
 8007d16:	4413      	add	r3, r2
 8007d18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	0fdb      	lsrs	r3, r3, #31
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	f003 0320 	and.w	r3, r3, #32
 8007d2e:	2b20      	cmp	r3, #32
 8007d30:	d104      	bne.n	8007d3c <USB_HC_Halt+0x5a>
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	e0c8      	b.n	8007ece <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d002      	beq.n	8007d48 <USB_HC_Halt+0x66>
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d163      	bne.n	8007e10 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	015a      	lsls	r2, r3, #5
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	4413      	add	r3, r2
 8007d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	69ba      	ldr	r2, [r7, #24]
 8007d58:	0151      	lsls	r1, r2, #5
 8007d5a:	69fa      	ldr	r2, [r7, #28]
 8007d5c:	440a      	add	r2, r1
 8007d5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d66:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f003 0320 	and.w	r3, r3, #32
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f040 80ab 	bne.w	8007ecc <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d7a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d133      	bne.n	8007dea <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	015a      	lsls	r2, r3, #5
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	4413      	add	r3, r2
 8007d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	69ba      	ldr	r2, [r7, #24]
 8007d92:	0151      	lsls	r1, r2, #5
 8007d94:	69fa      	ldr	r2, [r7, #28]
 8007d96:	440a      	add	r2, r1
 8007d98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007da0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	015a      	lsls	r2, r3, #5
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	4413      	add	r3, r2
 8007daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	69ba      	ldr	r2, [r7, #24]
 8007db2:	0151      	lsls	r1, r2, #5
 8007db4:	69fa      	ldr	r2, [r7, #28]
 8007db6:	440a      	add	r2, r1
 8007db8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007dbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007dc0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007dce:	d81d      	bhi.n	8007e0c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007de2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007de6:	d0ec      	beq.n	8007dc2 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007de8:	e070      	b.n	8007ecc <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	015a      	lsls	r2, r3, #5
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	4413      	add	r3, r2
 8007df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	69ba      	ldr	r2, [r7, #24]
 8007dfa:	0151      	lsls	r1, r2, #5
 8007dfc:	69fa      	ldr	r2, [r7, #28]
 8007dfe:	440a      	add	r2, r1
 8007e00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007e08:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e0a:	e05f      	b.n	8007ecc <USB_HC_Halt+0x1ea>
            break;
 8007e0c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e0e:	e05d      	b.n	8007ecc <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	69ba      	ldr	r2, [r7, #24]
 8007e20:	0151      	lsls	r1, r2, #5
 8007e22:	69fa      	ldr	r2, [r7, #28]
 8007e24:	440a      	add	r2, r1
 8007e26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e2e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d133      	bne.n	8007ea8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007e40:	69bb      	ldr	r3, [r7, #24]
 8007e42:	015a      	lsls	r2, r3, #5
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	4413      	add	r3, r2
 8007e48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	69ba      	ldr	r2, [r7, #24]
 8007e50:	0151      	lsls	r1, r2, #5
 8007e52:	69fa      	ldr	r2, [r7, #28]
 8007e54:	440a      	add	r2, r1
 8007e56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e5e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	015a      	lsls	r2, r3, #5
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	4413      	add	r3, r2
 8007e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	69ba      	ldr	r2, [r7, #24]
 8007e70:	0151      	lsls	r1, r2, #5
 8007e72:	69fa      	ldr	r2, [r7, #28]
 8007e74:	440a      	add	r2, r1
 8007e76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007e7e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3301      	adds	r3, #1
 8007e84:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e8c:	d81d      	bhi.n	8007eca <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	015a      	lsls	r2, r3, #5
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	4413      	add	r3, r2
 8007e96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ea0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ea4:	d0ec      	beq.n	8007e80 <USB_HC_Halt+0x19e>
 8007ea6:	e011      	b.n	8007ecc <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	015a      	lsls	r2, r3, #5
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	0151      	lsls	r1, r2, #5
 8007eba:	69fa      	ldr	r2, [r7, #28]
 8007ebc:	440a      	add	r2, r1
 8007ebe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ec2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	e000      	b.n	8007ecc <USB_HC_Halt+0x1ea>
          break;
 8007eca:	bf00      	nop
    }
  }

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3724      	adds	r7, #36	; 0x24
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
	...

08007edc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007eec:	78fb      	ldrb	r3, [r7, #3]
 8007eee:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	04da      	lsls	r2, r3, #19
 8007ef8:	4b15      	ldr	r3, [pc, #84]	; (8007f50 <USB_DoPing+0x74>)
 8007efa:	4013      	ands	r3, r2
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f08:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f0c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007f24:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f2c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	015a      	lsls	r2, r3, #5
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	4413      	add	r3, r2
 8007f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	371c      	adds	r7, #28
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	1ff80000 	.word	0x1ff80000

08007f54 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b088      	sub	sp, #32
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007f64:	2300      	movs	r3, #0
 8007f66:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f7ff f911 	bl	8007190 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f6e:	2110      	movs	r1, #16
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7ff f96b 	bl	800724c <USB_FlushTxFifo>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f7ff f997 	bl	80072b4 <USB_FlushRxFifo>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d001      	beq.n	8007f90 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007f90:	2300      	movs	r3, #0
 8007f92:	61bb      	str	r3, [r7, #24]
 8007f94:	e01f      	b.n	8007fd6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	015a      	lsls	r2, r3, #5
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	4413      	add	r3, r2
 8007f9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fac:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007fb4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007fbc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	015a      	lsls	r2, r3, #5
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fca:	461a      	mov	r2, r3
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	61bb      	str	r3, [r7, #24]
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	2b0f      	cmp	r3, #15
 8007fda:	d9dc      	bls.n	8007f96 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007fdc:	2300      	movs	r3, #0
 8007fde:	61bb      	str	r3, [r7, #24]
 8007fe0:	e034      	b.n	800804c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	015a      	lsls	r2, r3, #5
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	4413      	add	r3, r2
 8007fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ff8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008000:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008008:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	4413      	add	r3, r2
 8008012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008016:	461a      	mov	r2, r3
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	3301      	adds	r3, #1
 8008020:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008028:	d80c      	bhi.n	8008044 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	015a      	lsls	r2, r3, #5
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	4413      	add	r3, r2
 8008032:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800803c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008040:	d0ec      	beq.n	800801c <USB_StopHost+0xc8>
 8008042:	e000      	b.n	8008046 <USB_StopHost+0xf2>
        break;
 8008044:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	3301      	adds	r3, #1
 800804a:	61bb      	str	r3, [r7, #24]
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	2b0f      	cmp	r3, #15
 8008050:	d9c7      	bls.n	8007fe2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008058:	461a      	mov	r2, r3
 800805a:	f04f 33ff 	mov.w	r3, #4294967295
 800805e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f04f 32ff 	mov.w	r2, #4294967295
 8008066:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7ff f880 	bl	800716e <USB_EnableGlobalInt>

  return ret;
 800806e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3720      	adds	r7, #32
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008078:	b590      	push	{r4, r7, lr}
 800807a:	b089      	sub	sp, #36	; 0x24
 800807c:	af04      	add	r7, sp, #16
 800807e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008080:	2301      	movs	r3, #1
 8008082:	2202      	movs	r2, #2
 8008084:	2102      	movs	r1, #2
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fc66 	bl	8008958 <USBH_FindInterface>
 800808c:	4603      	mov	r3, r0
 800808e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008090:	7bfb      	ldrb	r3, [r7, #15]
 8008092:	2bff      	cmp	r3, #255	; 0xff
 8008094:	d002      	beq.n	800809c <USBH_CDC_InterfaceInit+0x24>
 8008096:	7bfb      	ldrb	r3, [r7, #15]
 8008098:	2b01      	cmp	r3, #1
 800809a:	d901      	bls.n	80080a0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800809c:	2302      	movs	r3, #2
 800809e:	e13d      	b.n	800831c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80080a0:	7bfb      	ldrb	r3, [r7, #15]
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fc3b 	bl	8008920 <USBH_SelectInterface>
 80080aa:	4603      	mov	r3, r0
 80080ac:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80080ae:	7bbb      	ldrb	r3, [r7, #14]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d001      	beq.n	80080b8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80080b4:	2302      	movs	r3, #2
 80080b6:	e131      	b.n	800831c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80080be:	2050      	movs	r0, #80	; 0x50
 80080c0:	f002 fb00 	bl	800a6c4 <malloc>
 80080c4:	4603      	mov	r3, r0
 80080c6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80080ce:	69db      	ldr	r3, [r3, #28]
 80080d0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80080d8:	2302      	movs	r3, #2
 80080da:	e11f      	b.n	800831c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80080dc:	2250      	movs	r2, #80	; 0x50
 80080de:	2100      	movs	r1, #0
 80080e0:	68b8      	ldr	r0, [r7, #8]
 80080e2:	f002 faff 	bl	800a6e4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80080e6:	7bfb      	ldrb	r3, [r7, #15]
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	211a      	movs	r1, #26
 80080ec:	fb01 f303 	mul.w	r3, r1, r3
 80080f0:	4413      	add	r3, r2
 80080f2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	b25b      	sxtb	r3, r3
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	da15      	bge.n	800812a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	211a      	movs	r1, #26
 8008104:	fb01 f303 	mul.w	r3, r1, r3
 8008108:	4413      	add	r3, r2
 800810a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800810e:	781a      	ldrb	r2, [r3, #0]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008114:	7bfb      	ldrb	r3, [r7, #15]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	211a      	movs	r1, #26
 800811a:	fb01 f303 	mul.w	r3, r1, r3
 800811e:	4413      	add	r3, r2
 8008120:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008124:	881a      	ldrh	r2, [r3, #0]
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	785b      	ldrb	r3, [r3, #1]
 800812e:	4619      	mov	r1, r3
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f001 ff2c 	bl	8009f8e <USBH_AllocPipe>
 8008136:	4603      	mov	r3, r0
 8008138:	461a      	mov	r2, r3
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	7819      	ldrb	r1, [r3, #0]
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	7858      	ldrb	r0, [r3, #1]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	8952      	ldrh	r2, [r2, #10]
 8008156:	9202      	str	r2, [sp, #8]
 8008158:	2203      	movs	r2, #3
 800815a:	9201      	str	r2, [sp, #4]
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	4623      	mov	r3, r4
 8008160:	4602      	mov	r2, r0
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f001 fee4 	bl	8009f30 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	2200      	movs	r2, #0
 800816e:	4619      	mov	r1, r3
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f002 f9f9 	bl	800a568 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008176:	2300      	movs	r3, #0
 8008178:	2200      	movs	r2, #0
 800817a:	210a      	movs	r1, #10
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 fbeb 	bl	8008958 <USBH_FindInterface>
 8008182:	4603      	mov	r3, r0
 8008184:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008186:	7bfb      	ldrb	r3, [r7, #15]
 8008188:	2bff      	cmp	r3, #255	; 0xff
 800818a:	d002      	beq.n	8008192 <USBH_CDC_InterfaceInit+0x11a>
 800818c:	7bfb      	ldrb	r3, [r7, #15]
 800818e:	2b01      	cmp	r3, #1
 8008190:	d901      	bls.n	8008196 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008192:	2302      	movs	r3, #2
 8008194:	e0c2      	b.n	800831c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008196:	7bfb      	ldrb	r3, [r7, #15]
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	211a      	movs	r1, #26
 800819c:	fb01 f303 	mul.w	r3, r1, r3
 80081a0:	4413      	add	r3, r2
 80081a2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	b25b      	sxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	da16      	bge.n	80081dc <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80081ae:	7bfb      	ldrb	r3, [r7, #15]
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	211a      	movs	r1, #26
 80081b4:	fb01 f303 	mul.w	r3, r1, r3
 80081b8:	4413      	add	r3, r2
 80081ba:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80081be:	781a      	ldrb	r2, [r3, #0]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80081c4:	7bfb      	ldrb	r3, [r7, #15]
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	211a      	movs	r1, #26
 80081ca:	fb01 f303 	mul.w	r3, r1, r3
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80081d4:	881a      	ldrh	r2, [r3, #0]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	835a      	strh	r2, [r3, #26]
 80081da:	e015      	b.n	8008208 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80081dc:	7bfb      	ldrb	r3, [r7, #15]
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	211a      	movs	r1, #26
 80081e2:	fb01 f303 	mul.w	r3, r1, r3
 80081e6:	4413      	add	r3, r2
 80081e8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80081ec:	781a      	ldrb	r2, [r3, #0]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	211a      	movs	r1, #26
 80081f8:	fb01 f303 	mul.w	r3, r1, r3
 80081fc:	4413      	add	r3, r2
 80081fe:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008202:	881a      	ldrh	r2, [r3, #0]
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008208:	7bfb      	ldrb	r3, [r7, #15]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	211a      	movs	r1, #26
 800820e:	fb01 f303 	mul.w	r3, r1, r3
 8008212:	4413      	add	r3, r2
 8008214:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	b25b      	sxtb	r3, r3
 800821c:	2b00      	cmp	r3, #0
 800821e:	da16      	bge.n	800824e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008220:	7bfb      	ldrb	r3, [r7, #15]
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	211a      	movs	r1, #26
 8008226:	fb01 f303 	mul.w	r3, r1, r3
 800822a:	4413      	add	r3, r2
 800822c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008230:	781a      	ldrb	r2, [r3, #0]
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008236:	7bfb      	ldrb	r3, [r7, #15]
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	211a      	movs	r1, #26
 800823c:	fb01 f303 	mul.w	r3, r1, r3
 8008240:	4413      	add	r3, r2
 8008242:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008246:	881a      	ldrh	r2, [r3, #0]
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	835a      	strh	r2, [r3, #26]
 800824c:	e015      	b.n	800827a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800824e:	7bfb      	ldrb	r3, [r7, #15]
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	211a      	movs	r1, #26
 8008254:	fb01 f303 	mul.w	r3, r1, r3
 8008258:	4413      	add	r3, r2
 800825a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800825e:	781a      	ldrb	r2, [r3, #0]
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008264:	7bfb      	ldrb	r3, [r7, #15]
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	211a      	movs	r1, #26
 800826a:	fb01 f303 	mul.w	r3, r1, r3
 800826e:	4413      	add	r3, r2
 8008270:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008274:	881a      	ldrh	r2, [r3, #0]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	7b9b      	ldrb	r3, [r3, #14]
 800827e:	4619      	mov	r1, r3
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f001 fe84 	bl	8009f8e <USBH_AllocPipe>
 8008286:	4603      	mov	r3, r0
 8008288:	461a      	mov	r2, r3
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	7bdb      	ldrb	r3, [r3, #15]
 8008292:	4619      	mov	r1, r3
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f001 fe7a 	bl	8009f8e <USBH_AllocPipe>
 800829a:	4603      	mov	r3, r0
 800829c:	461a      	mov	r2, r3
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	7b59      	ldrb	r1, [r3, #13]
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	7b98      	ldrb	r0, [r3, #14]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80082b6:	68ba      	ldr	r2, [r7, #8]
 80082b8:	8b12      	ldrh	r2, [r2, #24]
 80082ba:	9202      	str	r2, [sp, #8]
 80082bc:	2202      	movs	r2, #2
 80082be:	9201      	str	r2, [sp, #4]
 80082c0:	9300      	str	r3, [sp, #0]
 80082c2:	4623      	mov	r3, r4
 80082c4:	4602      	mov	r2, r0
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f001 fe32 	bl	8009f30 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	7b19      	ldrb	r1, [r3, #12]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	7bd8      	ldrb	r0, [r3, #15]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80082e0:	68ba      	ldr	r2, [r7, #8]
 80082e2:	8b52      	ldrh	r2, [r2, #26]
 80082e4:	9202      	str	r2, [sp, #8]
 80082e6:	2202      	movs	r2, #2
 80082e8:	9201      	str	r2, [sp, #4]
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	4623      	mov	r3, r4
 80082ee:	4602      	mov	r2, r0
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 fe1d 	bl	8009f30 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	7b5b      	ldrb	r3, [r3, #13]
 8008302:	2200      	movs	r2, #0
 8008304:	4619      	mov	r1, r3
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f002 f92e 	bl	800a568 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	7b1b      	ldrb	r3, [r3, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	4619      	mov	r1, r3
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f002 f927 	bl	800a568 <USBH_LL_SetToggle>

  return USBH_OK;
 800831a:	2300      	movs	r3, #0
}
 800831c:	4618      	mov	r0, r3
 800831e:	3714      	adds	r7, #20
 8008320:	46bd      	mov	sp, r7
 8008322:	bd90      	pop	{r4, r7, pc}

08008324 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008332:	69db      	ldr	r3, [r3, #28]
 8008334:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00e      	beq.n	800835c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	4619      	mov	r1, r3
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f001 fe12 	bl	8009f6e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	4619      	mov	r1, r3
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f001 fe3d 	bl	8009fd0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	7b1b      	ldrb	r3, [r3, #12]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00e      	beq.n	8008382 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	7b1b      	ldrb	r3, [r3, #12]
 8008368:	4619      	mov	r1, r3
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f001 fdff 	bl	8009f6e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	7b1b      	ldrb	r3, [r3, #12]
 8008374:	4619      	mov	r1, r3
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f001 fe2a 	bl	8009fd0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	7b5b      	ldrb	r3, [r3, #13]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00e      	beq.n	80083a8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	7b5b      	ldrb	r3, [r3, #13]
 800838e:	4619      	mov	r1, r3
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f001 fdec 	bl	8009f6e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	7b5b      	ldrb	r3, [r3, #13]
 800839a:	4619      	mov	r1, r3
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f001 fe17 	bl	8009fd0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80083ae:	69db      	ldr	r3, [r3, #28]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00b      	beq.n	80083cc <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80083ba:	69db      	ldr	r3, [r3, #28]
 80083bc:	4618      	mov	r0, r3
 80083be:	f002 f989 	bl	800a6d4 <free>
    phost->pActiveClass->pData = 0U;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80083c8:	2200      	movs	r2, #0
 80083ca:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b084      	sub	sp, #16
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80083e4:	69db      	ldr	r3, [r3, #28]
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	3340      	adds	r3, #64	; 0x40
 80083ec:	4619      	mov	r1, r3
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 f8b1 	bl	8008556 <GetLineCoding>
 80083f4:	4603      	mov	r3, r0
 80083f6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80083f8:	7afb      	ldrb	r3, [r7, #11]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d105      	bne.n	800840a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008404:	2102      	movs	r1, #2
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800840a:	7afb      	ldrb	r3, [r7, #11]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b084      	sub	sp, #16
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800841c:	2301      	movs	r3, #1
 800841e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008420:	2300      	movs	r3, #0
 8008422:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800842a:	69db      	ldr	r3, [r3, #28]
 800842c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008434:	2b04      	cmp	r3, #4
 8008436:	d877      	bhi.n	8008528 <USBH_CDC_Process+0x114>
 8008438:	a201      	add	r2, pc, #4	; (adr r2, 8008440 <USBH_CDC_Process+0x2c>)
 800843a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800843e:	bf00      	nop
 8008440:	08008455 	.word	0x08008455
 8008444:	0800845b 	.word	0x0800845b
 8008448:	0800848b 	.word	0x0800848b
 800844c:	080084ff 	.word	0x080084ff
 8008450:	0800850d 	.word	0x0800850d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008454:	2300      	movs	r3, #0
 8008456:	73fb      	strb	r3, [r7, #15]
      break;
 8008458:	e06d      	b.n	8008536 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800845e:	4619      	mov	r1, r3
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 f897 	bl	8008594 <SetLineCoding>
 8008466:	4603      	mov	r3, r0
 8008468:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800846a:	7bbb      	ldrb	r3, [r7, #14]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d104      	bne.n	800847a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2202      	movs	r2, #2
 8008474:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008478:	e058      	b.n	800852c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800847a:	7bbb      	ldrb	r3, [r7, #14]
 800847c:	2b01      	cmp	r3, #1
 800847e:	d055      	beq.n	800852c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2204      	movs	r2, #4
 8008484:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008488:	e050      	b.n	800852c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	3340      	adds	r3, #64	; 0x40
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f860 	bl	8008556 <GetLineCoding>
 8008496:	4603      	mov	r3, r0
 8008498:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800849a:	7bbb      	ldrb	r3, [r7, #14]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d126      	bne.n	80084ee <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084b2:	791b      	ldrb	r3, [r3, #4]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d13b      	bne.n	8008530 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084c2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d133      	bne.n	8008530 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084d2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d12b      	bne.n	8008530 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084e0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d124      	bne.n	8008530 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f958 	bl	800879c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80084ec:	e020      	b.n	8008530 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80084ee:	7bbb      	ldrb	r3, [r7, #14]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d01d      	beq.n	8008530 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2204      	movs	r2, #4
 80084f8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80084fc:	e018      	b.n	8008530 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 f867 	bl	80085d2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 f8da 	bl	80086be <CDC_ProcessReception>
      break;
 800850a:	e014      	b.n	8008536 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800850c:	2100      	movs	r1, #0
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 ffef 	bl	80094f2 <USBH_ClrFeature>
 8008514:	4603      	mov	r3, r0
 8008516:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008518:	7bbb      	ldrb	r3, [r7, #14]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10a      	bne.n	8008534 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8008526:	e005      	b.n	8008534 <USBH_CDC_Process+0x120>

    default:
      break;
 8008528:	bf00      	nop
 800852a:	e004      	b.n	8008536 <USBH_CDC_Process+0x122>
      break;
 800852c:	bf00      	nop
 800852e:	e002      	b.n	8008536 <USBH_CDC_Process+0x122>
      break;
 8008530:	bf00      	nop
 8008532:	e000      	b.n	8008536 <USBH_CDC_Process+0x122>
      break;
 8008534:	bf00      	nop

  }

  return status;
 8008536:	7bfb      	ldrb	r3, [r7, #15]
}
 8008538:	4618      	mov	r0, r3
 800853a:	3710      	adds	r7, #16
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	370c      	adds	r7, #12
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr

08008556 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b082      	sub	sp, #8
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
 800855e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	22a1      	movs	r2, #161	; 0xa1
 8008564:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2221      	movs	r2, #33	; 0x21
 800856a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2207      	movs	r2, #7
 800857c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2207      	movs	r2, #7
 8008582:	4619      	mov	r1, r3
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f001 fa81 	bl	8009a8c <USBH_CtlReq>
 800858a:	4603      	mov	r3, r0
}
 800858c:	4618      	mov	r0, r3
 800858e:	3708      	adds	r7, #8
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2221      	movs	r2, #33	; 0x21
 80085a2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2220      	movs	r2, #32
 80085a8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2207      	movs	r2, #7
 80085ba:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	2207      	movs	r2, #7
 80085c0:	4619      	mov	r1, r3
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f001 fa62 	bl	8009a8c <USBH_CtlReq>
 80085c8:	4603      	mov	r3, r0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3708      	adds	r7, #8
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b086      	sub	sp, #24
 80085d6:	af02      	add	r7, sp, #8
 80085d8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80085e0:	69db      	ldr	r3, [r3, #28]
 80085e2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80085e4:	2300      	movs	r3, #0
 80085e6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d002      	beq.n	80085f8 <CDC_ProcessTransmission+0x26>
 80085f2:	2b02      	cmp	r3, #2
 80085f4:	d023      	beq.n	800863e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80085f6:	e05e      	b.n	80086b6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	8b12      	ldrh	r2, [r2, #24]
 8008600:	4293      	cmp	r3, r2
 8008602:	d90b      	bls.n	800861c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	69d9      	ldr	r1, [r3, #28]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	8b1a      	ldrh	r2, [r3, #24]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	7b5b      	ldrb	r3, [r3, #13]
 8008610:	2001      	movs	r0, #1
 8008612:	9000      	str	r0, [sp, #0]
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f001 fc48 	bl	8009eaa <USBH_BulkSendData>
 800861a:	e00b      	b.n	8008634 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8008624:	b29a      	uxth	r2, r3
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	7b5b      	ldrb	r3, [r3, #13]
 800862a:	2001      	movs	r0, #1
 800862c:	9000      	str	r0, [sp, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f001 fc3b 	bl	8009eaa <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2202      	movs	r2, #2
 8008638:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800863c:	e03b      	b.n	80086b6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	7b5b      	ldrb	r3, [r3, #13]
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f001 ff65 	bl	800a514 <USBH_LL_GetURBState>
 800864a:	4603      	mov	r3, r0
 800864c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800864e:	7afb      	ldrb	r3, [r7, #11]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d128      	bne.n	80086a6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	8b12      	ldrh	r2, [r2, #24]
 800865c:	4293      	cmp	r3, r2
 800865e:	d90e      	bls.n	800867e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	8b12      	ldrh	r2, [r2, #24]
 8008668:	1a9a      	subs	r2, r3, r2
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	69db      	ldr	r3, [r3, #28]
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	8b12      	ldrh	r2, [r2, #24]
 8008676:	441a      	add	r2, r3
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	61da      	str	r2, [r3, #28]
 800867c:	e002      	b.n	8008684 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2200      	movs	r2, #0
 8008682:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008688:	2b00      	cmp	r3, #0
 800868a:	d004      	beq.n	8008696 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008694:	e00e      	b.n	80086b4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2200      	movs	r2, #0
 800869a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f868 	bl	8008774 <USBH_CDC_TransmitCallback>
      break;
 80086a4:	e006      	b.n	80086b4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80086a6:	7afb      	ldrb	r3, [r7, #11]
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d103      	bne.n	80086b4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80086b4:	bf00      	nop
  }
}
 80086b6:	bf00      	nop
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b086      	sub	sp, #24
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80086d0:	2300      	movs	r3, #0
 80086d2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80086da:	2b03      	cmp	r3, #3
 80086dc:	d002      	beq.n	80086e4 <CDC_ProcessReception+0x26>
 80086de:	2b04      	cmp	r3, #4
 80086e0:	d00e      	beq.n	8008700 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80086e2:	e043      	b.n	800876c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	6a19      	ldr	r1, [r3, #32]
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	8b5a      	ldrh	r2, [r3, #26]
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	7b1b      	ldrb	r3, [r3, #12]
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f001 fbff 	bl	8009ef4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	2204      	movs	r2, #4
 80086fa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80086fe:	e035      	b.n	800876c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	7b1b      	ldrb	r3, [r3, #12]
 8008704:	4619      	mov	r1, r3
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 ff04 	bl	800a514 <USBH_LL_GetURBState>
 800870c:	4603      	mov	r3, r0
 800870e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008710:	7cfb      	ldrb	r3, [r7, #19]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d129      	bne.n	800876a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	7b1b      	ldrb	r3, [r3, #12]
 800871a:	4619      	mov	r1, r3
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f001 fe67 	bl	800a3f0 <USBH_LL_GetLastXferSize>
 8008722:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	429a      	cmp	r2, r3
 800872c:	d016      	beq.n	800875c <CDC_ProcessReception+0x9e>
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	8b5b      	ldrh	r3, [r3, #26]
 8008732:	461a      	mov	r2, r3
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	4293      	cmp	r3, r2
 8008738:	d910      	bls.n	800875c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	1ad2      	subs	r2, r2, r3
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	6a1a      	ldr	r2, [r3, #32]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	441a      	add	r2, r3
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	2203      	movs	r2, #3
 8008756:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800875a:	e006      	b.n	800876a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2200      	movs	r2, #0
 8008760:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 f80f 	bl	8008788 <USBH_CDC_ReceiveCallback>
      break;
 800876a:	bf00      	nop
  }
}
 800876c:	bf00      	nop
 800876e:	3718      	adds	r7, #24
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800877c:	bf00      	nop
 800877e:	370c      	adds	r7, #12
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	4613      	mov	r3, r2
 80087bc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d101      	bne.n	80087c8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80087c4:	2302      	movs	r3, #2
 80087c6:	e029      	b.n	800881c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	79fa      	ldrb	r2, [r7, #7]
 80087cc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2200      	movs	r2, #0
 80087dc:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f000 f81f 	bl	8008824 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2200      	movs	r2, #0
 8008802:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d003      	beq.n	8008814 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	68ba      	ldr	r2, [r7, #8]
 8008810:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f001 fd2d 	bl	800a274 <USBH_LL_Init>

  return USBH_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800882c:	2300      	movs	r3, #0
 800882e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008830:	2300      	movs	r3, #0
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	e009      	b.n	800884a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	33e0      	adds	r3, #224	; 0xe0
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	2200      	movs	r2, #0
 8008842:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	3301      	adds	r3, #1
 8008848:	60fb      	str	r3, [r7, #12]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2b0f      	cmp	r3, #15
 800884e:	d9f2      	bls.n	8008836 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008850:	2300      	movs	r3, #0
 8008852:	60fb      	str	r3, [r7, #12]
 8008854:	e009      	b.n	800886a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008856:	687a      	ldr	r2, [r7, #4]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	4413      	add	r3, r2
 800885c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008860:	2200      	movs	r2, #0
 8008862:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	60fb      	str	r3, [r7, #12]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008870:	d3f1      	bcc.n	8008856 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2201      	movs	r2, #1
 8008882:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2240      	movs	r2, #64	; 0x40
 8008896:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3714      	adds	r7, #20
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80088d6:	2300      	movs	r3, #0
 80088d8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d016      	beq.n	800890e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d10e      	bne.n	8008908 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80088f0:	1c59      	adds	r1, r3, #1
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	33de      	adds	r3, #222	; 0xde
 80088fc:	6839      	ldr	r1, [r7, #0]
 80088fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008902:	2300      	movs	r3, #0
 8008904:	73fb      	strb	r3, [r7, #15]
 8008906:	e004      	b.n	8008912 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008908:	2302      	movs	r3, #2
 800890a:	73fb      	strb	r3, [r7, #15]
 800890c:	e001      	b.n	8008912 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800890e:	2302      	movs	r3, #2
 8008910:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008912:	7bfb      	ldrb	r3, [r7, #15]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3714      	adds	r7, #20
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	460b      	mov	r3, r1
 800892a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8008936:	78fa      	ldrb	r2, [r7, #3]
 8008938:	429a      	cmp	r2, r3
 800893a:	d204      	bcs.n	8008946 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	78fa      	ldrb	r2, [r7, #3]
 8008940:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8008944:	e001      	b.n	800894a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008946:	2302      	movs	r3, #2
 8008948:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800894a:	7bfb      	ldrb	r3, [r7, #15]
}
 800894c:	4618      	mov	r0, r3
 800894e:	3714      	adds	r7, #20
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008958:	b480      	push	{r7}
 800895a:	b087      	sub	sp, #28
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	4608      	mov	r0, r1
 8008962:	4611      	mov	r1, r2
 8008964:	461a      	mov	r2, r3
 8008966:	4603      	mov	r3, r0
 8008968:	70fb      	strb	r3, [r7, #3]
 800896a:	460b      	mov	r3, r1
 800896c:	70bb      	strb	r3, [r7, #2]
 800896e:	4613      	mov	r3, r2
 8008970:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008976:	2300      	movs	r3, #0
 8008978:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008980:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008982:	e025      	b.n	80089d0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008984:	7dfb      	ldrb	r3, [r7, #23]
 8008986:	221a      	movs	r2, #26
 8008988:	fb02 f303 	mul.w	r3, r2, r3
 800898c:	3308      	adds	r3, #8
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	4413      	add	r3, r2
 8008992:	3302      	adds	r3, #2
 8008994:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	795b      	ldrb	r3, [r3, #5]
 800899a:	78fa      	ldrb	r2, [r7, #3]
 800899c:	429a      	cmp	r2, r3
 800899e:	d002      	beq.n	80089a6 <USBH_FindInterface+0x4e>
 80089a0:	78fb      	ldrb	r3, [r7, #3]
 80089a2:	2bff      	cmp	r3, #255	; 0xff
 80089a4:	d111      	bne.n	80089ca <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80089aa:	78ba      	ldrb	r2, [r7, #2]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d002      	beq.n	80089b6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80089b0:	78bb      	ldrb	r3, [r7, #2]
 80089b2:	2bff      	cmp	r3, #255	; 0xff
 80089b4:	d109      	bne.n	80089ca <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80089ba:	787a      	ldrb	r2, [r7, #1]
 80089bc:	429a      	cmp	r2, r3
 80089be:	d002      	beq.n	80089c6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80089c0:	787b      	ldrb	r3, [r7, #1]
 80089c2:	2bff      	cmp	r3, #255	; 0xff
 80089c4:	d101      	bne.n	80089ca <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80089c6:	7dfb      	ldrb	r3, [r7, #23]
 80089c8:	e006      	b.n	80089d8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80089ca:	7dfb      	ldrb	r3, [r7, #23]
 80089cc:	3301      	adds	r3, #1
 80089ce:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80089d0:	7dfb      	ldrb	r3, [r7, #23]
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d9d6      	bls.n	8008984 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80089d6:	23ff      	movs	r3, #255	; 0xff
}
 80089d8:	4618      	mov	r0, r3
 80089da:	371c      	adds	r7, #28
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b082      	sub	sp, #8
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f001 fc87 	bl	800a300 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80089f2:	2101      	movs	r1, #1
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f001 fda0 	bl	800a53a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3708      	adds	r7, #8
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b088      	sub	sp, #32
 8008a08:	af04      	add	r7, sp, #16
 8008a0a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008a0c:	2302      	movs	r3, #2
 8008a0e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008a10:	2300      	movs	r3, #0
 8008a12:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d102      	bne.n	8008a26 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2203      	movs	r2, #3
 8008a24:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b0b      	cmp	r3, #11
 8008a2e:	f200 81be 	bhi.w	8008dae <USBH_Process+0x3aa>
 8008a32:	a201      	add	r2, pc, #4	; (adr r2, 8008a38 <USBH_Process+0x34>)
 8008a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a38:	08008a69 	.word	0x08008a69
 8008a3c:	08008a9b 	.word	0x08008a9b
 8008a40:	08008b03 	.word	0x08008b03
 8008a44:	08008d49 	.word	0x08008d49
 8008a48:	08008daf 	.word	0x08008daf
 8008a4c:	08008ba7 	.word	0x08008ba7
 8008a50:	08008cef 	.word	0x08008cef
 8008a54:	08008bdd 	.word	0x08008bdd
 8008a58:	08008bfd 	.word	0x08008bfd
 8008a5c:	08008c1d 	.word	0x08008c1d
 8008a60:	08008c61 	.word	0x08008c61
 8008a64:	08008d31 	.word	0x08008d31
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f000 819e 	beq.w	8008db2 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008a7c:	20c8      	movs	r0, #200	; 0xc8
 8008a7e:	f001 fda3 	bl	800a5c8 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f001 fc99 	bl	800a3ba <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008a98:	e18b      	b.n	8008db2 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d107      	bne.n	8008ab4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2202      	movs	r2, #2
 8008ab0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008ab2:	e18d      	b.n	8008dd0 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008aba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008abe:	d914      	bls.n	8008aea <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	b2da      	uxtb	r2, r3
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008ad6:	2b03      	cmp	r3, #3
 8008ad8:	d903      	bls.n	8008ae2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	220d      	movs	r2, #13
 8008ade:	701a      	strb	r2, [r3, #0]
      break;
 8008ae0:	e176      	b.n	8008dd0 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	701a      	strb	r2, [r3, #0]
      break;
 8008ae8:	e172      	b.n	8008dd0 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008af0:	f103 020a 	add.w	r2, r3, #10
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8008afa:	200a      	movs	r0, #10
 8008afc:	f001 fd64 	bl	800a5c8 <USBH_Delay>
      break;
 8008b00:	e166      	b.n	8008dd0 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d005      	beq.n	8008b18 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008b12:	2104      	movs	r1, #4
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008b18:	2064      	movs	r0, #100	; 0x64
 8008b1a:	f001 fd55 	bl	800a5c8 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f001 fc24 	bl	800a36c <USBH_LL_GetSpeed>
 8008b24:	4603      	mov	r3, r0
 8008b26:	461a      	mov	r2, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2205      	movs	r2, #5
 8008b32:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008b34:	2100      	movs	r1, #0
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f001 fa29 	bl	8009f8e <USBH_AllocPipe>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	461a      	mov	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008b44:	2180      	movs	r1, #128	; 0x80
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f001 fa21 	bl	8009f8e <USBH_AllocPipe>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	461a      	mov	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	7919      	ldrb	r1, [r3, #4]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008b68:	b292      	uxth	r2, r2
 8008b6a:	9202      	str	r2, [sp, #8]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	9201      	str	r2, [sp, #4]
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	4603      	mov	r3, r0
 8008b74:	2280      	movs	r2, #128	; 0x80
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f001 f9da 	bl	8009f30 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	7959      	ldrb	r1, [r3, #5]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008b90:	b292      	uxth	r2, r2
 8008b92:	9202      	str	r2, [sp, #8]
 8008b94:	2200      	movs	r2, #0
 8008b96:	9201      	str	r2, [sp, #4]
 8008b98:	9300      	str	r3, [sp, #0]
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f001 f9c6 	bl	8009f30 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008ba4:	e114      	b.n	8008dd0 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f918 	bl	8008ddc <USBH_HandleEnum>
 8008bac:	4603      	mov	r3, r0
 8008bae:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008bb0:	7bbb      	ldrb	r3, [r7, #14]
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	f040 80fe 	bne.w	8008db6 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d103      	bne.n	8008bd4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2208      	movs	r2, #8
 8008bd0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008bd2:	e0f0      	b.n	8008db6 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2207      	movs	r2, #7
 8008bd8:	701a      	strb	r2, [r3, #0]
      break;
 8008bda:	e0ec      	b.n	8008db6 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 80e9 	beq.w	8008dba <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008bee:	2101      	movs	r1, #1
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2208      	movs	r2, #8
 8008bf8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008bfa:	e0de      	b.n	8008dba <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	4619      	mov	r1, r3
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 fc2c 	bl	8009464 <USBH_SetCfg>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	f040 80d5 	bne.w	8008dbe <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2209      	movs	r2, #9
 8008c18:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008c1a:	e0d0      	b.n	8008dbe <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d016      	beq.n	8008c58 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008c2a:	2101      	movs	r1, #1
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 fc3c 	bl	80094aa <USBH_SetFeature>
 8008c32:	4603      	mov	r3, r0
 8008c34:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008c36:	7bbb      	ldrb	r3, [r7, #14]
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d103      	bne.n	8008c46 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	220a      	movs	r2, #10
 8008c42:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008c44:	e0bd      	b.n	8008dc2 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8008c46:	7bbb      	ldrb	r3, [r7, #14]
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	2b03      	cmp	r3, #3
 8008c4c:	f040 80b9 	bne.w	8008dc2 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	220a      	movs	r2, #10
 8008c54:	701a      	strb	r2, [r3, #0]
      break;
 8008c56:	e0b4      	b.n	8008dc2 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	220a      	movs	r2, #10
 8008c5c:	701a      	strb	r2, [r3, #0]
      break;
 8008c5e:	e0b0      	b.n	8008dc2 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f000 80ad 	beq.w	8008dc6 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008c74:	2300      	movs	r3, #0
 8008c76:	73fb      	strb	r3, [r7, #15]
 8008c78:	e016      	b.n	8008ca8 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008c7a:	7bfa      	ldrb	r2, [r7, #15]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	32de      	adds	r2, #222	; 0xde
 8008c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c84:	791a      	ldrb	r2, [r3, #4]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d108      	bne.n	8008ca2 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008c90:	7bfa      	ldrb	r2, [r7, #15]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	32de      	adds	r2, #222	; 0xde
 8008c96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8008ca0:	e005      	b.n	8008cae <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	73fb      	strb	r3, [r7, #15]
 8008ca8:	7bfb      	ldrb	r3, [r7, #15]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d0e5      	beq.n	8008c7a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d016      	beq.n	8008ce6 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	4798      	blx	r3
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d109      	bne.n	8008cde <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2206      	movs	r2, #6
 8008cce:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008cd6:	2103      	movs	r1, #3
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008cdc:	e073      	b.n	8008dc6 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	220d      	movs	r2, #13
 8008ce2:	701a      	strb	r2, [r3, #0]
      break;
 8008ce4:	e06f      	b.n	8008dc6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	220d      	movs	r2, #13
 8008cea:	701a      	strb	r2, [r3, #0]
      break;
 8008cec:	e06b      	b.n	8008dc6 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d017      	beq.n	8008d28 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	4798      	blx	r3
 8008d04:	4603      	mov	r3, r0
 8008d06:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008d08:	7bbb      	ldrb	r3, [r7, #14]
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d103      	bne.n	8008d18 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	220b      	movs	r2, #11
 8008d14:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008d16:	e058      	b.n	8008dca <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8008d18:	7bbb      	ldrb	r3, [r7, #14]
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	2b02      	cmp	r3, #2
 8008d1e:	d154      	bne.n	8008dca <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	220d      	movs	r2, #13
 8008d24:	701a      	strb	r2, [r3, #0]
      break;
 8008d26:	e050      	b.n	8008dca <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	220d      	movs	r2, #13
 8008d2c:	701a      	strb	r2, [r3, #0]
      break;
 8008d2e:	e04c      	b.n	8008dca <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d049      	beq.n	8008dce <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	4798      	blx	r3
      }
      break;
 8008d46:	e042      	b.n	8008dce <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f7ff fd67 	bl	8008824 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d009      	beq.n	8008d74 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d005      	beq.n	8008d8a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008d84:	2105      	movs	r1, #5
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d107      	bne.n	8008da6 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f7ff fe20 	bl	80089e4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008da4:	e014      	b.n	8008dd0 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f001 faaa 	bl	800a300 <USBH_LL_Start>
      break;
 8008dac:	e010      	b.n	8008dd0 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8008dae:	bf00      	nop
 8008db0:	e00e      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008db2:	bf00      	nop
 8008db4:	e00c      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008db6:	bf00      	nop
 8008db8:	e00a      	b.n	8008dd0 <USBH_Process+0x3cc>
    break;
 8008dba:	bf00      	nop
 8008dbc:	e008      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008dbe:	bf00      	nop
 8008dc0:	e006      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008dc2:	bf00      	nop
 8008dc4:	e004      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008dc6:	bf00      	nop
 8008dc8:	e002      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008dca:	bf00      	nop
 8008dcc:	e000      	b.n	8008dd0 <USBH_Process+0x3cc>
      break;
 8008dce:	bf00      	nop
  }
  return USBH_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3710      	adds	r7, #16
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop

08008ddc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b088      	sub	sp, #32
 8008de0:	af04      	add	r7, sp, #16
 8008de2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008de4:	2301      	movs	r3, #1
 8008de6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008de8:	2301      	movs	r3, #1
 8008dea:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	785b      	ldrb	r3, [r3, #1]
 8008df0:	2b07      	cmp	r3, #7
 8008df2:	f200 81c1 	bhi.w	8009178 <USBH_HandleEnum+0x39c>
 8008df6:	a201      	add	r2, pc, #4	; (adr r2, 8008dfc <USBH_HandleEnum+0x20>)
 8008df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfc:	08008e1d 	.word	0x08008e1d
 8008e00:	08008edb 	.word	0x08008edb
 8008e04:	08008f45 	.word	0x08008f45
 8008e08:	08008fd3 	.word	0x08008fd3
 8008e0c:	0800903d 	.word	0x0800903d
 8008e10:	080090ad 	.word	0x080090ad
 8008e14:	080090f3 	.word	0x080090f3
 8008e18:	08009139 	.word	0x08009139
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008e1c:	2108      	movs	r1, #8
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 fa50 	bl	80092c4 <USBH_Get_DevDesc>
 8008e24:	4603      	mov	r3, r0
 8008e26:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008e28:	7bbb      	ldrb	r3, [r7, #14]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d130      	bne.n	8008e90 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	7919      	ldrb	r1, [r3, #4]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008e52:	b292      	uxth	r2, r2
 8008e54:	9202      	str	r2, [sp, #8]
 8008e56:	2200      	movs	r2, #0
 8008e58:	9201      	str	r2, [sp, #4]
 8008e5a:	9300      	str	r3, [sp, #0]
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2280      	movs	r2, #128	; 0x80
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f001 f865 	bl	8009f30 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	7959      	ldrb	r1, [r3, #5]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008e7a:	b292      	uxth	r2, r2
 8008e7c:	9202      	str	r2, [sp, #8]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	9201      	str	r2, [sp, #4]
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	4603      	mov	r3, r0
 8008e86:	2200      	movs	r2, #0
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f001 f851 	bl	8009f30 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008e8e:	e175      	b.n	800917c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e90:	7bbb      	ldrb	r3, [r7, #14]
 8008e92:	2b03      	cmp	r3, #3
 8008e94:	f040 8172 	bne.w	800917c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	b2da      	uxtb	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008eae:	2b03      	cmp	r3, #3
 8008eb0:	d903      	bls.n	8008eba <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	220d      	movs	r2, #13
 8008eb6:	701a      	strb	r2, [r3, #0]
      break;
 8008eb8:	e160      	b.n	800917c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	795b      	ldrb	r3, [r3, #5]
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f001 f885 	bl	8009fd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	791b      	ldrb	r3, [r3, #4]
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f001 f87f 	bl	8009fd0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	701a      	strb	r2, [r3, #0]
      break;
 8008ed8:	e150      	b.n	800917c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008eda:	2112      	movs	r1, #18
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 f9f1 	bl	80092c4 <USBH_Get_DevDesc>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ee6:	7bbb      	ldrb	r3, [r7, #14]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d103      	bne.n	8008ef4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2202      	movs	r2, #2
 8008ef0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008ef2:	e145      	b.n	8009180 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ef4:	7bbb      	ldrb	r3, [r7, #14]
 8008ef6:	2b03      	cmp	r3, #3
 8008ef8:	f040 8142 	bne.w	8009180 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008f02:	3301      	adds	r3, #1
 8008f04:	b2da      	uxtb	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008f12:	2b03      	cmp	r3, #3
 8008f14:	d903      	bls.n	8008f1e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	220d      	movs	r2, #13
 8008f1a:	701a      	strb	r2, [r3, #0]
      break;
 8008f1c:	e130      	b.n	8009180 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	795b      	ldrb	r3, [r3, #5]
 8008f22:	4619      	mov	r1, r3
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f001 f853 	bl	8009fd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	791b      	ldrb	r3, [r3, #4]
 8008f2e:	4619      	mov	r1, r3
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f001 f84d 	bl	8009fd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	701a      	strb	r2, [r3, #0]
      break;
 8008f42:	e11d      	b.n	8009180 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008f44:	2101      	movs	r1, #1
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 fa68 	bl	800941c <USBH_SetAddress>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d132      	bne.n	8008fbc <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008f56:	2002      	movs	r0, #2
 8008f58:	f001 fb36 	bl	800a5c8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2203      	movs	r2, #3
 8008f68:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	7919      	ldrb	r1, [r3, #4]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008f7a:	687a      	ldr	r2, [r7, #4]
 8008f7c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008f7e:	b292      	uxth	r2, r2
 8008f80:	9202      	str	r2, [sp, #8]
 8008f82:	2200      	movs	r2, #0
 8008f84:	9201      	str	r2, [sp, #4]
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2280      	movs	r2, #128	; 0x80
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 ffcf 	bl	8009f30 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	7959      	ldrb	r1, [r3, #5]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008fa6:	b292      	uxth	r2, r2
 8008fa8:	9202      	str	r2, [sp, #8]
 8008faa:	2200      	movs	r2, #0
 8008fac:	9201      	str	r2, [sp, #4]
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 ffbb 	bl	8009f30 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008fba:	e0e3      	b.n	8009184 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008fbc:	7bbb      	ldrb	r3, [r7, #14]
 8008fbe:	2b03      	cmp	r3, #3
 8008fc0:	f040 80e0 	bne.w	8009184 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	220d      	movs	r2, #13
 8008fc8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	705a      	strb	r2, [r3, #1]
      break;
 8008fd0:	e0d8      	b.n	8009184 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008fd2:	2109      	movs	r1, #9
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 f99d 	bl	8009314 <USBH_Get_CfgDesc>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008fde:	7bbb      	ldrb	r3, [r7, #14]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d103      	bne.n	8008fec <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2204      	movs	r2, #4
 8008fe8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008fea:	e0cd      	b.n	8009188 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008fec:	7bbb      	ldrb	r3, [r7, #14]
 8008fee:	2b03      	cmp	r3, #3
 8008ff0:	f040 80ca 	bne.w	8009188 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	b2da      	uxtb	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800900a:	2b03      	cmp	r3, #3
 800900c:	d903      	bls.n	8009016 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	220d      	movs	r2, #13
 8009012:	701a      	strb	r2, [r3, #0]
      break;
 8009014:	e0b8      	b.n	8009188 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	795b      	ldrb	r3, [r3, #5]
 800901a:	4619      	mov	r1, r3
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 ffd7 	bl	8009fd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	791b      	ldrb	r3, [r3, #4]
 8009026:	4619      	mov	r1, r3
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 ffd1 	bl	8009fd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	701a      	strb	r2, [r3, #0]
      break;
 800903a:	e0a5      	b.n	8009188 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8009042:	4619      	mov	r1, r3
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f965 	bl	8009314 <USBH_Get_CfgDesc>
 800904a:	4603      	mov	r3, r0
 800904c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800904e:	7bbb      	ldrb	r3, [r7, #14]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d103      	bne.n	800905c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2205      	movs	r2, #5
 8009058:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800905a:	e097      	b.n	800918c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800905c:	7bbb      	ldrb	r3, [r7, #14]
 800905e:	2b03      	cmp	r3, #3
 8009060:	f040 8094 	bne.w	800918c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800906a:	3301      	adds	r3, #1
 800906c:	b2da      	uxtb	r2, r3
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800907a:	2b03      	cmp	r3, #3
 800907c:	d903      	bls.n	8009086 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	220d      	movs	r2, #13
 8009082:	701a      	strb	r2, [r3, #0]
      break;
 8009084:	e082      	b.n	800918c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	795b      	ldrb	r3, [r3, #5]
 800908a:	4619      	mov	r1, r3
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 ff9f 	bl	8009fd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	791b      	ldrb	r3, [r3, #4]
 8009096:	4619      	mov	r1, r3
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 ff99 	bl	8009fd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	701a      	strb	r2, [r3, #0]
      break;
 80090aa:	e06f      	b.n	800918c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d019      	beq.n	80090ea <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80090c2:	23ff      	movs	r3, #255	; 0xff
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 f949 	bl	800935c <USBH_Get_StringDesc>
 80090ca:	4603      	mov	r3, r0
 80090cc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80090ce:	7bbb      	ldrb	r3, [r7, #14]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d103      	bne.n	80090dc <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2206      	movs	r2, #6
 80090d8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80090da:	e059      	b.n	8009190 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80090dc:	7bbb      	ldrb	r3, [r7, #14]
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d156      	bne.n	8009190 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2206      	movs	r2, #6
 80090e6:	705a      	strb	r2, [r3, #1]
      break;
 80090e8:	e052      	b.n	8009190 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2206      	movs	r2, #6
 80090ee:	705a      	strb	r2, [r3, #1]
      break;
 80090f0:	e04e      	b.n	8009190 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d019      	beq.n	8009130 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009108:	23ff      	movs	r3, #255	; 0xff
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 f926 	bl	800935c <USBH_Get_StringDesc>
 8009110:	4603      	mov	r3, r0
 8009112:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009114:	7bbb      	ldrb	r3, [r7, #14]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d103      	bne.n	8009122 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2207      	movs	r2, #7
 800911e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009120:	e038      	b.n	8009194 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009122:	7bbb      	ldrb	r3, [r7, #14]
 8009124:	2b03      	cmp	r3, #3
 8009126:	d135      	bne.n	8009194 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2207      	movs	r2, #7
 800912c:	705a      	strb	r2, [r3, #1]
      break;
 800912e:	e031      	b.n	8009194 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2207      	movs	r2, #7
 8009134:	705a      	strb	r2, [r3, #1]
      break;
 8009136:	e02d      	b.n	8009194 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800913e:	2b00      	cmp	r3, #0
 8009140:	d017      	beq.n	8009172 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800914e:	23ff      	movs	r3, #255	; 0xff
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 f903 	bl	800935c <USBH_Get_StringDesc>
 8009156:	4603      	mov	r3, r0
 8009158:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800915a:	7bbb      	ldrb	r3, [r7, #14]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d102      	bne.n	8009166 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009160:	2300      	movs	r3, #0
 8009162:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009164:	e018      	b.n	8009198 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009166:	7bbb      	ldrb	r3, [r7, #14]
 8009168:	2b03      	cmp	r3, #3
 800916a:	d115      	bne.n	8009198 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800916c:	2300      	movs	r3, #0
 800916e:	73fb      	strb	r3, [r7, #15]
      break;
 8009170:	e012      	b.n	8009198 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009172:	2300      	movs	r3, #0
 8009174:	73fb      	strb	r3, [r7, #15]
      break;
 8009176:	e00f      	b.n	8009198 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8009178:	bf00      	nop
 800917a:	e00e      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 800917c:	bf00      	nop
 800917e:	e00c      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 8009180:	bf00      	nop
 8009182:	e00a      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 8009184:	bf00      	nop
 8009186:	e008      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 8009188:	bf00      	nop
 800918a:	e006      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 800918c:	bf00      	nop
 800918e:	e004      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 8009190:	bf00      	nop
 8009192:	e002      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 8009194:	bf00      	nop
 8009196:	e000      	b.n	800919a <USBH_HandleEnum+0x3be>
      break;
 8009198:	bf00      	nop
  }
  return Status;
 800919a:	7bfb      	ldrb	r3, [r7, #15]
}
 800919c:	4618      	mov	r0, r3
 800919e:	3710      	adds	r7, #16
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	683a      	ldr	r2, [r7, #0]
 80091b2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80091b6:	bf00      	nop
 80091b8:	370c      	adds	r7, #12
 80091ba:	46bd      	mov	sp, r7
 80091bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c0:	4770      	bx	lr

080091c2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80091c2:	b580      	push	{r7, lr}
 80091c4:	b082      	sub	sp, #8
 80091c6:	af00      	add	r7, sp, #0
 80091c8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80091d0:	1c5a      	adds	r2, r3, #1
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 f804 	bl	80091e6 <USBH_HandleSof>
}
 80091de:	bf00      	nop
 80091e0:	3708      	adds	r7, #8
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b082      	sub	sp, #8
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	2b0b      	cmp	r3, #11
 80091f6:	d10a      	bne.n	800920e <USBH_HandleSof+0x28>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d005      	beq.n	800920e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	4798      	blx	r3
  }
}
 800920e:	bf00      	nop
 8009210:	3708      	adds	r7, #8
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}

08009216 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009216:	b480      	push	{r7}
 8009218:	b083      	sub	sp, #12
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2201      	movs	r2, #1
 8009222:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8009226:	bf00      	nop
}
 8009228:	370c      	adds	r7, #12
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009242:	bf00      	nop
}
 8009244:	370c      	adds	r7, #12
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr

0800924e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800924e:	b480      	push	{r7}
 8009250:	b083      	sub	sp, #12
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2201      	movs	r2, #1
 800925a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f001 f84a 	bl	800a336 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	791b      	ldrb	r3, [r3, #4]
 80092a6:	4619      	mov	r1, r3
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 fe91 	bl	8009fd0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	795b      	ldrb	r3, [r3, #5]
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 fe8b 	bl	8009fd0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3708      	adds	r7, #8
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b086      	sub	sp, #24
 80092c8:	af02      	add	r7, sp, #8
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	460b      	mov	r3, r1
 80092ce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80092d6:	78fb      	ldrb	r3, [r7, #3]
 80092d8:	b29b      	uxth	r3, r3
 80092da:	9300      	str	r3, [sp, #0]
 80092dc:	4613      	mov	r3, r2
 80092de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80092e2:	2100      	movs	r1, #0
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 f864 	bl	80093b2 <USBH_GetDescriptor>
 80092ea:	4603      	mov	r3, r0
 80092ec:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 80092ee:	7bfb      	ldrb	r3, [r7, #15]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d10a      	bne.n	800930a <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f203 3026 	addw	r0, r3, #806	; 0x326
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009300:	78fa      	ldrb	r2, [r7, #3]
 8009302:	b292      	uxth	r2, r2
 8009304:	4619      	mov	r1, r3
 8009306:	f000 f918 	bl	800953a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800930a:	7bfb      	ldrb	r3, [r7, #15]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009314:	b580      	push	{r7, lr}
 8009316:	b086      	sub	sp, #24
 8009318:	af02      	add	r7, sp, #8
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	460b      	mov	r3, r1
 800931e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	331c      	adds	r3, #28
 8009324:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009326:	887b      	ldrh	r3, [r7, #2]
 8009328:	9300      	str	r3, [sp, #0]
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009330:	2100      	movs	r1, #0
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f83d 	bl	80093b2 <USBH_GetDescriptor>
 8009338:	4603      	mov	r3, r0
 800933a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800933c:	7bfb      	ldrb	r3, [r7, #15]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d107      	bne.n	8009352 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009342:	887b      	ldrh	r3, [r7, #2]
 8009344:	461a      	mov	r2, r3
 8009346:	68b9      	ldr	r1, [r7, #8]
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 f987 	bl	800965c <USBH_ParseCfgDesc>
 800934e:	4603      	mov	r3, r0
 8009350:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009352:	7bfb      	ldrb	r3, [r7, #15]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b088      	sub	sp, #32
 8009360:	af02      	add	r7, sp, #8
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	607a      	str	r2, [r7, #4]
 8009366:	461a      	mov	r2, r3
 8009368:	460b      	mov	r3, r1
 800936a:	72fb      	strb	r3, [r7, #11]
 800936c:	4613      	mov	r3, r2
 800936e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8009370:	7afb      	ldrb	r3, [r7, #11]
 8009372:	b29b      	uxth	r3, r3
 8009374:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009378:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009380:	893b      	ldrh	r3, [r7, #8]
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	460b      	mov	r3, r1
 8009386:	2100      	movs	r1, #0
 8009388:	68f8      	ldr	r0, [r7, #12]
 800938a:	f000 f812 	bl	80093b2 <USBH_GetDescriptor>
 800938e:	4603      	mov	r3, r0
 8009390:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009392:	7dfb      	ldrb	r3, [r7, #23]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d107      	bne.n	80093a8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800939e:	893a      	ldrh	r2, [r7, #8]
 80093a0:	6879      	ldr	r1, [r7, #4]
 80093a2:	4618      	mov	r0, r3
 80093a4:	f000 fb24 	bl	80099f0 <USBH_ParseStringDesc>
  }

  return status;
 80093a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3718      	adds	r7, #24
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}

080093b2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80093b2:	b580      	push	{r7, lr}
 80093b4:	b084      	sub	sp, #16
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	60f8      	str	r0, [r7, #12]
 80093ba:	607b      	str	r3, [r7, #4]
 80093bc:	460b      	mov	r3, r1
 80093be:	72fb      	strb	r3, [r7, #11]
 80093c0:	4613      	mov	r3, r2
 80093c2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	789b      	ldrb	r3, [r3, #2]
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d11c      	bne.n	8009406 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80093cc:	7afb      	ldrb	r3, [r7, #11]
 80093ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80093d2:	b2da      	uxtb	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2206      	movs	r2, #6
 80093dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	893a      	ldrh	r2, [r7, #8]
 80093e2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80093e4:	893b      	ldrh	r3, [r7, #8]
 80093e6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80093ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80093ee:	d104      	bne.n	80093fa <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f240 4209 	movw	r2, #1033	; 0x409
 80093f6:	829a      	strh	r2, [r3, #20]
 80093f8:	e002      	b.n	8009400 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2200      	movs	r2, #0
 80093fe:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	8b3a      	ldrh	r2, [r7, #24]
 8009404:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009406:	8b3b      	ldrh	r3, [r7, #24]
 8009408:	461a      	mov	r2, r3
 800940a:	6879      	ldr	r1, [r7, #4]
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f000 fb3d 	bl	8009a8c <USBH_CtlReq>
 8009412:	4603      	mov	r3, r0
}
 8009414:	4618      	mov	r0, r3
 8009416:	3710      	adds	r7, #16
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	460b      	mov	r3, r1
 8009426:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	789b      	ldrb	r3, [r3, #2]
 800942c:	2b01      	cmp	r3, #1
 800942e:	d10f      	bne.n	8009450 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2205      	movs	r2, #5
 800943a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800943c:	78fb      	ldrb	r3, [r7, #3]
 800943e:	b29a      	uxth	r2, r3
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009450:	2200      	movs	r2, #0
 8009452:	2100      	movs	r1, #0
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fb19 	bl	8009a8c <USBH_CtlReq>
 800945a:	4603      	mov	r3, r0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3708      	adds	r7, #8
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	460b      	mov	r3, r1
 800946e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	789b      	ldrb	r3, [r3, #2]
 8009474:	2b01      	cmp	r3, #1
 8009476:	d10e      	bne.n	8009496 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2209      	movs	r2, #9
 8009482:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	887a      	ldrh	r2, [r7, #2]
 8009488:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009496:	2200      	movs	r2, #0
 8009498:	2100      	movs	r1, #0
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 faf6 	bl	8009a8c <USBH_CtlReq>
 80094a0:	4603      	mov	r3, r0
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3708      	adds	r7, #8
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b082      	sub	sp, #8
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
 80094b2:	460b      	mov	r3, r1
 80094b4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	789b      	ldrb	r3, [r3, #2]
 80094ba:	2b01      	cmp	r3, #1
 80094bc:	d10f      	bne.n	80094de <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2203      	movs	r2, #3
 80094c8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80094ca:	78fb      	ldrb	r3, [r7, #3]
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80094de:	2200      	movs	r2, #0
 80094e0:	2100      	movs	r1, #0
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 fad2 	bl	8009a8c <USBH_CtlReq>
 80094e8:	4603      	mov	r3, r0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	3708      	adds	r7, #8
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}

080094f2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b082      	sub	sp, #8
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
 80094fa:	460b      	mov	r3, r1
 80094fc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	789b      	ldrb	r3, [r3, #2]
 8009502:	2b01      	cmp	r3, #1
 8009504:	d10f      	bne.n	8009526 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2202      	movs	r2, #2
 800950a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2201      	movs	r2, #1
 8009510:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009518:	78fb      	ldrb	r3, [r7, #3]
 800951a:	b29a      	uxth	r2, r3
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8009526:	2200      	movs	r2, #0
 8009528:	2100      	movs	r1, #0
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 faae 	bl	8009a8c <USBH_CtlReq>
 8009530:	4603      	mov	r3, r0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800953a:	b480      	push	{r7}
 800953c:	b085      	sub	sp, #20
 800953e:	af00      	add	r7, sp, #0
 8009540:	60f8      	str	r0, [r7, #12]
 8009542:	60b9      	str	r1, [r7, #8]
 8009544:	4613      	mov	r3, r2
 8009546:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	781a      	ldrb	r2, [r3, #0]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	785a      	ldrb	r2, [r3, #1]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	3302      	adds	r3, #2
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	b29a      	uxth	r2, r3
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	3303      	adds	r3, #3
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	b29b      	uxth	r3, r3
 8009568:	021b      	lsls	r3, r3, #8
 800956a:	b29b      	uxth	r3, r3
 800956c:	4313      	orrs	r3, r2
 800956e:	b29a      	uxth	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	791a      	ldrb	r2, [r3, #4]
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	795a      	ldrb	r2, [r3, #5]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	799a      	ldrb	r2, [r3, #6]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	79da      	ldrb	r2, [r3, #7]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	79db      	ldrb	r3, [r3, #7]
 8009598:	2b20      	cmp	r3, #32
 800959a:	dc11      	bgt.n	80095c0 <USBH_ParseDevDesc+0x86>
 800959c:	2b08      	cmp	r3, #8
 800959e:	db16      	blt.n	80095ce <USBH_ParseDevDesc+0x94>
 80095a0:	3b08      	subs	r3, #8
 80095a2:	2201      	movs	r2, #1
 80095a4:	fa02 f303 	lsl.w	r3, r2, r3
 80095a8:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80095ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	bf14      	ite	ne
 80095b4:	2301      	movne	r3, #1
 80095b6:	2300      	moveq	r3, #0
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d102      	bne.n	80095c4 <USBH_ParseDevDesc+0x8a>
 80095be:	e006      	b.n	80095ce <USBH_ParseDevDesc+0x94>
 80095c0:	2b40      	cmp	r3, #64	; 0x40
 80095c2:	d104      	bne.n	80095ce <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	79da      	ldrb	r2, [r3, #7]
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	71da      	strb	r2, [r3, #7]
      break;
 80095cc:	e003      	b.n	80095d6 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2240      	movs	r2, #64	; 0x40
 80095d2:	71da      	strb	r2, [r3, #7]
      break;
 80095d4:	bf00      	nop
  }

  if (length > 8U)
 80095d6:	88fb      	ldrh	r3, [r7, #6]
 80095d8:	2b08      	cmp	r3, #8
 80095da:	d939      	bls.n	8009650 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	3308      	adds	r3, #8
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	b29a      	uxth	r2, r3
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	3309      	adds	r3, #9
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	021b      	lsls	r3, r3, #8
 80095ee:	b29b      	uxth	r3, r3
 80095f0:	4313      	orrs	r3, r2
 80095f2:	b29a      	uxth	r2, r3
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	330a      	adds	r3, #10
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	b29a      	uxth	r2, r3
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	330b      	adds	r3, #11
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	b29b      	uxth	r3, r3
 8009608:	021b      	lsls	r3, r3, #8
 800960a:	b29b      	uxth	r3, r3
 800960c:	4313      	orrs	r3, r2
 800960e:	b29a      	uxth	r2, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	330c      	adds	r3, #12
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	b29a      	uxth	r2, r3
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	330d      	adds	r3, #13
 8009620:	781b      	ldrb	r3, [r3, #0]
 8009622:	b29b      	uxth	r3, r3
 8009624:	021b      	lsls	r3, r3, #8
 8009626:	b29b      	uxth	r3, r3
 8009628:	4313      	orrs	r3, r2
 800962a:	b29a      	uxth	r2, r3
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	7b9a      	ldrb	r2, [r3, #14]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	7bda      	ldrb	r2, [r3, #15]
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	7c1a      	ldrb	r2, [r3, #16]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	7c5a      	ldrb	r2, [r3, #17]
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	745a      	strb	r2, [r3, #17]
  }
}
 8009650:	bf00      	nop
 8009652:	3714      	adds	r7, #20
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b08c      	sub	sp, #48	; 0x30
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	4613      	mov	r3, r2
 8009668:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009670:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009672:	2300      	movs	r3, #0
 8009674:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800967c:	2300      	movs	r3, #0
 800967e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8009682:	2300      	movs	r3, #0
 8009684:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	781a      	ldrb	r2, [r3, #0]
 8009690:	6a3b      	ldr	r3, [r7, #32]
 8009692:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	785a      	ldrb	r2, [r3, #1]
 8009698:	6a3b      	ldr	r3, [r7, #32]
 800969a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	3302      	adds	r3, #2
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	b29a      	uxth	r2, r3
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	3303      	adds	r3, #3
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	021b      	lsls	r3, r3, #8
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	4313      	orrs	r3, r2
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096b8:	bf28      	it	cs
 80096ba:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80096be:	b29a      	uxth	r2, r3
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	791a      	ldrb	r2, [r3, #4]
 80096c8:	6a3b      	ldr	r3, [r7, #32]
 80096ca:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	795a      	ldrb	r2, [r3, #5]
 80096d0:	6a3b      	ldr	r3, [r7, #32]
 80096d2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	799a      	ldrb	r2, [r3, #6]
 80096d8:	6a3b      	ldr	r3, [r7, #32]
 80096da:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	79da      	ldrb	r2, [r3, #7]
 80096e0:	6a3b      	ldr	r3, [r7, #32]
 80096e2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	7a1a      	ldrb	r2, [r3, #8]
 80096e8:	6a3b      	ldr	r3, [r7, #32]
 80096ea:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80096ec:	6a3b      	ldr	r3, [r7, #32]
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	2b09      	cmp	r3, #9
 80096f2:	d002      	beq.n	80096fa <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	2209      	movs	r2, #9
 80096f8:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80096fa:	88fb      	ldrh	r3, [r7, #6]
 80096fc:	2b09      	cmp	r3, #9
 80096fe:	f240 809d 	bls.w	800983c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8009702:	2309      	movs	r3, #9
 8009704:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009706:	2300      	movs	r3, #0
 8009708:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800970a:	e081      	b.n	8009810 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800970c:	f107 0316 	add.w	r3, r7, #22
 8009710:	4619      	mov	r1, r3
 8009712:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009714:	f000 f99f 	bl	8009a56 <USBH_GetNextDesc>
 8009718:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800971a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971c:	785b      	ldrb	r3, [r3, #1]
 800971e:	2b04      	cmp	r3, #4
 8009720:	d176      	bne.n	8009810 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	2b09      	cmp	r3, #9
 8009728:	d002      	beq.n	8009730 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800972a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972c:	2209      	movs	r2, #9
 800972e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009730:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009734:	221a      	movs	r2, #26
 8009736:	fb02 f303 	mul.w	r3, r2, r3
 800973a:	3308      	adds	r3, #8
 800973c:	6a3a      	ldr	r2, [r7, #32]
 800973e:	4413      	add	r3, r2
 8009740:	3302      	adds	r3, #2
 8009742:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009746:	69f8      	ldr	r0, [r7, #28]
 8009748:	f000 f87e 	bl	8009848 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800974c:	2300      	movs	r3, #0
 800974e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009752:	2300      	movs	r3, #0
 8009754:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009756:	e043      	b.n	80097e0 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009758:	f107 0316 	add.w	r3, r7, #22
 800975c:	4619      	mov	r1, r3
 800975e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009760:	f000 f979 	bl	8009a56 <USBH_GetNextDesc>
 8009764:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009768:	785b      	ldrb	r3, [r3, #1]
 800976a:	2b05      	cmp	r3, #5
 800976c:	d138      	bne.n	80097e0 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	795b      	ldrb	r3, [r3, #5]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d10f      	bne.n	8009796 <USBH_ParseCfgDesc+0x13a>
 8009776:	69fb      	ldr	r3, [r7, #28]
 8009778:	799b      	ldrb	r3, [r3, #6]
 800977a:	2b02      	cmp	r3, #2
 800977c:	d10b      	bne.n	8009796 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	79db      	ldrb	r3, [r3, #7]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10f      	bne.n	80097a6 <USBH_ParseCfgDesc+0x14a>
 8009786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	2b09      	cmp	r3, #9
 800978c:	d00b      	beq.n	80097a6 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800978e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009790:	2209      	movs	r2, #9
 8009792:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009794:	e007      	b.n	80097a6 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8009796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	2b07      	cmp	r3, #7
 800979c:	d004      	beq.n	80097a8 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800979e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a0:	2207      	movs	r2, #7
 80097a2:	701a      	strb	r2, [r3, #0]
 80097a4:	e000      	b.n	80097a8 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80097a6:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80097a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80097ac:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80097b0:	3201      	adds	r2, #1
 80097b2:	00d2      	lsls	r2, r2, #3
 80097b4:	211a      	movs	r1, #26
 80097b6:	fb01 f303 	mul.w	r3, r1, r3
 80097ba:	4413      	add	r3, r2
 80097bc:	3308      	adds	r3, #8
 80097be:	6a3a      	ldr	r2, [r7, #32]
 80097c0:	4413      	add	r3, r2
 80097c2:	3304      	adds	r3, #4
 80097c4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80097c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097c8:	69b9      	ldr	r1, [r7, #24]
 80097ca:	68f8      	ldr	r0, [r7, #12]
 80097cc:	f000 f86b 	bl	80098a6 <USBH_ParseEPDesc>
 80097d0:	4603      	mov	r3, r0
 80097d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80097d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80097da:	3301      	adds	r3, #1
 80097dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	791b      	ldrb	r3, [r3, #4]
 80097e4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d204      	bcs.n	80097f6 <USBH_ParseCfgDesc+0x19a>
 80097ec:	6a3b      	ldr	r3, [r7, #32]
 80097ee:	885a      	ldrh	r2, [r3, #2]
 80097f0:	8afb      	ldrh	r3, [r7, #22]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d8b0      	bhi.n	8009758 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	791b      	ldrb	r3, [r3, #4]
 80097fa:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80097fe:	429a      	cmp	r2, r3
 8009800:	d201      	bcs.n	8009806 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8009802:	2303      	movs	r3, #3
 8009804:	e01c      	b.n	8009840 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8009806:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800980a:	3301      	adds	r3, #1
 800980c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009810:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009814:	2b01      	cmp	r3, #1
 8009816:	d805      	bhi.n	8009824 <USBH_ParseCfgDesc+0x1c8>
 8009818:	6a3b      	ldr	r3, [r7, #32]
 800981a:	885a      	ldrh	r2, [r3, #2]
 800981c:	8afb      	ldrh	r3, [r7, #22]
 800981e:	429a      	cmp	r2, r3
 8009820:	f63f af74 	bhi.w	800970c <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009824:	6a3b      	ldr	r3, [r7, #32]
 8009826:	791b      	ldrb	r3, [r3, #4]
 8009828:	2b02      	cmp	r3, #2
 800982a:	bf28      	it	cs
 800982c:	2302      	movcs	r3, #2
 800982e:	b2db      	uxtb	r3, r3
 8009830:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009834:	429a      	cmp	r2, r3
 8009836:	d201      	bcs.n	800983c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8009838:	2303      	movs	r3, #3
 800983a:	e001      	b.n	8009840 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800983c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009840:	4618      	mov	r0, r3
 8009842:	3730      	adds	r7, #48	; 0x30
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	781a      	ldrb	r2, [r3, #0]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	785a      	ldrb	r2, [r3, #1]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	789a      	ldrb	r2, [r3, #2]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	78da      	ldrb	r2, [r3, #3]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	791a      	ldrb	r2, [r3, #4]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	795a      	ldrb	r2, [r3, #5]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	799a      	ldrb	r2, [r3, #6]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	79da      	ldrb	r2, [r3, #7]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	7a1a      	ldrb	r2, [r3, #8]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	721a      	strb	r2, [r3, #8]
}
 800989a:	bf00      	nop
 800989c:	370c      	adds	r7, #12
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b087      	sub	sp, #28
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	60f8      	str	r0, [r7, #12]
 80098ae:	60b9      	str	r1, [r7, #8]
 80098b0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80098b2:	2300      	movs	r3, #0
 80098b4:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	781a      	ldrb	r2, [r3, #0]
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	785a      	ldrb	r2, [r3, #1]
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	789a      	ldrb	r2, [r3, #2]
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	78da      	ldrb	r2, [r3, #3]
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	3304      	adds	r3, #4
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	b29a      	uxth	r2, r3
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	3305      	adds	r3, #5
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	021b      	lsls	r3, r3, #8
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	4313      	orrs	r3, r2
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	799a      	ldrb	r2, [r3, #6]
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	889b      	ldrh	r3, [r3, #4]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d102      	bne.n	8009908 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8009902:	2303      	movs	r3, #3
 8009904:	75fb      	strb	r3, [r7, #23]
 8009906:	e033      	b.n	8009970 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	889b      	ldrh	r3, [r3, #4]
 800990c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009910:	f023 0307 	bic.w	r3, r3, #7
 8009914:	b29a      	uxth	r2, r3
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	889b      	ldrh	r3, [r3, #4]
 800991e:	b21a      	sxth	r2, r3
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	3304      	adds	r3, #4
 8009924:	781b      	ldrb	r3, [r3, #0]
 8009926:	b299      	uxth	r1, r3
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	3305      	adds	r3, #5
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	b29b      	uxth	r3, r3
 8009930:	021b      	lsls	r3, r3, #8
 8009932:	b29b      	uxth	r3, r3
 8009934:	430b      	orrs	r3, r1
 8009936:	b29b      	uxth	r3, r3
 8009938:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800993c:	2b00      	cmp	r3, #0
 800993e:	d110      	bne.n	8009962 <USBH_ParseEPDesc+0xbc>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	3304      	adds	r3, #4
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	b299      	uxth	r1, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3305      	adds	r3, #5
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	b29b      	uxth	r3, r3
 8009950:	021b      	lsls	r3, r3, #8
 8009952:	b29b      	uxth	r3, r3
 8009954:	430b      	orrs	r3, r1
 8009956:	b29b      	uxth	r3, r3
 8009958:	b21b      	sxth	r3, r3
 800995a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800995e:	b21b      	sxth	r3, r3
 8009960:	e001      	b.n	8009966 <USBH_ParseEPDesc+0xc0>
 8009962:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009966:	4313      	orrs	r3, r2
 8009968:	b21b      	sxth	r3, r3
 800996a:	b29a      	uxth	r2, r3
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009976:	2b00      	cmp	r3, #0
 8009978:	d116      	bne.n	80099a8 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	78db      	ldrb	r3, [r3, #3]
 800997e:	f003 0303 	and.w	r3, r3, #3
 8009982:	2b01      	cmp	r3, #1
 8009984:	d005      	beq.n	8009992 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	78db      	ldrb	r3, [r3, #3]
 800998a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800998e:	2b03      	cmp	r3, #3
 8009990:	d127      	bne.n	80099e2 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	799b      	ldrb	r3, [r3, #6]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d003      	beq.n	80099a2 <USBH_ParseEPDesc+0xfc>
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	799b      	ldrb	r3, [r3, #6]
 800999e:	2b10      	cmp	r3, #16
 80099a0:	d91f      	bls.n	80099e2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80099a2:	2303      	movs	r3, #3
 80099a4:	75fb      	strb	r3, [r7, #23]
 80099a6:	e01c      	b.n	80099e2 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	78db      	ldrb	r3, [r3, #3]
 80099ac:	f003 0303 	and.w	r3, r3, #3
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d10a      	bne.n	80099ca <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	799b      	ldrb	r3, [r3, #6]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d003      	beq.n	80099c4 <USBH_ParseEPDesc+0x11e>
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	799b      	ldrb	r3, [r3, #6]
 80099c0:	2b10      	cmp	r3, #16
 80099c2:	d90e      	bls.n	80099e2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80099c4:	2303      	movs	r3, #3
 80099c6:	75fb      	strb	r3, [r7, #23]
 80099c8:	e00b      	b.n	80099e2 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	78db      	ldrb	r3, [r3, #3]
 80099ce:	f003 0303 	and.w	r3, r3, #3
 80099d2:	2b03      	cmp	r3, #3
 80099d4:	d105      	bne.n	80099e2 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	799b      	ldrb	r3, [r3, #6]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d101      	bne.n	80099e2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80099de:	2303      	movs	r3, #3
 80099e0:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 80099e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	371c      	adds	r7, #28
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b087      	sub	sp, #28
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	4613      	mov	r3, r2
 80099fc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	3301      	adds	r3, #1
 8009a02:	781b      	ldrb	r3, [r3, #0]
 8009a04:	2b03      	cmp	r3, #3
 8009a06:	d120      	bne.n	8009a4a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	1e9a      	subs	r2, r3, #2
 8009a0e:	88fb      	ldrh	r3, [r7, #6]
 8009a10:	4293      	cmp	r3, r2
 8009a12:	bf28      	it	cs
 8009a14:	4613      	movcs	r3, r2
 8009a16:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	3302      	adds	r3, #2
 8009a1c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009a1e:	2300      	movs	r3, #0
 8009a20:	82fb      	strh	r3, [r7, #22]
 8009a22:	e00b      	b.n	8009a3c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009a24:	8afb      	ldrh	r3, [r7, #22]
 8009a26:	68fa      	ldr	r2, [r7, #12]
 8009a28:	4413      	add	r3, r2
 8009a2a:	781a      	ldrb	r2, [r3, #0]
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	3301      	adds	r3, #1
 8009a34:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009a36:	8afb      	ldrh	r3, [r7, #22]
 8009a38:	3302      	adds	r3, #2
 8009a3a:	82fb      	strh	r3, [r7, #22]
 8009a3c:	8afa      	ldrh	r2, [r7, #22]
 8009a3e:	8abb      	ldrh	r3, [r7, #20]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d3ef      	bcc.n	8009a24 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	2200      	movs	r2, #0
 8009a48:	701a      	strb	r2, [r3, #0]
  }
}
 8009a4a:	bf00      	nop
 8009a4c:	371c      	adds	r7, #28
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr

08009a56 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8009a56:	b480      	push	{r7}
 8009a58:	b085      	sub	sp, #20
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
 8009a5e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	881a      	ldrh	r2, [r3, #0]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	4413      	add	r3, r2
 8009a6c:	b29a      	uxth	r2, r3
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	781b      	ldrb	r3, [r3, #0]
 8009a76:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	3714      	adds	r7, #20
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr

08009a8c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b086      	sub	sp, #24
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	60f8      	str	r0, [r7, #12]
 8009a94:	60b9      	str	r1, [r7, #8]
 8009a96:	4613      	mov	r3, r2
 8009a98:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	789b      	ldrb	r3, [r3, #2]
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d002      	beq.n	8009aac <USBH_CtlReq+0x20>
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	d00f      	beq.n	8009aca <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009aaa:	e027      	b.n	8009afc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	88fa      	ldrh	r2, [r7, #6]
 8009ab6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2201      	movs	r2, #1
 8009abc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2202      	movs	r2, #2
 8009ac2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ac8:	e018      	b.n	8009afc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009aca:	68f8      	ldr	r0, [r7, #12]
 8009acc:	f000 f81c 	bl	8009b08 <USBH_HandleControl>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009ad4:	7dfb      	ldrb	r3, [r7, #23]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d002      	beq.n	8009ae0 <USBH_CtlReq+0x54>
 8009ada:	7dfb      	ldrb	r3, [r7, #23]
 8009adc:	2b03      	cmp	r3, #3
 8009ade:	d106      	bne.n	8009aee <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	761a      	strb	r2, [r3, #24]
      break;
 8009aec:	e005      	b.n	8009afa <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	d102      	bne.n	8009afa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2201      	movs	r2, #1
 8009af8:	709a      	strb	r2, [r3, #2]
      break;
 8009afa:	bf00      	nop
  }
  return status;
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3718      	adds	r7, #24
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}
	...

08009b08 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af02      	add	r7, sp, #8
 8009b0e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009b10:	2301      	movs	r3, #1
 8009b12:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009b14:	2300      	movs	r3, #0
 8009b16:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	7e1b      	ldrb	r3, [r3, #24]
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	2b0a      	cmp	r3, #10
 8009b20:	f200 8156 	bhi.w	8009dd0 <USBH_HandleControl+0x2c8>
 8009b24:	a201      	add	r2, pc, #4	; (adr r2, 8009b2c <USBH_HandleControl+0x24>)
 8009b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2a:	bf00      	nop
 8009b2c:	08009b59 	.word	0x08009b59
 8009b30:	08009b73 	.word	0x08009b73
 8009b34:	08009bdd 	.word	0x08009bdd
 8009b38:	08009c03 	.word	0x08009c03
 8009b3c:	08009c3b 	.word	0x08009c3b
 8009b40:	08009c65 	.word	0x08009c65
 8009b44:	08009cb7 	.word	0x08009cb7
 8009b48:	08009cd9 	.word	0x08009cd9
 8009b4c:	08009d15 	.word	0x08009d15
 8009b50:	08009d3b 	.word	0x08009d3b
 8009b54:	08009d79 	.word	0x08009d79
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f103 0110 	add.w	r1, r3, #16
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	795b      	ldrb	r3, [r3, #5]
 8009b62:	461a      	mov	r2, r3
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 f943 	bl	8009df0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2202      	movs	r2, #2
 8009b6e:	761a      	strb	r2, [r3, #24]
      break;
 8009b70:	e139      	b.n	8009de6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	795b      	ldrb	r3, [r3, #5]
 8009b76:	4619      	mov	r1, r3
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fccb 	bl	800a514 <USBH_LL_GetURBState>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009b82:	7bbb      	ldrb	r3, [r7, #14]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d11e      	bne.n	8009bc6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	7c1b      	ldrb	r3, [r3, #16]
 8009b8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009b90:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	8adb      	ldrh	r3, [r3, #22]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00a      	beq.n	8009bb0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009b9a:	7b7b      	ldrb	r3, [r7, #13]
 8009b9c:	2b80      	cmp	r3, #128	; 0x80
 8009b9e:	d103      	bne.n	8009ba8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2203      	movs	r2, #3
 8009ba4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009ba6:	e115      	b.n	8009dd4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2205      	movs	r2, #5
 8009bac:	761a      	strb	r2, [r3, #24]
      break;
 8009bae:	e111      	b.n	8009dd4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009bb0:	7b7b      	ldrb	r3, [r7, #13]
 8009bb2:	2b80      	cmp	r3, #128	; 0x80
 8009bb4:	d103      	bne.n	8009bbe <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2209      	movs	r2, #9
 8009bba:	761a      	strb	r2, [r3, #24]
      break;
 8009bbc:	e10a      	b.n	8009dd4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2207      	movs	r2, #7
 8009bc2:	761a      	strb	r2, [r3, #24]
      break;
 8009bc4:	e106      	b.n	8009dd4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009bc6:	7bbb      	ldrb	r3, [r7, #14]
 8009bc8:	2b04      	cmp	r3, #4
 8009bca:	d003      	beq.n	8009bd4 <USBH_HandleControl+0xcc>
 8009bcc:	7bbb      	ldrb	r3, [r7, #14]
 8009bce:	2b02      	cmp	r3, #2
 8009bd0:	f040 8100 	bne.w	8009dd4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	220b      	movs	r2, #11
 8009bd8:	761a      	strb	r2, [r3, #24]
      break;
 8009bda:	e0fb      	b.n	8009dd4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009be2:	b29a      	uxth	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6899      	ldr	r1, [r3, #8]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	899a      	ldrh	r2, [r3, #12]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	791b      	ldrb	r3, [r3, #4]
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 f93a 	bl	8009e6e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2204      	movs	r2, #4
 8009bfe:	761a      	strb	r2, [r3, #24]
      break;
 8009c00:	e0f1      	b.n	8009de6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	791b      	ldrb	r3, [r3, #4]
 8009c06:	4619      	mov	r1, r3
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 fc83 	bl	800a514 <USBH_LL_GetURBState>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009c12:	7bbb      	ldrb	r3, [r7, #14]
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d102      	bne.n	8009c1e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2209      	movs	r2, #9
 8009c1c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009c1e:	7bbb      	ldrb	r3, [r7, #14]
 8009c20:	2b05      	cmp	r3, #5
 8009c22:	d102      	bne.n	8009c2a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009c24:	2303      	movs	r3, #3
 8009c26:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009c28:	e0d6      	b.n	8009dd8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009c2a:	7bbb      	ldrb	r3, [r7, #14]
 8009c2c:	2b04      	cmp	r3, #4
 8009c2e:	f040 80d3 	bne.w	8009dd8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	220b      	movs	r2, #11
 8009c36:	761a      	strb	r2, [r3, #24]
      break;
 8009c38:	e0ce      	b.n	8009dd8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6899      	ldr	r1, [r3, #8]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	899a      	ldrh	r2, [r3, #12]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	795b      	ldrb	r3, [r3, #5]
 8009c46:	2001      	movs	r0, #1
 8009c48:	9000      	str	r0, [sp, #0]
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f8ea 	bl	8009e24 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009c56:	b29a      	uxth	r2, r3
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2206      	movs	r2, #6
 8009c60:	761a      	strb	r2, [r3, #24]
      break;
 8009c62:	e0c0      	b.n	8009de6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	795b      	ldrb	r3, [r3, #5]
 8009c68:	4619      	mov	r1, r3
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 fc52 	bl	800a514 <USBH_LL_GetURBState>
 8009c70:	4603      	mov	r3, r0
 8009c72:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009c74:	7bbb      	ldrb	r3, [r7, #14]
 8009c76:	2b01      	cmp	r3, #1
 8009c78:	d103      	bne.n	8009c82 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2207      	movs	r2, #7
 8009c7e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009c80:	e0ac      	b.n	8009ddc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009c82:	7bbb      	ldrb	r3, [r7, #14]
 8009c84:	2b05      	cmp	r3, #5
 8009c86:	d105      	bne.n	8009c94 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	220c      	movs	r2, #12
 8009c8c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009c8e:	2303      	movs	r3, #3
 8009c90:	73fb      	strb	r3, [r7, #15]
      break;
 8009c92:	e0a3      	b.n	8009ddc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009c94:	7bbb      	ldrb	r3, [r7, #14]
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d103      	bne.n	8009ca2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2205      	movs	r2, #5
 8009c9e:	761a      	strb	r2, [r3, #24]
      break;
 8009ca0:	e09c      	b.n	8009ddc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009ca2:	7bbb      	ldrb	r3, [r7, #14]
 8009ca4:	2b04      	cmp	r3, #4
 8009ca6:	f040 8099 	bne.w	8009ddc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	220b      	movs	r2, #11
 8009cae:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009cb0:	2302      	movs	r3, #2
 8009cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8009cb4:	e092      	b.n	8009ddc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	791b      	ldrb	r3, [r3, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	2100      	movs	r1, #0
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 f8d5 	bl	8009e6e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009cca:	b29a      	uxth	r2, r3
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2208      	movs	r2, #8
 8009cd4:	761a      	strb	r2, [r3, #24]

      break;
 8009cd6:	e086      	b.n	8009de6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	791b      	ldrb	r3, [r3, #4]
 8009cdc:	4619      	mov	r1, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fc18 	bl	800a514 <USBH_LL_GetURBState>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009ce8:	7bbb      	ldrb	r3, [r7, #14]
 8009cea:	2b01      	cmp	r3, #1
 8009cec:	d105      	bne.n	8009cfa <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	220d      	movs	r2, #13
 8009cf2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009cf8:	e072      	b.n	8009de0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009cfa:	7bbb      	ldrb	r3, [r7, #14]
 8009cfc:	2b04      	cmp	r3, #4
 8009cfe:	d103      	bne.n	8009d08 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	220b      	movs	r2, #11
 8009d04:	761a      	strb	r2, [r3, #24]
      break;
 8009d06:	e06b      	b.n	8009de0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009d08:	7bbb      	ldrb	r3, [r7, #14]
 8009d0a:	2b05      	cmp	r3, #5
 8009d0c:	d168      	bne.n	8009de0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	73fb      	strb	r3, [r7, #15]
      break;
 8009d12:	e065      	b.n	8009de0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	795b      	ldrb	r3, [r3, #5]
 8009d18:	2201      	movs	r2, #1
 8009d1a:	9200      	str	r2, [sp, #0]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	2100      	movs	r1, #0
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 f87f 	bl	8009e24 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	220a      	movs	r2, #10
 8009d36:	761a      	strb	r2, [r3, #24]
      break;
 8009d38:	e055      	b.n	8009de6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	795b      	ldrb	r3, [r3, #5]
 8009d3e:	4619      	mov	r1, r3
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 fbe7 	bl	800a514 <USBH_LL_GetURBState>
 8009d46:	4603      	mov	r3, r0
 8009d48:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009d4a:	7bbb      	ldrb	r3, [r7, #14]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d105      	bne.n	8009d5c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009d50:	2300      	movs	r3, #0
 8009d52:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	220d      	movs	r2, #13
 8009d58:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009d5a:	e043      	b.n	8009de4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009d5c:	7bbb      	ldrb	r3, [r7, #14]
 8009d5e:	2b02      	cmp	r3, #2
 8009d60:	d103      	bne.n	8009d6a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2209      	movs	r2, #9
 8009d66:	761a      	strb	r2, [r3, #24]
      break;
 8009d68:	e03c      	b.n	8009de4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009d6a:	7bbb      	ldrb	r3, [r7, #14]
 8009d6c:	2b04      	cmp	r3, #4
 8009d6e:	d139      	bne.n	8009de4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	220b      	movs	r2, #11
 8009d74:	761a      	strb	r2, [r3, #24]
      break;
 8009d76:	e035      	b.n	8009de4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	7e5b      	ldrb	r3, [r3, #25]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	b2da      	uxtb	r2, r3
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	765a      	strb	r2, [r3, #25]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	7e5b      	ldrb	r3, [r3, #25]
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	d806      	bhi.n	8009d9a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2201      	movs	r2, #1
 8009d96:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009d98:	e025      	b.n	8009de6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009da0:	2106      	movs	r1, #6
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	795b      	ldrb	r3, [r3, #5]
 8009db0:	4619      	mov	r1, r3
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 f90c 	bl	8009fd0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	791b      	ldrb	r3, [r3, #4]
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f000 f906 	bl	8009fd0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009dca:	2302      	movs	r3, #2
 8009dcc:	73fb      	strb	r3, [r7, #15]
      break;
 8009dce:	e00a      	b.n	8009de6 <USBH_HandleControl+0x2de>

    default:
      break;
 8009dd0:	bf00      	nop
 8009dd2:	e008      	b.n	8009de6 <USBH_HandleControl+0x2de>
      break;
 8009dd4:	bf00      	nop
 8009dd6:	e006      	b.n	8009de6 <USBH_HandleControl+0x2de>
      break;
 8009dd8:	bf00      	nop
 8009dda:	e004      	b.n	8009de6 <USBH_HandleControl+0x2de>
      break;
 8009ddc:	bf00      	nop
 8009dde:	e002      	b.n	8009de6 <USBH_HandleControl+0x2de>
      break;
 8009de0:	bf00      	nop
 8009de2:	e000      	b.n	8009de6 <USBH_HandleControl+0x2de>
      break;
 8009de4:	bf00      	nop
  }

  return status;
 8009de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3710      	adds	r7, #16
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}

08009df0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b088      	sub	sp, #32
 8009df4:	af04      	add	r7, sp, #16
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009dfe:	79f9      	ldrb	r1, [r7, #7]
 8009e00:	2300      	movs	r3, #0
 8009e02:	9303      	str	r3, [sp, #12]
 8009e04:	2308      	movs	r3, #8
 8009e06:	9302      	str	r3, [sp, #8]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	9301      	str	r3, [sp, #4]
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	2300      	movs	r3, #0
 8009e12:	2200      	movs	r2, #0
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f000 fb4c 	bl	800a4b2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009e1a:	2300      	movs	r3, #0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b088      	sub	sp, #32
 8009e28:	af04      	add	r7, sp, #16
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	4611      	mov	r1, r2
 8009e30:	461a      	mov	r2, r3
 8009e32:	460b      	mov	r3, r1
 8009e34:	80fb      	strh	r3, [r7, #6]
 8009e36:	4613      	mov	r3, r2
 8009e38:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d001      	beq.n	8009e48 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009e44:	2300      	movs	r3, #0
 8009e46:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e48:	7979      	ldrb	r1, [r7, #5]
 8009e4a:	7e3b      	ldrb	r3, [r7, #24]
 8009e4c:	9303      	str	r3, [sp, #12]
 8009e4e:	88fb      	ldrh	r3, [r7, #6]
 8009e50:	9302      	str	r3, [sp, #8]
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	9301      	str	r3, [sp, #4]
 8009e56:	2301      	movs	r3, #1
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	68f8      	ldr	r0, [r7, #12]
 8009e60:	f000 fb27 	bl	800a4b2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009e64:	2300      	movs	r3, #0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}

08009e6e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009e6e:	b580      	push	{r7, lr}
 8009e70:	b088      	sub	sp, #32
 8009e72:	af04      	add	r7, sp, #16
 8009e74:	60f8      	str	r0, [r7, #12]
 8009e76:	60b9      	str	r1, [r7, #8]
 8009e78:	4611      	mov	r1, r2
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	80fb      	strh	r3, [r7, #6]
 8009e80:	4613      	mov	r3, r2
 8009e82:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e84:	7979      	ldrb	r1, [r7, #5]
 8009e86:	2300      	movs	r3, #0
 8009e88:	9303      	str	r3, [sp, #12]
 8009e8a:	88fb      	ldrh	r3, [r7, #6]
 8009e8c:	9302      	str	r3, [sp, #8]
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	9301      	str	r3, [sp, #4]
 8009e92:	2301      	movs	r3, #1
 8009e94:	9300      	str	r3, [sp, #0]
 8009e96:	2300      	movs	r3, #0
 8009e98:	2201      	movs	r2, #1
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f000 fb09 	bl	800a4b2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009ea0:	2300      	movs	r3, #0

}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3710      	adds	r7, #16
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}

08009eaa <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009eaa:	b580      	push	{r7, lr}
 8009eac:	b088      	sub	sp, #32
 8009eae:	af04      	add	r7, sp, #16
 8009eb0:	60f8      	str	r0, [r7, #12]
 8009eb2:	60b9      	str	r1, [r7, #8]
 8009eb4:	4611      	mov	r1, r2
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	460b      	mov	r3, r1
 8009eba:	80fb      	strh	r3, [r7, #6]
 8009ebc:	4613      	mov	r3, r2
 8009ebe:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d001      	beq.n	8009ece <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009ece:	7979      	ldrb	r1, [r7, #5]
 8009ed0:	7e3b      	ldrb	r3, [r7, #24]
 8009ed2:	9303      	str	r3, [sp, #12]
 8009ed4:	88fb      	ldrh	r3, [r7, #6]
 8009ed6:	9302      	str	r3, [sp, #8]
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	9301      	str	r3, [sp, #4]
 8009edc:	2301      	movs	r3, #1
 8009ede:	9300      	str	r3, [sp, #0]
 8009ee0:	2302      	movs	r3, #2
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	f000 fae4 	bl	800a4b2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b088      	sub	sp, #32
 8009ef8:	af04      	add	r7, sp, #16
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	60b9      	str	r1, [r7, #8]
 8009efe:	4611      	mov	r1, r2
 8009f00:	461a      	mov	r2, r3
 8009f02:	460b      	mov	r3, r1
 8009f04:	80fb      	strh	r3, [r7, #6]
 8009f06:	4613      	mov	r3, r2
 8009f08:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009f0a:	7979      	ldrb	r1, [r7, #5]
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	9303      	str	r3, [sp, #12]
 8009f10:	88fb      	ldrh	r3, [r7, #6]
 8009f12:	9302      	str	r3, [sp, #8]
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	9301      	str	r3, [sp, #4]
 8009f18:	2301      	movs	r3, #1
 8009f1a:	9300      	str	r3, [sp, #0]
 8009f1c:	2302      	movs	r3, #2
 8009f1e:	2201      	movs	r2, #1
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f000 fac6 	bl	800a4b2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009f26:	2300      	movs	r3, #0
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3710      	adds	r7, #16
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b086      	sub	sp, #24
 8009f34:	af04      	add	r7, sp, #16
 8009f36:	6078      	str	r0, [r7, #4]
 8009f38:	4608      	mov	r0, r1
 8009f3a:	4611      	mov	r1, r2
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	4603      	mov	r3, r0
 8009f40:	70fb      	strb	r3, [r7, #3]
 8009f42:	460b      	mov	r3, r1
 8009f44:	70bb      	strb	r3, [r7, #2]
 8009f46:	4613      	mov	r3, r2
 8009f48:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009f4a:	7878      	ldrb	r0, [r7, #1]
 8009f4c:	78ba      	ldrb	r2, [r7, #2]
 8009f4e:	78f9      	ldrb	r1, [r7, #3]
 8009f50:	8b3b      	ldrh	r3, [r7, #24]
 8009f52:	9302      	str	r3, [sp, #8]
 8009f54:	7d3b      	ldrb	r3, [r7, #20]
 8009f56:	9301      	str	r3, [sp, #4]
 8009f58:	7c3b      	ldrb	r3, [r7, #16]
 8009f5a:	9300      	str	r3, [sp, #0]
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 fa59 	bl	800a416 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009f64:	2300      	movs	r3, #0
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3708      	adds	r7, #8
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}

08009f6e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b082      	sub	sp, #8
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	460b      	mov	r3, r1
 8009f78:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009f7a:	78fb      	ldrb	r3, [r7, #3]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 fa78 	bl	800a474 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3708      	adds	r7, #8
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b084      	sub	sp, #16
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
 8009f96:	460b      	mov	r3, r1
 8009f98:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f836 	bl	800a00c <USBH_GetFreePipe>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009fa4:	89fb      	ldrh	r3, [r7, #14]
 8009fa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d00a      	beq.n	8009fc4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009fae:	78fa      	ldrb	r2, [r7, #3]
 8009fb0:	89fb      	ldrh	r3, [r7, #14]
 8009fb2:	f003 030f 	and.w	r3, r3, #15
 8009fb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009fba:	6879      	ldr	r1, [r7, #4]
 8009fbc:	33e0      	adds	r3, #224	; 0xe0
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009fc4:	89fb      	ldrh	r3, [r7, #14]
 8009fc6:	b2db      	uxtb	r3, r3
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	460b      	mov	r3, r1
 8009fda:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009fdc:	78fb      	ldrb	r3, [r7, #3]
 8009fde:	2b0f      	cmp	r3, #15
 8009fe0:	d80d      	bhi.n	8009ffe <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009fe2:	78fb      	ldrb	r3, [r7, #3]
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	33e0      	adds	r3, #224	; 0xe0
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	4413      	add	r3, r2
 8009fec:	685a      	ldr	r2, [r3, #4]
 8009fee:	78fb      	ldrb	r3, [r7, #3]
 8009ff0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009ff4:	6879      	ldr	r1, [r7, #4]
 8009ff6:	33e0      	adds	r3, #224	; 0xe0
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	440b      	add	r3, r1
 8009ffc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009ffe:	2300      	movs	r3, #0
}
 800a000:	4618      	mov	r0, r3
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr

0800a00c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b085      	sub	sp, #20
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a014:	2300      	movs	r3, #0
 800a016:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800a018:	2300      	movs	r3, #0
 800a01a:	73fb      	strb	r3, [r7, #15]
 800a01c:	e00f      	b.n	800a03e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a01e:	7bfb      	ldrb	r3, [r7, #15]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	33e0      	adds	r3, #224	; 0xe0
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4413      	add	r3, r2
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d102      	bne.n	800a038 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a032:	7bfb      	ldrb	r3, [r7, #15]
 800a034:	b29b      	uxth	r3, r3
 800a036:	e007      	b.n	800a048 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800a038:	7bfb      	ldrb	r3, [r7, #15]
 800a03a:	3301      	adds	r3, #1
 800a03c:	73fb      	strb	r3, [r7, #15]
 800a03e:	7bfb      	ldrb	r3, [r7, #15]
 800a040:	2b0f      	cmp	r3, #15
 800a042:	d9ec      	bls.n	800a01e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a044:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3714      	adds	r7, #20
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800a058:	2200      	movs	r2, #0
 800a05a:	490e      	ldr	r1, [pc, #56]	; (800a094 <MX_USB_HOST_Init+0x40>)
 800a05c:	480e      	ldr	r0, [pc, #56]	; (800a098 <MX_USB_HOST_Init+0x44>)
 800a05e:	f7fe fba7 	bl	80087b0 <USBH_Init>
 800a062:	4603      	mov	r3, r0
 800a064:	2b00      	cmp	r3, #0
 800a066:	d001      	beq.n	800a06c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a068:	f7f7 fbfe 	bl	8001868 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800a06c:	490b      	ldr	r1, [pc, #44]	; (800a09c <MX_USB_HOST_Init+0x48>)
 800a06e:	480a      	ldr	r0, [pc, #40]	; (800a098 <MX_USB_HOST_Init+0x44>)
 800a070:	f7fe fc2c 	bl	80088cc <USBH_RegisterClass>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d001      	beq.n	800a07e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a07a:	f7f7 fbf5 	bl	8001868 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800a07e:	4806      	ldr	r0, [pc, #24]	; (800a098 <MX_USB_HOST_Init+0x44>)
 800a080:	f7fe fcb0 	bl	80089e4 <USBH_Start>
 800a084:	4603      	mov	r3, r0
 800a086:	2b00      	cmp	r3, #0
 800a088:	d001      	beq.n	800a08e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a08a:	f7f7 fbed 	bl	8001868 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a08e:	bf00      	nop
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	0800a0b5 	.word	0x0800a0b5
 800a098:	200009c4 	.word	0x200009c4
 800a09c:	200004c0 	.word	0x200004c0

0800a0a0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 800a0a4:	4802      	ldr	r0, [pc, #8]	; (800a0b0 <MX_USB_HOST_Process+0x10>)
 800a0a6:	f7fe fcad 	bl	8008a04 <USBH_Process>
}
 800a0aa:	bf00      	nop
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	200009c4 	.word	0x200009c4

0800a0b4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	460b      	mov	r3, r1
 800a0be:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a0c0:	78fb      	ldrb	r3, [r7, #3]
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	2b04      	cmp	r3, #4
 800a0c6:	d819      	bhi.n	800a0fc <USBH_UserProcess+0x48>
 800a0c8:	a201      	add	r2, pc, #4	; (adr r2, 800a0d0 <USBH_UserProcess+0x1c>)
 800a0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ce:	bf00      	nop
 800a0d0:	0800a0fd 	.word	0x0800a0fd
 800a0d4:	0800a0ed 	.word	0x0800a0ed
 800a0d8:	0800a0fd 	.word	0x0800a0fd
 800a0dc:	0800a0f5 	.word	0x0800a0f5
 800a0e0:	0800a0e5 	.word	0x0800a0e5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a0e4:	4b09      	ldr	r3, [pc, #36]	; (800a10c <USBH_UserProcess+0x58>)
 800a0e6:	2203      	movs	r2, #3
 800a0e8:	701a      	strb	r2, [r3, #0]
  break;
 800a0ea:	e008      	b.n	800a0fe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a0ec:	4b07      	ldr	r3, [pc, #28]	; (800a10c <USBH_UserProcess+0x58>)
 800a0ee:	2202      	movs	r2, #2
 800a0f0:	701a      	strb	r2, [r3, #0]
  break;
 800a0f2:	e004      	b.n	800a0fe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a0f4:	4b05      	ldr	r3, [pc, #20]	; (800a10c <USBH_UserProcess+0x58>)
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	701a      	strb	r2, [r3, #0]
  break;
 800a0fa:	e000      	b.n	800a0fe <USBH_UserProcess+0x4a>

  default:
  break;
 800a0fc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a0fe:	bf00      	nop
 800a100:	370c      	adds	r7, #12
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	20000d9c 	.word	0x20000d9c

0800a110 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b08a      	sub	sp, #40	; 0x28
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a118:	f107 0314 	add.w	r3, r7, #20
 800a11c:	2200      	movs	r2, #0
 800a11e:	601a      	str	r2, [r3, #0]
 800a120:	605a      	str	r2, [r3, #4]
 800a122:	609a      	str	r2, [r3, #8]
 800a124:	60da      	str	r2, [r3, #12]
 800a126:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a24      	ldr	r2, [pc, #144]	; (800a1c0 <HAL_HCD_MspInit+0xb0>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d141      	bne.n	800a1b6 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a132:	2300      	movs	r3, #0
 800a134:	613b      	str	r3, [r7, #16]
 800a136:	4b23      	ldr	r3, [pc, #140]	; (800a1c4 <HAL_HCD_MspInit+0xb4>)
 800a138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a13a:	4a22      	ldr	r2, [pc, #136]	; (800a1c4 <HAL_HCD_MspInit+0xb4>)
 800a13c:	f043 0302 	orr.w	r3, r3, #2
 800a140:	6313      	str	r3, [r2, #48]	; 0x30
 800a142:	4b20      	ldr	r3, [pc, #128]	; (800a1c4 <HAL_HCD_MspInit+0xb4>)
 800a144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a146:	f003 0302 	and.w	r3, r3, #2
 800a14a:	613b      	str	r3, [r7, #16]
 800a14c:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800a14e:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800a152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a154:	2302      	movs	r3, #2
 800a156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a158:	2300      	movs	r3, #0
 800a15a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a15c:	2300      	movs	r3, #0
 800a15e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800a160:	230c      	movs	r3, #12
 800a162:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a164:	f107 0314 	add.w	r3, r7, #20
 800a168:	4619      	mov	r1, r3
 800a16a:	4817      	ldr	r0, [pc, #92]	; (800a1c8 <HAL_HCD_MspInit+0xb8>)
 800a16c:	f7f8 fc56 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800a170:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a176:	2300      	movs	r3, #0
 800a178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a17a:	2300      	movs	r3, #0
 800a17c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800a17e:	f107 0314 	add.w	r3, r7, #20
 800a182:	4619      	mov	r1, r3
 800a184:	4810      	ldr	r0, [pc, #64]	; (800a1c8 <HAL_HCD_MspInit+0xb8>)
 800a186:	f7f8 fc49 	bl	8002a1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800a18a:	2300      	movs	r3, #0
 800a18c:	60fb      	str	r3, [r7, #12]
 800a18e:	4b0d      	ldr	r3, [pc, #52]	; (800a1c4 <HAL_HCD_MspInit+0xb4>)
 800a190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a192:	4a0c      	ldr	r2, [pc, #48]	; (800a1c4 <HAL_HCD_MspInit+0xb4>)
 800a194:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a198:	6313      	str	r3, [r2, #48]	; 0x30
 800a19a:	4b0a      	ldr	r3, [pc, #40]	; (800a1c4 <HAL_HCD_MspInit+0xb4>)
 800a19c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a19e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a1a2:	60fb      	str	r3, [r7, #12]
 800a1a4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	204d      	movs	r0, #77	; 0x4d
 800a1ac:	f7f8 fa04 	bl	80025b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800a1b0:	204d      	movs	r0, #77	; 0x4d
 800a1b2:	f7f8 fa1d 	bl	80025f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800a1b6:	bf00      	nop
 800a1b8:	3728      	adds	r7, #40	; 0x28
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	40040000 	.word	0x40040000
 800a1c4:	40023800 	.word	0x40023800
 800a1c8:	40020400 	.word	0x40020400

0800a1cc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b082      	sub	sp, #8
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fe fff1 	bl	80091c2 <USBH_LL_IncTimer>
}
 800a1e0:	bf00      	nop
 800a1e2:	3708      	adds	r7, #8
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f7ff f829 	bl	800924e <USBH_LL_Connect>
}
 800a1fc:	bf00      	nop
 800a1fe:	3708      	adds	r7, #8
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}

0800a204 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a212:	4618      	mov	r0, r3
 800a214:	f7ff f832 	bl	800927c <USBH_LL_Disconnect>
}
 800a218:	bf00      	nop
 800a21a:	3708      	adds	r7, #8
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a220:	b480      	push	{r7}
 800a222:	b083      	sub	sp, #12
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	460b      	mov	r3, r1
 800a22a:	70fb      	strb	r3, [r7, #3]
 800a22c:	4613      	mov	r3, r2
 800a22e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a230:	bf00      	nop
 800a232:	370c      	adds	r7, #12
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7fe ffe3 	bl	8009216 <USBH_LL_PortEnabled>
}
 800a250:	bf00      	nop
 800a252:	3708      	adds	r7, #8
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a266:	4618      	mov	r0, r3
 800a268:	f7fe ffe3 	bl	8009232 <USBH_LL_PortDisabled>
}
 800a26c:	bf00      	nop
 800a26e:	3708      	adds	r7, #8
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a282:	2b00      	cmp	r3, #0
 800a284:	d132      	bne.n	800a2ec <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800a286:	4a1c      	ldr	r2, [pc, #112]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	4a19      	ldr	r2, [pc, #100]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a292:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800a296:	4b18      	ldr	r3, [pc, #96]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a298:	4a18      	ldr	r2, [pc, #96]	; (800a2fc <USBH_LL_Init+0x88>)
 800a29a:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800a29c:	4b16      	ldr	r3, [pc, #88]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a29e:	220c      	movs	r2, #12
 800a2a0:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800a2a2:	4b15      	ldr	r3, [pc, #84]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800a2a8:	4b13      	ldr	r3, [pc, #76]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800a2ae:	4b12      	ldr	r3, [pc, #72]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2b0:	2202      	movs	r2, #2
 800a2b2:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800a2b4:	4b10      	ldr	r3, [pc, #64]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800a2ba:	4b0f      	ldr	r3, [pc, #60]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2bc:	2200      	movs	r2, #0
 800a2be:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800a2c0:	4b0d      	ldr	r3, [pc, #52]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800a2c6:	4b0c      	ldr	r3, [pc, #48]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800a2cc:	480a      	ldr	r0, [pc, #40]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2ce:	f7f8 fd6a 	bl	8002da6 <HAL_HCD_Init>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d001      	beq.n	800a2dc <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800a2d8:	f7f7 fac6 	bl	8001868 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800a2dc:	4806      	ldr	r0, [pc, #24]	; (800a2f8 <USBH_LL_Init+0x84>)
 800a2de:	f7f9 f94e 	bl	800357e <HAL_HCD_GetCurrentFrame>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f7fe ff5c 	bl	80091a4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3708      	adds	r7, #8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	20000da0 	.word	0x20000da0
 800a2fc:	40040000 	.word	0x40040000

0800a300 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a308:	2300      	movs	r3, #0
 800a30a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a30c:	2300      	movs	r3, #0
 800a30e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a316:	4618      	mov	r0, r3
 800a318:	f7f9 f8bb 	bl	8003492 <HAL_HCD_Start>
 800a31c:	4603      	mov	r3, r0
 800a31e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a320:	7bfb      	ldrb	r3, [r7, #15]
 800a322:	4618      	mov	r0, r3
 800a324:	f000 f95c 	bl	800a5e0 <USBH_Get_USB_Status>
 800a328:	4603      	mov	r3, r0
 800a32a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a32c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3710      	adds	r7, #16
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b084      	sub	sp, #16
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a33e:	2300      	movs	r3, #0
 800a340:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a342:	2300      	movs	r3, #0
 800a344:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7f9 f8c3 	bl	80034d8 <HAL_HCD_Stop>
 800a352:	4603      	mov	r3, r0
 800a354:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	4618      	mov	r0, r3
 800a35a:	f000 f941 	bl	800a5e0 <USBH_Get_USB_Status>
 800a35e:	4603      	mov	r3, r0
 800a360:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a362:	7bbb      	ldrb	r3, [r7, #14]
}
 800a364:	4618      	mov	r0, r3
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a374:	2301      	movs	r3, #1
 800a376:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a37e:	4618      	mov	r0, r3
 800a380:	f7f9 f90b 	bl	800359a <HAL_HCD_GetCurrentSpeed>
 800a384:	4603      	mov	r3, r0
 800a386:	2b02      	cmp	r3, #2
 800a388:	d00c      	beq.n	800a3a4 <USBH_LL_GetSpeed+0x38>
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d80d      	bhi.n	800a3aa <USBH_LL_GetSpeed+0x3e>
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d002      	beq.n	800a398 <USBH_LL_GetSpeed+0x2c>
 800a392:	2b01      	cmp	r3, #1
 800a394:	d003      	beq.n	800a39e <USBH_LL_GetSpeed+0x32>
 800a396:	e008      	b.n	800a3aa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a398:	2300      	movs	r3, #0
 800a39a:	73fb      	strb	r3, [r7, #15]
    break;
 800a39c:	e008      	b.n	800a3b0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	73fb      	strb	r3, [r7, #15]
    break;
 800a3a2:	e005      	b.n	800a3b0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a3a4:	2302      	movs	r3, #2
 800a3a6:	73fb      	strb	r3, [r7, #15]
    break;
 800a3a8:	e002      	b.n	800a3b0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	73fb      	strb	r3, [r7, #15]
    break;
 800a3ae:	bf00      	nop
  }
  return  speed;
 800a3b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b084      	sub	sp, #16
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f7f9 f89e 	bl	8003512 <HAL_HCD_ResetPort>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a3da:	7bfb      	ldrb	r3, [r7, #15]
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f000 f8ff 	bl	800a5e0 <USBH_Get_USB_Status>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a402:	78fa      	ldrb	r2, [r7, #3]
 800a404:	4611      	mov	r1, r2
 800a406:	4618      	mov	r0, r3
 800a408:	f7f9 f8a5 	bl	8003556 <HAL_HCD_HC_GetXferCount>
 800a40c:	4603      	mov	r3, r0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3708      	adds	r7, #8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}

0800a416 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a416:	b590      	push	{r4, r7, lr}
 800a418:	b089      	sub	sp, #36	; 0x24
 800a41a:	af04      	add	r7, sp, #16
 800a41c:	6078      	str	r0, [r7, #4]
 800a41e:	4608      	mov	r0, r1
 800a420:	4611      	mov	r1, r2
 800a422:	461a      	mov	r2, r3
 800a424:	4603      	mov	r3, r0
 800a426:	70fb      	strb	r3, [r7, #3]
 800a428:	460b      	mov	r3, r1
 800a42a:	70bb      	strb	r3, [r7, #2]
 800a42c:	4613      	mov	r3, r2
 800a42e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a430:	2300      	movs	r3, #0
 800a432:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a434:	2300      	movs	r3, #0
 800a436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a43e:	787c      	ldrb	r4, [r7, #1]
 800a440:	78ba      	ldrb	r2, [r7, #2]
 800a442:	78f9      	ldrb	r1, [r7, #3]
 800a444:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a446:	9302      	str	r3, [sp, #8]
 800a448:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a44c:	9301      	str	r3, [sp, #4]
 800a44e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	4623      	mov	r3, r4
 800a456:	f7f8 fd08 	bl	8002e6a <HAL_HCD_HC_Init>
 800a45a:	4603      	mov	r3, r0
 800a45c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a45e:	7bfb      	ldrb	r3, [r7, #15]
 800a460:	4618      	mov	r0, r3
 800a462:	f000 f8bd 	bl	800a5e0 <USBH_Get_USB_Status>
 800a466:	4603      	mov	r3, r0
 800a468:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a46a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3714      	adds	r7, #20
 800a470:	46bd      	mov	sp, r7
 800a472:	bd90      	pop	{r4, r7, pc}

0800a474 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	460b      	mov	r3, r1
 800a47e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a480:	2300      	movs	r3, #0
 800a482:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a484:	2300      	movs	r3, #0
 800a486:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a48e:	78fa      	ldrb	r2, [r7, #3]
 800a490:	4611      	mov	r1, r2
 800a492:	4618      	mov	r0, r3
 800a494:	f7f8 fd78 	bl	8002f88 <HAL_HCD_HC_Halt>
 800a498:	4603      	mov	r3, r0
 800a49a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a49c:	7bfb      	ldrb	r3, [r7, #15]
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f000 f89e 	bl	800a5e0 <USBH_Get_USB_Status>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3710      	adds	r7, #16
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}

0800a4b2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a4b2:	b590      	push	{r4, r7, lr}
 800a4b4:	b089      	sub	sp, #36	; 0x24
 800a4b6:	af04      	add	r7, sp, #16
 800a4b8:	6078      	str	r0, [r7, #4]
 800a4ba:	4608      	mov	r0, r1
 800a4bc:	4611      	mov	r1, r2
 800a4be:	461a      	mov	r2, r3
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	70fb      	strb	r3, [r7, #3]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	70bb      	strb	r3, [r7, #2]
 800a4c8:	4613      	mov	r3, r2
 800a4ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a4da:	787c      	ldrb	r4, [r7, #1]
 800a4dc:	78ba      	ldrb	r2, [r7, #2]
 800a4de:	78f9      	ldrb	r1, [r7, #3]
 800a4e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a4e4:	9303      	str	r3, [sp, #12]
 800a4e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a4e8:	9302      	str	r3, [sp, #8]
 800a4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ec:	9301      	str	r3, [sp, #4]
 800a4ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a4f2:	9300      	str	r3, [sp, #0]
 800a4f4:	4623      	mov	r3, r4
 800a4f6:	f7f8 fd6b 	bl	8002fd0 <HAL_HCD_HC_SubmitRequest>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a4fe:	7bfb      	ldrb	r3, [r7, #15]
 800a500:	4618      	mov	r0, r3
 800a502:	f000 f86d 	bl	800a5e0 <USBH_Get_USB_Status>
 800a506:	4603      	mov	r3, r0
 800a508:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a50a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3714      	adds	r7, #20
 800a510:	46bd      	mov	sp, r7
 800a512:	bd90      	pop	{r4, r7, pc}

0800a514 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b082      	sub	sp, #8
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
 800a51c:	460b      	mov	r3, r1
 800a51e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a526:	78fa      	ldrb	r2, [r7, #3]
 800a528:	4611      	mov	r1, r2
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7f8 ffff 	bl	800352e <HAL_HCD_HC_GetURBState>
 800a530:	4603      	mov	r3, r0
}
 800a532:	4618      	mov	r0, r3
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b082      	sub	sp, #8
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	460b      	mov	r3, r1
 800a544:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d103      	bne.n	800a558 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800a550:	78fb      	ldrb	r3, [r7, #3]
 800a552:	4618      	mov	r0, r3
 800a554:	f000 f870 	bl	800a638 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a558:	20c8      	movs	r0, #200	; 0xc8
 800a55a:	f7f7 ff51 	bl	8002400 <HAL_Delay>
  return USBH_OK;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3708      	adds	r7, #8
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a568:	b480      	push	{r7}
 800a56a:	b085      	sub	sp, #20
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	460b      	mov	r3, r1
 800a572:	70fb      	strb	r3, [r7, #3]
 800a574:	4613      	mov	r3, r2
 800a576:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a57e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a580:	78fb      	ldrb	r3, [r7, #3]
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	212c      	movs	r1, #44	; 0x2c
 800a586:	fb01 f303 	mul.w	r3, r1, r3
 800a58a:	4413      	add	r3, r2
 800a58c:	333b      	adds	r3, #59	; 0x3b
 800a58e:	781b      	ldrb	r3, [r3, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d009      	beq.n	800a5a8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a594:	78fb      	ldrb	r3, [r7, #3]
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	212c      	movs	r1, #44	; 0x2c
 800a59a:	fb01 f303 	mul.w	r3, r1, r3
 800a59e:	4413      	add	r3, r2
 800a5a0:	3354      	adds	r3, #84	; 0x54
 800a5a2:	78ba      	ldrb	r2, [r7, #2]
 800a5a4:	701a      	strb	r2, [r3, #0]
 800a5a6:	e008      	b.n	800a5ba <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a5a8:	78fb      	ldrb	r3, [r7, #3]
 800a5aa:	68fa      	ldr	r2, [r7, #12]
 800a5ac:	212c      	movs	r1, #44	; 0x2c
 800a5ae:	fb01 f303 	mul.w	r3, r1, r3
 800a5b2:	4413      	add	r3, r2
 800a5b4:	3355      	adds	r3, #85	; 0x55
 800a5b6:	78ba      	ldrb	r2, [r7, #2]
 800a5b8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a5ba:	2300      	movs	r3, #0
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3714      	adds	r7, #20
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr

0800a5c8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b082      	sub	sp, #8
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f7f7 ff15 	bl	8002400 <HAL_Delay>
}
 800a5d6:	bf00      	nop
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
	...

0800a5e0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a5ee:	79fb      	ldrb	r3, [r7, #7]
 800a5f0:	2b03      	cmp	r3, #3
 800a5f2:	d817      	bhi.n	800a624 <USBH_Get_USB_Status+0x44>
 800a5f4:	a201      	add	r2, pc, #4	; (adr r2, 800a5fc <USBH_Get_USB_Status+0x1c>)
 800a5f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5fa:	bf00      	nop
 800a5fc:	0800a60d 	.word	0x0800a60d
 800a600:	0800a613 	.word	0x0800a613
 800a604:	0800a619 	.word	0x0800a619
 800a608:	0800a61f 	.word	0x0800a61f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a60c:	2300      	movs	r3, #0
 800a60e:	73fb      	strb	r3, [r7, #15]
    break;
 800a610:	e00b      	b.n	800a62a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a612:	2302      	movs	r3, #2
 800a614:	73fb      	strb	r3, [r7, #15]
    break;
 800a616:	e008      	b.n	800a62a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a618:	2301      	movs	r3, #1
 800a61a:	73fb      	strb	r3, [r7, #15]
    break;
 800a61c:	e005      	b.n	800a62a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a61e:	2302      	movs	r3, #2
 800a620:	73fb      	strb	r3, [r7, #15]
    break;
 800a622:	e002      	b.n	800a62a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a624:	2302      	movs	r3, #2
 800a626:	73fb      	strb	r3, [r7, #15]
    break;
 800a628:	bf00      	nop
  }
  return usb_status;
 800a62a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3714      	adds	r7, #20
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr

0800a638 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b084      	sub	sp, #16
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	4603      	mov	r3, r0
 800a640:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a642:	79fb      	ldrb	r3, [r7, #7]
 800a644:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800a646:	79fb      	ldrb	r3, [r7, #7]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d102      	bne.n	800a652 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800a64c:	2301      	movs	r3, #1
 800a64e:	73fb      	strb	r3, [r7, #15]
 800a650:	e001      	b.n	800a656 <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800a652:	2300      	movs	r3, #0
 800a654:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800a656:	7bfb      	ldrb	r3, [r7, #15]
 800a658:	461a      	mov	r2, r3
 800a65a:	2110      	movs	r1, #16
 800a65c:	4803      	ldr	r0, [pc, #12]	; (800a66c <MX_DriverVbusHS+0x34>)
 800a65e:	f7f8 fb89 	bl	8002d74 <HAL_GPIO_WritePin>
}
 800a662:	bf00      	nop
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
 800a66a:	bf00      	nop
 800a66c:	40020800 	.word	0x40020800

0800a670 <__errno>:
 800a670:	4b01      	ldr	r3, [pc, #4]	; (800a678 <__errno+0x8>)
 800a672:	6818      	ldr	r0, [r3, #0]
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	200004e0 	.word	0x200004e0

0800a67c <__libc_init_array>:
 800a67c:	b570      	push	{r4, r5, r6, lr}
 800a67e:	4d0d      	ldr	r5, [pc, #52]	; (800a6b4 <__libc_init_array+0x38>)
 800a680:	4c0d      	ldr	r4, [pc, #52]	; (800a6b8 <__libc_init_array+0x3c>)
 800a682:	1b64      	subs	r4, r4, r5
 800a684:	10a4      	asrs	r4, r4, #2
 800a686:	2600      	movs	r6, #0
 800a688:	42a6      	cmp	r6, r4
 800a68a:	d109      	bne.n	800a6a0 <__libc_init_array+0x24>
 800a68c:	4d0b      	ldr	r5, [pc, #44]	; (800a6bc <__libc_init_array+0x40>)
 800a68e:	4c0c      	ldr	r4, [pc, #48]	; (800a6c0 <__libc_init_array+0x44>)
 800a690:	f004 fcb2 	bl	800eff8 <_init>
 800a694:	1b64      	subs	r4, r4, r5
 800a696:	10a4      	asrs	r4, r4, #2
 800a698:	2600      	movs	r6, #0
 800a69a:	42a6      	cmp	r6, r4
 800a69c:	d105      	bne.n	800a6aa <__libc_init_array+0x2e>
 800a69e:	bd70      	pop	{r4, r5, r6, pc}
 800a6a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6a4:	4798      	blx	r3
 800a6a6:	3601      	adds	r6, #1
 800a6a8:	e7ee      	b.n	800a688 <__libc_init_array+0xc>
 800a6aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6ae:	4798      	blx	r3
 800a6b0:	3601      	adds	r6, #1
 800a6b2:	e7f2      	b.n	800a69a <__libc_init_array+0x1e>
 800a6b4:	0800f4ec 	.word	0x0800f4ec
 800a6b8:	0800f4ec 	.word	0x0800f4ec
 800a6bc:	0800f4ec 	.word	0x0800f4ec
 800a6c0:	0800f4f0 	.word	0x0800f4f0

0800a6c4 <malloc>:
 800a6c4:	4b02      	ldr	r3, [pc, #8]	; (800a6d0 <malloc+0xc>)
 800a6c6:	4601      	mov	r1, r0
 800a6c8:	6818      	ldr	r0, [r3, #0]
 800a6ca:	f000 b87f 	b.w	800a7cc <_malloc_r>
 800a6ce:	bf00      	nop
 800a6d0:	200004e0 	.word	0x200004e0

0800a6d4 <free>:
 800a6d4:	4b02      	ldr	r3, [pc, #8]	; (800a6e0 <free+0xc>)
 800a6d6:	4601      	mov	r1, r0
 800a6d8:	6818      	ldr	r0, [r3, #0]
 800a6da:	f000 b80b 	b.w	800a6f4 <_free_r>
 800a6de:	bf00      	nop
 800a6e0:	200004e0 	.word	0x200004e0

0800a6e4 <memset>:
 800a6e4:	4402      	add	r2, r0
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d100      	bne.n	800a6ee <memset+0xa>
 800a6ec:	4770      	bx	lr
 800a6ee:	f803 1b01 	strb.w	r1, [r3], #1
 800a6f2:	e7f9      	b.n	800a6e8 <memset+0x4>

0800a6f4 <_free_r>:
 800a6f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6f6:	2900      	cmp	r1, #0
 800a6f8:	d044      	beq.n	800a784 <_free_r+0x90>
 800a6fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6fe:	9001      	str	r0, [sp, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	f1a1 0404 	sub.w	r4, r1, #4
 800a706:	bfb8      	it	lt
 800a708:	18e4      	addlt	r4, r4, r3
 800a70a:	f003 f94f 	bl	800d9ac <__malloc_lock>
 800a70e:	4a1e      	ldr	r2, [pc, #120]	; (800a788 <_free_r+0x94>)
 800a710:	9801      	ldr	r0, [sp, #4]
 800a712:	6813      	ldr	r3, [r2, #0]
 800a714:	b933      	cbnz	r3, 800a724 <_free_r+0x30>
 800a716:	6063      	str	r3, [r4, #4]
 800a718:	6014      	str	r4, [r2, #0]
 800a71a:	b003      	add	sp, #12
 800a71c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a720:	f003 b94a 	b.w	800d9b8 <__malloc_unlock>
 800a724:	42a3      	cmp	r3, r4
 800a726:	d908      	bls.n	800a73a <_free_r+0x46>
 800a728:	6825      	ldr	r5, [r4, #0]
 800a72a:	1961      	adds	r1, r4, r5
 800a72c:	428b      	cmp	r3, r1
 800a72e:	bf01      	itttt	eq
 800a730:	6819      	ldreq	r1, [r3, #0]
 800a732:	685b      	ldreq	r3, [r3, #4]
 800a734:	1949      	addeq	r1, r1, r5
 800a736:	6021      	streq	r1, [r4, #0]
 800a738:	e7ed      	b.n	800a716 <_free_r+0x22>
 800a73a:	461a      	mov	r2, r3
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	b10b      	cbz	r3, 800a744 <_free_r+0x50>
 800a740:	42a3      	cmp	r3, r4
 800a742:	d9fa      	bls.n	800a73a <_free_r+0x46>
 800a744:	6811      	ldr	r1, [r2, #0]
 800a746:	1855      	adds	r5, r2, r1
 800a748:	42a5      	cmp	r5, r4
 800a74a:	d10b      	bne.n	800a764 <_free_r+0x70>
 800a74c:	6824      	ldr	r4, [r4, #0]
 800a74e:	4421      	add	r1, r4
 800a750:	1854      	adds	r4, r2, r1
 800a752:	42a3      	cmp	r3, r4
 800a754:	6011      	str	r1, [r2, #0]
 800a756:	d1e0      	bne.n	800a71a <_free_r+0x26>
 800a758:	681c      	ldr	r4, [r3, #0]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	6053      	str	r3, [r2, #4]
 800a75e:	4421      	add	r1, r4
 800a760:	6011      	str	r1, [r2, #0]
 800a762:	e7da      	b.n	800a71a <_free_r+0x26>
 800a764:	d902      	bls.n	800a76c <_free_r+0x78>
 800a766:	230c      	movs	r3, #12
 800a768:	6003      	str	r3, [r0, #0]
 800a76a:	e7d6      	b.n	800a71a <_free_r+0x26>
 800a76c:	6825      	ldr	r5, [r4, #0]
 800a76e:	1961      	adds	r1, r4, r5
 800a770:	428b      	cmp	r3, r1
 800a772:	bf04      	itt	eq
 800a774:	6819      	ldreq	r1, [r3, #0]
 800a776:	685b      	ldreq	r3, [r3, #4]
 800a778:	6063      	str	r3, [r4, #4]
 800a77a:	bf04      	itt	eq
 800a77c:	1949      	addeq	r1, r1, r5
 800a77e:	6021      	streq	r1, [r4, #0]
 800a780:	6054      	str	r4, [r2, #4]
 800a782:	e7ca      	b.n	800a71a <_free_r+0x26>
 800a784:	b003      	add	sp, #12
 800a786:	bd30      	pop	{r4, r5, pc}
 800a788:	200010a4 	.word	0x200010a4

0800a78c <sbrk_aligned>:
 800a78c:	b570      	push	{r4, r5, r6, lr}
 800a78e:	4e0e      	ldr	r6, [pc, #56]	; (800a7c8 <sbrk_aligned+0x3c>)
 800a790:	460c      	mov	r4, r1
 800a792:	6831      	ldr	r1, [r6, #0]
 800a794:	4605      	mov	r5, r0
 800a796:	b911      	cbnz	r1, 800a79e <sbrk_aligned+0x12>
 800a798:	f000 ff1e 	bl	800b5d8 <_sbrk_r>
 800a79c:	6030      	str	r0, [r6, #0]
 800a79e:	4621      	mov	r1, r4
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	f000 ff19 	bl	800b5d8 <_sbrk_r>
 800a7a6:	1c43      	adds	r3, r0, #1
 800a7a8:	d00a      	beq.n	800a7c0 <sbrk_aligned+0x34>
 800a7aa:	1cc4      	adds	r4, r0, #3
 800a7ac:	f024 0403 	bic.w	r4, r4, #3
 800a7b0:	42a0      	cmp	r0, r4
 800a7b2:	d007      	beq.n	800a7c4 <sbrk_aligned+0x38>
 800a7b4:	1a21      	subs	r1, r4, r0
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	f000 ff0e 	bl	800b5d8 <_sbrk_r>
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d101      	bne.n	800a7c4 <sbrk_aligned+0x38>
 800a7c0:	f04f 34ff 	mov.w	r4, #4294967295
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	bd70      	pop	{r4, r5, r6, pc}
 800a7c8:	200010a8 	.word	0x200010a8

0800a7cc <_malloc_r>:
 800a7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7d0:	1ccd      	adds	r5, r1, #3
 800a7d2:	f025 0503 	bic.w	r5, r5, #3
 800a7d6:	3508      	adds	r5, #8
 800a7d8:	2d0c      	cmp	r5, #12
 800a7da:	bf38      	it	cc
 800a7dc:	250c      	movcc	r5, #12
 800a7de:	2d00      	cmp	r5, #0
 800a7e0:	4607      	mov	r7, r0
 800a7e2:	db01      	blt.n	800a7e8 <_malloc_r+0x1c>
 800a7e4:	42a9      	cmp	r1, r5
 800a7e6:	d905      	bls.n	800a7f4 <_malloc_r+0x28>
 800a7e8:	230c      	movs	r3, #12
 800a7ea:	603b      	str	r3, [r7, #0]
 800a7ec:	2600      	movs	r6, #0
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7f4:	4e2e      	ldr	r6, [pc, #184]	; (800a8b0 <_malloc_r+0xe4>)
 800a7f6:	f003 f8d9 	bl	800d9ac <__malloc_lock>
 800a7fa:	6833      	ldr	r3, [r6, #0]
 800a7fc:	461c      	mov	r4, r3
 800a7fe:	bb34      	cbnz	r4, 800a84e <_malloc_r+0x82>
 800a800:	4629      	mov	r1, r5
 800a802:	4638      	mov	r0, r7
 800a804:	f7ff ffc2 	bl	800a78c <sbrk_aligned>
 800a808:	1c43      	adds	r3, r0, #1
 800a80a:	4604      	mov	r4, r0
 800a80c:	d14d      	bne.n	800a8aa <_malloc_r+0xde>
 800a80e:	6834      	ldr	r4, [r6, #0]
 800a810:	4626      	mov	r6, r4
 800a812:	2e00      	cmp	r6, #0
 800a814:	d140      	bne.n	800a898 <_malloc_r+0xcc>
 800a816:	6823      	ldr	r3, [r4, #0]
 800a818:	4631      	mov	r1, r6
 800a81a:	4638      	mov	r0, r7
 800a81c:	eb04 0803 	add.w	r8, r4, r3
 800a820:	f000 feda 	bl	800b5d8 <_sbrk_r>
 800a824:	4580      	cmp	r8, r0
 800a826:	d13a      	bne.n	800a89e <_malloc_r+0xd2>
 800a828:	6821      	ldr	r1, [r4, #0]
 800a82a:	3503      	adds	r5, #3
 800a82c:	1a6d      	subs	r5, r5, r1
 800a82e:	f025 0503 	bic.w	r5, r5, #3
 800a832:	3508      	adds	r5, #8
 800a834:	2d0c      	cmp	r5, #12
 800a836:	bf38      	it	cc
 800a838:	250c      	movcc	r5, #12
 800a83a:	4629      	mov	r1, r5
 800a83c:	4638      	mov	r0, r7
 800a83e:	f7ff ffa5 	bl	800a78c <sbrk_aligned>
 800a842:	3001      	adds	r0, #1
 800a844:	d02b      	beq.n	800a89e <_malloc_r+0xd2>
 800a846:	6823      	ldr	r3, [r4, #0]
 800a848:	442b      	add	r3, r5
 800a84a:	6023      	str	r3, [r4, #0]
 800a84c:	e00e      	b.n	800a86c <_malloc_r+0xa0>
 800a84e:	6822      	ldr	r2, [r4, #0]
 800a850:	1b52      	subs	r2, r2, r5
 800a852:	d41e      	bmi.n	800a892 <_malloc_r+0xc6>
 800a854:	2a0b      	cmp	r2, #11
 800a856:	d916      	bls.n	800a886 <_malloc_r+0xba>
 800a858:	1961      	adds	r1, r4, r5
 800a85a:	42a3      	cmp	r3, r4
 800a85c:	6025      	str	r5, [r4, #0]
 800a85e:	bf18      	it	ne
 800a860:	6059      	strne	r1, [r3, #4]
 800a862:	6863      	ldr	r3, [r4, #4]
 800a864:	bf08      	it	eq
 800a866:	6031      	streq	r1, [r6, #0]
 800a868:	5162      	str	r2, [r4, r5]
 800a86a:	604b      	str	r3, [r1, #4]
 800a86c:	4638      	mov	r0, r7
 800a86e:	f104 060b 	add.w	r6, r4, #11
 800a872:	f003 f8a1 	bl	800d9b8 <__malloc_unlock>
 800a876:	f026 0607 	bic.w	r6, r6, #7
 800a87a:	1d23      	adds	r3, r4, #4
 800a87c:	1af2      	subs	r2, r6, r3
 800a87e:	d0b6      	beq.n	800a7ee <_malloc_r+0x22>
 800a880:	1b9b      	subs	r3, r3, r6
 800a882:	50a3      	str	r3, [r4, r2]
 800a884:	e7b3      	b.n	800a7ee <_malloc_r+0x22>
 800a886:	6862      	ldr	r2, [r4, #4]
 800a888:	42a3      	cmp	r3, r4
 800a88a:	bf0c      	ite	eq
 800a88c:	6032      	streq	r2, [r6, #0]
 800a88e:	605a      	strne	r2, [r3, #4]
 800a890:	e7ec      	b.n	800a86c <_malloc_r+0xa0>
 800a892:	4623      	mov	r3, r4
 800a894:	6864      	ldr	r4, [r4, #4]
 800a896:	e7b2      	b.n	800a7fe <_malloc_r+0x32>
 800a898:	4634      	mov	r4, r6
 800a89a:	6876      	ldr	r6, [r6, #4]
 800a89c:	e7b9      	b.n	800a812 <_malloc_r+0x46>
 800a89e:	230c      	movs	r3, #12
 800a8a0:	603b      	str	r3, [r7, #0]
 800a8a2:	4638      	mov	r0, r7
 800a8a4:	f003 f888 	bl	800d9b8 <__malloc_unlock>
 800a8a8:	e7a1      	b.n	800a7ee <_malloc_r+0x22>
 800a8aa:	6025      	str	r5, [r4, #0]
 800a8ac:	e7de      	b.n	800a86c <_malloc_r+0xa0>
 800a8ae:	bf00      	nop
 800a8b0:	200010a4 	.word	0x200010a4

0800a8b4 <__cvt>:
 800a8b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8b8:	ec55 4b10 	vmov	r4, r5, d0
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	460e      	mov	r6, r1
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	462b      	mov	r3, r5
 800a8c4:	bfbb      	ittet	lt
 800a8c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a8ca:	461d      	movlt	r5, r3
 800a8cc:	2300      	movge	r3, #0
 800a8ce:	232d      	movlt	r3, #45	; 0x2d
 800a8d0:	700b      	strb	r3, [r1, #0]
 800a8d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a8d8:	4691      	mov	r9, r2
 800a8da:	f023 0820 	bic.w	r8, r3, #32
 800a8de:	bfbc      	itt	lt
 800a8e0:	4622      	movlt	r2, r4
 800a8e2:	4614      	movlt	r4, r2
 800a8e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a8e8:	d005      	beq.n	800a8f6 <__cvt+0x42>
 800a8ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a8ee:	d100      	bne.n	800a8f2 <__cvt+0x3e>
 800a8f0:	3601      	adds	r6, #1
 800a8f2:	2102      	movs	r1, #2
 800a8f4:	e000      	b.n	800a8f8 <__cvt+0x44>
 800a8f6:	2103      	movs	r1, #3
 800a8f8:	ab03      	add	r3, sp, #12
 800a8fa:	9301      	str	r3, [sp, #4]
 800a8fc:	ab02      	add	r3, sp, #8
 800a8fe:	9300      	str	r3, [sp, #0]
 800a900:	ec45 4b10 	vmov	d0, r4, r5
 800a904:	4653      	mov	r3, sl
 800a906:	4632      	mov	r2, r6
 800a908:	f001 fdd6 	bl	800c4b8 <_dtoa_r>
 800a90c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a910:	4607      	mov	r7, r0
 800a912:	d102      	bne.n	800a91a <__cvt+0x66>
 800a914:	f019 0f01 	tst.w	r9, #1
 800a918:	d022      	beq.n	800a960 <__cvt+0xac>
 800a91a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a91e:	eb07 0906 	add.w	r9, r7, r6
 800a922:	d110      	bne.n	800a946 <__cvt+0x92>
 800a924:	783b      	ldrb	r3, [r7, #0]
 800a926:	2b30      	cmp	r3, #48	; 0x30
 800a928:	d10a      	bne.n	800a940 <__cvt+0x8c>
 800a92a:	2200      	movs	r2, #0
 800a92c:	2300      	movs	r3, #0
 800a92e:	4620      	mov	r0, r4
 800a930:	4629      	mov	r1, r5
 800a932:	f7f6 f8d9 	bl	8000ae8 <__aeabi_dcmpeq>
 800a936:	b918      	cbnz	r0, 800a940 <__cvt+0x8c>
 800a938:	f1c6 0601 	rsb	r6, r6, #1
 800a93c:	f8ca 6000 	str.w	r6, [sl]
 800a940:	f8da 3000 	ldr.w	r3, [sl]
 800a944:	4499      	add	r9, r3
 800a946:	2200      	movs	r2, #0
 800a948:	2300      	movs	r3, #0
 800a94a:	4620      	mov	r0, r4
 800a94c:	4629      	mov	r1, r5
 800a94e:	f7f6 f8cb 	bl	8000ae8 <__aeabi_dcmpeq>
 800a952:	b108      	cbz	r0, 800a958 <__cvt+0xa4>
 800a954:	f8cd 900c 	str.w	r9, [sp, #12]
 800a958:	2230      	movs	r2, #48	; 0x30
 800a95a:	9b03      	ldr	r3, [sp, #12]
 800a95c:	454b      	cmp	r3, r9
 800a95e:	d307      	bcc.n	800a970 <__cvt+0xbc>
 800a960:	9b03      	ldr	r3, [sp, #12]
 800a962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a964:	1bdb      	subs	r3, r3, r7
 800a966:	4638      	mov	r0, r7
 800a968:	6013      	str	r3, [r2, #0]
 800a96a:	b004      	add	sp, #16
 800a96c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a970:	1c59      	adds	r1, r3, #1
 800a972:	9103      	str	r1, [sp, #12]
 800a974:	701a      	strb	r2, [r3, #0]
 800a976:	e7f0      	b.n	800a95a <__cvt+0xa6>

0800a978 <__exponent>:
 800a978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a97a:	4603      	mov	r3, r0
 800a97c:	2900      	cmp	r1, #0
 800a97e:	bfb8      	it	lt
 800a980:	4249      	neglt	r1, r1
 800a982:	f803 2b02 	strb.w	r2, [r3], #2
 800a986:	bfb4      	ite	lt
 800a988:	222d      	movlt	r2, #45	; 0x2d
 800a98a:	222b      	movge	r2, #43	; 0x2b
 800a98c:	2909      	cmp	r1, #9
 800a98e:	7042      	strb	r2, [r0, #1]
 800a990:	dd2a      	ble.n	800a9e8 <__exponent+0x70>
 800a992:	f10d 0407 	add.w	r4, sp, #7
 800a996:	46a4      	mov	ip, r4
 800a998:	270a      	movs	r7, #10
 800a99a:	46a6      	mov	lr, r4
 800a99c:	460a      	mov	r2, r1
 800a99e:	fb91 f6f7 	sdiv	r6, r1, r7
 800a9a2:	fb07 1516 	mls	r5, r7, r6, r1
 800a9a6:	3530      	adds	r5, #48	; 0x30
 800a9a8:	2a63      	cmp	r2, #99	; 0x63
 800a9aa:	f104 34ff 	add.w	r4, r4, #4294967295
 800a9ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a9b2:	4631      	mov	r1, r6
 800a9b4:	dcf1      	bgt.n	800a99a <__exponent+0x22>
 800a9b6:	3130      	adds	r1, #48	; 0x30
 800a9b8:	f1ae 0502 	sub.w	r5, lr, #2
 800a9bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a9c0:	1c44      	adds	r4, r0, #1
 800a9c2:	4629      	mov	r1, r5
 800a9c4:	4561      	cmp	r1, ip
 800a9c6:	d30a      	bcc.n	800a9de <__exponent+0x66>
 800a9c8:	f10d 0209 	add.w	r2, sp, #9
 800a9cc:	eba2 020e 	sub.w	r2, r2, lr
 800a9d0:	4565      	cmp	r5, ip
 800a9d2:	bf88      	it	hi
 800a9d4:	2200      	movhi	r2, #0
 800a9d6:	4413      	add	r3, r2
 800a9d8:	1a18      	subs	r0, r3, r0
 800a9da:	b003      	add	sp, #12
 800a9dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a9e6:	e7ed      	b.n	800a9c4 <__exponent+0x4c>
 800a9e8:	2330      	movs	r3, #48	; 0x30
 800a9ea:	3130      	adds	r1, #48	; 0x30
 800a9ec:	7083      	strb	r3, [r0, #2]
 800a9ee:	70c1      	strb	r1, [r0, #3]
 800a9f0:	1d03      	adds	r3, r0, #4
 800a9f2:	e7f1      	b.n	800a9d8 <__exponent+0x60>

0800a9f4 <_printf_float>:
 800a9f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f8:	ed2d 8b02 	vpush	{d8}
 800a9fc:	b08d      	sub	sp, #52	; 0x34
 800a9fe:	460c      	mov	r4, r1
 800aa00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800aa04:	4616      	mov	r6, r2
 800aa06:	461f      	mov	r7, r3
 800aa08:	4605      	mov	r5, r0
 800aa0a:	f002 ffa7 	bl	800d95c <_localeconv_r>
 800aa0e:	f8d0 a000 	ldr.w	sl, [r0]
 800aa12:	4650      	mov	r0, sl
 800aa14:	f7f5 fbec 	bl	80001f0 <strlen>
 800aa18:	2300      	movs	r3, #0
 800aa1a:	930a      	str	r3, [sp, #40]	; 0x28
 800aa1c:	6823      	ldr	r3, [r4, #0]
 800aa1e:	9305      	str	r3, [sp, #20]
 800aa20:	f8d8 3000 	ldr.w	r3, [r8]
 800aa24:	f894 b018 	ldrb.w	fp, [r4, #24]
 800aa28:	3307      	adds	r3, #7
 800aa2a:	f023 0307 	bic.w	r3, r3, #7
 800aa2e:	f103 0208 	add.w	r2, r3, #8
 800aa32:	f8c8 2000 	str.w	r2, [r8]
 800aa36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800aa3e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800aa42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aa46:	9307      	str	r3, [sp, #28]
 800aa48:	f8cd 8018 	str.w	r8, [sp, #24]
 800aa4c:	ee08 0a10 	vmov	s16, r0
 800aa50:	4b9f      	ldr	r3, [pc, #636]	; (800acd0 <_printf_float+0x2dc>)
 800aa52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa56:	f04f 32ff 	mov.w	r2, #4294967295
 800aa5a:	f7f6 f877 	bl	8000b4c <__aeabi_dcmpun>
 800aa5e:	bb88      	cbnz	r0, 800aac4 <_printf_float+0xd0>
 800aa60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa64:	4b9a      	ldr	r3, [pc, #616]	; (800acd0 <_printf_float+0x2dc>)
 800aa66:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6a:	f7f6 f851 	bl	8000b10 <__aeabi_dcmple>
 800aa6e:	bb48      	cbnz	r0, 800aac4 <_printf_float+0xd0>
 800aa70:	2200      	movs	r2, #0
 800aa72:	2300      	movs	r3, #0
 800aa74:	4640      	mov	r0, r8
 800aa76:	4649      	mov	r1, r9
 800aa78:	f7f6 f840 	bl	8000afc <__aeabi_dcmplt>
 800aa7c:	b110      	cbz	r0, 800aa84 <_printf_float+0x90>
 800aa7e:	232d      	movs	r3, #45	; 0x2d
 800aa80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa84:	4b93      	ldr	r3, [pc, #588]	; (800acd4 <_printf_float+0x2e0>)
 800aa86:	4894      	ldr	r0, [pc, #592]	; (800acd8 <_printf_float+0x2e4>)
 800aa88:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800aa8c:	bf94      	ite	ls
 800aa8e:	4698      	movls	r8, r3
 800aa90:	4680      	movhi	r8, r0
 800aa92:	2303      	movs	r3, #3
 800aa94:	6123      	str	r3, [r4, #16]
 800aa96:	9b05      	ldr	r3, [sp, #20]
 800aa98:	f023 0204 	bic.w	r2, r3, #4
 800aa9c:	6022      	str	r2, [r4, #0]
 800aa9e:	f04f 0900 	mov.w	r9, #0
 800aaa2:	9700      	str	r7, [sp, #0]
 800aaa4:	4633      	mov	r3, r6
 800aaa6:	aa0b      	add	r2, sp, #44	; 0x2c
 800aaa8:	4621      	mov	r1, r4
 800aaaa:	4628      	mov	r0, r5
 800aaac:	f000 f9d8 	bl	800ae60 <_printf_common>
 800aab0:	3001      	adds	r0, #1
 800aab2:	f040 8090 	bne.w	800abd6 <_printf_float+0x1e2>
 800aab6:	f04f 30ff 	mov.w	r0, #4294967295
 800aaba:	b00d      	add	sp, #52	; 0x34
 800aabc:	ecbd 8b02 	vpop	{d8}
 800aac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac4:	4642      	mov	r2, r8
 800aac6:	464b      	mov	r3, r9
 800aac8:	4640      	mov	r0, r8
 800aaca:	4649      	mov	r1, r9
 800aacc:	f7f6 f83e 	bl	8000b4c <__aeabi_dcmpun>
 800aad0:	b140      	cbz	r0, 800aae4 <_printf_float+0xf0>
 800aad2:	464b      	mov	r3, r9
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	bfbc      	itt	lt
 800aad8:	232d      	movlt	r3, #45	; 0x2d
 800aada:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aade:	487f      	ldr	r0, [pc, #508]	; (800acdc <_printf_float+0x2e8>)
 800aae0:	4b7f      	ldr	r3, [pc, #508]	; (800ace0 <_printf_float+0x2ec>)
 800aae2:	e7d1      	b.n	800aa88 <_printf_float+0x94>
 800aae4:	6863      	ldr	r3, [r4, #4]
 800aae6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800aaea:	9206      	str	r2, [sp, #24]
 800aaec:	1c5a      	adds	r2, r3, #1
 800aaee:	d13f      	bne.n	800ab70 <_printf_float+0x17c>
 800aaf0:	2306      	movs	r3, #6
 800aaf2:	6063      	str	r3, [r4, #4]
 800aaf4:	9b05      	ldr	r3, [sp, #20]
 800aaf6:	6861      	ldr	r1, [r4, #4]
 800aaf8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800aafc:	2300      	movs	r3, #0
 800aafe:	9303      	str	r3, [sp, #12]
 800ab00:	ab0a      	add	r3, sp, #40	; 0x28
 800ab02:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ab06:	ab09      	add	r3, sp, #36	; 0x24
 800ab08:	ec49 8b10 	vmov	d0, r8, r9
 800ab0c:	9300      	str	r3, [sp, #0]
 800ab0e:	6022      	str	r2, [r4, #0]
 800ab10:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ab14:	4628      	mov	r0, r5
 800ab16:	f7ff fecd 	bl	800a8b4 <__cvt>
 800ab1a:	9b06      	ldr	r3, [sp, #24]
 800ab1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ab1e:	2b47      	cmp	r3, #71	; 0x47
 800ab20:	4680      	mov	r8, r0
 800ab22:	d108      	bne.n	800ab36 <_printf_float+0x142>
 800ab24:	1cc8      	adds	r0, r1, #3
 800ab26:	db02      	blt.n	800ab2e <_printf_float+0x13a>
 800ab28:	6863      	ldr	r3, [r4, #4]
 800ab2a:	4299      	cmp	r1, r3
 800ab2c:	dd41      	ble.n	800abb2 <_printf_float+0x1be>
 800ab2e:	f1ab 0b02 	sub.w	fp, fp, #2
 800ab32:	fa5f fb8b 	uxtb.w	fp, fp
 800ab36:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ab3a:	d820      	bhi.n	800ab7e <_printf_float+0x18a>
 800ab3c:	3901      	subs	r1, #1
 800ab3e:	465a      	mov	r2, fp
 800ab40:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ab44:	9109      	str	r1, [sp, #36]	; 0x24
 800ab46:	f7ff ff17 	bl	800a978 <__exponent>
 800ab4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab4c:	1813      	adds	r3, r2, r0
 800ab4e:	2a01      	cmp	r2, #1
 800ab50:	4681      	mov	r9, r0
 800ab52:	6123      	str	r3, [r4, #16]
 800ab54:	dc02      	bgt.n	800ab5c <_printf_float+0x168>
 800ab56:	6822      	ldr	r2, [r4, #0]
 800ab58:	07d2      	lsls	r2, r2, #31
 800ab5a:	d501      	bpl.n	800ab60 <_printf_float+0x16c>
 800ab5c:	3301      	adds	r3, #1
 800ab5e:	6123      	str	r3, [r4, #16]
 800ab60:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d09c      	beq.n	800aaa2 <_printf_float+0xae>
 800ab68:	232d      	movs	r3, #45	; 0x2d
 800ab6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab6e:	e798      	b.n	800aaa2 <_printf_float+0xae>
 800ab70:	9a06      	ldr	r2, [sp, #24]
 800ab72:	2a47      	cmp	r2, #71	; 0x47
 800ab74:	d1be      	bne.n	800aaf4 <_printf_float+0x100>
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d1bc      	bne.n	800aaf4 <_printf_float+0x100>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e7b9      	b.n	800aaf2 <_printf_float+0xfe>
 800ab7e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ab82:	d118      	bne.n	800abb6 <_printf_float+0x1c2>
 800ab84:	2900      	cmp	r1, #0
 800ab86:	6863      	ldr	r3, [r4, #4]
 800ab88:	dd0b      	ble.n	800aba2 <_printf_float+0x1ae>
 800ab8a:	6121      	str	r1, [r4, #16]
 800ab8c:	b913      	cbnz	r3, 800ab94 <_printf_float+0x1a0>
 800ab8e:	6822      	ldr	r2, [r4, #0]
 800ab90:	07d0      	lsls	r0, r2, #31
 800ab92:	d502      	bpl.n	800ab9a <_printf_float+0x1a6>
 800ab94:	3301      	adds	r3, #1
 800ab96:	440b      	add	r3, r1
 800ab98:	6123      	str	r3, [r4, #16]
 800ab9a:	65a1      	str	r1, [r4, #88]	; 0x58
 800ab9c:	f04f 0900 	mov.w	r9, #0
 800aba0:	e7de      	b.n	800ab60 <_printf_float+0x16c>
 800aba2:	b913      	cbnz	r3, 800abaa <_printf_float+0x1b6>
 800aba4:	6822      	ldr	r2, [r4, #0]
 800aba6:	07d2      	lsls	r2, r2, #31
 800aba8:	d501      	bpl.n	800abae <_printf_float+0x1ba>
 800abaa:	3302      	adds	r3, #2
 800abac:	e7f4      	b.n	800ab98 <_printf_float+0x1a4>
 800abae:	2301      	movs	r3, #1
 800abb0:	e7f2      	b.n	800ab98 <_printf_float+0x1a4>
 800abb2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800abb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abb8:	4299      	cmp	r1, r3
 800abba:	db05      	blt.n	800abc8 <_printf_float+0x1d4>
 800abbc:	6823      	ldr	r3, [r4, #0]
 800abbe:	6121      	str	r1, [r4, #16]
 800abc0:	07d8      	lsls	r0, r3, #31
 800abc2:	d5ea      	bpl.n	800ab9a <_printf_float+0x1a6>
 800abc4:	1c4b      	adds	r3, r1, #1
 800abc6:	e7e7      	b.n	800ab98 <_printf_float+0x1a4>
 800abc8:	2900      	cmp	r1, #0
 800abca:	bfd4      	ite	le
 800abcc:	f1c1 0202 	rsble	r2, r1, #2
 800abd0:	2201      	movgt	r2, #1
 800abd2:	4413      	add	r3, r2
 800abd4:	e7e0      	b.n	800ab98 <_printf_float+0x1a4>
 800abd6:	6823      	ldr	r3, [r4, #0]
 800abd8:	055a      	lsls	r2, r3, #21
 800abda:	d407      	bmi.n	800abec <_printf_float+0x1f8>
 800abdc:	6923      	ldr	r3, [r4, #16]
 800abde:	4642      	mov	r2, r8
 800abe0:	4631      	mov	r1, r6
 800abe2:	4628      	mov	r0, r5
 800abe4:	47b8      	blx	r7
 800abe6:	3001      	adds	r0, #1
 800abe8:	d12c      	bne.n	800ac44 <_printf_float+0x250>
 800abea:	e764      	b.n	800aab6 <_printf_float+0xc2>
 800abec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800abf0:	f240 80e0 	bls.w	800adb4 <_printf_float+0x3c0>
 800abf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800abf8:	2200      	movs	r2, #0
 800abfa:	2300      	movs	r3, #0
 800abfc:	f7f5 ff74 	bl	8000ae8 <__aeabi_dcmpeq>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	d034      	beq.n	800ac6e <_printf_float+0x27a>
 800ac04:	4a37      	ldr	r2, [pc, #220]	; (800ace4 <_printf_float+0x2f0>)
 800ac06:	2301      	movs	r3, #1
 800ac08:	4631      	mov	r1, r6
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	47b8      	blx	r7
 800ac0e:	3001      	adds	r0, #1
 800ac10:	f43f af51 	beq.w	800aab6 <_printf_float+0xc2>
 800ac14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac18:	429a      	cmp	r2, r3
 800ac1a:	db02      	blt.n	800ac22 <_printf_float+0x22e>
 800ac1c:	6823      	ldr	r3, [r4, #0]
 800ac1e:	07d8      	lsls	r0, r3, #31
 800ac20:	d510      	bpl.n	800ac44 <_printf_float+0x250>
 800ac22:	ee18 3a10 	vmov	r3, s16
 800ac26:	4652      	mov	r2, sl
 800ac28:	4631      	mov	r1, r6
 800ac2a:	4628      	mov	r0, r5
 800ac2c:	47b8      	blx	r7
 800ac2e:	3001      	adds	r0, #1
 800ac30:	f43f af41 	beq.w	800aab6 <_printf_float+0xc2>
 800ac34:	f04f 0800 	mov.w	r8, #0
 800ac38:	f104 091a 	add.w	r9, r4, #26
 800ac3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac3e:	3b01      	subs	r3, #1
 800ac40:	4543      	cmp	r3, r8
 800ac42:	dc09      	bgt.n	800ac58 <_printf_float+0x264>
 800ac44:	6823      	ldr	r3, [r4, #0]
 800ac46:	079b      	lsls	r3, r3, #30
 800ac48:	f100 8105 	bmi.w	800ae56 <_printf_float+0x462>
 800ac4c:	68e0      	ldr	r0, [r4, #12]
 800ac4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac50:	4298      	cmp	r0, r3
 800ac52:	bfb8      	it	lt
 800ac54:	4618      	movlt	r0, r3
 800ac56:	e730      	b.n	800aaba <_printf_float+0xc6>
 800ac58:	2301      	movs	r3, #1
 800ac5a:	464a      	mov	r2, r9
 800ac5c:	4631      	mov	r1, r6
 800ac5e:	4628      	mov	r0, r5
 800ac60:	47b8      	blx	r7
 800ac62:	3001      	adds	r0, #1
 800ac64:	f43f af27 	beq.w	800aab6 <_printf_float+0xc2>
 800ac68:	f108 0801 	add.w	r8, r8, #1
 800ac6c:	e7e6      	b.n	800ac3c <_printf_float+0x248>
 800ac6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	dc39      	bgt.n	800ace8 <_printf_float+0x2f4>
 800ac74:	4a1b      	ldr	r2, [pc, #108]	; (800ace4 <_printf_float+0x2f0>)
 800ac76:	2301      	movs	r3, #1
 800ac78:	4631      	mov	r1, r6
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	47b8      	blx	r7
 800ac7e:	3001      	adds	r0, #1
 800ac80:	f43f af19 	beq.w	800aab6 <_printf_float+0xc2>
 800ac84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	d102      	bne.n	800ac92 <_printf_float+0x29e>
 800ac8c:	6823      	ldr	r3, [r4, #0]
 800ac8e:	07d9      	lsls	r1, r3, #31
 800ac90:	d5d8      	bpl.n	800ac44 <_printf_float+0x250>
 800ac92:	ee18 3a10 	vmov	r3, s16
 800ac96:	4652      	mov	r2, sl
 800ac98:	4631      	mov	r1, r6
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	47b8      	blx	r7
 800ac9e:	3001      	adds	r0, #1
 800aca0:	f43f af09 	beq.w	800aab6 <_printf_float+0xc2>
 800aca4:	f04f 0900 	mov.w	r9, #0
 800aca8:	f104 0a1a 	add.w	sl, r4, #26
 800acac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acae:	425b      	negs	r3, r3
 800acb0:	454b      	cmp	r3, r9
 800acb2:	dc01      	bgt.n	800acb8 <_printf_float+0x2c4>
 800acb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acb6:	e792      	b.n	800abde <_printf_float+0x1ea>
 800acb8:	2301      	movs	r3, #1
 800acba:	4652      	mov	r2, sl
 800acbc:	4631      	mov	r1, r6
 800acbe:	4628      	mov	r0, r5
 800acc0:	47b8      	blx	r7
 800acc2:	3001      	adds	r0, #1
 800acc4:	f43f aef7 	beq.w	800aab6 <_printf_float+0xc2>
 800acc8:	f109 0901 	add.w	r9, r9, #1
 800accc:	e7ee      	b.n	800acac <_printf_float+0x2b8>
 800acce:	bf00      	nop
 800acd0:	7fefffff 	.word	0x7fefffff
 800acd4:	0800f038 	.word	0x0800f038
 800acd8:	0800f03c 	.word	0x0800f03c
 800acdc:	0800f044 	.word	0x0800f044
 800ace0:	0800f040 	.word	0x0800f040
 800ace4:	0800f048 	.word	0x0800f048
 800ace8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800acec:	429a      	cmp	r2, r3
 800acee:	bfa8      	it	ge
 800acf0:	461a      	movge	r2, r3
 800acf2:	2a00      	cmp	r2, #0
 800acf4:	4691      	mov	r9, r2
 800acf6:	dc37      	bgt.n	800ad68 <_printf_float+0x374>
 800acf8:	f04f 0b00 	mov.w	fp, #0
 800acfc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad00:	f104 021a 	add.w	r2, r4, #26
 800ad04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ad06:	9305      	str	r3, [sp, #20]
 800ad08:	eba3 0309 	sub.w	r3, r3, r9
 800ad0c:	455b      	cmp	r3, fp
 800ad0e:	dc33      	bgt.n	800ad78 <_printf_float+0x384>
 800ad10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad14:	429a      	cmp	r2, r3
 800ad16:	db3b      	blt.n	800ad90 <_printf_float+0x39c>
 800ad18:	6823      	ldr	r3, [r4, #0]
 800ad1a:	07da      	lsls	r2, r3, #31
 800ad1c:	d438      	bmi.n	800ad90 <_printf_float+0x39c>
 800ad1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad20:	9a05      	ldr	r2, [sp, #20]
 800ad22:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad24:	1a9a      	subs	r2, r3, r2
 800ad26:	eba3 0901 	sub.w	r9, r3, r1
 800ad2a:	4591      	cmp	r9, r2
 800ad2c:	bfa8      	it	ge
 800ad2e:	4691      	movge	r9, r2
 800ad30:	f1b9 0f00 	cmp.w	r9, #0
 800ad34:	dc35      	bgt.n	800ada2 <_printf_float+0x3ae>
 800ad36:	f04f 0800 	mov.w	r8, #0
 800ad3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad3e:	f104 0a1a 	add.w	sl, r4, #26
 800ad42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad46:	1a9b      	subs	r3, r3, r2
 800ad48:	eba3 0309 	sub.w	r3, r3, r9
 800ad4c:	4543      	cmp	r3, r8
 800ad4e:	f77f af79 	ble.w	800ac44 <_printf_float+0x250>
 800ad52:	2301      	movs	r3, #1
 800ad54:	4652      	mov	r2, sl
 800ad56:	4631      	mov	r1, r6
 800ad58:	4628      	mov	r0, r5
 800ad5a:	47b8      	blx	r7
 800ad5c:	3001      	adds	r0, #1
 800ad5e:	f43f aeaa 	beq.w	800aab6 <_printf_float+0xc2>
 800ad62:	f108 0801 	add.w	r8, r8, #1
 800ad66:	e7ec      	b.n	800ad42 <_printf_float+0x34e>
 800ad68:	4613      	mov	r3, r2
 800ad6a:	4631      	mov	r1, r6
 800ad6c:	4642      	mov	r2, r8
 800ad6e:	4628      	mov	r0, r5
 800ad70:	47b8      	blx	r7
 800ad72:	3001      	adds	r0, #1
 800ad74:	d1c0      	bne.n	800acf8 <_printf_float+0x304>
 800ad76:	e69e      	b.n	800aab6 <_printf_float+0xc2>
 800ad78:	2301      	movs	r3, #1
 800ad7a:	4631      	mov	r1, r6
 800ad7c:	4628      	mov	r0, r5
 800ad7e:	9205      	str	r2, [sp, #20]
 800ad80:	47b8      	blx	r7
 800ad82:	3001      	adds	r0, #1
 800ad84:	f43f ae97 	beq.w	800aab6 <_printf_float+0xc2>
 800ad88:	9a05      	ldr	r2, [sp, #20]
 800ad8a:	f10b 0b01 	add.w	fp, fp, #1
 800ad8e:	e7b9      	b.n	800ad04 <_printf_float+0x310>
 800ad90:	ee18 3a10 	vmov	r3, s16
 800ad94:	4652      	mov	r2, sl
 800ad96:	4631      	mov	r1, r6
 800ad98:	4628      	mov	r0, r5
 800ad9a:	47b8      	blx	r7
 800ad9c:	3001      	adds	r0, #1
 800ad9e:	d1be      	bne.n	800ad1e <_printf_float+0x32a>
 800ada0:	e689      	b.n	800aab6 <_printf_float+0xc2>
 800ada2:	9a05      	ldr	r2, [sp, #20]
 800ada4:	464b      	mov	r3, r9
 800ada6:	4442      	add	r2, r8
 800ada8:	4631      	mov	r1, r6
 800adaa:	4628      	mov	r0, r5
 800adac:	47b8      	blx	r7
 800adae:	3001      	adds	r0, #1
 800adb0:	d1c1      	bne.n	800ad36 <_printf_float+0x342>
 800adb2:	e680      	b.n	800aab6 <_printf_float+0xc2>
 800adb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800adb6:	2a01      	cmp	r2, #1
 800adb8:	dc01      	bgt.n	800adbe <_printf_float+0x3ca>
 800adba:	07db      	lsls	r3, r3, #31
 800adbc:	d538      	bpl.n	800ae30 <_printf_float+0x43c>
 800adbe:	2301      	movs	r3, #1
 800adc0:	4642      	mov	r2, r8
 800adc2:	4631      	mov	r1, r6
 800adc4:	4628      	mov	r0, r5
 800adc6:	47b8      	blx	r7
 800adc8:	3001      	adds	r0, #1
 800adca:	f43f ae74 	beq.w	800aab6 <_printf_float+0xc2>
 800adce:	ee18 3a10 	vmov	r3, s16
 800add2:	4652      	mov	r2, sl
 800add4:	4631      	mov	r1, r6
 800add6:	4628      	mov	r0, r5
 800add8:	47b8      	blx	r7
 800adda:	3001      	adds	r0, #1
 800addc:	f43f ae6b 	beq.w	800aab6 <_printf_float+0xc2>
 800ade0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ade4:	2200      	movs	r2, #0
 800ade6:	2300      	movs	r3, #0
 800ade8:	f7f5 fe7e 	bl	8000ae8 <__aeabi_dcmpeq>
 800adec:	b9d8      	cbnz	r0, 800ae26 <_printf_float+0x432>
 800adee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adf0:	f108 0201 	add.w	r2, r8, #1
 800adf4:	3b01      	subs	r3, #1
 800adf6:	4631      	mov	r1, r6
 800adf8:	4628      	mov	r0, r5
 800adfa:	47b8      	blx	r7
 800adfc:	3001      	adds	r0, #1
 800adfe:	d10e      	bne.n	800ae1e <_printf_float+0x42a>
 800ae00:	e659      	b.n	800aab6 <_printf_float+0xc2>
 800ae02:	2301      	movs	r3, #1
 800ae04:	4652      	mov	r2, sl
 800ae06:	4631      	mov	r1, r6
 800ae08:	4628      	mov	r0, r5
 800ae0a:	47b8      	blx	r7
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	f43f ae52 	beq.w	800aab6 <_printf_float+0xc2>
 800ae12:	f108 0801 	add.w	r8, r8, #1
 800ae16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae18:	3b01      	subs	r3, #1
 800ae1a:	4543      	cmp	r3, r8
 800ae1c:	dcf1      	bgt.n	800ae02 <_printf_float+0x40e>
 800ae1e:	464b      	mov	r3, r9
 800ae20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ae24:	e6dc      	b.n	800abe0 <_printf_float+0x1ec>
 800ae26:	f04f 0800 	mov.w	r8, #0
 800ae2a:	f104 0a1a 	add.w	sl, r4, #26
 800ae2e:	e7f2      	b.n	800ae16 <_printf_float+0x422>
 800ae30:	2301      	movs	r3, #1
 800ae32:	4642      	mov	r2, r8
 800ae34:	e7df      	b.n	800adf6 <_printf_float+0x402>
 800ae36:	2301      	movs	r3, #1
 800ae38:	464a      	mov	r2, r9
 800ae3a:	4631      	mov	r1, r6
 800ae3c:	4628      	mov	r0, r5
 800ae3e:	47b8      	blx	r7
 800ae40:	3001      	adds	r0, #1
 800ae42:	f43f ae38 	beq.w	800aab6 <_printf_float+0xc2>
 800ae46:	f108 0801 	add.w	r8, r8, #1
 800ae4a:	68e3      	ldr	r3, [r4, #12]
 800ae4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae4e:	1a5b      	subs	r3, r3, r1
 800ae50:	4543      	cmp	r3, r8
 800ae52:	dcf0      	bgt.n	800ae36 <_printf_float+0x442>
 800ae54:	e6fa      	b.n	800ac4c <_printf_float+0x258>
 800ae56:	f04f 0800 	mov.w	r8, #0
 800ae5a:	f104 0919 	add.w	r9, r4, #25
 800ae5e:	e7f4      	b.n	800ae4a <_printf_float+0x456>

0800ae60 <_printf_common>:
 800ae60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae64:	4616      	mov	r6, r2
 800ae66:	4699      	mov	r9, r3
 800ae68:	688a      	ldr	r2, [r1, #8]
 800ae6a:	690b      	ldr	r3, [r1, #16]
 800ae6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ae70:	4293      	cmp	r3, r2
 800ae72:	bfb8      	it	lt
 800ae74:	4613      	movlt	r3, r2
 800ae76:	6033      	str	r3, [r6, #0]
 800ae78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ae7c:	4607      	mov	r7, r0
 800ae7e:	460c      	mov	r4, r1
 800ae80:	b10a      	cbz	r2, 800ae86 <_printf_common+0x26>
 800ae82:	3301      	adds	r3, #1
 800ae84:	6033      	str	r3, [r6, #0]
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	0699      	lsls	r1, r3, #26
 800ae8a:	bf42      	ittt	mi
 800ae8c:	6833      	ldrmi	r3, [r6, #0]
 800ae8e:	3302      	addmi	r3, #2
 800ae90:	6033      	strmi	r3, [r6, #0]
 800ae92:	6825      	ldr	r5, [r4, #0]
 800ae94:	f015 0506 	ands.w	r5, r5, #6
 800ae98:	d106      	bne.n	800aea8 <_printf_common+0x48>
 800ae9a:	f104 0a19 	add.w	sl, r4, #25
 800ae9e:	68e3      	ldr	r3, [r4, #12]
 800aea0:	6832      	ldr	r2, [r6, #0]
 800aea2:	1a9b      	subs	r3, r3, r2
 800aea4:	42ab      	cmp	r3, r5
 800aea6:	dc26      	bgt.n	800aef6 <_printf_common+0x96>
 800aea8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aeac:	1e13      	subs	r3, r2, #0
 800aeae:	6822      	ldr	r2, [r4, #0]
 800aeb0:	bf18      	it	ne
 800aeb2:	2301      	movne	r3, #1
 800aeb4:	0692      	lsls	r2, r2, #26
 800aeb6:	d42b      	bmi.n	800af10 <_printf_common+0xb0>
 800aeb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aebc:	4649      	mov	r1, r9
 800aebe:	4638      	mov	r0, r7
 800aec0:	47c0      	blx	r8
 800aec2:	3001      	adds	r0, #1
 800aec4:	d01e      	beq.n	800af04 <_printf_common+0xa4>
 800aec6:	6823      	ldr	r3, [r4, #0]
 800aec8:	68e5      	ldr	r5, [r4, #12]
 800aeca:	6832      	ldr	r2, [r6, #0]
 800aecc:	f003 0306 	and.w	r3, r3, #6
 800aed0:	2b04      	cmp	r3, #4
 800aed2:	bf08      	it	eq
 800aed4:	1aad      	subeq	r5, r5, r2
 800aed6:	68a3      	ldr	r3, [r4, #8]
 800aed8:	6922      	ldr	r2, [r4, #16]
 800aeda:	bf0c      	ite	eq
 800aedc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aee0:	2500      	movne	r5, #0
 800aee2:	4293      	cmp	r3, r2
 800aee4:	bfc4      	itt	gt
 800aee6:	1a9b      	subgt	r3, r3, r2
 800aee8:	18ed      	addgt	r5, r5, r3
 800aeea:	2600      	movs	r6, #0
 800aeec:	341a      	adds	r4, #26
 800aeee:	42b5      	cmp	r5, r6
 800aef0:	d11a      	bne.n	800af28 <_printf_common+0xc8>
 800aef2:	2000      	movs	r0, #0
 800aef4:	e008      	b.n	800af08 <_printf_common+0xa8>
 800aef6:	2301      	movs	r3, #1
 800aef8:	4652      	mov	r2, sl
 800aefa:	4649      	mov	r1, r9
 800aefc:	4638      	mov	r0, r7
 800aefe:	47c0      	blx	r8
 800af00:	3001      	adds	r0, #1
 800af02:	d103      	bne.n	800af0c <_printf_common+0xac>
 800af04:	f04f 30ff 	mov.w	r0, #4294967295
 800af08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af0c:	3501      	adds	r5, #1
 800af0e:	e7c6      	b.n	800ae9e <_printf_common+0x3e>
 800af10:	18e1      	adds	r1, r4, r3
 800af12:	1c5a      	adds	r2, r3, #1
 800af14:	2030      	movs	r0, #48	; 0x30
 800af16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800af1a:	4422      	add	r2, r4
 800af1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800af20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800af24:	3302      	adds	r3, #2
 800af26:	e7c7      	b.n	800aeb8 <_printf_common+0x58>
 800af28:	2301      	movs	r3, #1
 800af2a:	4622      	mov	r2, r4
 800af2c:	4649      	mov	r1, r9
 800af2e:	4638      	mov	r0, r7
 800af30:	47c0      	blx	r8
 800af32:	3001      	adds	r0, #1
 800af34:	d0e6      	beq.n	800af04 <_printf_common+0xa4>
 800af36:	3601      	adds	r6, #1
 800af38:	e7d9      	b.n	800aeee <_printf_common+0x8e>
	...

0800af3c <_printf_i>:
 800af3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af40:	7e0f      	ldrb	r7, [r1, #24]
 800af42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800af44:	2f78      	cmp	r7, #120	; 0x78
 800af46:	4691      	mov	r9, r2
 800af48:	4680      	mov	r8, r0
 800af4a:	460c      	mov	r4, r1
 800af4c:	469a      	mov	sl, r3
 800af4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800af52:	d807      	bhi.n	800af64 <_printf_i+0x28>
 800af54:	2f62      	cmp	r7, #98	; 0x62
 800af56:	d80a      	bhi.n	800af6e <_printf_i+0x32>
 800af58:	2f00      	cmp	r7, #0
 800af5a:	f000 80d8 	beq.w	800b10e <_printf_i+0x1d2>
 800af5e:	2f58      	cmp	r7, #88	; 0x58
 800af60:	f000 80a3 	beq.w	800b0aa <_printf_i+0x16e>
 800af64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800af6c:	e03a      	b.n	800afe4 <_printf_i+0xa8>
 800af6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800af72:	2b15      	cmp	r3, #21
 800af74:	d8f6      	bhi.n	800af64 <_printf_i+0x28>
 800af76:	a101      	add	r1, pc, #4	; (adr r1, 800af7c <_printf_i+0x40>)
 800af78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af7c:	0800afd5 	.word	0x0800afd5
 800af80:	0800afe9 	.word	0x0800afe9
 800af84:	0800af65 	.word	0x0800af65
 800af88:	0800af65 	.word	0x0800af65
 800af8c:	0800af65 	.word	0x0800af65
 800af90:	0800af65 	.word	0x0800af65
 800af94:	0800afe9 	.word	0x0800afe9
 800af98:	0800af65 	.word	0x0800af65
 800af9c:	0800af65 	.word	0x0800af65
 800afa0:	0800af65 	.word	0x0800af65
 800afa4:	0800af65 	.word	0x0800af65
 800afa8:	0800b0f5 	.word	0x0800b0f5
 800afac:	0800b019 	.word	0x0800b019
 800afb0:	0800b0d7 	.word	0x0800b0d7
 800afb4:	0800af65 	.word	0x0800af65
 800afb8:	0800af65 	.word	0x0800af65
 800afbc:	0800b117 	.word	0x0800b117
 800afc0:	0800af65 	.word	0x0800af65
 800afc4:	0800b019 	.word	0x0800b019
 800afc8:	0800af65 	.word	0x0800af65
 800afcc:	0800af65 	.word	0x0800af65
 800afd0:	0800b0df 	.word	0x0800b0df
 800afd4:	682b      	ldr	r3, [r5, #0]
 800afd6:	1d1a      	adds	r2, r3, #4
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	602a      	str	r2, [r5, #0]
 800afdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800afe0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800afe4:	2301      	movs	r3, #1
 800afe6:	e0a3      	b.n	800b130 <_printf_i+0x1f4>
 800afe8:	6820      	ldr	r0, [r4, #0]
 800afea:	6829      	ldr	r1, [r5, #0]
 800afec:	0606      	lsls	r6, r0, #24
 800afee:	f101 0304 	add.w	r3, r1, #4
 800aff2:	d50a      	bpl.n	800b00a <_printf_i+0xce>
 800aff4:	680e      	ldr	r6, [r1, #0]
 800aff6:	602b      	str	r3, [r5, #0]
 800aff8:	2e00      	cmp	r6, #0
 800affa:	da03      	bge.n	800b004 <_printf_i+0xc8>
 800affc:	232d      	movs	r3, #45	; 0x2d
 800affe:	4276      	negs	r6, r6
 800b000:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b004:	485e      	ldr	r0, [pc, #376]	; (800b180 <_printf_i+0x244>)
 800b006:	230a      	movs	r3, #10
 800b008:	e019      	b.n	800b03e <_printf_i+0x102>
 800b00a:	680e      	ldr	r6, [r1, #0]
 800b00c:	602b      	str	r3, [r5, #0]
 800b00e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b012:	bf18      	it	ne
 800b014:	b236      	sxthne	r6, r6
 800b016:	e7ef      	b.n	800aff8 <_printf_i+0xbc>
 800b018:	682b      	ldr	r3, [r5, #0]
 800b01a:	6820      	ldr	r0, [r4, #0]
 800b01c:	1d19      	adds	r1, r3, #4
 800b01e:	6029      	str	r1, [r5, #0]
 800b020:	0601      	lsls	r1, r0, #24
 800b022:	d501      	bpl.n	800b028 <_printf_i+0xec>
 800b024:	681e      	ldr	r6, [r3, #0]
 800b026:	e002      	b.n	800b02e <_printf_i+0xf2>
 800b028:	0646      	lsls	r6, r0, #25
 800b02a:	d5fb      	bpl.n	800b024 <_printf_i+0xe8>
 800b02c:	881e      	ldrh	r6, [r3, #0]
 800b02e:	4854      	ldr	r0, [pc, #336]	; (800b180 <_printf_i+0x244>)
 800b030:	2f6f      	cmp	r7, #111	; 0x6f
 800b032:	bf0c      	ite	eq
 800b034:	2308      	moveq	r3, #8
 800b036:	230a      	movne	r3, #10
 800b038:	2100      	movs	r1, #0
 800b03a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b03e:	6865      	ldr	r5, [r4, #4]
 800b040:	60a5      	str	r5, [r4, #8]
 800b042:	2d00      	cmp	r5, #0
 800b044:	bfa2      	ittt	ge
 800b046:	6821      	ldrge	r1, [r4, #0]
 800b048:	f021 0104 	bicge.w	r1, r1, #4
 800b04c:	6021      	strge	r1, [r4, #0]
 800b04e:	b90e      	cbnz	r6, 800b054 <_printf_i+0x118>
 800b050:	2d00      	cmp	r5, #0
 800b052:	d04d      	beq.n	800b0f0 <_printf_i+0x1b4>
 800b054:	4615      	mov	r5, r2
 800b056:	fbb6 f1f3 	udiv	r1, r6, r3
 800b05a:	fb03 6711 	mls	r7, r3, r1, r6
 800b05e:	5dc7      	ldrb	r7, [r0, r7]
 800b060:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b064:	4637      	mov	r7, r6
 800b066:	42bb      	cmp	r3, r7
 800b068:	460e      	mov	r6, r1
 800b06a:	d9f4      	bls.n	800b056 <_printf_i+0x11a>
 800b06c:	2b08      	cmp	r3, #8
 800b06e:	d10b      	bne.n	800b088 <_printf_i+0x14c>
 800b070:	6823      	ldr	r3, [r4, #0]
 800b072:	07de      	lsls	r6, r3, #31
 800b074:	d508      	bpl.n	800b088 <_printf_i+0x14c>
 800b076:	6923      	ldr	r3, [r4, #16]
 800b078:	6861      	ldr	r1, [r4, #4]
 800b07a:	4299      	cmp	r1, r3
 800b07c:	bfde      	ittt	le
 800b07e:	2330      	movle	r3, #48	; 0x30
 800b080:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b084:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b088:	1b52      	subs	r2, r2, r5
 800b08a:	6122      	str	r2, [r4, #16]
 800b08c:	f8cd a000 	str.w	sl, [sp]
 800b090:	464b      	mov	r3, r9
 800b092:	aa03      	add	r2, sp, #12
 800b094:	4621      	mov	r1, r4
 800b096:	4640      	mov	r0, r8
 800b098:	f7ff fee2 	bl	800ae60 <_printf_common>
 800b09c:	3001      	adds	r0, #1
 800b09e:	d14c      	bne.n	800b13a <_printf_i+0x1fe>
 800b0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a4:	b004      	add	sp, #16
 800b0a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0aa:	4835      	ldr	r0, [pc, #212]	; (800b180 <_printf_i+0x244>)
 800b0ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b0b0:	6829      	ldr	r1, [r5, #0]
 800b0b2:	6823      	ldr	r3, [r4, #0]
 800b0b4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b0b8:	6029      	str	r1, [r5, #0]
 800b0ba:	061d      	lsls	r5, r3, #24
 800b0bc:	d514      	bpl.n	800b0e8 <_printf_i+0x1ac>
 800b0be:	07df      	lsls	r7, r3, #31
 800b0c0:	bf44      	itt	mi
 800b0c2:	f043 0320 	orrmi.w	r3, r3, #32
 800b0c6:	6023      	strmi	r3, [r4, #0]
 800b0c8:	b91e      	cbnz	r6, 800b0d2 <_printf_i+0x196>
 800b0ca:	6823      	ldr	r3, [r4, #0]
 800b0cc:	f023 0320 	bic.w	r3, r3, #32
 800b0d0:	6023      	str	r3, [r4, #0]
 800b0d2:	2310      	movs	r3, #16
 800b0d4:	e7b0      	b.n	800b038 <_printf_i+0xfc>
 800b0d6:	6823      	ldr	r3, [r4, #0]
 800b0d8:	f043 0320 	orr.w	r3, r3, #32
 800b0dc:	6023      	str	r3, [r4, #0]
 800b0de:	2378      	movs	r3, #120	; 0x78
 800b0e0:	4828      	ldr	r0, [pc, #160]	; (800b184 <_printf_i+0x248>)
 800b0e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b0e6:	e7e3      	b.n	800b0b0 <_printf_i+0x174>
 800b0e8:	0659      	lsls	r1, r3, #25
 800b0ea:	bf48      	it	mi
 800b0ec:	b2b6      	uxthmi	r6, r6
 800b0ee:	e7e6      	b.n	800b0be <_printf_i+0x182>
 800b0f0:	4615      	mov	r5, r2
 800b0f2:	e7bb      	b.n	800b06c <_printf_i+0x130>
 800b0f4:	682b      	ldr	r3, [r5, #0]
 800b0f6:	6826      	ldr	r6, [r4, #0]
 800b0f8:	6961      	ldr	r1, [r4, #20]
 800b0fa:	1d18      	adds	r0, r3, #4
 800b0fc:	6028      	str	r0, [r5, #0]
 800b0fe:	0635      	lsls	r5, r6, #24
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	d501      	bpl.n	800b108 <_printf_i+0x1cc>
 800b104:	6019      	str	r1, [r3, #0]
 800b106:	e002      	b.n	800b10e <_printf_i+0x1d2>
 800b108:	0670      	lsls	r0, r6, #25
 800b10a:	d5fb      	bpl.n	800b104 <_printf_i+0x1c8>
 800b10c:	8019      	strh	r1, [r3, #0]
 800b10e:	2300      	movs	r3, #0
 800b110:	6123      	str	r3, [r4, #16]
 800b112:	4615      	mov	r5, r2
 800b114:	e7ba      	b.n	800b08c <_printf_i+0x150>
 800b116:	682b      	ldr	r3, [r5, #0]
 800b118:	1d1a      	adds	r2, r3, #4
 800b11a:	602a      	str	r2, [r5, #0]
 800b11c:	681d      	ldr	r5, [r3, #0]
 800b11e:	6862      	ldr	r2, [r4, #4]
 800b120:	2100      	movs	r1, #0
 800b122:	4628      	mov	r0, r5
 800b124:	f7f5 f86c 	bl	8000200 <memchr>
 800b128:	b108      	cbz	r0, 800b12e <_printf_i+0x1f2>
 800b12a:	1b40      	subs	r0, r0, r5
 800b12c:	6060      	str	r0, [r4, #4]
 800b12e:	6863      	ldr	r3, [r4, #4]
 800b130:	6123      	str	r3, [r4, #16]
 800b132:	2300      	movs	r3, #0
 800b134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b138:	e7a8      	b.n	800b08c <_printf_i+0x150>
 800b13a:	6923      	ldr	r3, [r4, #16]
 800b13c:	462a      	mov	r2, r5
 800b13e:	4649      	mov	r1, r9
 800b140:	4640      	mov	r0, r8
 800b142:	47d0      	blx	sl
 800b144:	3001      	adds	r0, #1
 800b146:	d0ab      	beq.n	800b0a0 <_printf_i+0x164>
 800b148:	6823      	ldr	r3, [r4, #0]
 800b14a:	079b      	lsls	r3, r3, #30
 800b14c:	d413      	bmi.n	800b176 <_printf_i+0x23a>
 800b14e:	68e0      	ldr	r0, [r4, #12]
 800b150:	9b03      	ldr	r3, [sp, #12]
 800b152:	4298      	cmp	r0, r3
 800b154:	bfb8      	it	lt
 800b156:	4618      	movlt	r0, r3
 800b158:	e7a4      	b.n	800b0a4 <_printf_i+0x168>
 800b15a:	2301      	movs	r3, #1
 800b15c:	4632      	mov	r2, r6
 800b15e:	4649      	mov	r1, r9
 800b160:	4640      	mov	r0, r8
 800b162:	47d0      	blx	sl
 800b164:	3001      	adds	r0, #1
 800b166:	d09b      	beq.n	800b0a0 <_printf_i+0x164>
 800b168:	3501      	adds	r5, #1
 800b16a:	68e3      	ldr	r3, [r4, #12]
 800b16c:	9903      	ldr	r1, [sp, #12]
 800b16e:	1a5b      	subs	r3, r3, r1
 800b170:	42ab      	cmp	r3, r5
 800b172:	dcf2      	bgt.n	800b15a <_printf_i+0x21e>
 800b174:	e7eb      	b.n	800b14e <_printf_i+0x212>
 800b176:	2500      	movs	r5, #0
 800b178:	f104 0619 	add.w	r6, r4, #25
 800b17c:	e7f5      	b.n	800b16a <_printf_i+0x22e>
 800b17e:	bf00      	nop
 800b180:	0800f04a 	.word	0x0800f04a
 800b184:	0800f05b 	.word	0x0800f05b

0800b188 <_scanf_float>:
 800b188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18c:	b087      	sub	sp, #28
 800b18e:	4617      	mov	r7, r2
 800b190:	9303      	str	r3, [sp, #12]
 800b192:	688b      	ldr	r3, [r1, #8]
 800b194:	1e5a      	subs	r2, r3, #1
 800b196:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b19a:	bf83      	ittte	hi
 800b19c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b1a0:	195b      	addhi	r3, r3, r5
 800b1a2:	9302      	strhi	r3, [sp, #8]
 800b1a4:	2300      	movls	r3, #0
 800b1a6:	bf86      	itte	hi
 800b1a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b1ac:	608b      	strhi	r3, [r1, #8]
 800b1ae:	9302      	strls	r3, [sp, #8]
 800b1b0:	680b      	ldr	r3, [r1, #0]
 800b1b2:	468b      	mov	fp, r1
 800b1b4:	2500      	movs	r5, #0
 800b1b6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b1ba:	f84b 3b1c 	str.w	r3, [fp], #28
 800b1be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b1c2:	4680      	mov	r8, r0
 800b1c4:	460c      	mov	r4, r1
 800b1c6:	465e      	mov	r6, fp
 800b1c8:	46aa      	mov	sl, r5
 800b1ca:	46a9      	mov	r9, r5
 800b1cc:	9501      	str	r5, [sp, #4]
 800b1ce:	68a2      	ldr	r2, [r4, #8]
 800b1d0:	b152      	cbz	r2, 800b1e8 <_scanf_float+0x60>
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	2b4e      	cmp	r3, #78	; 0x4e
 800b1d8:	d864      	bhi.n	800b2a4 <_scanf_float+0x11c>
 800b1da:	2b40      	cmp	r3, #64	; 0x40
 800b1dc:	d83c      	bhi.n	800b258 <_scanf_float+0xd0>
 800b1de:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b1e2:	b2c8      	uxtb	r0, r1
 800b1e4:	280e      	cmp	r0, #14
 800b1e6:	d93a      	bls.n	800b25e <_scanf_float+0xd6>
 800b1e8:	f1b9 0f00 	cmp.w	r9, #0
 800b1ec:	d003      	beq.n	800b1f6 <_scanf_float+0x6e>
 800b1ee:	6823      	ldr	r3, [r4, #0]
 800b1f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b1f4:	6023      	str	r3, [r4, #0]
 800b1f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1fa:	f1ba 0f01 	cmp.w	sl, #1
 800b1fe:	f200 8113 	bhi.w	800b428 <_scanf_float+0x2a0>
 800b202:	455e      	cmp	r6, fp
 800b204:	f200 8105 	bhi.w	800b412 <_scanf_float+0x28a>
 800b208:	2501      	movs	r5, #1
 800b20a:	4628      	mov	r0, r5
 800b20c:	b007      	add	sp, #28
 800b20e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b212:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b216:	2a0d      	cmp	r2, #13
 800b218:	d8e6      	bhi.n	800b1e8 <_scanf_float+0x60>
 800b21a:	a101      	add	r1, pc, #4	; (adr r1, 800b220 <_scanf_float+0x98>)
 800b21c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b220:	0800b35f 	.word	0x0800b35f
 800b224:	0800b1e9 	.word	0x0800b1e9
 800b228:	0800b1e9 	.word	0x0800b1e9
 800b22c:	0800b1e9 	.word	0x0800b1e9
 800b230:	0800b3bf 	.word	0x0800b3bf
 800b234:	0800b397 	.word	0x0800b397
 800b238:	0800b1e9 	.word	0x0800b1e9
 800b23c:	0800b1e9 	.word	0x0800b1e9
 800b240:	0800b36d 	.word	0x0800b36d
 800b244:	0800b1e9 	.word	0x0800b1e9
 800b248:	0800b1e9 	.word	0x0800b1e9
 800b24c:	0800b1e9 	.word	0x0800b1e9
 800b250:	0800b1e9 	.word	0x0800b1e9
 800b254:	0800b325 	.word	0x0800b325
 800b258:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b25c:	e7db      	b.n	800b216 <_scanf_float+0x8e>
 800b25e:	290e      	cmp	r1, #14
 800b260:	d8c2      	bhi.n	800b1e8 <_scanf_float+0x60>
 800b262:	a001      	add	r0, pc, #4	; (adr r0, 800b268 <_scanf_float+0xe0>)
 800b264:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b268:	0800b317 	.word	0x0800b317
 800b26c:	0800b1e9 	.word	0x0800b1e9
 800b270:	0800b317 	.word	0x0800b317
 800b274:	0800b3ab 	.word	0x0800b3ab
 800b278:	0800b1e9 	.word	0x0800b1e9
 800b27c:	0800b2c5 	.word	0x0800b2c5
 800b280:	0800b301 	.word	0x0800b301
 800b284:	0800b301 	.word	0x0800b301
 800b288:	0800b301 	.word	0x0800b301
 800b28c:	0800b301 	.word	0x0800b301
 800b290:	0800b301 	.word	0x0800b301
 800b294:	0800b301 	.word	0x0800b301
 800b298:	0800b301 	.word	0x0800b301
 800b29c:	0800b301 	.word	0x0800b301
 800b2a0:	0800b301 	.word	0x0800b301
 800b2a4:	2b6e      	cmp	r3, #110	; 0x6e
 800b2a6:	d809      	bhi.n	800b2bc <_scanf_float+0x134>
 800b2a8:	2b60      	cmp	r3, #96	; 0x60
 800b2aa:	d8b2      	bhi.n	800b212 <_scanf_float+0x8a>
 800b2ac:	2b54      	cmp	r3, #84	; 0x54
 800b2ae:	d077      	beq.n	800b3a0 <_scanf_float+0x218>
 800b2b0:	2b59      	cmp	r3, #89	; 0x59
 800b2b2:	d199      	bne.n	800b1e8 <_scanf_float+0x60>
 800b2b4:	2d07      	cmp	r5, #7
 800b2b6:	d197      	bne.n	800b1e8 <_scanf_float+0x60>
 800b2b8:	2508      	movs	r5, #8
 800b2ba:	e029      	b.n	800b310 <_scanf_float+0x188>
 800b2bc:	2b74      	cmp	r3, #116	; 0x74
 800b2be:	d06f      	beq.n	800b3a0 <_scanf_float+0x218>
 800b2c0:	2b79      	cmp	r3, #121	; 0x79
 800b2c2:	e7f6      	b.n	800b2b2 <_scanf_float+0x12a>
 800b2c4:	6821      	ldr	r1, [r4, #0]
 800b2c6:	05c8      	lsls	r0, r1, #23
 800b2c8:	d51a      	bpl.n	800b300 <_scanf_float+0x178>
 800b2ca:	9b02      	ldr	r3, [sp, #8]
 800b2cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b2d0:	6021      	str	r1, [r4, #0]
 800b2d2:	f109 0901 	add.w	r9, r9, #1
 800b2d6:	b11b      	cbz	r3, 800b2e0 <_scanf_float+0x158>
 800b2d8:	3b01      	subs	r3, #1
 800b2da:	3201      	adds	r2, #1
 800b2dc:	9302      	str	r3, [sp, #8]
 800b2de:	60a2      	str	r2, [r4, #8]
 800b2e0:	68a3      	ldr	r3, [r4, #8]
 800b2e2:	3b01      	subs	r3, #1
 800b2e4:	60a3      	str	r3, [r4, #8]
 800b2e6:	6923      	ldr	r3, [r4, #16]
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	6123      	str	r3, [r4, #16]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	3b01      	subs	r3, #1
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	607b      	str	r3, [r7, #4]
 800b2f4:	f340 8084 	ble.w	800b400 <_scanf_float+0x278>
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	603b      	str	r3, [r7, #0]
 800b2fe:	e766      	b.n	800b1ce <_scanf_float+0x46>
 800b300:	eb1a 0f05 	cmn.w	sl, r5
 800b304:	f47f af70 	bne.w	800b1e8 <_scanf_float+0x60>
 800b308:	6822      	ldr	r2, [r4, #0]
 800b30a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b30e:	6022      	str	r2, [r4, #0]
 800b310:	f806 3b01 	strb.w	r3, [r6], #1
 800b314:	e7e4      	b.n	800b2e0 <_scanf_float+0x158>
 800b316:	6822      	ldr	r2, [r4, #0]
 800b318:	0610      	lsls	r0, r2, #24
 800b31a:	f57f af65 	bpl.w	800b1e8 <_scanf_float+0x60>
 800b31e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b322:	e7f4      	b.n	800b30e <_scanf_float+0x186>
 800b324:	f1ba 0f00 	cmp.w	sl, #0
 800b328:	d10e      	bne.n	800b348 <_scanf_float+0x1c0>
 800b32a:	f1b9 0f00 	cmp.w	r9, #0
 800b32e:	d10e      	bne.n	800b34e <_scanf_float+0x1c6>
 800b330:	6822      	ldr	r2, [r4, #0]
 800b332:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b336:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b33a:	d108      	bne.n	800b34e <_scanf_float+0x1c6>
 800b33c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b340:	6022      	str	r2, [r4, #0]
 800b342:	f04f 0a01 	mov.w	sl, #1
 800b346:	e7e3      	b.n	800b310 <_scanf_float+0x188>
 800b348:	f1ba 0f02 	cmp.w	sl, #2
 800b34c:	d055      	beq.n	800b3fa <_scanf_float+0x272>
 800b34e:	2d01      	cmp	r5, #1
 800b350:	d002      	beq.n	800b358 <_scanf_float+0x1d0>
 800b352:	2d04      	cmp	r5, #4
 800b354:	f47f af48 	bne.w	800b1e8 <_scanf_float+0x60>
 800b358:	3501      	adds	r5, #1
 800b35a:	b2ed      	uxtb	r5, r5
 800b35c:	e7d8      	b.n	800b310 <_scanf_float+0x188>
 800b35e:	f1ba 0f01 	cmp.w	sl, #1
 800b362:	f47f af41 	bne.w	800b1e8 <_scanf_float+0x60>
 800b366:	f04f 0a02 	mov.w	sl, #2
 800b36a:	e7d1      	b.n	800b310 <_scanf_float+0x188>
 800b36c:	b97d      	cbnz	r5, 800b38e <_scanf_float+0x206>
 800b36e:	f1b9 0f00 	cmp.w	r9, #0
 800b372:	f47f af3c 	bne.w	800b1ee <_scanf_float+0x66>
 800b376:	6822      	ldr	r2, [r4, #0]
 800b378:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b37c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b380:	f47f af39 	bne.w	800b1f6 <_scanf_float+0x6e>
 800b384:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b388:	6022      	str	r2, [r4, #0]
 800b38a:	2501      	movs	r5, #1
 800b38c:	e7c0      	b.n	800b310 <_scanf_float+0x188>
 800b38e:	2d03      	cmp	r5, #3
 800b390:	d0e2      	beq.n	800b358 <_scanf_float+0x1d0>
 800b392:	2d05      	cmp	r5, #5
 800b394:	e7de      	b.n	800b354 <_scanf_float+0x1cc>
 800b396:	2d02      	cmp	r5, #2
 800b398:	f47f af26 	bne.w	800b1e8 <_scanf_float+0x60>
 800b39c:	2503      	movs	r5, #3
 800b39e:	e7b7      	b.n	800b310 <_scanf_float+0x188>
 800b3a0:	2d06      	cmp	r5, #6
 800b3a2:	f47f af21 	bne.w	800b1e8 <_scanf_float+0x60>
 800b3a6:	2507      	movs	r5, #7
 800b3a8:	e7b2      	b.n	800b310 <_scanf_float+0x188>
 800b3aa:	6822      	ldr	r2, [r4, #0]
 800b3ac:	0591      	lsls	r1, r2, #22
 800b3ae:	f57f af1b 	bpl.w	800b1e8 <_scanf_float+0x60>
 800b3b2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b3b6:	6022      	str	r2, [r4, #0]
 800b3b8:	f8cd 9004 	str.w	r9, [sp, #4]
 800b3bc:	e7a8      	b.n	800b310 <_scanf_float+0x188>
 800b3be:	6822      	ldr	r2, [r4, #0]
 800b3c0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b3c4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b3c8:	d006      	beq.n	800b3d8 <_scanf_float+0x250>
 800b3ca:	0550      	lsls	r0, r2, #21
 800b3cc:	f57f af0c 	bpl.w	800b1e8 <_scanf_float+0x60>
 800b3d0:	f1b9 0f00 	cmp.w	r9, #0
 800b3d4:	f43f af0f 	beq.w	800b1f6 <_scanf_float+0x6e>
 800b3d8:	0591      	lsls	r1, r2, #22
 800b3da:	bf58      	it	pl
 800b3dc:	9901      	ldrpl	r1, [sp, #4]
 800b3de:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b3e2:	bf58      	it	pl
 800b3e4:	eba9 0101 	subpl.w	r1, r9, r1
 800b3e8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b3ec:	bf58      	it	pl
 800b3ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b3f2:	6022      	str	r2, [r4, #0]
 800b3f4:	f04f 0900 	mov.w	r9, #0
 800b3f8:	e78a      	b.n	800b310 <_scanf_float+0x188>
 800b3fa:	f04f 0a03 	mov.w	sl, #3
 800b3fe:	e787      	b.n	800b310 <_scanf_float+0x188>
 800b400:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b404:	4639      	mov	r1, r7
 800b406:	4640      	mov	r0, r8
 800b408:	4798      	blx	r3
 800b40a:	2800      	cmp	r0, #0
 800b40c:	f43f aedf 	beq.w	800b1ce <_scanf_float+0x46>
 800b410:	e6ea      	b.n	800b1e8 <_scanf_float+0x60>
 800b412:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b416:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b41a:	463a      	mov	r2, r7
 800b41c:	4640      	mov	r0, r8
 800b41e:	4798      	blx	r3
 800b420:	6923      	ldr	r3, [r4, #16]
 800b422:	3b01      	subs	r3, #1
 800b424:	6123      	str	r3, [r4, #16]
 800b426:	e6ec      	b.n	800b202 <_scanf_float+0x7a>
 800b428:	1e6b      	subs	r3, r5, #1
 800b42a:	2b06      	cmp	r3, #6
 800b42c:	d825      	bhi.n	800b47a <_scanf_float+0x2f2>
 800b42e:	2d02      	cmp	r5, #2
 800b430:	d836      	bhi.n	800b4a0 <_scanf_float+0x318>
 800b432:	455e      	cmp	r6, fp
 800b434:	f67f aee8 	bls.w	800b208 <_scanf_float+0x80>
 800b438:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b43c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b440:	463a      	mov	r2, r7
 800b442:	4640      	mov	r0, r8
 800b444:	4798      	blx	r3
 800b446:	6923      	ldr	r3, [r4, #16]
 800b448:	3b01      	subs	r3, #1
 800b44a:	6123      	str	r3, [r4, #16]
 800b44c:	e7f1      	b.n	800b432 <_scanf_float+0x2aa>
 800b44e:	9802      	ldr	r0, [sp, #8]
 800b450:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b454:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b458:	9002      	str	r0, [sp, #8]
 800b45a:	463a      	mov	r2, r7
 800b45c:	4640      	mov	r0, r8
 800b45e:	4798      	blx	r3
 800b460:	6923      	ldr	r3, [r4, #16]
 800b462:	3b01      	subs	r3, #1
 800b464:	6123      	str	r3, [r4, #16]
 800b466:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b46a:	fa5f fa8a 	uxtb.w	sl, sl
 800b46e:	f1ba 0f02 	cmp.w	sl, #2
 800b472:	d1ec      	bne.n	800b44e <_scanf_float+0x2c6>
 800b474:	3d03      	subs	r5, #3
 800b476:	b2ed      	uxtb	r5, r5
 800b478:	1b76      	subs	r6, r6, r5
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	05da      	lsls	r2, r3, #23
 800b47e:	d52f      	bpl.n	800b4e0 <_scanf_float+0x358>
 800b480:	055b      	lsls	r3, r3, #21
 800b482:	d510      	bpl.n	800b4a6 <_scanf_float+0x31e>
 800b484:	455e      	cmp	r6, fp
 800b486:	f67f aebf 	bls.w	800b208 <_scanf_float+0x80>
 800b48a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b48e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b492:	463a      	mov	r2, r7
 800b494:	4640      	mov	r0, r8
 800b496:	4798      	blx	r3
 800b498:	6923      	ldr	r3, [r4, #16]
 800b49a:	3b01      	subs	r3, #1
 800b49c:	6123      	str	r3, [r4, #16]
 800b49e:	e7f1      	b.n	800b484 <_scanf_float+0x2fc>
 800b4a0:	46aa      	mov	sl, r5
 800b4a2:	9602      	str	r6, [sp, #8]
 800b4a4:	e7df      	b.n	800b466 <_scanf_float+0x2de>
 800b4a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b4aa:	6923      	ldr	r3, [r4, #16]
 800b4ac:	2965      	cmp	r1, #101	; 0x65
 800b4ae:	f103 33ff 	add.w	r3, r3, #4294967295
 800b4b2:	f106 35ff 	add.w	r5, r6, #4294967295
 800b4b6:	6123      	str	r3, [r4, #16]
 800b4b8:	d00c      	beq.n	800b4d4 <_scanf_float+0x34c>
 800b4ba:	2945      	cmp	r1, #69	; 0x45
 800b4bc:	d00a      	beq.n	800b4d4 <_scanf_float+0x34c>
 800b4be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b4c2:	463a      	mov	r2, r7
 800b4c4:	4640      	mov	r0, r8
 800b4c6:	4798      	blx	r3
 800b4c8:	6923      	ldr	r3, [r4, #16]
 800b4ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b4ce:	3b01      	subs	r3, #1
 800b4d0:	1eb5      	subs	r5, r6, #2
 800b4d2:	6123      	str	r3, [r4, #16]
 800b4d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b4d8:	463a      	mov	r2, r7
 800b4da:	4640      	mov	r0, r8
 800b4dc:	4798      	blx	r3
 800b4de:	462e      	mov	r6, r5
 800b4e0:	6825      	ldr	r5, [r4, #0]
 800b4e2:	f015 0510 	ands.w	r5, r5, #16
 800b4e6:	d159      	bne.n	800b59c <_scanf_float+0x414>
 800b4e8:	7035      	strb	r5, [r6, #0]
 800b4ea:	6823      	ldr	r3, [r4, #0]
 800b4ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b4f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b4f4:	d11b      	bne.n	800b52e <_scanf_float+0x3a6>
 800b4f6:	9b01      	ldr	r3, [sp, #4]
 800b4f8:	454b      	cmp	r3, r9
 800b4fa:	eba3 0209 	sub.w	r2, r3, r9
 800b4fe:	d123      	bne.n	800b548 <_scanf_float+0x3c0>
 800b500:	2200      	movs	r2, #0
 800b502:	4659      	mov	r1, fp
 800b504:	4640      	mov	r0, r8
 800b506:	f000 fec1 	bl	800c28c <_strtod_r>
 800b50a:	6822      	ldr	r2, [r4, #0]
 800b50c:	9b03      	ldr	r3, [sp, #12]
 800b50e:	f012 0f02 	tst.w	r2, #2
 800b512:	ec57 6b10 	vmov	r6, r7, d0
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	d021      	beq.n	800b55e <_scanf_float+0x3d6>
 800b51a:	9903      	ldr	r1, [sp, #12]
 800b51c:	1d1a      	adds	r2, r3, #4
 800b51e:	600a      	str	r2, [r1, #0]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	e9c3 6700 	strd	r6, r7, [r3]
 800b526:	68e3      	ldr	r3, [r4, #12]
 800b528:	3301      	adds	r3, #1
 800b52a:	60e3      	str	r3, [r4, #12]
 800b52c:	e66d      	b.n	800b20a <_scanf_float+0x82>
 800b52e:	9b04      	ldr	r3, [sp, #16]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d0e5      	beq.n	800b500 <_scanf_float+0x378>
 800b534:	9905      	ldr	r1, [sp, #20]
 800b536:	230a      	movs	r3, #10
 800b538:	462a      	mov	r2, r5
 800b53a:	3101      	adds	r1, #1
 800b53c:	4640      	mov	r0, r8
 800b53e:	f000 ff2d 	bl	800c39c <_strtol_r>
 800b542:	9b04      	ldr	r3, [sp, #16]
 800b544:	9e05      	ldr	r6, [sp, #20]
 800b546:	1ac2      	subs	r2, r0, r3
 800b548:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b54c:	429e      	cmp	r6, r3
 800b54e:	bf28      	it	cs
 800b550:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b554:	4912      	ldr	r1, [pc, #72]	; (800b5a0 <_scanf_float+0x418>)
 800b556:	4630      	mov	r0, r6
 800b558:	f000 f854 	bl	800b604 <siprintf>
 800b55c:	e7d0      	b.n	800b500 <_scanf_float+0x378>
 800b55e:	9903      	ldr	r1, [sp, #12]
 800b560:	f012 0f04 	tst.w	r2, #4
 800b564:	f103 0204 	add.w	r2, r3, #4
 800b568:	600a      	str	r2, [r1, #0]
 800b56a:	d1d9      	bne.n	800b520 <_scanf_float+0x398>
 800b56c:	f8d3 8000 	ldr.w	r8, [r3]
 800b570:	ee10 2a10 	vmov	r2, s0
 800b574:	ee10 0a10 	vmov	r0, s0
 800b578:	463b      	mov	r3, r7
 800b57a:	4639      	mov	r1, r7
 800b57c:	f7f5 fae6 	bl	8000b4c <__aeabi_dcmpun>
 800b580:	b128      	cbz	r0, 800b58e <_scanf_float+0x406>
 800b582:	4808      	ldr	r0, [pc, #32]	; (800b5a4 <_scanf_float+0x41c>)
 800b584:	f000 f838 	bl	800b5f8 <nanf>
 800b588:	ed88 0a00 	vstr	s0, [r8]
 800b58c:	e7cb      	b.n	800b526 <_scanf_float+0x39e>
 800b58e:	4630      	mov	r0, r6
 800b590:	4639      	mov	r1, r7
 800b592:	f7f5 fb39 	bl	8000c08 <__aeabi_d2f>
 800b596:	f8c8 0000 	str.w	r0, [r8]
 800b59a:	e7c4      	b.n	800b526 <_scanf_float+0x39e>
 800b59c:	2500      	movs	r5, #0
 800b59e:	e634      	b.n	800b20a <_scanf_float+0x82>
 800b5a0:	0800f06c 	.word	0x0800f06c
 800b5a4:	0800f4e0 	.word	0x0800f4e0

0800b5a8 <iprintf>:
 800b5a8:	b40f      	push	{r0, r1, r2, r3}
 800b5aa:	4b0a      	ldr	r3, [pc, #40]	; (800b5d4 <iprintf+0x2c>)
 800b5ac:	b513      	push	{r0, r1, r4, lr}
 800b5ae:	681c      	ldr	r4, [r3, #0]
 800b5b0:	b124      	cbz	r4, 800b5bc <iprintf+0x14>
 800b5b2:	69a3      	ldr	r3, [r4, #24]
 800b5b4:	b913      	cbnz	r3, 800b5bc <iprintf+0x14>
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f001 fdc4 	bl	800d144 <__sinit>
 800b5bc:	ab05      	add	r3, sp, #20
 800b5be:	9a04      	ldr	r2, [sp, #16]
 800b5c0:	68a1      	ldr	r1, [r4, #8]
 800b5c2:	9301      	str	r3, [sp, #4]
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	f003 f859 	bl	800e67c <_vfiprintf_r>
 800b5ca:	b002      	add	sp, #8
 800b5cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5d0:	b004      	add	sp, #16
 800b5d2:	4770      	bx	lr
 800b5d4:	200004e0 	.word	0x200004e0

0800b5d8 <_sbrk_r>:
 800b5d8:	b538      	push	{r3, r4, r5, lr}
 800b5da:	4d06      	ldr	r5, [pc, #24]	; (800b5f4 <_sbrk_r+0x1c>)
 800b5dc:	2300      	movs	r3, #0
 800b5de:	4604      	mov	r4, r0
 800b5e0:	4608      	mov	r0, r1
 800b5e2:	602b      	str	r3, [r5, #0]
 800b5e4:	f7f6 fe58 	bl	8002298 <_sbrk>
 800b5e8:	1c43      	adds	r3, r0, #1
 800b5ea:	d102      	bne.n	800b5f2 <_sbrk_r+0x1a>
 800b5ec:	682b      	ldr	r3, [r5, #0]
 800b5ee:	b103      	cbz	r3, 800b5f2 <_sbrk_r+0x1a>
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	bd38      	pop	{r3, r4, r5, pc}
 800b5f4:	200010b0 	.word	0x200010b0

0800b5f8 <nanf>:
 800b5f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b600 <nanf+0x8>
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	7fc00000 	.word	0x7fc00000

0800b604 <siprintf>:
 800b604:	b40e      	push	{r1, r2, r3}
 800b606:	b500      	push	{lr}
 800b608:	b09c      	sub	sp, #112	; 0x70
 800b60a:	ab1d      	add	r3, sp, #116	; 0x74
 800b60c:	9002      	str	r0, [sp, #8]
 800b60e:	9006      	str	r0, [sp, #24]
 800b610:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b614:	4809      	ldr	r0, [pc, #36]	; (800b63c <siprintf+0x38>)
 800b616:	9107      	str	r1, [sp, #28]
 800b618:	9104      	str	r1, [sp, #16]
 800b61a:	4909      	ldr	r1, [pc, #36]	; (800b640 <siprintf+0x3c>)
 800b61c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b620:	9105      	str	r1, [sp, #20]
 800b622:	6800      	ldr	r0, [r0, #0]
 800b624:	9301      	str	r3, [sp, #4]
 800b626:	a902      	add	r1, sp, #8
 800b628:	f002 fefe 	bl	800e428 <_svfiprintf_r>
 800b62c:	9b02      	ldr	r3, [sp, #8]
 800b62e:	2200      	movs	r2, #0
 800b630:	701a      	strb	r2, [r3, #0]
 800b632:	b01c      	add	sp, #112	; 0x70
 800b634:	f85d eb04 	ldr.w	lr, [sp], #4
 800b638:	b003      	add	sp, #12
 800b63a:	4770      	bx	lr
 800b63c:	200004e0 	.word	0x200004e0
 800b640:	ffff0208 	.word	0xffff0208

0800b644 <sulp>:
 800b644:	b570      	push	{r4, r5, r6, lr}
 800b646:	4604      	mov	r4, r0
 800b648:	460d      	mov	r5, r1
 800b64a:	ec45 4b10 	vmov	d0, r4, r5
 800b64e:	4616      	mov	r6, r2
 800b650:	f002 fd2a 	bl	800e0a8 <__ulp>
 800b654:	ec51 0b10 	vmov	r0, r1, d0
 800b658:	b17e      	cbz	r6, 800b67a <sulp+0x36>
 800b65a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b65e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b662:	2b00      	cmp	r3, #0
 800b664:	dd09      	ble.n	800b67a <sulp+0x36>
 800b666:	051b      	lsls	r3, r3, #20
 800b668:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b66c:	2400      	movs	r4, #0
 800b66e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b672:	4622      	mov	r2, r4
 800b674:	462b      	mov	r3, r5
 800b676:	f7f4 ffcf 	bl	8000618 <__aeabi_dmul>
 800b67a:	bd70      	pop	{r4, r5, r6, pc}
 800b67c:	0000      	movs	r0, r0
	...

0800b680 <_strtod_l>:
 800b680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b684:	ed2d 8b02 	vpush	{d8}
 800b688:	b09d      	sub	sp, #116	; 0x74
 800b68a:	461f      	mov	r7, r3
 800b68c:	2300      	movs	r3, #0
 800b68e:	9318      	str	r3, [sp, #96]	; 0x60
 800b690:	4ba2      	ldr	r3, [pc, #648]	; (800b91c <_strtod_l+0x29c>)
 800b692:	9213      	str	r2, [sp, #76]	; 0x4c
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	9305      	str	r3, [sp, #20]
 800b698:	4604      	mov	r4, r0
 800b69a:	4618      	mov	r0, r3
 800b69c:	4688      	mov	r8, r1
 800b69e:	f7f4 fda7 	bl	80001f0 <strlen>
 800b6a2:	f04f 0a00 	mov.w	sl, #0
 800b6a6:	4605      	mov	r5, r0
 800b6a8:	f04f 0b00 	mov.w	fp, #0
 800b6ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b6b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b6b2:	781a      	ldrb	r2, [r3, #0]
 800b6b4:	2a2b      	cmp	r2, #43	; 0x2b
 800b6b6:	d04e      	beq.n	800b756 <_strtod_l+0xd6>
 800b6b8:	d83b      	bhi.n	800b732 <_strtod_l+0xb2>
 800b6ba:	2a0d      	cmp	r2, #13
 800b6bc:	d834      	bhi.n	800b728 <_strtod_l+0xa8>
 800b6be:	2a08      	cmp	r2, #8
 800b6c0:	d834      	bhi.n	800b72c <_strtod_l+0xac>
 800b6c2:	2a00      	cmp	r2, #0
 800b6c4:	d03e      	beq.n	800b744 <_strtod_l+0xc4>
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	930a      	str	r3, [sp, #40]	; 0x28
 800b6ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b6cc:	7833      	ldrb	r3, [r6, #0]
 800b6ce:	2b30      	cmp	r3, #48	; 0x30
 800b6d0:	f040 80b0 	bne.w	800b834 <_strtod_l+0x1b4>
 800b6d4:	7873      	ldrb	r3, [r6, #1]
 800b6d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b6da:	2b58      	cmp	r3, #88	; 0x58
 800b6dc:	d168      	bne.n	800b7b0 <_strtod_l+0x130>
 800b6de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6e0:	9301      	str	r3, [sp, #4]
 800b6e2:	ab18      	add	r3, sp, #96	; 0x60
 800b6e4:	9702      	str	r7, [sp, #8]
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	4a8d      	ldr	r2, [pc, #564]	; (800b920 <_strtod_l+0x2a0>)
 800b6ea:	ab19      	add	r3, sp, #100	; 0x64
 800b6ec:	a917      	add	r1, sp, #92	; 0x5c
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	f001 fe2c 	bl	800d34c <__gethex>
 800b6f4:	f010 0707 	ands.w	r7, r0, #7
 800b6f8:	4605      	mov	r5, r0
 800b6fa:	d005      	beq.n	800b708 <_strtod_l+0x88>
 800b6fc:	2f06      	cmp	r7, #6
 800b6fe:	d12c      	bne.n	800b75a <_strtod_l+0xda>
 800b700:	3601      	adds	r6, #1
 800b702:	2300      	movs	r3, #0
 800b704:	9617      	str	r6, [sp, #92]	; 0x5c
 800b706:	930a      	str	r3, [sp, #40]	; 0x28
 800b708:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	f040 8590 	bne.w	800c230 <_strtod_l+0xbb0>
 800b710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b712:	b1eb      	cbz	r3, 800b750 <_strtod_l+0xd0>
 800b714:	4652      	mov	r2, sl
 800b716:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b71a:	ec43 2b10 	vmov	d0, r2, r3
 800b71e:	b01d      	add	sp, #116	; 0x74
 800b720:	ecbd 8b02 	vpop	{d8}
 800b724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b728:	2a20      	cmp	r2, #32
 800b72a:	d1cc      	bne.n	800b6c6 <_strtod_l+0x46>
 800b72c:	3301      	adds	r3, #1
 800b72e:	9317      	str	r3, [sp, #92]	; 0x5c
 800b730:	e7be      	b.n	800b6b0 <_strtod_l+0x30>
 800b732:	2a2d      	cmp	r2, #45	; 0x2d
 800b734:	d1c7      	bne.n	800b6c6 <_strtod_l+0x46>
 800b736:	2201      	movs	r2, #1
 800b738:	920a      	str	r2, [sp, #40]	; 0x28
 800b73a:	1c5a      	adds	r2, r3, #1
 800b73c:	9217      	str	r2, [sp, #92]	; 0x5c
 800b73e:	785b      	ldrb	r3, [r3, #1]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d1c2      	bne.n	800b6ca <_strtod_l+0x4a>
 800b744:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b746:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	f040 856e 	bne.w	800c22c <_strtod_l+0xbac>
 800b750:	4652      	mov	r2, sl
 800b752:	465b      	mov	r3, fp
 800b754:	e7e1      	b.n	800b71a <_strtod_l+0x9a>
 800b756:	2200      	movs	r2, #0
 800b758:	e7ee      	b.n	800b738 <_strtod_l+0xb8>
 800b75a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b75c:	b13a      	cbz	r2, 800b76e <_strtod_l+0xee>
 800b75e:	2135      	movs	r1, #53	; 0x35
 800b760:	a81a      	add	r0, sp, #104	; 0x68
 800b762:	f002 fdac 	bl	800e2be <__copybits>
 800b766:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b768:	4620      	mov	r0, r4
 800b76a:	f002 f96b 	bl	800da44 <_Bfree>
 800b76e:	3f01      	subs	r7, #1
 800b770:	2f04      	cmp	r7, #4
 800b772:	d806      	bhi.n	800b782 <_strtod_l+0x102>
 800b774:	e8df f007 	tbb	[pc, r7]
 800b778:	1714030a 	.word	0x1714030a
 800b77c:	0a          	.byte	0x0a
 800b77d:	00          	.byte	0x00
 800b77e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800b782:	0728      	lsls	r0, r5, #28
 800b784:	d5c0      	bpl.n	800b708 <_strtod_l+0x88>
 800b786:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b78a:	e7bd      	b.n	800b708 <_strtod_l+0x88>
 800b78c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800b790:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b792:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b796:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b79a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b79e:	e7f0      	b.n	800b782 <_strtod_l+0x102>
 800b7a0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800b924 <_strtod_l+0x2a4>
 800b7a4:	e7ed      	b.n	800b782 <_strtod_l+0x102>
 800b7a6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b7aa:	f04f 3aff 	mov.w	sl, #4294967295
 800b7ae:	e7e8      	b.n	800b782 <_strtod_l+0x102>
 800b7b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b7b2:	1c5a      	adds	r2, r3, #1
 800b7b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800b7b6:	785b      	ldrb	r3, [r3, #1]
 800b7b8:	2b30      	cmp	r3, #48	; 0x30
 800b7ba:	d0f9      	beq.n	800b7b0 <_strtod_l+0x130>
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d0a3      	beq.n	800b708 <_strtod_l+0x88>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	f04f 0900 	mov.w	r9, #0
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b7ca:	9308      	str	r3, [sp, #32]
 800b7cc:	f8cd 901c 	str.w	r9, [sp, #28]
 800b7d0:	464f      	mov	r7, r9
 800b7d2:	220a      	movs	r2, #10
 800b7d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b7d6:	7806      	ldrb	r6, [r0, #0]
 800b7d8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b7dc:	b2d9      	uxtb	r1, r3
 800b7de:	2909      	cmp	r1, #9
 800b7e0:	d92a      	bls.n	800b838 <_strtod_l+0x1b8>
 800b7e2:	9905      	ldr	r1, [sp, #20]
 800b7e4:	462a      	mov	r2, r5
 800b7e6:	f003 f8c6 	bl	800e976 <strncmp>
 800b7ea:	b398      	cbz	r0, 800b854 <_strtod_l+0x1d4>
 800b7ec:	2000      	movs	r0, #0
 800b7ee:	4632      	mov	r2, r6
 800b7f0:	463d      	mov	r5, r7
 800b7f2:	9005      	str	r0, [sp, #20]
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	2a65      	cmp	r2, #101	; 0x65
 800b7f8:	d001      	beq.n	800b7fe <_strtod_l+0x17e>
 800b7fa:	2a45      	cmp	r2, #69	; 0x45
 800b7fc:	d118      	bne.n	800b830 <_strtod_l+0x1b0>
 800b7fe:	b91d      	cbnz	r5, 800b808 <_strtod_l+0x188>
 800b800:	9a04      	ldr	r2, [sp, #16]
 800b802:	4302      	orrs	r2, r0
 800b804:	d09e      	beq.n	800b744 <_strtod_l+0xc4>
 800b806:	2500      	movs	r5, #0
 800b808:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800b80c:	f108 0201 	add.w	r2, r8, #1
 800b810:	9217      	str	r2, [sp, #92]	; 0x5c
 800b812:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b816:	2a2b      	cmp	r2, #43	; 0x2b
 800b818:	d075      	beq.n	800b906 <_strtod_l+0x286>
 800b81a:	2a2d      	cmp	r2, #45	; 0x2d
 800b81c:	d07b      	beq.n	800b916 <_strtod_l+0x296>
 800b81e:	f04f 0c00 	mov.w	ip, #0
 800b822:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b826:	2909      	cmp	r1, #9
 800b828:	f240 8082 	bls.w	800b930 <_strtod_l+0x2b0>
 800b82c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b830:	2600      	movs	r6, #0
 800b832:	e09d      	b.n	800b970 <_strtod_l+0x2f0>
 800b834:	2300      	movs	r3, #0
 800b836:	e7c4      	b.n	800b7c2 <_strtod_l+0x142>
 800b838:	2f08      	cmp	r7, #8
 800b83a:	bfd8      	it	le
 800b83c:	9907      	ldrle	r1, [sp, #28]
 800b83e:	f100 0001 	add.w	r0, r0, #1
 800b842:	bfda      	itte	le
 800b844:	fb02 3301 	mlale	r3, r2, r1, r3
 800b848:	9307      	strle	r3, [sp, #28]
 800b84a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800b84e:	3701      	adds	r7, #1
 800b850:	9017      	str	r0, [sp, #92]	; 0x5c
 800b852:	e7bf      	b.n	800b7d4 <_strtod_l+0x154>
 800b854:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b856:	195a      	adds	r2, r3, r5
 800b858:	9217      	str	r2, [sp, #92]	; 0x5c
 800b85a:	5d5a      	ldrb	r2, [r3, r5]
 800b85c:	2f00      	cmp	r7, #0
 800b85e:	d037      	beq.n	800b8d0 <_strtod_l+0x250>
 800b860:	9005      	str	r0, [sp, #20]
 800b862:	463d      	mov	r5, r7
 800b864:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b868:	2b09      	cmp	r3, #9
 800b86a:	d912      	bls.n	800b892 <_strtod_l+0x212>
 800b86c:	2301      	movs	r3, #1
 800b86e:	e7c2      	b.n	800b7f6 <_strtod_l+0x176>
 800b870:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b872:	1c5a      	adds	r2, r3, #1
 800b874:	9217      	str	r2, [sp, #92]	; 0x5c
 800b876:	785a      	ldrb	r2, [r3, #1]
 800b878:	3001      	adds	r0, #1
 800b87a:	2a30      	cmp	r2, #48	; 0x30
 800b87c:	d0f8      	beq.n	800b870 <_strtod_l+0x1f0>
 800b87e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b882:	2b08      	cmp	r3, #8
 800b884:	f200 84d9 	bhi.w	800c23a <_strtod_l+0xbba>
 800b888:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b88a:	9005      	str	r0, [sp, #20]
 800b88c:	2000      	movs	r0, #0
 800b88e:	9308      	str	r3, [sp, #32]
 800b890:	4605      	mov	r5, r0
 800b892:	3a30      	subs	r2, #48	; 0x30
 800b894:	f100 0301 	add.w	r3, r0, #1
 800b898:	d014      	beq.n	800b8c4 <_strtod_l+0x244>
 800b89a:	9905      	ldr	r1, [sp, #20]
 800b89c:	4419      	add	r1, r3
 800b89e:	9105      	str	r1, [sp, #20]
 800b8a0:	462b      	mov	r3, r5
 800b8a2:	eb00 0e05 	add.w	lr, r0, r5
 800b8a6:	210a      	movs	r1, #10
 800b8a8:	4573      	cmp	r3, lr
 800b8aa:	d113      	bne.n	800b8d4 <_strtod_l+0x254>
 800b8ac:	182b      	adds	r3, r5, r0
 800b8ae:	2b08      	cmp	r3, #8
 800b8b0:	f105 0501 	add.w	r5, r5, #1
 800b8b4:	4405      	add	r5, r0
 800b8b6:	dc1c      	bgt.n	800b8f2 <_strtod_l+0x272>
 800b8b8:	9907      	ldr	r1, [sp, #28]
 800b8ba:	230a      	movs	r3, #10
 800b8bc:	fb03 2301 	mla	r3, r3, r1, r2
 800b8c0:	9307      	str	r3, [sp, #28]
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b8c6:	1c51      	adds	r1, r2, #1
 800b8c8:	9117      	str	r1, [sp, #92]	; 0x5c
 800b8ca:	7852      	ldrb	r2, [r2, #1]
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	e7c9      	b.n	800b864 <_strtod_l+0x1e4>
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	e7d2      	b.n	800b87a <_strtod_l+0x1fa>
 800b8d4:	2b08      	cmp	r3, #8
 800b8d6:	dc04      	bgt.n	800b8e2 <_strtod_l+0x262>
 800b8d8:	9e07      	ldr	r6, [sp, #28]
 800b8da:	434e      	muls	r6, r1
 800b8dc:	9607      	str	r6, [sp, #28]
 800b8de:	3301      	adds	r3, #1
 800b8e0:	e7e2      	b.n	800b8a8 <_strtod_l+0x228>
 800b8e2:	f103 0c01 	add.w	ip, r3, #1
 800b8e6:	f1bc 0f10 	cmp.w	ip, #16
 800b8ea:	bfd8      	it	le
 800b8ec:	fb01 f909 	mulle.w	r9, r1, r9
 800b8f0:	e7f5      	b.n	800b8de <_strtod_l+0x25e>
 800b8f2:	2d10      	cmp	r5, #16
 800b8f4:	bfdc      	itt	le
 800b8f6:	230a      	movle	r3, #10
 800b8f8:	fb03 2909 	mlale	r9, r3, r9, r2
 800b8fc:	e7e1      	b.n	800b8c2 <_strtod_l+0x242>
 800b8fe:	2300      	movs	r3, #0
 800b900:	9305      	str	r3, [sp, #20]
 800b902:	2301      	movs	r3, #1
 800b904:	e77c      	b.n	800b800 <_strtod_l+0x180>
 800b906:	f04f 0c00 	mov.w	ip, #0
 800b90a:	f108 0202 	add.w	r2, r8, #2
 800b90e:	9217      	str	r2, [sp, #92]	; 0x5c
 800b910:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b914:	e785      	b.n	800b822 <_strtod_l+0x1a2>
 800b916:	f04f 0c01 	mov.w	ip, #1
 800b91a:	e7f6      	b.n	800b90a <_strtod_l+0x28a>
 800b91c:	0800f324 	.word	0x0800f324
 800b920:	0800f074 	.word	0x0800f074
 800b924:	7ff00000 	.word	0x7ff00000
 800b928:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b92a:	1c51      	adds	r1, r2, #1
 800b92c:	9117      	str	r1, [sp, #92]	; 0x5c
 800b92e:	7852      	ldrb	r2, [r2, #1]
 800b930:	2a30      	cmp	r2, #48	; 0x30
 800b932:	d0f9      	beq.n	800b928 <_strtod_l+0x2a8>
 800b934:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b938:	2908      	cmp	r1, #8
 800b93a:	f63f af79 	bhi.w	800b830 <_strtod_l+0x1b0>
 800b93e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b942:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b944:	9206      	str	r2, [sp, #24]
 800b946:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b948:	1c51      	adds	r1, r2, #1
 800b94a:	9117      	str	r1, [sp, #92]	; 0x5c
 800b94c:	7852      	ldrb	r2, [r2, #1]
 800b94e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b952:	2e09      	cmp	r6, #9
 800b954:	d937      	bls.n	800b9c6 <_strtod_l+0x346>
 800b956:	9e06      	ldr	r6, [sp, #24]
 800b958:	1b89      	subs	r1, r1, r6
 800b95a:	2908      	cmp	r1, #8
 800b95c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b960:	dc02      	bgt.n	800b968 <_strtod_l+0x2e8>
 800b962:	4576      	cmp	r6, lr
 800b964:	bfa8      	it	ge
 800b966:	4676      	movge	r6, lr
 800b968:	f1bc 0f00 	cmp.w	ip, #0
 800b96c:	d000      	beq.n	800b970 <_strtod_l+0x2f0>
 800b96e:	4276      	negs	r6, r6
 800b970:	2d00      	cmp	r5, #0
 800b972:	d14d      	bne.n	800ba10 <_strtod_l+0x390>
 800b974:	9904      	ldr	r1, [sp, #16]
 800b976:	4301      	orrs	r1, r0
 800b978:	f47f aec6 	bne.w	800b708 <_strtod_l+0x88>
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f47f aee1 	bne.w	800b744 <_strtod_l+0xc4>
 800b982:	2a69      	cmp	r2, #105	; 0x69
 800b984:	d027      	beq.n	800b9d6 <_strtod_l+0x356>
 800b986:	dc24      	bgt.n	800b9d2 <_strtod_l+0x352>
 800b988:	2a49      	cmp	r2, #73	; 0x49
 800b98a:	d024      	beq.n	800b9d6 <_strtod_l+0x356>
 800b98c:	2a4e      	cmp	r2, #78	; 0x4e
 800b98e:	f47f aed9 	bne.w	800b744 <_strtod_l+0xc4>
 800b992:	499f      	ldr	r1, [pc, #636]	; (800bc10 <_strtod_l+0x590>)
 800b994:	a817      	add	r0, sp, #92	; 0x5c
 800b996:	f001 ff31 	bl	800d7fc <__match>
 800b99a:	2800      	cmp	r0, #0
 800b99c:	f43f aed2 	beq.w	800b744 <_strtod_l+0xc4>
 800b9a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	2b28      	cmp	r3, #40	; 0x28
 800b9a6:	d12d      	bne.n	800ba04 <_strtod_l+0x384>
 800b9a8:	499a      	ldr	r1, [pc, #616]	; (800bc14 <_strtod_l+0x594>)
 800b9aa:	aa1a      	add	r2, sp, #104	; 0x68
 800b9ac:	a817      	add	r0, sp, #92	; 0x5c
 800b9ae:	f001 ff39 	bl	800d824 <__hexnan>
 800b9b2:	2805      	cmp	r0, #5
 800b9b4:	d126      	bne.n	800ba04 <_strtod_l+0x384>
 800b9b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b9b8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800b9bc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b9c0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b9c4:	e6a0      	b.n	800b708 <_strtod_l+0x88>
 800b9c6:	210a      	movs	r1, #10
 800b9c8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800b9cc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b9d0:	e7b9      	b.n	800b946 <_strtod_l+0x2c6>
 800b9d2:	2a6e      	cmp	r2, #110	; 0x6e
 800b9d4:	e7db      	b.n	800b98e <_strtod_l+0x30e>
 800b9d6:	4990      	ldr	r1, [pc, #576]	; (800bc18 <_strtod_l+0x598>)
 800b9d8:	a817      	add	r0, sp, #92	; 0x5c
 800b9da:	f001 ff0f 	bl	800d7fc <__match>
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	f43f aeb0 	beq.w	800b744 <_strtod_l+0xc4>
 800b9e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9e6:	498d      	ldr	r1, [pc, #564]	; (800bc1c <_strtod_l+0x59c>)
 800b9e8:	3b01      	subs	r3, #1
 800b9ea:	a817      	add	r0, sp, #92	; 0x5c
 800b9ec:	9317      	str	r3, [sp, #92]	; 0x5c
 800b9ee:	f001 ff05 	bl	800d7fc <__match>
 800b9f2:	b910      	cbnz	r0, 800b9fa <_strtod_l+0x37a>
 800b9f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9f6:	3301      	adds	r3, #1
 800b9f8:	9317      	str	r3, [sp, #92]	; 0x5c
 800b9fa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800bc2c <_strtod_l+0x5ac>
 800b9fe:	f04f 0a00 	mov.w	sl, #0
 800ba02:	e681      	b.n	800b708 <_strtod_l+0x88>
 800ba04:	4886      	ldr	r0, [pc, #536]	; (800bc20 <_strtod_l+0x5a0>)
 800ba06:	f002 ff6b 	bl	800e8e0 <nan>
 800ba0a:	ec5b ab10 	vmov	sl, fp, d0
 800ba0e:	e67b      	b.n	800b708 <_strtod_l+0x88>
 800ba10:	9b05      	ldr	r3, [sp, #20]
 800ba12:	9807      	ldr	r0, [sp, #28]
 800ba14:	1af3      	subs	r3, r6, r3
 800ba16:	2f00      	cmp	r7, #0
 800ba18:	bf08      	it	eq
 800ba1a:	462f      	moveq	r7, r5
 800ba1c:	2d10      	cmp	r5, #16
 800ba1e:	9306      	str	r3, [sp, #24]
 800ba20:	46a8      	mov	r8, r5
 800ba22:	bfa8      	it	ge
 800ba24:	f04f 0810 	movge.w	r8, #16
 800ba28:	f7f4 fd7c 	bl	8000524 <__aeabi_ui2d>
 800ba2c:	2d09      	cmp	r5, #9
 800ba2e:	4682      	mov	sl, r0
 800ba30:	468b      	mov	fp, r1
 800ba32:	dd13      	ble.n	800ba5c <_strtod_l+0x3dc>
 800ba34:	4b7b      	ldr	r3, [pc, #492]	; (800bc24 <_strtod_l+0x5a4>)
 800ba36:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ba3a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ba3e:	f7f4 fdeb 	bl	8000618 <__aeabi_dmul>
 800ba42:	4682      	mov	sl, r0
 800ba44:	4648      	mov	r0, r9
 800ba46:	468b      	mov	fp, r1
 800ba48:	f7f4 fd6c 	bl	8000524 <__aeabi_ui2d>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	460b      	mov	r3, r1
 800ba50:	4650      	mov	r0, sl
 800ba52:	4659      	mov	r1, fp
 800ba54:	f7f4 fc2a 	bl	80002ac <__adddf3>
 800ba58:	4682      	mov	sl, r0
 800ba5a:	468b      	mov	fp, r1
 800ba5c:	2d0f      	cmp	r5, #15
 800ba5e:	dc38      	bgt.n	800bad2 <_strtod_l+0x452>
 800ba60:	9b06      	ldr	r3, [sp, #24]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f43f ae50 	beq.w	800b708 <_strtod_l+0x88>
 800ba68:	dd24      	ble.n	800bab4 <_strtod_l+0x434>
 800ba6a:	2b16      	cmp	r3, #22
 800ba6c:	dc0b      	bgt.n	800ba86 <_strtod_l+0x406>
 800ba6e:	496d      	ldr	r1, [pc, #436]	; (800bc24 <_strtod_l+0x5a4>)
 800ba70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ba74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba78:	4652      	mov	r2, sl
 800ba7a:	465b      	mov	r3, fp
 800ba7c:	f7f4 fdcc 	bl	8000618 <__aeabi_dmul>
 800ba80:	4682      	mov	sl, r0
 800ba82:	468b      	mov	fp, r1
 800ba84:	e640      	b.n	800b708 <_strtod_l+0x88>
 800ba86:	9a06      	ldr	r2, [sp, #24]
 800ba88:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	db20      	blt.n	800bad2 <_strtod_l+0x452>
 800ba90:	4c64      	ldr	r4, [pc, #400]	; (800bc24 <_strtod_l+0x5a4>)
 800ba92:	f1c5 050f 	rsb	r5, r5, #15
 800ba96:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ba9a:	4652      	mov	r2, sl
 800ba9c:	465b      	mov	r3, fp
 800ba9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baa2:	f7f4 fdb9 	bl	8000618 <__aeabi_dmul>
 800baa6:	9b06      	ldr	r3, [sp, #24]
 800baa8:	1b5d      	subs	r5, r3, r5
 800baaa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800baae:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bab2:	e7e3      	b.n	800ba7c <_strtod_l+0x3fc>
 800bab4:	9b06      	ldr	r3, [sp, #24]
 800bab6:	3316      	adds	r3, #22
 800bab8:	db0b      	blt.n	800bad2 <_strtod_l+0x452>
 800baba:	9b05      	ldr	r3, [sp, #20]
 800babc:	1b9e      	subs	r6, r3, r6
 800babe:	4b59      	ldr	r3, [pc, #356]	; (800bc24 <_strtod_l+0x5a4>)
 800bac0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800bac4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bac8:	4650      	mov	r0, sl
 800baca:	4659      	mov	r1, fp
 800bacc:	f7f4 fece 	bl	800086c <__aeabi_ddiv>
 800bad0:	e7d6      	b.n	800ba80 <_strtod_l+0x400>
 800bad2:	9b06      	ldr	r3, [sp, #24]
 800bad4:	eba5 0808 	sub.w	r8, r5, r8
 800bad8:	4498      	add	r8, r3
 800bada:	f1b8 0f00 	cmp.w	r8, #0
 800bade:	dd74      	ble.n	800bbca <_strtod_l+0x54a>
 800bae0:	f018 030f 	ands.w	r3, r8, #15
 800bae4:	d00a      	beq.n	800bafc <_strtod_l+0x47c>
 800bae6:	494f      	ldr	r1, [pc, #316]	; (800bc24 <_strtod_l+0x5a4>)
 800bae8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800baec:	4652      	mov	r2, sl
 800baee:	465b      	mov	r3, fp
 800baf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baf4:	f7f4 fd90 	bl	8000618 <__aeabi_dmul>
 800baf8:	4682      	mov	sl, r0
 800bafa:	468b      	mov	fp, r1
 800bafc:	f038 080f 	bics.w	r8, r8, #15
 800bb00:	d04f      	beq.n	800bba2 <_strtod_l+0x522>
 800bb02:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800bb06:	dd22      	ble.n	800bb4e <_strtod_l+0x4ce>
 800bb08:	2500      	movs	r5, #0
 800bb0a:	462e      	mov	r6, r5
 800bb0c:	9507      	str	r5, [sp, #28]
 800bb0e:	9505      	str	r5, [sp, #20]
 800bb10:	2322      	movs	r3, #34	; 0x22
 800bb12:	f8df b118 	ldr.w	fp, [pc, #280]	; 800bc2c <_strtod_l+0x5ac>
 800bb16:	6023      	str	r3, [r4, #0]
 800bb18:	f04f 0a00 	mov.w	sl, #0
 800bb1c:	9b07      	ldr	r3, [sp, #28]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	f43f adf2 	beq.w	800b708 <_strtod_l+0x88>
 800bb24:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bb26:	4620      	mov	r0, r4
 800bb28:	f001 ff8c 	bl	800da44 <_Bfree>
 800bb2c:	9905      	ldr	r1, [sp, #20]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f001 ff88 	bl	800da44 <_Bfree>
 800bb34:	4631      	mov	r1, r6
 800bb36:	4620      	mov	r0, r4
 800bb38:	f001 ff84 	bl	800da44 <_Bfree>
 800bb3c:	9907      	ldr	r1, [sp, #28]
 800bb3e:	4620      	mov	r0, r4
 800bb40:	f001 ff80 	bl	800da44 <_Bfree>
 800bb44:	4629      	mov	r1, r5
 800bb46:	4620      	mov	r0, r4
 800bb48:	f001 ff7c 	bl	800da44 <_Bfree>
 800bb4c:	e5dc      	b.n	800b708 <_strtod_l+0x88>
 800bb4e:	4b36      	ldr	r3, [pc, #216]	; (800bc28 <_strtod_l+0x5a8>)
 800bb50:	9304      	str	r3, [sp, #16]
 800bb52:	2300      	movs	r3, #0
 800bb54:	ea4f 1828 	mov.w	r8, r8, asr #4
 800bb58:	4650      	mov	r0, sl
 800bb5a:	4659      	mov	r1, fp
 800bb5c:	4699      	mov	r9, r3
 800bb5e:	f1b8 0f01 	cmp.w	r8, #1
 800bb62:	dc21      	bgt.n	800bba8 <_strtod_l+0x528>
 800bb64:	b10b      	cbz	r3, 800bb6a <_strtod_l+0x4ea>
 800bb66:	4682      	mov	sl, r0
 800bb68:	468b      	mov	fp, r1
 800bb6a:	4b2f      	ldr	r3, [pc, #188]	; (800bc28 <_strtod_l+0x5a8>)
 800bb6c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800bb70:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800bb74:	4652      	mov	r2, sl
 800bb76:	465b      	mov	r3, fp
 800bb78:	e9d9 0100 	ldrd	r0, r1, [r9]
 800bb7c:	f7f4 fd4c 	bl	8000618 <__aeabi_dmul>
 800bb80:	4b2a      	ldr	r3, [pc, #168]	; (800bc2c <_strtod_l+0x5ac>)
 800bb82:	460a      	mov	r2, r1
 800bb84:	400b      	ands	r3, r1
 800bb86:	492a      	ldr	r1, [pc, #168]	; (800bc30 <_strtod_l+0x5b0>)
 800bb88:	428b      	cmp	r3, r1
 800bb8a:	4682      	mov	sl, r0
 800bb8c:	d8bc      	bhi.n	800bb08 <_strtod_l+0x488>
 800bb8e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bb92:	428b      	cmp	r3, r1
 800bb94:	bf86      	itte	hi
 800bb96:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800bc34 <_strtod_l+0x5b4>
 800bb9a:	f04f 3aff 	movhi.w	sl, #4294967295
 800bb9e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800bba2:	2300      	movs	r3, #0
 800bba4:	9304      	str	r3, [sp, #16]
 800bba6:	e084      	b.n	800bcb2 <_strtod_l+0x632>
 800bba8:	f018 0f01 	tst.w	r8, #1
 800bbac:	d005      	beq.n	800bbba <_strtod_l+0x53a>
 800bbae:	9b04      	ldr	r3, [sp, #16]
 800bbb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb4:	f7f4 fd30 	bl	8000618 <__aeabi_dmul>
 800bbb8:	2301      	movs	r3, #1
 800bbba:	9a04      	ldr	r2, [sp, #16]
 800bbbc:	3208      	adds	r2, #8
 800bbbe:	f109 0901 	add.w	r9, r9, #1
 800bbc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bbc6:	9204      	str	r2, [sp, #16]
 800bbc8:	e7c9      	b.n	800bb5e <_strtod_l+0x4de>
 800bbca:	d0ea      	beq.n	800bba2 <_strtod_l+0x522>
 800bbcc:	f1c8 0800 	rsb	r8, r8, #0
 800bbd0:	f018 020f 	ands.w	r2, r8, #15
 800bbd4:	d00a      	beq.n	800bbec <_strtod_l+0x56c>
 800bbd6:	4b13      	ldr	r3, [pc, #76]	; (800bc24 <_strtod_l+0x5a4>)
 800bbd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbdc:	4650      	mov	r0, sl
 800bbde:	4659      	mov	r1, fp
 800bbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe4:	f7f4 fe42 	bl	800086c <__aeabi_ddiv>
 800bbe8:	4682      	mov	sl, r0
 800bbea:	468b      	mov	fp, r1
 800bbec:	ea5f 1828 	movs.w	r8, r8, asr #4
 800bbf0:	d0d7      	beq.n	800bba2 <_strtod_l+0x522>
 800bbf2:	f1b8 0f1f 	cmp.w	r8, #31
 800bbf6:	dd1f      	ble.n	800bc38 <_strtod_l+0x5b8>
 800bbf8:	2500      	movs	r5, #0
 800bbfa:	462e      	mov	r6, r5
 800bbfc:	9507      	str	r5, [sp, #28]
 800bbfe:	9505      	str	r5, [sp, #20]
 800bc00:	2322      	movs	r3, #34	; 0x22
 800bc02:	f04f 0a00 	mov.w	sl, #0
 800bc06:	f04f 0b00 	mov.w	fp, #0
 800bc0a:	6023      	str	r3, [r4, #0]
 800bc0c:	e786      	b.n	800bb1c <_strtod_l+0x49c>
 800bc0e:	bf00      	nop
 800bc10:	0800f045 	.word	0x0800f045
 800bc14:	0800f088 	.word	0x0800f088
 800bc18:	0800f03d 	.word	0x0800f03d
 800bc1c:	0800f1cc 	.word	0x0800f1cc
 800bc20:	0800f4e0 	.word	0x0800f4e0
 800bc24:	0800f3c0 	.word	0x0800f3c0
 800bc28:	0800f398 	.word	0x0800f398
 800bc2c:	7ff00000 	.word	0x7ff00000
 800bc30:	7ca00000 	.word	0x7ca00000
 800bc34:	7fefffff 	.word	0x7fefffff
 800bc38:	f018 0310 	ands.w	r3, r8, #16
 800bc3c:	bf18      	it	ne
 800bc3e:	236a      	movne	r3, #106	; 0x6a
 800bc40:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800bff0 <_strtod_l+0x970>
 800bc44:	9304      	str	r3, [sp, #16]
 800bc46:	4650      	mov	r0, sl
 800bc48:	4659      	mov	r1, fp
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	f018 0f01 	tst.w	r8, #1
 800bc50:	d004      	beq.n	800bc5c <_strtod_l+0x5dc>
 800bc52:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bc56:	f7f4 fcdf 	bl	8000618 <__aeabi_dmul>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800bc60:	f109 0908 	add.w	r9, r9, #8
 800bc64:	d1f2      	bne.n	800bc4c <_strtod_l+0x5cc>
 800bc66:	b10b      	cbz	r3, 800bc6c <_strtod_l+0x5ec>
 800bc68:	4682      	mov	sl, r0
 800bc6a:	468b      	mov	fp, r1
 800bc6c:	9b04      	ldr	r3, [sp, #16]
 800bc6e:	b1c3      	cbz	r3, 800bca2 <_strtod_l+0x622>
 800bc70:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bc74:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	4659      	mov	r1, fp
 800bc7c:	dd11      	ble.n	800bca2 <_strtod_l+0x622>
 800bc7e:	2b1f      	cmp	r3, #31
 800bc80:	f340 8124 	ble.w	800becc <_strtod_l+0x84c>
 800bc84:	2b34      	cmp	r3, #52	; 0x34
 800bc86:	bfde      	ittt	le
 800bc88:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800bc8c:	f04f 33ff 	movle.w	r3, #4294967295
 800bc90:	fa03 f202 	lslle.w	r2, r3, r2
 800bc94:	f04f 0a00 	mov.w	sl, #0
 800bc98:	bfcc      	ite	gt
 800bc9a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800bc9e:	ea02 0b01 	andle.w	fp, r2, r1
 800bca2:	2200      	movs	r2, #0
 800bca4:	2300      	movs	r3, #0
 800bca6:	4650      	mov	r0, sl
 800bca8:	4659      	mov	r1, fp
 800bcaa:	f7f4 ff1d 	bl	8000ae8 <__aeabi_dcmpeq>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	d1a2      	bne.n	800bbf8 <_strtod_l+0x578>
 800bcb2:	9b07      	ldr	r3, [sp, #28]
 800bcb4:	9300      	str	r3, [sp, #0]
 800bcb6:	9908      	ldr	r1, [sp, #32]
 800bcb8:	462b      	mov	r3, r5
 800bcba:	463a      	mov	r2, r7
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f001 ff29 	bl	800db14 <__s2b>
 800bcc2:	9007      	str	r0, [sp, #28]
 800bcc4:	2800      	cmp	r0, #0
 800bcc6:	f43f af1f 	beq.w	800bb08 <_strtod_l+0x488>
 800bcca:	9b05      	ldr	r3, [sp, #20]
 800bccc:	1b9e      	subs	r6, r3, r6
 800bcce:	9b06      	ldr	r3, [sp, #24]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	bfb4      	ite	lt
 800bcd4:	4633      	movlt	r3, r6
 800bcd6:	2300      	movge	r3, #0
 800bcd8:	930c      	str	r3, [sp, #48]	; 0x30
 800bcda:	9b06      	ldr	r3, [sp, #24]
 800bcdc:	2500      	movs	r5, #0
 800bcde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bce2:	9312      	str	r3, [sp, #72]	; 0x48
 800bce4:	462e      	mov	r6, r5
 800bce6:	9b07      	ldr	r3, [sp, #28]
 800bce8:	4620      	mov	r0, r4
 800bcea:	6859      	ldr	r1, [r3, #4]
 800bcec:	f001 fe6a 	bl	800d9c4 <_Balloc>
 800bcf0:	9005      	str	r0, [sp, #20]
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	f43f af0c 	beq.w	800bb10 <_strtod_l+0x490>
 800bcf8:	9b07      	ldr	r3, [sp, #28]
 800bcfa:	691a      	ldr	r2, [r3, #16]
 800bcfc:	3202      	adds	r2, #2
 800bcfe:	f103 010c 	add.w	r1, r3, #12
 800bd02:	0092      	lsls	r2, r2, #2
 800bd04:	300c      	adds	r0, #12
 800bd06:	f001 fe42 	bl	800d98e <memcpy>
 800bd0a:	ec4b ab10 	vmov	d0, sl, fp
 800bd0e:	aa1a      	add	r2, sp, #104	; 0x68
 800bd10:	a919      	add	r1, sp, #100	; 0x64
 800bd12:	4620      	mov	r0, r4
 800bd14:	f002 fa44 	bl	800e1a0 <__d2b>
 800bd18:	ec4b ab18 	vmov	d8, sl, fp
 800bd1c:	9018      	str	r0, [sp, #96]	; 0x60
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	f43f aef6 	beq.w	800bb10 <_strtod_l+0x490>
 800bd24:	2101      	movs	r1, #1
 800bd26:	4620      	mov	r0, r4
 800bd28:	f001 ff8e 	bl	800dc48 <__i2b>
 800bd2c:	4606      	mov	r6, r0
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	f43f aeee 	beq.w	800bb10 <_strtod_l+0x490>
 800bd34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bd36:	9904      	ldr	r1, [sp, #16]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	bfab      	itete	ge
 800bd3c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800bd3e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800bd40:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800bd42:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800bd46:	bfac      	ite	ge
 800bd48:	eb03 0902 	addge.w	r9, r3, r2
 800bd4c:	1ad7      	sublt	r7, r2, r3
 800bd4e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bd50:	eba3 0801 	sub.w	r8, r3, r1
 800bd54:	4490      	add	r8, r2
 800bd56:	4ba1      	ldr	r3, [pc, #644]	; (800bfdc <_strtod_l+0x95c>)
 800bd58:	f108 38ff 	add.w	r8, r8, #4294967295
 800bd5c:	4598      	cmp	r8, r3
 800bd5e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bd62:	f280 80c7 	bge.w	800bef4 <_strtod_l+0x874>
 800bd66:	eba3 0308 	sub.w	r3, r3, r8
 800bd6a:	2b1f      	cmp	r3, #31
 800bd6c:	eba2 0203 	sub.w	r2, r2, r3
 800bd70:	f04f 0101 	mov.w	r1, #1
 800bd74:	f300 80b1 	bgt.w	800beda <_strtod_l+0x85a>
 800bd78:	fa01 f303 	lsl.w	r3, r1, r3
 800bd7c:	930d      	str	r3, [sp, #52]	; 0x34
 800bd7e:	2300      	movs	r3, #0
 800bd80:	9308      	str	r3, [sp, #32]
 800bd82:	eb09 0802 	add.w	r8, r9, r2
 800bd86:	9b04      	ldr	r3, [sp, #16]
 800bd88:	45c1      	cmp	r9, r8
 800bd8a:	4417      	add	r7, r2
 800bd8c:	441f      	add	r7, r3
 800bd8e:	464b      	mov	r3, r9
 800bd90:	bfa8      	it	ge
 800bd92:	4643      	movge	r3, r8
 800bd94:	42bb      	cmp	r3, r7
 800bd96:	bfa8      	it	ge
 800bd98:	463b      	movge	r3, r7
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	bfc2      	ittt	gt
 800bd9e:	eba8 0803 	subgt.w	r8, r8, r3
 800bda2:	1aff      	subgt	r7, r7, r3
 800bda4:	eba9 0903 	subgt.w	r9, r9, r3
 800bda8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	dd17      	ble.n	800bdde <_strtod_l+0x75e>
 800bdae:	4631      	mov	r1, r6
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	f002 f808 	bl	800ddc8 <__pow5mult>
 800bdb8:	4606      	mov	r6, r0
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	f43f aea8 	beq.w	800bb10 <_strtod_l+0x490>
 800bdc0:	4601      	mov	r1, r0
 800bdc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	f001 ff55 	bl	800dc74 <__multiply>
 800bdca:	900b      	str	r0, [sp, #44]	; 0x2c
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	f43f ae9f 	beq.w	800bb10 <_strtod_l+0x490>
 800bdd2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	f001 fe35 	bl	800da44 <_Bfree>
 800bdda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bddc:	9318      	str	r3, [sp, #96]	; 0x60
 800bdde:	f1b8 0f00 	cmp.w	r8, #0
 800bde2:	f300 808c 	bgt.w	800befe <_strtod_l+0x87e>
 800bde6:	9b06      	ldr	r3, [sp, #24]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	dd08      	ble.n	800bdfe <_strtod_l+0x77e>
 800bdec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bdee:	9905      	ldr	r1, [sp, #20]
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f001 ffe9 	bl	800ddc8 <__pow5mult>
 800bdf6:	9005      	str	r0, [sp, #20]
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	f43f ae89 	beq.w	800bb10 <_strtod_l+0x490>
 800bdfe:	2f00      	cmp	r7, #0
 800be00:	dd08      	ble.n	800be14 <_strtod_l+0x794>
 800be02:	9905      	ldr	r1, [sp, #20]
 800be04:	463a      	mov	r2, r7
 800be06:	4620      	mov	r0, r4
 800be08:	f002 f838 	bl	800de7c <__lshift>
 800be0c:	9005      	str	r0, [sp, #20]
 800be0e:	2800      	cmp	r0, #0
 800be10:	f43f ae7e 	beq.w	800bb10 <_strtod_l+0x490>
 800be14:	f1b9 0f00 	cmp.w	r9, #0
 800be18:	dd08      	ble.n	800be2c <_strtod_l+0x7ac>
 800be1a:	4631      	mov	r1, r6
 800be1c:	464a      	mov	r2, r9
 800be1e:	4620      	mov	r0, r4
 800be20:	f002 f82c 	bl	800de7c <__lshift>
 800be24:	4606      	mov	r6, r0
 800be26:	2800      	cmp	r0, #0
 800be28:	f43f ae72 	beq.w	800bb10 <_strtod_l+0x490>
 800be2c:	9a05      	ldr	r2, [sp, #20]
 800be2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800be30:	4620      	mov	r0, r4
 800be32:	f002 f8af 	bl	800df94 <__mdiff>
 800be36:	4605      	mov	r5, r0
 800be38:	2800      	cmp	r0, #0
 800be3a:	f43f ae69 	beq.w	800bb10 <_strtod_l+0x490>
 800be3e:	68c3      	ldr	r3, [r0, #12]
 800be40:	930b      	str	r3, [sp, #44]	; 0x2c
 800be42:	2300      	movs	r3, #0
 800be44:	60c3      	str	r3, [r0, #12]
 800be46:	4631      	mov	r1, r6
 800be48:	f002 f888 	bl	800df5c <__mcmp>
 800be4c:	2800      	cmp	r0, #0
 800be4e:	da60      	bge.n	800bf12 <_strtod_l+0x892>
 800be50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be52:	ea53 030a 	orrs.w	r3, r3, sl
 800be56:	f040 8082 	bne.w	800bf5e <_strtod_l+0x8de>
 800be5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d17d      	bne.n	800bf5e <_strtod_l+0x8de>
 800be62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be66:	0d1b      	lsrs	r3, r3, #20
 800be68:	051b      	lsls	r3, r3, #20
 800be6a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800be6e:	d976      	bls.n	800bf5e <_strtod_l+0x8de>
 800be70:	696b      	ldr	r3, [r5, #20]
 800be72:	b913      	cbnz	r3, 800be7a <_strtod_l+0x7fa>
 800be74:	692b      	ldr	r3, [r5, #16]
 800be76:	2b01      	cmp	r3, #1
 800be78:	dd71      	ble.n	800bf5e <_strtod_l+0x8de>
 800be7a:	4629      	mov	r1, r5
 800be7c:	2201      	movs	r2, #1
 800be7e:	4620      	mov	r0, r4
 800be80:	f001 fffc 	bl	800de7c <__lshift>
 800be84:	4631      	mov	r1, r6
 800be86:	4605      	mov	r5, r0
 800be88:	f002 f868 	bl	800df5c <__mcmp>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	dd66      	ble.n	800bf5e <_strtod_l+0x8de>
 800be90:	9904      	ldr	r1, [sp, #16]
 800be92:	4a53      	ldr	r2, [pc, #332]	; (800bfe0 <_strtod_l+0x960>)
 800be94:	465b      	mov	r3, fp
 800be96:	2900      	cmp	r1, #0
 800be98:	f000 8081 	beq.w	800bf9e <_strtod_l+0x91e>
 800be9c:	ea02 010b 	and.w	r1, r2, fp
 800bea0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bea4:	dc7b      	bgt.n	800bf9e <_strtod_l+0x91e>
 800bea6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800beaa:	f77f aea9 	ble.w	800bc00 <_strtod_l+0x580>
 800beae:	4b4d      	ldr	r3, [pc, #308]	; (800bfe4 <_strtod_l+0x964>)
 800beb0:	4650      	mov	r0, sl
 800beb2:	4659      	mov	r1, fp
 800beb4:	2200      	movs	r2, #0
 800beb6:	f7f4 fbaf 	bl	8000618 <__aeabi_dmul>
 800beba:	460b      	mov	r3, r1
 800bebc:	4303      	orrs	r3, r0
 800bebe:	bf08      	it	eq
 800bec0:	2322      	moveq	r3, #34	; 0x22
 800bec2:	4682      	mov	sl, r0
 800bec4:	468b      	mov	fp, r1
 800bec6:	bf08      	it	eq
 800bec8:	6023      	streq	r3, [r4, #0]
 800beca:	e62b      	b.n	800bb24 <_strtod_l+0x4a4>
 800becc:	f04f 32ff 	mov.w	r2, #4294967295
 800bed0:	fa02 f303 	lsl.w	r3, r2, r3
 800bed4:	ea03 0a0a 	and.w	sl, r3, sl
 800bed8:	e6e3      	b.n	800bca2 <_strtod_l+0x622>
 800beda:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800bede:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800bee2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800bee6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800beea:	fa01 f308 	lsl.w	r3, r1, r8
 800beee:	9308      	str	r3, [sp, #32]
 800bef0:	910d      	str	r1, [sp, #52]	; 0x34
 800bef2:	e746      	b.n	800bd82 <_strtod_l+0x702>
 800bef4:	2300      	movs	r3, #0
 800bef6:	9308      	str	r3, [sp, #32]
 800bef8:	2301      	movs	r3, #1
 800befa:	930d      	str	r3, [sp, #52]	; 0x34
 800befc:	e741      	b.n	800bd82 <_strtod_l+0x702>
 800befe:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bf00:	4642      	mov	r2, r8
 800bf02:	4620      	mov	r0, r4
 800bf04:	f001 ffba 	bl	800de7c <__lshift>
 800bf08:	9018      	str	r0, [sp, #96]	; 0x60
 800bf0a:	2800      	cmp	r0, #0
 800bf0c:	f47f af6b 	bne.w	800bde6 <_strtod_l+0x766>
 800bf10:	e5fe      	b.n	800bb10 <_strtod_l+0x490>
 800bf12:	465f      	mov	r7, fp
 800bf14:	d16e      	bne.n	800bff4 <_strtod_l+0x974>
 800bf16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bf18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf1c:	b342      	cbz	r2, 800bf70 <_strtod_l+0x8f0>
 800bf1e:	4a32      	ldr	r2, [pc, #200]	; (800bfe8 <_strtod_l+0x968>)
 800bf20:	4293      	cmp	r3, r2
 800bf22:	d128      	bne.n	800bf76 <_strtod_l+0x8f6>
 800bf24:	9b04      	ldr	r3, [sp, #16]
 800bf26:	4651      	mov	r1, sl
 800bf28:	b1eb      	cbz	r3, 800bf66 <_strtod_l+0x8e6>
 800bf2a:	4b2d      	ldr	r3, [pc, #180]	; (800bfe0 <_strtod_l+0x960>)
 800bf2c:	403b      	ands	r3, r7
 800bf2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bf32:	f04f 32ff 	mov.w	r2, #4294967295
 800bf36:	d819      	bhi.n	800bf6c <_strtod_l+0x8ec>
 800bf38:	0d1b      	lsrs	r3, r3, #20
 800bf3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bf3e:	fa02 f303 	lsl.w	r3, r2, r3
 800bf42:	4299      	cmp	r1, r3
 800bf44:	d117      	bne.n	800bf76 <_strtod_l+0x8f6>
 800bf46:	4b29      	ldr	r3, [pc, #164]	; (800bfec <_strtod_l+0x96c>)
 800bf48:	429f      	cmp	r7, r3
 800bf4a:	d102      	bne.n	800bf52 <_strtod_l+0x8d2>
 800bf4c:	3101      	adds	r1, #1
 800bf4e:	f43f addf 	beq.w	800bb10 <_strtod_l+0x490>
 800bf52:	4b23      	ldr	r3, [pc, #140]	; (800bfe0 <_strtod_l+0x960>)
 800bf54:	403b      	ands	r3, r7
 800bf56:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800bf5a:	f04f 0a00 	mov.w	sl, #0
 800bf5e:	9b04      	ldr	r3, [sp, #16]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1a4      	bne.n	800beae <_strtod_l+0x82e>
 800bf64:	e5de      	b.n	800bb24 <_strtod_l+0x4a4>
 800bf66:	f04f 33ff 	mov.w	r3, #4294967295
 800bf6a:	e7ea      	b.n	800bf42 <_strtod_l+0x8c2>
 800bf6c:	4613      	mov	r3, r2
 800bf6e:	e7e8      	b.n	800bf42 <_strtod_l+0x8c2>
 800bf70:	ea53 030a 	orrs.w	r3, r3, sl
 800bf74:	d08c      	beq.n	800be90 <_strtod_l+0x810>
 800bf76:	9b08      	ldr	r3, [sp, #32]
 800bf78:	b1db      	cbz	r3, 800bfb2 <_strtod_l+0x932>
 800bf7a:	423b      	tst	r3, r7
 800bf7c:	d0ef      	beq.n	800bf5e <_strtod_l+0x8de>
 800bf7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf80:	9a04      	ldr	r2, [sp, #16]
 800bf82:	4650      	mov	r0, sl
 800bf84:	4659      	mov	r1, fp
 800bf86:	b1c3      	cbz	r3, 800bfba <_strtod_l+0x93a>
 800bf88:	f7ff fb5c 	bl	800b644 <sulp>
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	460b      	mov	r3, r1
 800bf90:	ec51 0b18 	vmov	r0, r1, d8
 800bf94:	f7f4 f98a 	bl	80002ac <__adddf3>
 800bf98:	4682      	mov	sl, r0
 800bf9a:	468b      	mov	fp, r1
 800bf9c:	e7df      	b.n	800bf5e <_strtod_l+0x8de>
 800bf9e:	4013      	ands	r3, r2
 800bfa0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bfa4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bfa8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bfac:	f04f 3aff 	mov.w	sl, #4294967295
 800bfb0:	e7d5      	b.n	800bf5e <_strtod_l+0x8de>
 800bfb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bfb4:	ea13 0f0a 	tst.w	r3, sl
 800bfb8:	e7e0      	b.n	800bf7c <_strtod_l+0x8fc>
 800bfba:	f7ff fb43 	bl	800b644 <sulp>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	ec51 0b18 	vmov	r0, r1, d8
 800bfc6:	f7f4 f96f 	bl	80002a8 <__aeabi_dsub>
 800bfca:	2200      	movs	r2, #0
 800bfcc:	2300      	movs	r3, #0
 800bfce:	4682      	mov	sl, r0
 800bfd0:	468b      	mov	fp, r1
 800bfd2:	f7f4 fd89 	bl	8000ae8 <__aeabi_dcmpeq>
 800bfd6:	2800      	cmp	r0, #0
 800bfd8:	d0c1      	beq.n	800bf5e <_strtod_l+0x8de>
 800bfda:	e611      	b.n	800bc00 <_strtod_l+0x580>
 800bfdc:	fffffc02 	.word	0xfffffc02
 800bfe0:	7ff00000 	.word	0x7ff00000
 800bfe4:	39500000 	.word	0x39500000
 800bfe8:	000fffff 	.word	0x000fffff
 800bfec:	7fefffff 	.word	0x7fefffff
 800bff0:	0800f0a0 	.word	0x0800f0a0
 800bff4:	4631      	mov	r1, r6
 800bff6:	4628      	mov	r0, r5
 800bff8:	f002 f92e 	bl	800e258 <__ratio>
 800bffc:	ec59 8b10 	vmov	r8, r9, d0
 800c000:	ee10 0a10 	vmov	r0, s0
 800c004:	2200      	movs	r2, #0
 800c006:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c00a:	4649      	mov	r1, r9
 800c00c:	f7f4 fd80 	bl	8000b10 <__aeabi_dcmple>
 800c010:	2800      	cmp	r0, #0
 800c012:	d07a      	beq.n	800c10a <_strtod_l+0xa8a>
 800c014:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c016:	2b00      	cmp	r3, #0
 800c018:	d04a      	beq.n	800c0b0 <_strtod_l+0xa30>
 800c01a:	4b95      	ldr	r3, [pc, #596]	; (800c270 <_strtod_l+0xbf0>)
 800c01c:	2200      	movs	r2, #0
 800c01e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c022:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c270 <_strtod_l+0xbf0>
 800c026:	f04f 0800 	mov.w	r8, #0
 800c02a:	4b92      	ldr	r3, [pc, #584]	; (800c274 <_strtod_l+0xbf4>)
 800c02c:	403b      	ands	r3, r7
 800c02e:	930d      	str	r3, [sp, #52]	; 0x34
 800c030:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c032:	4b91      	ldr	r3, [pc, #580]	; (800c278 <_strtod_l+0xbf8>)
 800c034:	429a      	cmp	r2, r3
 800c036:	f040 80b0 	bne.w	800c19a <_strtod_l+0xb1a>
 800c03a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c03e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c042:	ec4b ab10 	vmov	d0, sl, fp
 800c046:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c04a:	f002 f82d 	bl	800e0a8 <__ulp>
 800c04e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c052:	ec53 2b10 	vmov	r2, r3, d0
 800c056:	f7f4 fadf 	bl	8000618 <__aeabi_dmul>
 800c05a:	4652      	mov	r2, sl
 800c05c:	465b      	mov	r3, fp
 800c05e:	f7f4 f925 	bl	80002ac <__adddf3>
 800c062:	460b      	mov	r3, r1
 800c064:	4983      	ldr	r1, [pc, #524]	; (800c274 <_strtod_l+0xbf4>)
 800c066:	4a85      	ldr	r2, [pc, #532]	; (800c27c <_strtod_l+0xbfc>)
 800c068:	4019      	ands	r1, r3
 800c06a:	4291      	cmp	r1, r2
 800c06c:	4682      	mov	sl, r0
 800c06e:	d960      	bls.n	800c132 <_strtod_l+0xab2>
 800c070:	ee18 3a90 	vmov	r3, s17
 800c074:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c078:	4293      	cmp	r3, r2
 800c07a:	d104      	bne.n	800c086 <_strtod_l+0xa06>
 800c07c:	ee18 3a10 	vmov	r3, s16
 800c080:	3301      	adds	r3, #1
 800c082:	f43f ad45 	beq.w	800bb10 <_strtod_l+0x490>
 800c086:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c288 <_strtod_l+0xc08>
 800c08a:	f04f 3aff 	mov.w	sl, #4294967295
 800c08e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c090:	4620      	mov	r0, r4
 800c092:	f001 fcd7 	bl	800da44 <_Bfree>
 800c096:	9905      	ldr	r1, [sp, #20]
 800c098:	4620      	mov	r0, r4
 800c09a:	f001 fcd3 	bl	800da44 <_Bfree>
 800c09e:	4631      	mov	r1, r6
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	f001 fccf 	bl	800da44 <_Bfree>
 800c0a6:	4629      	mov	r1, r5
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	f001 fccb 	bl	800da44 <_Bfree>
 800c0ae:	e61a      	b.n	800bce6 <_strtod_l+0x666>
 800c0b0:	f1ba 0f00 	cmp.w	sl, #0
 800c0b4:	d11b      	bne.n	800c0ee <_strtod_l+0xa6e>
 800c0b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c0ba:	b9f3      	cbnz	r3, 800c0fa <_strtod_l+0xa7a>
 800c0bc:	4b6c      	ldr	r3, [pc, #432]	; (800c270 <_strtod_l+0xbf0>)
 800c0be:	2200      	movs	r2, #0
 800c0c0:	4640      	mov	r0, r8
 800c0c2:	4649      	mov	r1, r9
 800c0c4:	f7f4 fd1a 	bl	8000afc <__aeabi_dcmplt>
 800c0c8:	b9d0      	cbnz	r0, 800c100 <_strtod_l+0xa80>
 800c0ca:	4640      	mov	r0, r8
 800c0cc:	4649      	mov	r1, r9
 800c0ce:	4b6c      	ldr	r3, [pc, #432]	; (800c280 <_strtod_l+0xc00>)
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f7f4 faa1 	bl	8000618 <__aeabi_dmul>
 800c0d6:	4680      	mov	r8, r0
 800c0d8:	4689      	mov	r9, r1
 800c0da:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c0de:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c0e2:	9315      	str	r3, [sp, #84]	; 0x54
 800c0e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c0e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c0ec:	e79d      	b.n	800c02a <_strtod_l+0x9aa>
 800c0ee:	f1ba 0f01 	cmp.w	sl, #1
 800c0f2:	d102      	bne.n	800c0fa <_strtod_l+0xa7a>
 800c0f4:	2f00      	cmp	r7, #0
 800c0f6:	f43f ad83 	beq.w	800bc00 <_strtod_l+0x580>
 800c0fa:	4b62      	ldr	r3, [pc, #392]	; (800c284 <_strtod_l+0xc04>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	e78e      	b.n	800c01e <_strtod_l+0x99e>
 800c100:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c280 <_strtod_l+0xc00>
 800c104:	f04f 0800 	mov.w	r8, #0
 800c108:	e7e7      	b.n	800c0da <_strtod_l+0xa5a>
 800c10a:	4b5d      	ldr	r3, [pc, #372]	; (800c280 <_strtod_l+0xc00>)
 800c10c:	4640      	mov	r0, r8
 800c10e:	4649      	mov	r1, r9
 800c110:	2200      	movs	r2, #0
 800c112:	f7f4 fa81 	bl	8000618 <__aeabi_dmul>
 800c116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c118:	4680      	mov	r8, r0
 800c11a:	4689      	mov	r9, r1
 800c11c:	b933      	cbnz	r3, 800c12c <_strtod_l+0xaac>
 800c11e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c122:	900e      	str	r0, [sp, #56]	; 0x38
 800c124:	930f      	str	r3, [sp, #60]	; 0x3c
 800c126:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c12a:	e7dd      	b.n	800c0e8 <_strtod_l+0xa68>
 800c12c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c130:	e7f9      	b.n	800c126 <_strtod_l+0xaa6>
 800c132:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c136:	9b04      	ldr	r3, [sp, #16]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1a8      	bne.n	800c08e <_strtod_l+0xa0e>
 800c13c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c140:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c142:	0d1b      	lsrs	r3, r3, #20
 800c144:	051b      	lsls	r3, r3, #20
 800c146:	429a      	cmp	r2, r3
 800c148:	d1a1      	bne.n	800c08e <_strtod_l+0xa0e>
 800c14a:	4640      	mov	r0, r8
 800c14c:	4649      	mov	r1, r9
 800c14e:	f7f4 fdc3 	bl	8000cd8 <__aeabi_d2lz>
 800c152:	f7f4 fa33 	bl	80005bc <__aeabi_l2d>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4640      	mov	r0, r8
 800c15c:	4649      	mov	r1, r9
 800c15e:	f7f4 f8a3 	bl	80002a8 <__aeabi_dsub>
 800c162:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c164:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c168:	ea43 030a 	orr.w	r3, r3, sl
 800c16c:	4313      	orrs	r3, r2
 800c16e:	4680      	mov	r8, r0
 800c170:	4689      	mov	r9, r1
 800c172:	d055      	beq.n	800c220 <_strtod_l+0xba0>
 800c174:	a336      	add	r3, pc, #216	; (adr r3, 800c250 <_strtod_l+0xbd0>)
 800c176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17a:	f7f4 fcbf 	bl	8000afc <__aeabi_dcmplt>
 800c17e:	2800      	cmp	r0, #0
 800c180:	f47f acd0 	bne.w	800bb24 <_strtod_l+0x4a4>
 800c184:	a334      	add	r3, pc, #208	; (adr r3, 800c258 <_strtod_l+0xbd8>)
 800c186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c18a:	4640      	mov	r0, r8
 800c18c:	4649      	mov	r1, r9
 800c18e:	f7f4 fcd3 	bl	8000b38 <__aeabi_dcmpgt>
 800c192:	2800      	cmp	r0, #0
 800c194:	f43f af7b 	beq.w	800c08e <_strtod_l+0xa0e>
 800c198:	e4c4      	b.n	800bb24 <_strtod_l+0x4a4>
 800c19a:	9b04      	ldr	r3, [sp, #16]
 800c19c:	b333      	cbz	r3, 800c1ec <_strtod_l+0xb6c>
 800c19e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1a0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c1a4:	d822      	bhi.n	800c1ec <_strtod_l+0xb6c>
 800c1a6:	a32e      	add	r3, pc, #184	; (adr r3, 800c260 <_strtod_l+0xbe0>)
 800c1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ac:	4640      	mov	r0, r8
 800c1ae:	4649      	mov	r1, r9
 800c1b0:	f7f4 fcae 	bl	8000b10 <__aeabi_dcmple>
 800c1b4:	b1a0      	cbz	r0, 800c1e0 <_strtod_l+0xb60>
 800c1b6:	4649      	mov	r1, r9
 800c1b8:	4640      	mov	r0, r8
 800c1ba:	f7f4 fd05 	bl	8000bc8 <__aeabi_d2uiz>
 800c1be:	2801      	cmp	r0, #1
 800c1c0:	bf38      	it	cc
 800c1c2:	2001      	movcc	r0, #1
 800c1c4:	f7f4 f9ae 	bl	8000524 <__aeabi_ui2d>
 800c1c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1ca:	4680      	mov	r8, r0
 800c1cc:	4689      	mov	r9, r1
 800c1ce:	bb23      	cbnz	r3, 800c21a <_strtod_l+0xb9a>
 800c1d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1d4:	9010      	str	r0, [sp, #64]	; 0x40
 800c1d6:	9311      	str	r3, [sp, #68]	; 0x44
 800c1d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c1dc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c1e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1e4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c1e8:	1a9b      	subs	r3, r3, r2
 800c1ea:	9309      	str	r3, [sp, #36]	; 0x24
 800c1ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c1f0:	eeb0 0a48 	vmov.f32	s0, s16
 800c1f4:	eef0 0a68 	vmov.f32	s1, s17
 800c1f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c1fc:	f001 ff54 	bl	800e0a8 <__ulp>
 800c200:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c204:	ec53 2b10 	vmov	r2, r3, d0
 800c208:	f7f4 fa06 	bl	8000618 <__aeabi_dmul>
 800c20c:	ec53 2b18 	vmov	r2, r3, d8
 800c210:	f7f4 f84c 	bl	80002ac <__adddf3>
 800c214:	4682      	mov	sl, r0
 800c216:	468b      	mov	fp, r1
 800c218:	e78d      	b.n	800c136 <_strtod_l+0xab6>
 800c21a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c21e:	e7db      	b.n	800c1d8 <_strtod_l+0xb58>
 800c220:	a311      	add	r3, pc, #68	; (adr r3, 800c268 <_strtod_l+0xbe8>)
 800c222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c226:	f7f4 fc69 	bl	8000afc <__aeabi_dcmplt>
 800c22a:	e7b2      	b.n	800c192 <_strtod_l+0xb12>
 800c22c:	2300      	movs	r3, #0
 800c22e:	930a      	str	r3, [sp, #40]	; 0x28
 800c230:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c232:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c234:	6013      	str	r3, [r2, #0]
 800c236:	f7ff ba6b 	b.w	800b710 <_strtod_l+0x90>
 800c23a:	2a65      	cmp	r2, #101	; 0x65
 800c23c:	f43f ab5f 	beq.w	800b8fe <_strtod_l+0x27e>
 800c240:	2a45      	cmp	r2, #69	; 0x45
 800c242:	f43f ab5c 	beq.w	800b8fe <_strtod_l+0x27e>
 800c246:	2301      	movs	r3, #1
 800c248:	f7ff bb94 	b.w	800b974 <_strtod_l+0x2f4>
 800c24c:	f3af 8000 	nop.w
 800c250:	94a03595 	.word	0x94a03595
 800c254:	3fdfffff 	.word	0x3fdfffff
 800c258:	35afe535 	.word	0x35afe535
 800c25c:	3fe00000 	.word	0x3fe00000
 800c260:	ffc00000 	.word	0xffc00000
 800c264:	41dfffff 	.word	0x41dfffff
 800c268:	94a03595 	.word	0x94a03595
 800c26c:	3fcfffff 	.word	0x3fcfffff
 800c270:	3ff00000 	.word	0x3ff00000
 800c274:	7ff00000 	.word	0x7ff00000
 800c278:	7fe00000 	.word	0x7fe00000
 800c27c:	7c9fffff 	.word	0x7c9fffff
 800c280:	3fe00000 	.word	0x3fe00000
 800c284:	bff00000 	.word	0xbff00000
 800c288:	7fefffff 	.word	0x7fefffff

0800c28c <_strtod_r>:
 800c28c:	4b01      	ldr	r3, [pc, #4]	; (800c294 <_strtod_r+0x8>)
 800c28e:	f7ff b9f7 	b.w	800b680 <_strtod_l>
 800c292:	bf00      	nop
 800c294:	20000548 	.word	0x20000548

0800c298 <_strtol_l.constprop.0>:
 800c298:	2b01      	cmp	r3, #1
 800c29a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c29e:	d001      	beq.n	800c2a4 <_strtol_l.constprop.0+0xc>
 800c2a0:	2b24      	cmp	r3, #36	; 0x24
 800c2a2:	d906      	bls.n	800c2b2 <_strtol_l.constprop.0+0x1a>
 800c2a4:	f7fe f9e4 	bl	800a670 <__errno>
 800c2a8:	2316      	movs	r3, #22
 800c2aa:	6003      	str	r3, [r0, #0]
 800c2ac:	2000      	movs	r0, #0
 800c2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2b2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c398 <_strtol_l.constprop.0+0x100>
 800c2b6:	460d      	mov	r5, r1
 800c2b8:	462e      	mov	r6, r5
 800c2ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c2be:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c2c2:	f017 0708 	ands.w	r7, r7, #8
 800c2c6:	d1f7      	bne.n	800c2b8 <_strtol_l.constprop.0+0x20>
 800c2c8:	2c2d      	cmp	r4, #45	; 0x2d
 800c2ca:	d132      	bne.n	800c332 <_strtol_l.constprop.0+0x9a>
 800c2cc:	782c      	ldrb	r4, [r5, #0]
 800c2ce:	2701      	movs	r7, #1
 800c2d0:	1cb5      	adds	r5, r6, #2
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d05b      	beq.n	800c38e <_strtol_l.constprop.0+0xf6>
 800c2d6:	2b10      	cmp	r3, #16
 800c2d8:	d109      	bne.n	800c2ee <_strtol_l.constprop.0+0x56>
 800c2da:	2c30      	cmp	r4, #48	; 0x30
 800c2dc:	d107      	bne.n	800c2ee <_strtol_l.constprop.0+0x56>
 800c2de:	782c      	ldrb	r4, [r5, #0]
 800c2e0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c2e4:	2c58      	cmp	r4, #88	; 0x58
 800c2e6:	d14d      	bne.n	800c384 <_strtol_l.constprop.0+0xec>
 800c2e8:	786c      	ldrb	r4, [r5, #1]
 800c2ea:	2310      	movs	r3, #16
 800c2ec:	3502      	adds	r5, #2
 800c2ee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c2f2:	f108 38ff 	add.w	r8, r8, #4294967295
 800c2f6:	f04f 0c00 	mov.w	ip, #0
 800c2fa:	fbb8 f9f3 	udiv	r9, r8, r3
 800c2fe:	4666      	mov	r6, ip
 800c300:	fb03 8a19 	mls	sl, r3, r9, r8
 800c304:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c308:	f1be 0f09 	cmp.w	lr, #9
 800c30c:	d816      	bhi.n	800c33c <_strtol_l.constprop.0+0xa4>
 800c30e:	4674      	mov	r4, lr
 800c310:	42a3      	cmp	r3, r4
 800c312:	dd24      	ble.n	800c35e <_strtol_l.constprop.0+0xc6>
 800c314:	f1bc 0f00 	cmp.w	ip, #0
 800c318:	db1e      	blt.n	800c358 <_strtol_l.constprop.0+0xc0>
 800c31a:	45b1      	cmp	r9, r6
 800c31c:	d31c      	bcc.n	800c358 <_strtol_l.constprop.0+0xc0>
 800c31e:	d101      	bne.n	800c324 <_strtol_l.constprop.0+0x8c>
 800c320:	45a2      	cmp	sl, r4
 800c322:	db19      	blt.n	800c358 <_strtol_l.constprop.0+0xc0>
 800c324:	fb06 4603 	mla	r6, r6, r3, r4
 800c328:	f04f 0c01 	mov.w	ip, #1
 800c32c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c330:	e7e8      	b.n	800c304 <_strtol_l.constprop.0+0x6c>
 800c332:	2c2b      	cmp	r4, #43	; 0x2b
 800c334:	bf04      	itt	eq
 800c336:	782c      	ldrbeq	r4, [r5, #0]
 800c338:	1cb5      	addeq	r5, r6, #2
 800c33a:	e7ca      	b.n	800c2d2 <_strtol_l.constprop.0+0x3a>
 800c33c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c340:	f1be 0f19 	cmp.w	lr, #25
 800c344:	d801      	bhi.n	800c34a <_strtol_l.constprop.0+0xb2>
 800c346:	3c37      	subs	r4, #55	; 0x37
 800c348:	e7e2      	b.n	800c310 <_strtol_l.constprop.0+0x78>
 800c34a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c34e:	f1be 0f19 	cmp.w	lr, #25
 800c352:	d804      	bhi.n	800c35e <_strtol_l.constprop.0+0xc6>
 800c354:	3c57      	subs	r4, #87	; 0x57
 800c356:	e7db      	b.n	800c310 <_strtol_l.constprop.0+0x78>
 800c358:	f04f 3cff 	mov.w	ip, #4294967295
 800c35c:	e7e6      	b.n	800c32c <_strtol_l.constprop.0+0x94>
 800c35e:	f1bc 0f00 	cmp.w	ip, #0
 800c362:	da05      	bge.n	800c370 <_strtol_l.constprop.0+0xd8>
 800c364:	2322      	movs	r3, #34	; 0x22
 800c366:	6003      	str	r3, [r0, #0]
 800c368:	4646      	mov	r6, r8
 800c36a:	b942      	cbnz	r2, 800c37e <_strtol_l.constprop.0+0xe6>
 800c36c:	4630      	mov	r0, r6
 800c36e:	e79e      	b.n	800c2ae <_strtol_l.constprop.0+0x16>
 800c370:	b107      	cbz	r7, 800c374 <_strtol_l.constprop.0+0xdc>
 800c372:	4276      	negs	r6, r6
 800c374:	2a00      	cmp	r2, #0
 800c376:	d0f9      	beq.n	800c36c <_strtol_l.constprop.0+0xd4>
 800c378:	f1bc 0f00 	cmp.w	ip, #0
 800c37c:	d000      	beq.n	800c380 <_strtol_l.constprop.0+0xe8>
 800c37e:	1e69      	subs	r1, r5, #1
 800c380:	6011      	str	r1, [r2, #0]
 800c382:	e7f3      	b.n	800c36c <_strtol_l.constprop.0+0xd4>
 800c384:	2430      	movs	r4, #48	; 0x30
 800c386:	2b00      	cmp	r3, #0
 800c388:	d1b1      	bne.n	800c2ee <_strtol_l.constprop.0+0x56>
 800c38a:	2308      	movs	r3, #8
 800c38c:	e7af      	b.n	800c2ee <_strtol_l.constprop.0+0x56>
 800c38e:	2c30      	cmp	r4, #48	; 0x30
 800c390:	d0a5      	beq.n	800c2de <_strtol_l.constprop.0+0x46>
 800c392:	230a      	movs	r3, #10
 800c394:	e7ab      	b.n	800c2ee <_strtol_l.constprop.0+0x56>
 800c396:	bf00      	nop
 800c398:	0800f0c9 	.word	0x0800f0c9

0800c39c <_strtol_r>:
 800c39c:	f7ff bf7c 	b.w	800c298 <_strtol_l.constprop.0>

0800c3a0 <quorem>:
 800c3a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a4:	6903      	ldr	r3, [r0, #16]
 800c3a6:	690c      	ldr	r4, [r1, #16]
 800c3a8:	42a3      	cmp	r3, r4
 800c3aa:	4607      	mov	r7, r0
 800c3ac:	f2c0 8081 	blt.w	800c4b2 <quorem+0x112>
 800c3b0:	3c01      	subs	r4, #1
 800c3b2:	f101 0814 	add.w	r8, r1, #20
 800c3b6:	f100 0514 	add.w	r5, r0, #20
 800c3ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c3c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c3d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c3d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800c3d8:	d331      	bcc.n	800c43e <quorem+0x9e>
 800c3da:	f04f 0e00 	mov.w	lr, #0
 800c3de:	4640      	mov	r0, r8
 800c3e0:	46ac      	mov	ip, r5
 800c3e2:	46f2      	mov	sl, lr
 800c3e4:	f850 2b04 	ldr.w	r2, [r0], #4
 800c3e8:	b293      	uxth	r3, r2
 800c3ea:	fb06 e303 	mla	r3, r6, r3, lr
 800c3ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c3f2:	b29b      	uxth	r3, r3
 800c3f4:	ebaa 0303 	sub.w	r3, sl, r3
 800c3f8:	f8dc a000 	ldr.w	sl, [ip]
 800c3fc:	0c12      	lsrs	r2, r2, #16
 800c3fe:	fa13 f38a 	uxtah	r3, r3, sl
 800c402:	fb06 e202 	mla	r2, r6, r2, lr
 800c406:	9300      	str	r3, [sp, #0]
 800c408:	9b00      	ldr	r3, [sp, #0]
 800c40a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c40e:	b292      	uxth	r2, r2
 800c410:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c414:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c418:	f8bd 3000 	ldrh.w	r3, [sp]
 800c41c:	4581      	cmp	r9, r0
 800c41e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c422:	f84c 3b04 	str.w	r3, [ip], #4
 800c426:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c42a:	d2db      	bcs.n	800c3e4 <quorem+0x44>
 800c42c:	f855 300b 	ldr.w	r3, [r5, fp]
 800c430:	b92b      	cbnz	r3, 800c43e <quorem+0x9e>
 800c432:	9b01      	ldr	r3, [sp, #4]
 800c434:	3b04      	subs	r3, #4
 800c436:	429d      	cmp	r5, r3
 800c438:	461a      	mov	r2, r3
 800c43a:	d32e      	bcc.n	800c49a <quorem+0xfa>
 800c43c:	613c      	str	r4, [r7, #16]
 800c43e:	4638      	mov	r0, r7
 800c440:	f001 fd8c 	bl	800df5c <__mcmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	db24      	blt.n	800c492 <quorem+0xf2>
 800c448:	3601      	adds	r6, #1
 800c44a:	4628      	mov	r0, r5
 800c44c:	f04f 0c00 	mov.w	ip, #0
 800c450:	f858 2b04 	ldr.w	r2, [r8], #4
 800c454:	f8d0 e000 	ldr.w	lr, [r0]
 800c458:	b293      	uxth	r3, r2
 800c45a:	ebac 0303 	sub.w	r3, ip, r3
 800c45e:	0c12      	lsrs	r2, r2, #16
 800c460:	fa13 f38e 	uxtah	r3, r3, lr
 800c464:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c468:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c472:	45c1      	cmp	r9, r8
 800c474:	f840 3b04 	str.w	r3, [r0], #4
 800c478:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c47c:	d2e8      	bcs.n	800c450 <quorem+0xb0>
 800c47e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c482:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c486:	b922      	cbnz	r2, 800c492 <quorem+0xf2>
 800c488:	3b04      	subs	r3, #4
 800c48a:	429d      	cmp	r5, r3
 800c48c:	461a      	mov	r2, r3
 800c48e:	d30a      	bcc.n	800c4a6 <quorem+0x106>
 800c490:	613c      	str	r4, [r7, #16]
 800c492:	4630      	mov	r0, r6
 800c494:	b003      	add	sp, #12
 800c496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c49a:	6812      	ldr	r2, [r2, #0]
 800c49c:	3b04      	subs	r3, #4
 800c49e:	2a00      	cmp	r2, #0
 800c4a0:	d1cc      	bne.n	800c43c <quorem+0x9c>
 800c4a2:	3c01      	subs	r4, #1
 800c4a4:	e7c7      	b.n	800c436 <quorem+0x96>
 800c4a6:	6812      	ldr	r2, [r2, #0]
 800c4a8:	3b04      	subs	r3, #4
 800c4aa:	2a00      	cmp	r2, #0
 800c4ac:	d1f0      	bne.n	800c490 <quorem+0xf0>
 800c4ae:	3c01      	subs	r4, #1
 800c4b0:	e7eb      	b.n	800c48a <quorem+0xea>
 800c4b2:	2000      	movs	r0, #0
 800c4b4:	e7ee      	b.n	800c494 <quorem+0xf4>
	...

0800c4b8 <_dtoa_r>:
 800c4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4bc:	ed2d 8b04 	vpush	{d8-d9}
 800c4c0:	ec57 6b10 	vmov	r6, r7, d0
 800c4c4:	b093      	sub	sp, #76	; 0x4c
 800c4c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c4c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c4cc:	9106      	str	r1, [sp, #24]
 800c4ce:	ee10 aa10 	vmov	sl, s0
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	9209      	str	r2, [sp, #36]	; 0x24
 800c4d6:	930c      	str	r3, [sp, #48]	; 0x30
 800c4d8:	46bb      	mov	fp, r7
 800c4da:	b975      	cbnz	r5, 800c4fa <_dtoa_r+0x42>
 800c4dc:	2010      	movs	r0, #16
 800c4de:	f7fe f8f1 	bl	800a6c4 <malloc>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	6260      	str	r0, [r4, #36]	; 0x24
 800c4e6:	b920      	cbnz	r0, 800c4f2 <_dtoa_r+0x3a>
 800c4e8:	4ba7      	ldr	r3, [pc, #668]	; (800c788 <_dtoa_r+0x2d0>)
 800c4ea:	21ea      	movs	r1, #234	; 0xea
 800c4ec:	48a7      	ldr	r0, [pc, #668]	; (800c78c <_dtoa_r+0x2d4>)
 800c4ee:	f002 fb37 	bl	800eb60 <__assert_func>
 800c4f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c4f6:	6005      	str	r5, [r0, #0]
 800c4f8:	60c5      	str	r5, [r0, #12]
 800c4fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c4fc:	6819      	ldr	r1, [r3, #0]
 800c4fe:	b151      	cbz	r1, 800c516 <_dtoa_r+0x5e>
 800c500:	685a      	ldr	r2, [r3, #4]
 800c502:	604a      	str	r2, [r1, #4]
 800c504:	2301      	movs	r3, #1
 800c506:	4093      	lsls	r3, r2
 800c508:	608b      	str	r3, [r1, #8]
 800c50a:	4620      	mov	r0, r4
 800c50c:	f001 fa9a 	bl	800da44 <_Bfree>
 800c510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c512:	2200      	movs	r2, #0
 800c514:	601a      	str	r2, [r3, #0]
 800c516:	1e3b      	subs	r3, r7, #0
 800c518:	bfaa      	itet	ge
 800c51a:	2300      	movge	r3, #0
 800c51c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c520:	f8c8 3000 	strge.w	r3, [r8]
 800c524:	4b9a      	ldr	r3, [pc, #616]	; (800c790 <_dtoa_r+0x2d8>)
 800c526:	bfbc      	itt	lt
 800c528:	2201      	movlt	r2, #1
 800c52a:	f8c8 2000 	strlt.w	r2, [r8]
 800c52e:	ea33 030b 	bics.w	r3, r3, fp
 800c532:	d11b      	bne.n	800c56c <_dtoa_r+0xb4>
 800c534:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c536:	f242 730f 	movw	r3, #9999	; 0x270f
 800c53a:	6013      	str	r3, [r2, #0]
 800c53c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c540:	4333      	orrs	r3, r6
 800c542:	f000 8592 	beq.w	800d06a <_dtoa_r+0xbb2>
 800c546:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c548:	b963      	cbnz	r3, 800c564 <_dtoa_r+0xac>
 800c54a:	4b92      	ldr	r3, [pc, #584]	; (800c794 <_dtoa_r+0x2dc>)
 800c54c:	e022      	b.n	800c594 <_dtoa_r+0xdc>
 800c54e:	4b92      	ldr	r3, [pc, #584]	; (800c798 <_dtoa_r+0x2e0>)
 800c550:	9301      	str	r3, [sp, #4]
 800c552:	3308      	adds	r3, #8
 800c554:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c556:	6013      	str	r3, [r2, #0]
 800c558:	9801      	ldr	r0, [sp, #4]
 800c55a:	b013      	add	sp, #76	; 0x4c
 800c55c:	ecbd 8b04 	vpop	{d8-d9}
 800c560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c564:	4b8b      	ldr	r3, [pc, #556]	; (800c794 <_dtoa_r+0x2dc>)
 800c566:	9301      	str	r3, [sp, #4]
 800c568:	3303      	adds	r3, #3
 800c56a:	e7f3      	b.n	800c554 <_dtoa_r+0x9c>
 800c56c:	2200      	movs	r2, #0
 800c56e:	2300      	movs	r3, #0
 800c570:	4650      	mov	r0, sl
 800c572:	4659      	mov	r1, fp
 800c574:	f7f4 fab8 	bl	8000ae8 <__aeabi_dcmpeq>
 800c578:	ec4b ab19 	vmov	d9, sl, fp
 800c57c:	4680      	mov	r8, r0
 800c57e:	b158      	cbz	r0, 800c598 <_dtoa_r+0xe0>
 800c580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c582:	2301      	movs	r3, #1
 800c584:	6013      	str	r3, [r2, #0]
 800c586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c588:	2b00      	cmp	r3, #0
 800c58a:	f000 856b 	beq.w	800d064 <_dtoa_r+0xbac>
 800c58e:	4883      	ldr	r0, [pc, #524]	; (800c79c <_dtoa_r+0x2e4>)
 800c590:	6018      	str	r0, [r3, #0]
 800c592:	1e43      	subs	r3, r0, #1
 800c594:	9301      	str	r3, [sp, #4]
 800c596:	e7df      	b.n	800c558 <_dtoa_r+0xa0>
 800c598:	ec4b ab10 	vmov	d0, sl, fp
 800c59c:	aa10      	add	r2, sp, #64	; 0x40
 800c59e:	a911      	add	r1, sp, #68	; 0x44
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f001 fdfd 	bl	800e1a0 <__d2b>
 800c5a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c5aa:	ee08 0a10 	vmov	s16, r0
 800c5ae:	2d00      	cmp	r5, #0
 800c5b0:	f000 8084 	beq.w	800c6bc <_dtoa_r+0x204>
 800c5b4:	ee19 3a90 	vmov	r3, s19
 800c5b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c5c0:	4656      	mov	r6, sl
 800c5c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c5c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c5ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c5ce:	4b74      	ldr	r3, [pc, #464]	; (800c7a0 <_dtoa_r+0x2e8>)
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	4639      	mov	r1, r7
 800c5d6:	f7f3 fe67 	bl	80002a8 <__aeabi_dsub>
 800c5da:	a365      	add	r3, pc, #404	; (adr r3, 800c770 <_dtoa_r+0x2b8>)
 800c5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e0:	f7f4 f81a 	bl	8000618 <__aeabi_dmul>
 800c5e4:	a364      	add	r3, pc, #400	; (adr r3, 800c778 <_dtoa_r+0x2c0>)
 800c5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ea:	f7f3 fe5f 	bl	80002ac <__adddf3>
 800c5ee:	4606      	mov	r6, r0
 800c5f0:	4628      	mov	r0, r5
 800c5f2:	460f      	mov	r7, r1
 800c5f4:	f7f3 ffa6 	bl	8000544 <__aeabi_i2d>
 800c5f8:	a361      	add	r3, pc, #388	; (adr r3, 800c780 <_dtoa_r+0x2c8>)
 800c5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fe:	f7f4 f80b 	bl	8000618 <__aeabi_dmul>
 800c602:	4602      	mov	r2, r0
 800c604:	460b      	mov	r3, r1
 800c606:	4630      	mov	r0, r6
 800c608:	4639      	mov	r1, r7
 800c60a:	f7f3 fe4f 	bl	80002ac <__adddf3>
 800c60e:	4606      	mov	r6, r0
 800c610:	460f      	mov	r7, r1
 800c612:	f7f4 fab1 	bl	8000b78 <__aeabi_d2iz>
 800c616:	2200      	movs	r2, #0
 800c618:	9000      	str	r0, [sp, #0]
 800c61a:	2300      	movs	r3, #0
 800c61c:	4630      	mov	r0, r6
 800c61e:	4639      	mov	r1, r7
 800c620:	f7f4 fa6c 	bl	8000afc <__aeabi_dcmplt>
 800c624:	b150      	cbz	r0, 800c63c <_dtoa_r+0x184>
 800c626:	9800      	ldr	r0, [sp, #0]
 800c628:	f7f3 ff8c 	bl	8000544 <__aeabi_i2d>
 800c62c:	4632      	mov	r2, r6
 800c62e:	463b      	mov	r3, r7
 800c630:	f7f4 fa5a 	bl	8000ae8 <__aeabi_dcmpeq>
 800c634:	b910      	cbnz	r0, 800c63c <_dtoa_r+0x184>
 800c636:	9b00      	ldr	r3, [sp, #0]
 800c638:	3b01      	subs	r3, #1
 800c63a:	9300      	str	r3, [sp, #0]
 800c63c:	9b00      	ldr	r3, [sp, #0]
 800c63e:	2b16      	cmp	r3, #22
 800c640:	d85a      	bhi.n	800c6f8 <_dtoa_r+0x240>
 800c642:	9a00      	ldr	r2, [sp, #0]
 800c644:	4b57      	ldr	r3, [pc, #348]	; (800c7a4 <_dtoa_r+0x2ec>)
 800c646:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64e:	ec51 0b19 	vmov	r0, r1, d9
 800c652:	f7f4 fa53 	bl	8000afc <__aeabi_dcmplt>
 800c656:	2800      	cmp	r0, #0
 800c658:	d050      	beq.n	800c6fc <_dtoa_r+0x244>
 800c65a:	9b00      	ldr	r3, [sp, #0]
 800c65c:	3b01      	subs	r3, #1
 800c65e:	9300      	str	r3, [sp, #0]
 800c660:	2300      	movs	r3, #0
 800c662:	930b      	str	r3, [sp, #44]	; 0x2c
 800c664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c666:	1b5d      	subs	r5, r3, r5
 800c668:	1e6b      	subs	r3, r5, #1
 800c66a:	9305      	str	r3, [sp, #20]
 800c66c:	bf45      	ittet	mi
 800c66e:	f1c5 0301 	rsbmi	r3, r5, #1
 800c672:	9304      	strmi	r3, [sp, #16]
 800c674:	2300      	movpl	r3, #0
 800c676:	2300      	movmi	r3, #0
 800c678:	bf4c      	ite	mi
 800c67a:	9305      	strmi	r3, [sp, #20]
 800c67c:	9304      	strpl	r3, [sp, #16]
 800c67e:	9b00      	ldr	r3, [sp, #0]
 800c680:	2b00      	cmp	r3, #0
 800c682:	db3d      	blt.n	800c700 <_dtoa_r+0x248>
 800c684:	9b05      	ldr	r3, [sp, #20]
 800c686:	9a00      	ldr	r2, [sp, #0]
 800c688:	920a      	str	r2, [sp, #40]	; 0x28
 800c68a:	4413      	add	r3, r2
 800c68c:	9305      	str	r3, [sp, #20]
 800c68e:	2300      	movs	r3, #0
 800c690:	9307      	str	r3, [sp, #28]
 800c692:	9b06      	ldr	r3, [sp, #24]
 800c694:	2b09      	cmp	r3, #9
 800c696:	f200 8089 	bhi.w	800c7ac <_dtoa_r+0x2f4>
 800c69a:	2b05      	cmp	r3, #5
 800c69c:	bfc4      	itt	gt
 800c69e:	3b04      	subgt	r3, #4
 800c6a0:	9306      	strgt	r3, [sp, #24]
 800c6a2:	9b06      	ldr	r3, [sp, #24]
 800c6a4:	f1a3 0302 	sub.w	r3, r3, #2
 800c6a8:	bfcc      	ite	gt
 800c6aa:	2500      	movgt	r5, #0
 800c6ac:	2501      	movle	r5, #1
 800c6ae:	2b03      	cmp	r3, #3
 800c6b0:	f200 8087 	bhi.w	800c7c2 <_dtoa_r+0x30a>
 800c6b4:	e8df f003 	tbb	[pc, r3]
 800c6b8:	59383a2d 	.word	0x59383a2d
 800c6bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c6c0:	441d      	add	r5, r3
 800c6c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c6c6:	2b20      	cmp	r3, #32
 800c6c8:	bfc1      	itttt	gt
 800c6ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c6ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c6d2:	fa0b f303 	lslgt.w	r3, fp, r3
 800c6d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c6da:	bfda      	itte	le
 800c6dc:	f1c3 0320 	rsble	r3, r3, #32
 800c6e0:	fa06 f003 	lslle.w	r0, r6, r3
 800c6e4:	4318      	orrgt	r0, r3
 800c6e6:	f7f3 ff1d 	bl	8000524 <__aeabi_ui2d>
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	4606      	mov	r6, r0
 800c6ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c6f2:	3d01      	subs	r5, #1
 800c6f4:	930e      	str	r3, [sp, #56]	; 0x38
 800c6f6:	e76a      	b.n	800c5ce <_dtoa_r+0x116>
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e7b2      	b.n	800c662 <_dtoa_r+0x1aa>
 800c6fc:	900b      	str	r0, [sp, #44]	; 0x2c
 800c6fe:	e7b1      	b.n	800c664 <_dtoa_r+0x1ac>
 800c700:	9b04      	ldr	r3, [sp, #16]
 800c702:	9a00      	ldr	r2, [sp, #0]
 800c704:	1a9b      	subs	r3, r3, r2
 800c706:	9304      	str	r3, [sp, #16]
 800c708:	4253      	negs	r3, r2
 800c70a:	9307      	str	r3, [sp, #28]
 800c70c:	2300      	movs	r3, #0
 800c70e:	930a      	str	r3, [sp, #40]	; 0x28
 800c710:	e7bf      	b.n	800c692 <_dtoa_r+0x1da>
 800c712:	2300      	movs	r3, #0
 800c714:	9308      	str	r3, [sp, #32]
 800c716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c718:	2b00      	cmp	r3, #0
 800c71a:	dc55      	bgt.n	800c7c8 <_dtoa_r+0x310>
 800c71c:	2301      	movs	r3, #1
 800c71e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c722:	461a      	mov	r2, r3
 800c724:	9209      	str	r2, [sp, #36]	; 0x24
 800c726:	e00c      	b.n	800c742 <_dtoa_r+0x28a>
 800c728:	2301      	movs	r3, #1
 800c72a:	e7f3      	b.n	800c714 <_dtoa_r+0x25c>
 800c72c:	2300      	movs	r3, #0
 800c72e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c730:	9308      	str	r3, [sp, #32]
 800c732:	9b00      	ldr	r3, [sp, #0]
 800c734:	4413      	add	r3, r2
 800c736:	9302      	str	r3, [sp, #8]
 800c738:	3301      	adds	r3, #1
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	9303      	str	r3, [sp, #12]
 800c73e:	bfb8      	it	lt
 800c740:	2301      	movlt	r3, #1
 800c742:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c744:	2200      	movs	r2, #0
 800c746:	6042      	str	r2, [r0, #4]
 800c748:	2204      	movs	r2, #4
 800c74a:	f102 0614 	add.w	r6, r2, #20
 800c74e:	429e      	cmp	r6, r3
 800c750:	6841      	ldr	r1, [r0, #4]
 800c752:	d93d      	bls.n	800c7d0 <_dtoa_r+0x318>
 800c754:	4620      	mov	r0, r4
 800c756:	f001 f935 	bl	800d9c4 <_Balloc>
 800c75a:	9001      	str	r0, [sp, #4]
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d13b      	bne.n	800c7d8 <_dtoa_r+0x320>
 800c760:	4b11      	ldr	r3, [pc, #68]	; (800c7a8 <_dtoa_r+0x2f0>)
 800c762:	4602      	mov	r2, r0
 800c764:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c768:	e6c0      	b.n	800c4ec <_dtoa_r+0x34>
 800c76a:	2301      	movs	r3, #1
 800c76c:	e7df      	b.n	800c72e <_dtoa_r+0x276>
 800c76e:	bf00      	nop
 800c770:	636f4361 	.word	0x636f4361
 800c774:	3fd287a7 	.word	0x3fd287a7
 800c778:	8b60c8b3 	.word	0x8b60c8b3
 800c77c:	3fc68a28 	.word	0x3fc68a28
 800c780:	509f79fb 	.word	0x509f79fb
 800c784:	3fd34413 	.word	0x3fd34413
 800c788:	0800f1d6 	.word	0x0800f1d6
 800c78c:	0800f1ed 	.word	0x0800f1ed
 800c790:	7ff00000 	.word	0x7ff00000
 800c794:	0800f1d2 	.word	0x0800f1d2
 800c798:	0800f1c9 	.word	0x0800f1c9
 800c79c:	0800f049 	.word	0x0800f049
 800c7a0:	3ff80000 	.word	0x3ff80000
 800c7a4:	0800f3c0 	.word	0x0800f3c0
 800c7a8:	0800f248 	.word	0x0800f248
 800c7ac:	2501      	movs	r5, #1
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	9306      	str	r3, [sp, #24]
 800c7b2:	9508      	str	r5, [sp, #32]
 800c7b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c7b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	2312      	movs	r3, #18
 800c7c0:	e7b0      	b.n	800c724 <_dtoa_r+0x26c>
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	9308      	str	r3, [sp, #32]
 800c7c6:	e7f5      	b.n	800c7b4 <_dtoa_r+0x2fc>
 800c7c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c7ce:	e7b8      	b.n	800c742 <_dtoa_r+0x28a>
 800c7d0:	3101      	adds	r1, #1
 800c7d2:	6041      	str	r1, [r0, #4]
 800c7d4:	0052      	lsls	r2, r2, #1
 800c7d6:	e7b8      	b.n	800c74a <_dtoa_r+0x292>
 800c7d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7da:	9a01      	ldr	r2, [sp, #4]
 800c7dc:	601a      	str	r2, [r3, #0]
 800c7de:	9b03      	ldr	r3, [sp, #12]
 800c7e0:	2b0e      	cmp	r3, #14
 800c7e2:	f200 809d 	bhi.w	800c920 <_dtoa_r+0x468>
 800c7e6:	2d00      	cmp	r5, #0
 800c7e8:	f000 809a 	beq.w	800c920 <_dtoa_r+0x468>
 800c7ec:	9b00      	ldr	r3, [sp, #0]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	dd32      	ble.n	800c858 <_dtoa_r+0x3a0>
 800c7f2:	4ab7      	ldr	r2, [pc, #732]	; (800cad0 <_dtoa_r+0x618>)
 800c7f4:	f003 030f 	and.w	r3, r3, #15
 800c7f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c7fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c800:	9b00      	ldr	r3, [sp, #0]
 800c802:	05d8      	lsls	r0, r3, #23
 800c804:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c808:	d516      	bpl.n	800c838 <_dtoa_r+0x380>
 800c80a:	4bb2      	ldr	r3, [pc, #712]	; (800cad4 <_dtoa_r+0x61c>)
 800c80c:	ec51 0b19 	vmov	r0, r1, d9
 800c810:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c814:	f7f4 f82a 	bl	800086c <__aeabi_ddiv>
 800c818:	f007 070f 	and.w	r7, r7, #15
 800c81c:	4682      	mov	sl, r0
 800c81e:	468b      	mov	fp, r1
 800c820:	2503      	movs	r5, #3
 800c822:	4eac      	ldr	r6, [pc, #688]	; (800cad4 <_dtoa_r+0x61c>)
 800c824:	b957      	cbnz	r7, 800c83c <_dtoa_r+0x384>
 800c826:	4642      	mov	r2, r8
 800c828:	464b      	mov	r3, r9
 800c82a:	4650      	mov	r0, sl
 800c82c:	4659      	mov	r1, fp
 800c82e:	f7f4 f81d 	bl	800086c <__aeabi_ddiv>
 800c832:	4682      	mov	sl, r0
 800c834:	468b      	mov	fp, r1
 800c836:	e028      	b.n	800c88a <_dtoa_r+0x3d2>
 800c838:	2502      	movs	r5, #2
 800c83a:	e7f2      	b.n	800c822 <_dtoa_r+0x36a>
 800c83c:	07f9      	lsls	r1, r7, #31
 800c83e:	d508      	bpl.n	800c852 <_dtoa_r+0x39a>
 800c840:	4640      	mov	r0, r8
 800c842:	4649      	mov	r1, r9
 800c844:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c848:	f7f3 fee6 	bl	8000618 <__aeabi_dmul>
 800c84c:	3501      	adds	r5, #1
 800c84e:	4680      	mov	r8, r0
 800c850:	4689      	mov	r9, r1
 800c852:	107f      	asrs	r7, r7, #1
 800c854:	3608      	adds	r6, #8
 800c856:	e7e5      	b.n	800c824 <_dtoa_r+0x36c>
 800c858:	f000 809b 	beq.w	800c992 <_dtoa_r+0x4da>
 800c85c:	9b00      	ldr	r3, [sp, #0]
 800c85e:	4f9d      	ldr	r7, [pc, #628]	; (800cad4 <_dtoa_r+0x61c>)
 800c860:	425e      	negs	r6, r3
 800c862:	4b9b      	ldr	r3, [pc, #620]	; (800cad0 <_dtoa_r+0x618>)
 800c864:	f006 020f 	and.w	r2, r6, #15
 800c868:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c870:	ec51 0b19 	vmov	r0, r1, d9
 800c874:	f7f3 fed0 	bl	8000618 <__aeabi_dmul>
 800c878:	1136      	asrs	r6, r6, #4
 800c87a:	4682      	mov	sl, r0
 800c87c:	468b      	mov	fp, r1
 800c87e:	2300      	movs	r3, #0
 800c880:	2502      	movs	r5, #2
 800c882:	2e00      	cmp	r6, #0
 800c884:	d17a      	bne.n	800c97c <_dtoa_r+0x4c4>
 800c886:	2b00      	cmp	r3, #0
 800c888:	d1d3      	bne.n	800c832 <_dtoa_r+0x37a>
 800c88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	f000 8082 	beq.w	800c996 <_dtoa_r+0x4de>
 800c892:	4b91      	ldr	r3, [pc, #580]	; (800cad8 <_dtoa_r+0x620>)
 800c894:	2200      	movs	r2, #0
 800c896:	4650      	mov	r0, sl
 800c898:	4659      	mov	r1, fp
 800c89a:	f7f4 f92f 	bl	8000afc <__aeabi_dcmplt>
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	d079      	beq.n	800c996 <_dtoa_r+0x4de>
 800c8a2:	9b03      	ldr	r3, [sp, #12]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d076      	beq.n	800c996 <_dtoa_r+0x4de>
 800c8a8:	9b02      	ldr	r3, [sp, #8]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	dd36      	ble.n	800c91c <_dtoa_r+0x464>
 800c8ae:	9b00      	ldr	r3, [sp, #0]
 800c8b0:	4650      	mov	r0, sl
 800c8b2:	4659      	mov	r1, fp
 800c8b4:	1e5f      	subs	r7, r3, #1
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	4b88      	ldr	r3, [pc, #544]	; (800cadc <_dtoa_r+0x624>)
 800c8ba:	f7f3 fead 	bl	8000618 <__aeabi_dmul>
 800c8be:	9e02      	ldr	r6, [sp, #8]
 800c8c0:	4682      	mov	sl, r0
 800c8c2:	468b      	mov	fp, r1
 800c8c4:	3501      	adds	r5, #1
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	f7f3 fe3c 	bl	8000544 <__aeabi_i2d>
 800c8cc:	4652      	mov	r2, sl
 800c8ce:	465b      	mov	r3, fp
 800c8d0:	f7f3 fea2 	bl	8000618 <__aeabi_dmul>
 800c8d4:	4b82      	ldr	r3, [pc, #520]	; (800cae0 <_dtoa_r+0x628>)
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f7f3 fce8 	bl	80002ac <__adddf3>
 800c8dc:	46d0      	mov	r8, sl
 800c8de:	46d9      	mov	r9, fp
 800c8e0:	4682      	mov	sl, r0
 800c8e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c8e6:	2e00      	cmp	r6, #0
 800c8e8:	d158      	bne.n	800c99c <_dtoa_r+0x4e4>
 800c8ea:	4b7e      	ldr	r3, [pc, #504]	; (800cae4 <_dtoa_r+0x62c>)
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	4640      	mov	r0, r8
 800c8f0:	4649      	mov	r1, r9
 800c8f2:	f7f3 fcd9 	bl	80002a8 <__aeabi_dsub>
 800c8f6:	4652      	mov	r2, sl
 800c8f8:	465b      	mov	r3, fp
 800c8fa:	4680      	mov	r8, r0
 800c8fc:	4689      	mov	r9, r1
 800c8fe:	f7f4 f91b 	bl	8000b38 <__aeabi_dcmpgt>
 800c902:	2800      	cmp	r0, #0
 800c904:	f040 8295 	bne.w	800ce32 <_dtoa_r+0x97a>
 800c908:	4652      	mov	r2, sl
 800c90a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c90e:	4640      	mov	r0, r8
 800c910:	4649      	mov	r1, r9
 800c912:	f7f4 f8f3 	bl	8000afc <__aeabi_dcmplt>
 800c916:	2800      	cmp	r0, #0
 800c918:	f040 8289 	bne.w	800ce2e <_dtoa_r+0x976>
 800c91c:	ec5b ab19 	vmov	sl, fp, d9
 800c920:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c922:	2b00      	cmp	r3, #0
 800c924:	f2c0 8148 	blt.w	800cbb8 <_dtoa_r+0x700>
 800c928:	9a00      	ldr	r2, [sp, #0]
 800c92a:	2a0e      	cmp	r2, #14
 800c92c:	f300 8144 	bgt.w	800cbb8 <_dtoa_r+0x700>
 800c930:	4b67      	ldr	r3, [pc, #412]	; (800cad0 <_dtoa_r+0x618>)
 800c932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c936:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c93a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	f280 80d5 	bge.w	800caec <_dtoa_r+0x634>
 800c942:	9b03      	ldr	r3, [sp, #12]
 800c944:	2b00      	cmp	r3, #0
 800c946:	f300 80d1 	bgt.w	800caec <_dtoa_r+0x634>
 800c94a:	f040 826f 	bne.w	800ce2c <_dtoa_r+0x974>
 800c94e:	4b65      	ldr	r3, [pc, #404]	; (800cae4 <_dtoa_r+0x62c>)
 800c950:	2200      	movs	r2, #0
 800c952:	4640      	mov	r0, r8
 800c954:	4649      	mov	r1, r9
 800c956:	f7f3 fe5f 	bl	8000618 <__aeabi_dmul>
 800c95a:	4652      	mov	r2, sl
 800c95c:	465b      	mov	r3, fp
 800c95e:	f7f4 f8e1 	bl	8000b24 <__aeabi_dcmpge>
 800c962:	9e03      	ldr	r6, [sp, #12]
 800c964:	4637      	mov	r7, r6
 800c966:	2800      	cmp	r0, #0
 800c968:	f040 8245 	bne.w	800cdf6 <_dtoa_r+0x93e>
 800c96c:	9d01      	ldr	r5, [sp, #4]
 800c96e:	2331      	movs	r3, #49	; 0x31
 800c970:	f805 3b01 	strb.w	r3, [r5], #1
 800c974:	9b00      	ldr	r3, [sp, #0]
 800c976:	3301      	adds	r3, #1
 800c978:	9300      	str	r3, [sp, #0]
 800c97a:	e240      	b.n	800cdfe <_dtoa_r+0x946>
 800c97c:	07f2      	lsls	r2, r6, #31
 800c97e:	d505      	bpl.n	800c98c <_dtoa_r+0x4d4>
 800c980:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c984:	f7f3 fe48 	bl	8000618 <__aeabi_dmul>
 800c988:	3501      	adds	r5, #1
 800c98a:	2301      	movs	r3, #1
 800c98c:	1076      	asrs	r6, r6, #1
 800c98e:	3708      	adds	r7, #8
 800c990:	e777      	b.n	800c882 <_dtoa_r+0x3ca>
 800c992:	2502      	movs	r5, #2
 800c994:	e779      	b.n	800c88a <_dtoa_r+0x3d2>
 800c996:	9f00      	ldr	r7, [sp, #0]
 800c998:	9e03      	ldr	r6, [sp, #12]
 800c99a:	e794      	b.n	800c8c6 <_dtoa_r+0x40e>
 800c99c:	9901      	ldr	r1, [sp, #4]
 800c99e:	4b4c      	ldr	r3, [pc, #304]	; (800cad0 <_dtoa_r+0x618>)
 800c9a0:	4431      	add	r1, r6
 800c9a2:	910d      	str	r1, [sp, #52]	; 0x34
 800c9a4:	9908      	ldr	r1, [sp, #32]
 800c9a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c9aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c9ae:	2900      	cmp	r1, #0
 800c9b0:	d043      	beq.n	800ca3a <_dtoa_r+0x582>
 800c9b2:	494d      	ldr	r1, [pc, #308]	; (800cae8 <_dtoa_r+0x630>)
 800c9b4:	2000      	movs	r0, #0
 800c9b6:	f7f3 ff59 	bl	800086c <__aeabi_ddiv>
 800c9ba:	4652      	mov	r2, sl
 800c9bc:	465b      	mov	r3, fp
 800c9be:	f7f3 fc73 	bl	80002a8 <__aeabi_dsub>
 800c9c2:	9d01      	ldr	r5, [sp, #4]
 800c9c4:	4682      	mov	sl, r0
 800c9c6:	468b      	mov	fp, r1
 800c9c8:	4649      	mov	r1, r9
 800c9ca:	4640      	mov	r0, r8
 800c9cc:	f7f4 f8d4 	bl	8000b78 <__aeabi_d2iz>
 800c9d0:	4606      	mov	r6, r0
 800c9d2:	f7f3 fdb7 	bl	8000544 <__aeabi_i2d>
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	460b      	mov	r3, r1
 800c9da:	4640      	mov	r0, r8
 800c9dc:	4649      	mov	r1, r9
 800c9de:	f7f3 fc63 	bl	80002a8 <__aeabi_dsub>
 800c9e2:	3630      	adds	r6, #48	; 0x30
 800c9e4:	f805 6b01 	strb.w	r6, [r5], #1
 800c9e8:	4652      	mov	r2, sl
 800c9ea:	465b      	mov	r3, fp
 800c9ec:	4680      	mov	r8, r0
 800c9ee:	4689      	mov	r9, r1
 800c9f0:	f7f4 f884 	bl	8000afc <__aeabi_dcmplt>
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	d163      	bne.n	800cac0 <_dtoa_r+0x608>
 800c9f8:	4642      	mov	r2, r8
 800c9fa:	464b      	mov	r3, r9
 800c9fc:	4936      	ldr	r1, [pc, #216]	; (800cad8 <_dtoa_r+0x620>)
 800c9fe:	2000      	movs	r0, #0
 800ca00:	f7f3 fc52 	bl	80002a8 <__aeabi_dsub>
 800ca04:	4652      	mov	r2, sl
 800ca06:	465b      	mov	r3, fp
 800ca08:	f7f4 f878 	bl	8000afc <__aeabi_dcmplt>
 800ca0c:	2800      	cmp	r0, #0
 800ca0e:	f040 80b5 	bne.w	800cb7c <_dtoa_r+0x6c4>
 800ca12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca14:	429d      	cmp	r5, r3
 800ca16:	d081      	beq.n	800c91c <_dtoa_r+0x464>
 800ca18:	4b30      	ldr	r3, [pc, #192]	; (800cadc <_dtoa_r+0x624>)
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	4650      	mov	r0, sl
 800ca1e:	4659      	mov	r1, fp
 800ca20:	f7f3 fdfa 	bl	8000618 <__aeabi_dmul>
 800ca24:	4b2d      	ldr	r3, [pc, #180]	; (800cadc <_dtoa_r+0x624>)
 800ca26:	4682      	mov	sl, r0
 800ca28:	468b      	mov	fp, r1
 800ca2a:	4640      	mov	r0, r8
 800ca2c:	4649      	mov	r1, r9
 800ca2e:	2200      	movs	r2, #0
 800ca30:	f7f3 fdf2 	bl	8000618 <__aeabi_dmul>
 800ca34:	4680      	mov	r8, r0
 800ca36:	4689      	mov	r9, r1
 800ca38:	e7c6      	b.n	800c9c8 <_dtoa_r+0x510>
 800ca3a:	4650      	mov	r0, sl
 800ca3c:	4659      	mov	r1, fp
 800ca3e:	f7f3 fdeb 	bl	8000618 <__aeabi_dmul>
 800ca42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca44:	9d01      	ldr	r5, [sp, #4]
 800ca46:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca48:	4682      	mov	sl, r0
 800ca4a:	468b      	mov	fp, r1
 800ca4c:	4649      	mov	r1, r9
 800ca4e:	4640      	mov	r0, r8
 800ca50:	f7f4 f892 	bl	8000b78 <__aeabi_d2iz>
 800ca54:	4606      	mov	r6, r0
 800ca56:	f7f3 fd75 	bl	8000544 <__aeabi_i2d>
 800ca5a:	3630      	adds	r6, #48	; 0x30
 800ca5c:	4602      	mov	r2, r0
 800ca5e:	460b      	mov	r3, r1
 800ca60:	4640      	mov	r0, r8
 800ca62:	4649      	mov	r1, r9
 800ca64:	f7f3 fc20 	bl	80002a8 <__aeabi_dsub>
 800ca68:	f805 6b01 	strb.w	r6, [r5], #1
 800ca6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca6e:	429d      	cmp	r5, r3
 800ca70:	4680      	mov	r8, r0
 800ca72:	4689      	mov	r9, r1
 800ca74:	f04f 0200 	mov.w	r2, #0
 800ca78:	d124      	bne.n	800cac4 <_dtoa_r+0x60c>
 800ca7a:	4b1b      	ldr	r3, [pc, #108]	; (800cae8 <_dtoa_r+0x630>)
 800ca7c:	4650      	mov	r0, sl
 800ca7e:	4659      	mov	r1, fp
 800ca80:	f7f3 fc14 	bl	80002ac <__adddf3>
 800ca84:	4602      	mov	r2, r0
 800ca86:	460b      	mov	r3, r1
 800ca88:	4640      	mov	r0, r8
 800ca8a:	4649      	mov	r1, r9
 800ca8c:	f7f4 f854 	bl	8000b38 <__aeabi_dcmpgt>
 800ca90:	2800      	cmp	r0, #0
 800ca92:	d173      	bne.n	800cb7c <_dtoa_r+0x6c4>
 800ca94:	4652      	mov	r2, sl
 800ca96:	465b      	mov	r3, fp
 800ca98:	4913      	ldr	r1, [pc, #76]	; (800cae8 <_dtoa_r+0x630>)
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	f7f3 fc04 	bl	80002a8 <__aeabi_dsub>
 800caa0:	4602      	mov	r2, r0
 800caa2:	460b      	mov	r3, r1
 800caa4:	4640      	mov	r0, r8
 800caa6:	4649      	mov	r1, r9
 800caa8:	f7f4 f828 	bl	8000afc <__aeabi_dcmplt>
 800caac:	2800      	cmp	r0, #0
 800caae:	f43f af35 	beq.w	800c91c <_dtoa_r+0x464>
 800cab2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cab4:	1e6b      	subs	r3, r5, #1
 800cab6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cab8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cabc:	2b30      	cmp	r3, #48	; 0x30
 800cabe:	d0f8      	beq.n	800cab2 <_dtoa_r+0x5fa>
 800cac0:	9700      	str	r7, [sp, #0]
 800cac2:	e049      	b.n	800cb58 <_dtoa_r+0x6a0>
 800cac4:	4b05      	ldr	r3, [pc, #20]	; (800cadc <_dtoa_r+0x624>)
 800cac6:	f7f3 fda7 	bl	8000618 <__aeabi_dmul>
 800caca:	4680      	mov	r8, r0
 800cacc:	4689      	mov	r9, r1
 800cace:	e7bd      	b.n	800ca4c <_dtoa_r+0x594>
 800cad0:	0800f3c0 	.word	0x0800f3c0
 800cad4:	0800f398 	.word	0x0800f398
 800cad8:	3ff00000 	.word	0x3ff00000
 800cadc:	40240000 	.word	0x40240000
 800cae0:	401c0000 	.word	0x401c0000
 800cae4:	40140000 	.word	0x40140000
 800cae8:	3fe00000 	.word	0x3fe00000
 800caec:	9d01      	ldr	r5, [sp, #4]
 800caee:	4656      	mov	r6, sl
 800caf0:	465f      	mov	r7, fp
 800caf2:	4642      	mov	r2, r8
 800caf4:	464b      	mov	r3, r9
 800caf6:	4630      	mov	r0, r6
 800caf8:	4639      	mov	r1, r7
 800cafa:	f7f3 feb7 	bl	800086c <__aeabi_ddiv>
 800cafe:	f7f4 f83b 	bl	8000b78 <__aeabi_d2iz>
 800cb02:	4682      	mov	sl, r0
 800cb04:	f7f3 fd1e 	bl	8000544 <__aeabi_i2d>
 800cb08:	4642      	mov	r2, r8
 800cb0a:	464b      	mov	r3, r9
 800cb0c:	f7f3 fd84 	bl	8000618 <__aeabi_dmul>
 800cb10:	4602      	mov	r2, r0
 800cb12:	460b      	mov	r3, r1
 800cb14:	4630      	mov	r0, r6
 800cb16:	4639      	mov	r1, r7
 800cb18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800cb1c:	f7f3 fbc4 	bl	80002a8 <__aeabi_dsub>
 800cb20:	f805 6b01 	strb.w	r6, [r5], #1
 800cb24:	9e01      	ldr	r6, [sp, #4]
 800cb26:	9f03      	ldr	r7, [sp, #12]
 800cb28:	1bae      	subs	r6, r5, r6
 800cb2a:	42b7      	cmp	r7, r6
 800cb2c:	4602      	mov	r2, r0
 800cb2e:	460b      	mov	r3, r1
 800cb30:	d135      	bne.n	800cb9e <_dtoa_r+0x6e6>
 800cb32:	f7f3 fbbb 	bl	80002ac <__adddf3>
 800cb36:	4642      	mov	r2, r8
 800cb38:	464b      	mov	r3, r9
 800cb3a:	4606      	mov	r6, r0
 800cb3c:	460f      	mov	r7, r1
 800cb3e:	f7f3 fffb 	bl	8000b38 <__aeabi_dcmpgt>
 800cb42:	b9d0      	cbnz	r0, 800cb7a <_dtoa_r+0x6c2>
 800cb44:	4642      	mov	r2, r8
 800cb46:	464b      	mov	r3, r9
 800cb48:	4630      	mov	r0, r6
 800cb4a:	4639      	mov	r1, r7
 800cb4c:	f7f3 ffcc 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb50:	b110      	cbz	r0, 800cb58 <_dtoa_r+0x6a0>
 800cb52:	f01a 0f01 	tst.w	sl, #1
 800cb56:	d110      	bne.n	800cb7a <_dtoa_r+0x6c2>
 800cb58:	4620      	mov	r0, r4
 800cb5a:	ee18 1a10 	vmov	r1, s16
 800cb5e:	f000 ff71 	bl	800da44 <_Bfree>
 800cb62:	2300      	movs	r3, #0
 800cb64:	9800      	ldr	r0, [sp, #0]
 800cb66:	702b      	strb	r3, [r5, #0]
 800cb68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb6a:	3001      	adds	r0, #1
 800cb6c:	6018      	str	r0, [r3, #0]
 800cb6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	f43f acf1 	beq.w	800c558 <_dtoa_r+0xa0>
 800cb76:	601d      	str	r5, [r3, #0]
 800cb78:	e4ee      	b.n	800c558 <_dtoa_r+0xa0>
 800cb7a:	9f00      	ldr	r7, [sp, #0]
 800cb7c:	462b      	mov	r3, r5
 800cb7e:	461d      	mov	r5, r3
 800cb80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb84:	2a39      	cmp	r2, #57	; 0x39
 800cb86:	d106      	bne.n	800cb96 <_dtoa_r+0x6de>
 800cb88:	9a01      	ldr	r2, [sp, #4]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d1f7      	bne.n	800cb7e <_dtoa_r+0x6c6>
 800cb8e:	9901      	ldr	r1, [sp, #4]
 800cb90:	2230      	movs	r2, #48	; 0x30
 800cb92:	3701      	adds	r7, #1
 800cb94:	700a      	strb	r2, [r1, #0]
 800cb96:	781a      	ldrb	r2, [r3, #0]
 800cb98:	3201      	adds	r2, #1
 800cb9a:	701a      	strb	r2, [r3, #0]
 800cb9c:	e790      	b.n	800cac0 <_dtoa_r+0x608>
 800cb9e:	4ba6      	ldr	r3, [pc, #664]	; (800ce38 <_dtoa_r+0x980>)
 800cba0:	2200      	movs	r2, #0
 800cba2:	f7f3 fd39 	bl	8000618 <__aeabi_dmul>
 800cba6:	2200      	movs	r2, #0
 800cba8:	2300      	movs	r3, #0
 800cbaa:	4606      	mov	r6, r0
 800cbac:	460f      	mov	r7, r1
 800cbae:	f7f3 ff9b 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	d09d      	beq.n	800caf2 <_dtoa_r+0x63a>
 800cbb6:	e7cf      	b.n	800cb58 <_dtoa_r+0x6a0>
 800cbb8:	9a08      	ldr	r2, [sp, #32]
 800cbba:	2a00      	cmp	r2, #0
 800cbbc:	f000 80d7 	beq.w	800cd6e <_dtoa_r+0x8b6>
 800cbc0:	9a06      	ldr	r2, [sp, #24]
 800cbc2:	2a01      	cmp	r2, #1
 800cbc4:	f300 80ba 	bgt.w	800cd3c <_dtoa_r+0x884>
 800cbc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cbca:	2a00      	cmp	r2, #0
 800cbcc:	f000 80b2 	beq.w	800cd34 <_dtoa_r+0x87c>
 800cbd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cbd4:	9e07      	ldr	r6, [sp, #28]
 800cbd6:	9d04      	ldr	r5, [sp, #16]
 800cbd8:	9a04      	ldr	r2, [sp, #16]
 800cbda:	441a      	add	r2, r3
 800cbdc:	9204      	str	r2, [sp, #16]
 800cbde:	9a05      	ldr	r2, [sp, #20]
 800cbe0:	2101      	movs	r1, #1
 800cbe2:	441a      	add	r2, r3
 800cbe4:	4620      	mov	r0, r4
 800cbe6:	9205      	str	r2, [sp, #20]
 800cbe8:	f001 f82e 	bl	800dc48 <__i2b>
 800cbec:	4607      	mov	r7, r0
 800cbee:	2d00      	cmp	r5, #0
 800cbf0:	dd0c      	ble.n	800cc0c <_dtoa_r+0x754>
 800cbf2:	9b05      	ldr	r3, [sp, #20]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	dd09      	ble.n	800cc0c <_dtoa_r+0x754>
 800cbf8:	42ab      	cmp	r3, r5
 800cbfa:	9a04      	ldr	r2, [sp, #16]
 800cbfc:	bfa8      	it	ge
 800cbfe:	462b      	movge	r3, r5
 800cc00:	1ad2      	subs	r2, r2, r3
 800cc02:	9204      	str	r2, [sp, #16]
 800cc04:	9a05      	ldr	r2, [sp, #20]
 800cc06:	1aed      	subs	r5, r5, r3
 800cc08:	1ad3      	subs	r3, r2, r3
 800cc0a:	9305      	str	r3, [sp, #20]
 800cc0c:	9b07      	ldr	r3, [sp, #28]
 800cc0e:	b31b      	cbz	r3, 800cc58 <_dtoa_r+0x7a0>
 800cc10:	9b08      	ldr	r3, [sp, #32]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	f000 80af 	beq.w	800cd76 <_dtoa_r+0x8be>
 800cc18:	2e00      	cmp	r6, #0
 800cc1a:	dd13      	ble.n	800cc44 <_dtoa_r+0x78c>
 800cc1c:	4639      	mov	r1, r7
 800cc1e:	4632      	mov	r2, r6
 800cc20:	4620      	mov	r0, r4
 800cc22:	f001 f8d1 	bl	800ddc8 <__pow5mult>
 800cc26:	ee18 2a10 	vmov	r2, s16
 800cc2a:	4601      	mov	r1, r0
 800cc2c:	4607      	mov	r7, r0
 800cc2e:	4620      	mov	r0, r4
 800cc30:	f001 f820 	bl	800dc74 <__multiply>
 800cc34:	ee18 1a10 	vmov	r1, s16
 800cc38:	4680      	mov	r8, r0
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f000 ff02 	bl	800da44 <_Bfree>
 800cc40:	ee08 8a10 	vmov	s16, r8
 800cc44:	9b07      	ldr	r3, [sp, #28]
 800cc46:	1b9a      	subs	r2, r3, r6
 800cc48:	d006      	beq.n	800cc58 <_dtoa_r+0x7a0>
 800cc4a:	ee18 1a10 	vmov	r1, s16
 800cc4e:	4620      	mov	r0, r4
 800cc50:	f001 f8ba 	bl	800ddc8 <__pow5mult>
 800cc54:	ee08 0a10 	vmov	s16, r0
 800cc58:	2101      	movs	r1, #1
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	f000 fff4 	bl	800dc48 <__i2b>
 800cc60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	4606      	mov	r6, r0
 800cc66:	f340 8088 	ble.w	800cd7a <_dtoa_r+0x8c2>
 800cc6a:	461a      	mov	r2, r3
 800cc6c:	4601      	mov	r1, r0
 800cc6e:	4620      	mov	r0, r4
 800cc70:	f001 f8aa 	bl	800ddc8 <__pow5mult>
 800cc74:	9b06      	ldr	r3, [sp, #24]
 800cc76:	2b01      	cmp	r3, #1
 800cc78:	4606      	mov	r6, r0
 800cc7a:	f340 8081 	ble.w	800cd80 <_dtoa_r+0x8c8>
 800cc7e:	f04f 0800 	mov.w	r8, #0
 800cc82:	6933      	ldr	r3, [r6, #16]
 800cc84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cc88:	6918      	ldr	r0, [r3, #16]
 800cc8a:	f000 ff8d 	bl	800dba8 <__hi0bits>
 800cc8e:	f1c0 0020 	rsb	r0, r0, #32
 800cc92:	9b05      	ldr	r3, [sp, #20]
 800cc94:	4418      	add	r0, r3
 800cc96:	f010 001f 	ands.w	r0, r0, #31
 800cc9a:	f000 8092 	beq.w	800cdc2 <_dtoa_r+0x90a>
 800cc9e:	f1c0 0320 	rsb	r3, r0, #32
 800cca2:	2b04      	cmp	r3, #4
 800cca4:	f340 808a 	ble.w	800cdbc <_dtoa_r+0x904>
 800cca8:	f1c0 001c 	rsb	r0, r0, #28
 800ccac:	9b04      	ldr	r3, [sp, #16]
 800ccae:	4403      	add	r3, r0
 800ccb0:	9304      	str	r3, [sp, #16]
 800ccb2:	9b05      	ldr	r3, [sp, #20]
 800ccb4:	4403      	add	r3, r0
 800ccb6:	4405      	add	r5, r0
 800ccb8:	9305      	str	r3, [sp, #20]
 800ccba:	9b04      	ldr	r3, [sp, #16]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	dd07      	ble.n	800ccd0 <_dtoa_r+0x818>
 800ccc0:	ee18 1a10 	vmov	r1, s16
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f001 f8d8 	bl	800de7c <__lshift>
 800cccc:	ee08 0a10 	vmov	s16, r0
 800ccd0:	9b05      	ldr	r3, [sp, #20]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	dd05      	ble.n	800cce2 <_dtoa_r+0x82a>
 800ccd6:	4631      	mov	r1, r6
 800ccd8:	461a      	mov	r2, r3
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f001 f8ce 	bl	800de7c <__lshift>
 800cce0:	4606      	mov	r6, r0
 800cce2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d06e      	beq.n	800cdc6 <_dtoa_r+0x90e>
 800cce8:	ee18 0a10 	vmov	r0, s16
 800ccec:	4631      	mov	r1, r6
 800ccee:	f001 f935 	bl	800df5c <__mcmp>
 800ccf2:	2800      	cmp	r0, #0
 800ccf4:	da67      	bge.n	800cdc6 <_dtoa_r+0x90e>
 800ccf6:	9b00      	ldr	r3, [sp, #0]
 800ccf8:	3b01      	subs	r3, #1
 800ccfa:	ee18 1a10 	vmov	r1, s16
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	220a      	movs	r2, #10
 800cd02:	2300      	movs	r3, #0
 800cd04:	4620      	mov	r0, r4
 800cd06:	f000 febf 	bl	800da88 <__multadd>
 800cd0a:	9b08      	ldr	r3, [sp, #32]
 800cd0c:	ee08 0a10 	vmov	s16, r0
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	f000 81b1 	beq.w	800d078 <_dtoa_r+0xbc0>
 800cd16:	2300      	movs	r3, #0
 800cd18:	4639      	mov	r1, r7
 800cd1a:	220a      	movs	r2, #10
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	f000 feb3 	bl	800da88 <__multadd>
 800cd22:	9b02      	ldr	r3, [sp, #8]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	4607      	mov	r7, r0
 800cd28:	f300 808e 	bgt.w	800ce48 <_dtoa_r+0x990>
 800cd2c:	9b06      	ldr	r3, [sp, #24]
 800cd2e:	2b02      	cmp	r3, #2
 800cd30:	dc51      	bgt.n	800cdd6 <_dtoa_r+0x91e>
 800cd32:	e089      	b.n	800ce48 <_dtoa_r+0x990>
 800cd34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cd36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cd3a:	e74b      	b.n	800cbd4 <_dtoa_r+0x71c>
 800cd3c:	9b03      	ldr	r3, [sp, #12]
 800cd3e:	1e5e      	subs	r6, r3, #1
 800cd40:	9b07      	ldr	r3, [sp, #28]
 800cd42:	42b3      	cmp	r3, r6
 800cd44:	bfbf      	itttt	lt
 800cd46:	9b07      	ldrlt	r3, [sp, #28]
 800cd48:	9607      	strlt	r6, [sp, #28]
 800cd4a:	1af2      	sublt	r2, r6, r3
 800cd4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cd4e:	bfb6      	itet	lt
 800cd50:	189b      	addlt	r3, r3, r2
 800cd52:	1b9e      	subge	r6, r3, r6
 800cd54:	930a      	strlt	r3, [sp, #40]	; 0x28
 800cd56:	9b03      	ldr	r3, [sp, #12]
 800cd58:	bfb8      	it	lt
 800cd5a:	2600      	movlt	r6, #0
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	bfb7      	itett	lt
 800cd60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800cd64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800cd68:	1a9d      	sublt	r5, r3, r2
 800cd6a:	2300      	movlt	r3, #0
 800cd6c:	e734      	b.n	800cbd8 <_dtoa_r+0x720>
 800cd6e:	9e07      	ldr	r6, [sp, #28]
 800cd70:	9d04      	ldr	r5, [sp, #16]
 800cd72:	9f08      	ldr	r7, [sp, #32]
 800cd74:	e73b      	b.n	800cbee <_dtoa_r+0x736>
 800cd76:	9a07      	ldr	r2, [sp, #28]
 800cd78:	e767      	b.n	800cc4a <_dtoa_r+0x792>
 800cd7a:	9b06      	ldr	r3, [sp, #24]
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	dc18      	bgt.n	800cdb2 <_dtoa_r+0x8fa>
 800cd80:	f1ba 0f00 	cmp.w	sl, #0
 800cd84:	d115      	bne.n	800cdb2 <_dtoa_r+0x8fa>
 800cd86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd8a:	b993      	cbnz	r3, 800cdb2 <_dtoa_r+0x8fa>
 800cd8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cd90:	0d1b      	lsrs	r3, r3, #20
 800cd92:	051b      	lsls	r3, r3, #20
 800cd94:	b183      	cbz	r3, 800cdb8 <_dtoa_r+0x900>
 800cd96:	9b04      	ldr	r3, [sp, #16]
 800cd98:	3301      	adds	r3, #1
 800cd9a:	9304      	str	r3, [sp, #16]
 800cd9c:	9b05      	ldr	r3, [sp, #20]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	9305      	str	r3, [sp, #20]
 800cda2:	f04f 0801 	mov.w	r8, #1
 800cda6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	f47f af6a 	bne.w	800cc82 <_dtoa_r+0x7ca>
 800cdae:	2001      	movs	r0, #1
 800cdb0:	e76f      	b.n	800cc92 <_dtoa_r+0x7da>
 800cdb2:	f04f 0800 	mov.w	r8, #0
 800cdb6:	e7f6      	b.n	800cda6 <_dtoa_r+0x8ee>
 800cdb8:	4698      	mov	r8, r3
 800cdba:	e7f4      	b.n	800cda6 <_dtoa_r+0x8ee>
 800cdbc:	f43f af7d 	beq.w	800ccba <_dtoa_r+0x802>
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	301c      	adds	r0, #28
 800cdc4:	e772      	b.n	800ccac <_dtoa_r+0x7f4>
 800cdc6:	9b03      	ldr	r3, [sp, #12]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	dc37      	bgt.n	800ce3c <_dtoa_r+0x984>
 800cdcc:	9b06      	ldr	r3, [sp, #24]
 800cdce:	2b02      	cmp	r3, #2
 800cdd0:	dd34      	ble.n	800ce3c <_dtoa_r+0x984>
 800cdd2:	9b03      	ldr	r3, [sp, #12]
 800cdd4:	9302      	str	r3, [sp, #8]
 800cdd6:	9b02      	ldr	r3, [sp, #8]
 800cdd8:	b96b      	cbnz	r3, 800cdf6 <_dtoa_r+0x93e>
 800cdda:	4631      	mov	r1, r6
 800cddc:	2205      	movs	r2, #5
 800cdde:	4620      	mov	r0, r4
 800cde0:	f000 fe52 	bl	800da88 <__multadd>
 800cde4:	4601      	mov	r1, r0
 800cde6:	4606      	mov	r6, r0
 800cde8:	ee18 0a10 	vmov	r0, s16
 800cdec:	f001 f8b6 	bl	800df5c <__mcmp>
 800cdf0:	2800      	cmp	r0, #0
 800cdf2:	f73f adbb 	bgt.w	800c96c <_dtoa_r+0x4b4>
 800cdf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdf8:	9d01      	ldr	r5, [sp, #4]
 800cdfa:	43db      	mvns	r3, r3
 800cdfc:	9300      	str	r3, [sp, #0]
 800cdfe:	f04f 0800 	mov.w	r8, #0
 800ce02:	4631      	mov	r1, r6
 800ce04:	4620      	mov	r0, r4
 800ce06:	f000 fe1d 	bl	800da44 <_Bfree>
 800ce0a:	2f00      	cmp	r7, #0
 800ce0c:	f43f aea4 	beq.w	800cb58 <_dtoa_r+0x6a0>
 800ce10:	f1b8 0f00 	cmp.w	r8, #0
 800ce14:	d005      	beq.n	800ce22 <_dtoa_r+0x96a>
 800ce16:	45b8      	cmp	r8, r7
 800ce18:	d003      	beq.n	800ce22 <_dtoa_r+0x96a>
 800ce1a:	4641      	mov	r1, r8
 800ce1c:	4620      	mov	r0, r4
 800ce1e:	f000 fe11 	bl	800da44 <_Bfree>
 800ce22:	4639      	mov	r1, r7
 800ce24:	4620      	mov	r0, r4
 800ce26:	f000 fe0d 	bl	800da44 <_Bfree>
 800ce2a:	e695      	b.n	800cb58 <_dtoa_r+0x6a0>
 800ce2c:	2600      	movs	r6, #0
 800ce2e:	4637      	mov	r7, r6
 800ce30:	e7e1      	b.n	800cdf6 <_dtoa_r+0x93e>
 800ce32:	9700      	str	r7, [sp, #0]
 800ce34:	4637      	mov	r7, r6
 800ce36:	e599      	b.n	800c96c <_dtoa_r+0x4b4>
 800ce38:	40240000 	.word	0x40240000
 800ce3c:	9b08      	ldr	r3, [sp, #32]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	f000 80ca 	beq.w	800cfd8 <_dtoa_r+0xb20>
 800ce44:	9b03      	ldr	r3, [sp, #12]
 800ce46:	9302      	str	r3, [sp, #8]
 800ce48:	2d00      	cmp	r5, #0
 800ce4a:	dd05      	ble.n	800ce58 <_dtoa_r+0x9a0>
 800ce4c:	4639      	mov	r1, r7
 800ce4e:	462a      	mov	r2, r5
 800ce50:	4620      	mov	r0, r4
 800ce52:	f001 f813 	bl	800de7c <__lshift>
 800ce56:	4607      	mov	r7, r0
 800ce58:	f1b8 0f00 	cmp.w	r8, #0
 800ce5c:	d05b      	beq.n	800cf16 <_dtoa_r+0xa5e>
 800ce5e:	6879      	ldr	r1, [r7, #4]
 800ce60:	4620      	mov	r0, r4
 800ce62:	f000 fdaf 	bl	800d9c4 <_Balloc>
 800ce66:	4605      	mov	r5, r0
 800ce68:	b928      	cbnz	r0, 800ce76 <_dtoa_r+0x9be>
 800ce6a:	4b87      	ldr	r3, [pc, #540]	; (800d088 <_dtoa_r+0xbd0>)
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ce72:	f7ff bb3b 	b.w	800c4ec <_dtoa_r+0x34>
 800ce76:	693a      	ldr	r2, [r7, #16]
 800ce78:	3202      	adds	r2, #2
 800ce7a:	0092      	lsls	r2, r2, #2
 800ce7c:	f107 010c 	add.w	r1, r7, #12
 800ce80:	300c      	adds	r0, #12
 800ce82:	f000 fd84 	bl	800d98e <memcpy>
 800ce86:	2201      	movs	r2, #1
 800ce88:	4629      	mov	r1, r5
 800ce8a:	4620      	mov	r0, r4
 800ce8c:	f000 fff6 	bl	800de7c <__lshift>
 800ce90:	9b01      	ldr	r3, [sp, #4]
 800ce92:	f103 0901 	add.w	r9, r3, #1
 800ce96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	9305      	str	r3, [sp, #20]
 800ce9e:	f00a 0301 	and.w	r3, sl, #1
 800cea2:	46b8      	mov	r8, r7
 800cea4:	9304      	str	r3, [sp, #16]
 800cea6:	4607      	mov	r7, r0
 800cea8:	4631      	mov	r1, r6
 800ceaa:	ee18 0a10 	vmov	r0, s16
 800ceae:	f7ff fa77 	bl	800c3a0 <quorem>
 800ceb2:	4641      	mov	r1, r8
 800ceb4:	9002      	str	r0, [sp, #8]
 800ceb6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ceba:	ee18 0a10 	vmov	r0, s16
 800cebe:	f001 f84d 	bl	800df5c <__mcmp>
 800cec2:	463a      	mov	r2, r7
 800cec4:	9003      	str	r0, [sp, #12]
 800cec6:	4631      	mov	r1, r6
 800cec8:	4620      	mov	r0, r4
 800ceca:	f001 f863 	bl	800df94 <__mdiff>
 800cece:	68c2      	ldr	r2, [r0, #12]
 800ced0:	f109 3bff 	add.w	fp, r9, #4294967295
 800ced4:	4605      	mov	r5, r0
 800ced6:	bb02      	cbnz	r2, 800cf1a <_dtoa_r+0xa62>
 800ced8:	4601      	mov	r1, r0
 800ceda:	ee18 0a10 	vmov	r0, s16
 800cede:	f001 f83d 	bl	800df5c <__mcmp>
 800cee2:	4602      	mov	r2, r0
 800cee4:	4629      	mov	r1, r5
 800cee6:	4620      	mov	r0, r4
 800cee8:	9207      	str	r2, [sp, #28]
 800ceea:	f000 fdab 	bl	800da44 <_Bfree>
 800ceee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cef2:	ea43 0102 	orr.w	r1, r3, r2
 800cef6:	9b04      	ldr	r3, [sp, #16]
 800cef8:	430b      	orrs	r3, r1
 800cefa:	464d      	mov	r5, r9
 800cefc:	d10f      	bne.n	800cf1e <_dtoa_r+0xa66>
 800cefe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cf02:	d02a      	beq.n	800cf5a <_dtoa_r+0xaa2>
 800cf04:	9b03      	ldr	r3, [sp, #12]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	dd02      	ble.n	800cf10 <_dtoa_r+0xa58>
 800cf0a:	9b02      	ldr	r3, [sp, #8]
 800cf0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800cf10:	f88b a000 	strb.w	sl, [fp]
 800cf14:	e775      	b.n	800ce02 <_dtoa_r+0x94a>
 800cf16:	4638      	mov	r0, r7
 800cf18:	e7ba      	b.n	800ce90 <_dtoa_r+0x9d8>
 800cf1a:	2201      	movs	r2, #1
 800cf1c:	e7e2      	b.n	800cee4 <_dtoa_r+0xa2c>
 800cf1e:	9b03      	ldr	r3, [sp, #12]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	db04      	blt.n	800cf2e <_dtoa_r+0xa76>
 800cf24:	9906      	ldr	r1, [sp, #24]
 800cf26:	430b      	orrs	r3, r1
 800cf28:	9904      	ldr	r1, [sp, #16]
 800cf2a:	430b      	orrs	r3, r1
 800cf2c:	d122      	bne.n	800cf74 <_dtoa_r+0xabc>
 800cf2e:	2a00      	cmp	r2, #0
 800cf30:	ddee      	ble.n	800cf10 <_dtoa_r+0xa58>
 800cf32:	ee18 1a10 	vmov	r1, s16
 800cf36:	2201      	movs	r2, #1
 800cf38:	4620      	mov	r0, r4
 800cf3a:	f000 ff9f 	bl	800de7c <__lshift>
 800cf3e:	4631      	mov	r1, r6
 800cf40:	ee08 0a10 	vmov	s16, r0
 800cf44:	f001 f80a 	bl	800df5c <__mcmp>
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	dc03      	bgt.n	800cf54 <_dtoa_r+0xa9c>
 800cf4c:	d1e0      	bne.n	800cf10 <_dtoa_r+0xa58>
 800cf4e:	f01a 0f01 	tst.w	sl, #1
 800cf52:	d0dd      	beq.n	800cf10 <_dtoa_r+0xa58>
 800cf54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cf58:	d1d7      	bne.n	800cf0a <_dtoa_r+0xa52>
 800cf5a:	2339      	movs	r3, #57	; 0x39
 800cf5c:	f88b 3000 	strb.w	r3, [fp]
 800cf60:	462b      	mov	r3, r5
 800cf62:	461d      	mov	r5, r3
 800cf64:	3b01      	subs	r3, #1
 800cf66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cf6a:	2a39      	cmp	r2, #57	; 0x39
 800cf6c:	d071      	beq.n	800d052 <_dtoa_r+0xb9a>
 800cf6e:	3201      	adds	r2, #1
 800cf70:	701a      	strb	r2, [r3, #0]
 800cf72:	e746      	b.n	800ce02 <_dtoa_r+0x94a>
 800cf74:	2a00      	cmp	r2, #0
 800cf76:	dd07      	ble.n	800cf88 <_dtoa_r+0xad0>
 800cf78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cf7c:	d0ed      	beq.n	800cf5a <_dtoa_r+0xaa2>
 800cf7e:	f10a 0301 	add.w	r3, sl, #1
 800cf82:	f88b 3000 	strb.w	r3, [fp]
 800cf86:	e73c      	b.n	800ce02 <_dtoa_r+0x94a>
 800cf88:	9b05      	ldr	r3, [sp, #20]
 800cf8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800cf8e:	4599      	cmp	r9, r3
 800cf90:	d047      	beq.n	800d022 <_dtoa_r+0xb6a>
 800cf92:	ee18 1a10 	vmov	r1, s16
 800cf96:	2300      	movs	r3, #0
 800cf98:	220a      	movs	r2, #10
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	f000 fd74 	bl	800da88 <__multadd>
 800cfa0:	45b8      	cmp	r8, r7
 800cfa2:	ee08 0a10 	vmov	s16, r0
 800cfa6:	f04f 0300 	mov.w	r3, #0
 800cfaa:	f04f 020a 	mov.w	r2, #10
 800cfae:	4641      	mov	r1, r8
 800cfb0:	4620      	mov	r0, r4
 800cfb2:	d106      	bne.n	800cfc2 <_dtoa_r+0xb0a>
 800cfb4:	f000 fd68 	bl	800da88 <__multadd>
 800cfb8:	4680      	mov	r8, r0
 800cfba:	4607      	mov	r7, r0
 800cfbc:	f109 0901 	add.w	r9, r9, #1
 800cfc0:	e772      	b.n	800cea8 <_dtoa_r+0x9f0>
 800cfc2:	f000 fd61 	bl	800da88 <__multadd>
 800cfc6:	4639      	mov	r1, r7
 800cfc8:	4680      	mov	r8, r0
 800cfca:	2300      	movs	r3, #0
 800cfcc:	220a      	movs	r2, #10
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f000 fd5a 	bl	800da88 <__multadd>
 800cfd4:	4607      	mov	r7, r0
 800cfd6:	e7f1      	b.n	800cfbc <_dtoa_r+0xb04>
 800cfd8:	9b03      	ldr	r3, [sp, #12]
 800cfda:	9302      	str	r3, [sp, #8]
 800cfdc:	9d01      	ldr	r5, [sp, #4]
 800cfde:	ee18 0a10 	vmov	r0, s16
 800cfe2:	4631      	mov	r1, r6
 800cfe4:	f7ff f9dc 	bl	800c3a0 <quorem>
 800cfe8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cfec:	9b01      	ldr	r3, [sp, #4]
 800cfee:	f805 ab01 	strb.w	sl, [r5], #1
 800cff2:	1aea      	subs	r2, r5, r3
 800cff4:	9b02      	ldr	r3, [sp, #8]
 800cff6:	4293      	cmp	r3, r2
 800cff8:	dd09      	ble.n	800d00e <_dtoa_r+0xb56>
 800cffa:	ee18 1a10 	vmov	r1, s16
 800cffe:	2300      	movs	r3, #0
 800d000:	220a      	movs	r2, #10
 800d002:	4620      	mov	r0, r4
 800d004:	f000 fd40 	bl	800da88 <__multadd>
 800d008:	ee08 0a10 	vmov	s16, r0
 800d00c:	e7e7      	b.n	800cfde <_dtoa_r+0xb26>
 800d00e:	9b02      	ldr	r3, [sp, #8]
 800d010:	2b00      	cmp	r3, #0
 800d012:	bfc8      	it	gt
 800d014:	461d      	movgt	r5, r3
 800d016:	9b01      	ldr	r3, [sp, #4]
 800d018:	bfd8      	it	le
 800d01a:	2501      	movle	r5, #1
 800d01c:	441d      	add	r5, r3
 800d01e:	f04f 0800 	mov.w	r8, #0
 800d022:	ee18 1a10 	vmov	r1, s16
 800d026:	2201      	movs	r2, #1
 800d028:	4620      	mov	r0, r4
 800d02a:	f000 ff27 	bl	800de7c <__lshift>
 800d02e:	4631      	mov	r1, r6
 800d030:	ee08 0a10 	vmov	s16, r0
 800d034:	f000 ff92 	bl	800df5c <__mcmp>
 800d038:	2800      	cmp	r0, #0
 800d03a:	dc91      	bgt.n	800cf60 <_dtoa_r+0xaa8>
 800d03c:	d102      	bne.n	800d044 <_dtoa_r+0xb8c>
 800d03e:	f01a 0f01 	tst.w	sl, #1
 800d042:	d18d      	bne.n	800cf60 <_dtoa_r+0xaa8>
 800d044:	462b      	mov	r3, r5
 800d046:	461d      	mov	r5, r3
 800d048:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d04c:	2a30      	cmp	r2, #48	; 0x30
 800d04e:	d0fa      	beq.n	800d046 <_dtoa_r+0xb8e>
 800d050:	e6d7      	b.n	800ce02 <_dtoa_r+0x94a>
 800d052:	9a01      	ldr	r2, [sp, #4]
 800d054:	429a      	cmp	r2, r3
 800d056:	d184      	bne.n	800cf62 <_dtoa_r+0xaaa>
 800d058:	9b00      	ldr	r3, [sp, #0]
 800d05a:	3301      	adds	r3, #1
 800d05c:	9300      	str	r3, [sp, #0]
 800d05e:	2331      	movs	r3, #49	; 0x31
 800d060:	7013      	strb	r3, [r2, #0]
 800d062:	e6ce      	b.n	800ce02 <_dtoa_r+0x94a>
 800d064:	4b09      	ldr	r3, [pc, #36]	; (800d08c <_dtoa_r+0xbd4>)
 800d066:	f7ff ba95 	b.w	800c594 <_dtoa_r+0xdc>
 800d06a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	f47f aa6e 	bne.w	800c54e <_dtoa_r+0x96>
 800d072:	4b07      	ldr	r3, [pc, #28]	; (800d090 <_dtoa_r+0xbd8>)
 800d074:	f7ff ba8e 	b.w	800c594 <_dtoa_r+0xdc>
 800d078:	9b02      	ldr	r3, [sp, #8]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	dcae      	bgt.n	800cfdc <_dtoa_r+0xb24>
 800d07e:	9b06      	ldr	r3, [sp, #24]
 800d080:	2b02      	cmp	r3, #2
 800d082:	f73f aea8 	bgt.w	800cdd6 <_dtoa_r+0x91e>
 800d086:	e7a9      	b.n	800cfdc <_dtoa_r+0xb24>
 800d088:	0800f248 	.word	0x0800f248
 800d08c:	0800f048 	.word	0x0800f048
 800d090:	0800f1c9 	.word	0x0800f1c9

0800d094 <std>:
 800d094:	2300      	movs	r3, #0
 800d096:	b510      	push	{r4, lr}
 800d098:	4604      	mov	r4, r0
 800d09a:	e9c0 3300 	strd	r3, r3, [r0]
 800d09e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d0a2:	6083      	str	r3, [r0, #8]
 800d0a4:	8181      	strh	r1, [r0, #12]
 800d0a6:	6643      	str	r3, [r0, #100]	; 0x64
 800d0a8:	81c2      	strh	r2, [r0, #14]
 800d0aa:	6183      	str	r3, [r0, #24]
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	2208      	movs	r2, #8
 800d0b0:	305c      	adds	r0, #92	; 0x5c
 800d0b2:	f7fd fb17 	bl	800a6e4 <memset>
 800d0b6:	4b05      	ldr	r3, [pc, #20]	; (800d0cc <std+0x38>)
 800d0b8:	6263      	str	r3, [r4, #36]	; 0x24
 800d0ba:	4b05      	ldr	r3, [pc, #20]	; (800d0d0 <std+0x3c>)
 800d0bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800d0be:	4b05      	ldr	r3, [pc, #20]	; (800d0d4 <std+0x40>)
 800d0c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d0c2:	4b05      	ldr	r3, [pc, #20]	; (800d0d8 <std+0x44>)
 800d0c4:	6224      	str	r4, [r4, #32]
 800d0c6:	6323      	str	r3, [r4, #48]	; 0x30
 800d0c8:	bd10      	pop	{r4, pc}
 800d0ca:	bf00      	nop
 800d0cc:	0800e8f1 	.word	0x0800e8f1
 800d0d0:	0800e913 	.word	0x0800e913
 800d0d4:	0800e94b 	.word	0x0800e94b
 800d0d8:	0800e96f 	.word	0x0800e96f

0800d0dc <_cleanup_r>:
 800d0dc:	4901      	ldr	r1, [pc, #4]	; (800d0e4 <_cleanup_r+0x8>)
 800d0de:	f000 b8af 	b.w	800d240 <_fwalk_reent>
 800d0e2:	bf00      	nop
 800d0e4:	0800ecc9 	.word	0x0800ecc9

0800d0e8 <__sfmoreglue>:
 800d0e8:	b570      	push	{r4, r5, r6, lr}
 800d0ea:	2268      	movs	r2, #104	; 0x68
 800d0ec:	1e4d      	subs	r5, r1, #1
 800d0ee:	4355      	muls	r5, r2
 800d0f0:	460e      	mov	r6, r1
 800d0f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d0f6:	f7fd fb69 	bl	800a7cc <_malloc_r>
 800d0fa:	4604      	mov	r4, r0
 800d0fc:	b140      	cbz	r0, 800d110 <__sfmoreglue+0x28>
 800d0fe:	2100      	movs	r1, #0
 800d100:	e9c0 1600 	strd	r1, r6, [r0]
 800d104:	300c      	adds	r0, #12
 800d106:	60a0      	str	r0, [r4, #8]
 800d108:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d10c:	f7fd faea 	bl	800a6e4 <memset>
 800d110:	4620      	mov	r0, r4
 800d112:	bd70      	pop	{r4, r5, r6, pc}

0800d114 <__sfp_lock_acquire>:
 800d114:	4801      	ldr	r0, [pc, #4]	; (800d11c <__sfp_lock_acquire+0x8>)
 800d116:	f000 bc26 	b.w	800d966 <__retarget_lock_acquire_recursive>
 800d11a:	bf00      	nop
 800d11c:	200010ad 	.word	0x200010ad

0800d120 <__sfp_lock_release>:
 800d120:	4801      	ldr	r0, [pc, #4]	; (800d128 <__sfp_lock_release+0x8>)
 800d122:	f000 bc21 	b.w	800d968 <__retarget_lock_release_recursive>
 800d126:	bf00      	nop
 800d128:	200010ad 	.word	0x200010ad

0800d12c <__sinit_lock_acquire>:
 800d12c:	4801      	ldr	r0, [pc, #4]	; (800d134 <__sinit_lock_acquire+0x8>)
 800d12e:	f000 bc1a 	b.w	800d966 <__retarget_lock_acquire_recursive>
 800d132:	bf00      	nop
 800d134:	200010ae 	.word	0x200010ae

0800d138 <__sinit_lock_release>:
 800d138:	4801      	ldr	r0, [pc, #4]	; (800d140 <__sinit_lock_release+0x8>)
 800d13a:	f000 bc15 	b.w	800d968 <__retarget_lock_release_recursive>
 800d13e:	bf00      	nop
 800d140:	200010ae 	.word	0x200010ae

0800d144 <__sinit>:
 800d144:	b510      	push	{r4, lr}
 800d146:	4604      	mov	r4, r0
 800d148:	f7ff fff0 	bl	800d12c <__sinit_lock_acquire>
 800d14c:	69a3      	ldr	r3, [r4, #24]
 800d14e:	b11b      	cbz	r3, 800d158 <__sinit+0x14>
 800d150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d154:	f7ff bff0 	b.w	800d138 <__sinit_lock_release>
 800d158:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d15c:	6523      	str	r3, [r4, #80]	; 0x50
 800d15e:	4b13      	ldr	r3, [pc, #76]	; (800d1ac <__sinit+0x68>)
 800d160:	4a13      	ldr	r2, [pc, #76]	; (800d1b0 <__sinit+0x6c>)
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	62a2      	str	r2, [r4, #40]	; 0x28
 800d166:	42a3      	cmp	r3, r4
 800d168:	bf04      	itt	eq
 800d16a:	2301      	moveq	r3, #1
 800d16c:	61a3      	streq	r3, [r4, #24]
 800d16e:	4620      	mov	r0, r4
 800d170:	f000 f820 	bl	800d1b4 <__sfp>
 800d174:	6060      	str	r0, [r4, #4]
 800d176:	4620      	mov	r0, r4
 800d178:	f000 f81c 	bl	800d1b4 <__sfp>
 800d17c:	60a0      	str	r0, [r4, #8]
 800d17e:	4620      	mov	r0, r4
 800d180:	f000 f818 	bl	800d1b4 <__sfp>
 800d184:	2200      	movs	r2, #0
 800d186:	60e0      	str	r0, [r4, #12]
 800d188:	2104      	movs	r1, #4
 800d18a:	6860      	ldr	r0, [r4, #4]
 800d18c:	f7ff ff82 	bl	800d094 <std>
 800d190:	68a0      	ldr	r0, [r4, #8]
 800d192:	2201      	movs	r2, #1
 800d194:	2109      	movs	r1, #9
 800d196:	f7ff ff7d 	bl	800d094 <std>
 800d19a:	68e0      	ldr	r0, [r4, #12]
 800d19c:	2202      	movs	r2, #2
 800d19e:	2112      	movs	r1, #18
 800d1a0:	f7ff ff78 	bl	800d094 <std>
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	61a3      	str	r3, [r4, #24]
 800d1a8:	e7d2      	b.n	800d150 <__sinit+0xc>
 800d1aa:	bf00      	nop
 800d1ac:	0800f034 	.word	0x0800f034
 800d1b0:	0800d0dd 	.word	0x0800d0dd

0800d1b4 <__sfp>:
 800d1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1b6:	4607      	mov	r7, r0
 800d1b8:	f7ff ffac 	bl	800d114 <__sfp_lock_acquire>
 800d1bc:	4b1e      	ldr	r3, [pc, #120]	; (800d238 <__sfp+0x84>)
 800d1be:	681e      	ldr	r6, [r3, #0]
 800d1c0:	69b3      	ldr	r3, [r6, #24]
 800d1c2:	b913      	cbnz	r3, 800d1ca <__sfp+0x16>
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	f7ff ffbd 	bl	800d144 <__sinit>
 800d1ca:	3648      	adds	r6, #72	; 0x48
 800d1cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d1d0:	3b01      	subs	r3, #1
 800d1d2:	d503      	bpl.n	800d1dc <__sfp+0x28>
 800d1d4:	6833      	ldr	r3, [r6, #0]
 800d1d6:	b30b      	cbz	r3, 800d21c <__sfp+0x68>
 800d1d8:	6836      	ldr	r6, [r6, #0]
 800d1da:	e7f7      	b.n	800d1cc <__sfp+0x18>
 800d1dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d1e0:	b9d5      	cbnz	r5, 800d218 <__sfp+0x64>
 800d1e2:	4b16      	ldr	r3, [pc, #88]	; (800d23c <__sfp+0x88>)
 800d1e4:	60e3      	str	r3, [r4, #12]
 800d1e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d1ea:	6665      	str	r5, [r4, #100]	; 0x64
 800d1ec:	f000 fbba 	bl	800d964 <__retarget_lock_init_recursive>
 800d1f0:	f7ff ff96 	bl	800d120 <__sfp_lock_release>
 800d1f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d1f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d1fc:	6025      	str	r5, [r4, #0]
 800d1fe:	61a5      	str	r5, [r4, #24]
 800d200:	2208      	movs	r2, #8
 800d202:	4629      	mov	r1, r5
 800d204:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d208:	f7fd fa6c 	bl	800a6e4 <memset>
 800d20c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d210:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d214:	4620      	mov	r0, r4
 800d216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d218:	3468      	adds	r4, #104	; 0x68
 800d21a:	e7d9      	b.n	800d1d0 <__sfp+0x1c>
 800d21c:	2104      	movs	r1, #4
 800d21e:	4638      	mov	r0, r7
 800d220:	f7ff ff62 	bl	800d0e8 <__sfmoreglue>
 800d224:	4604      	mov	r4, r0
 800d226:	6030      	str	r0, [r6, #0]
 800d228:	2800      	cmp	r0, #0
 800d22a:	d1d5      	bne.n	800d1d8 <__sfp+0x24>
 800d22c:	f7ff ff78 	bl	800d120 <__sfp_lock_release>
 800d230:	230c      	movs	r3, #12
 800d232:	603b      	str	r3, [r7, #0]
 800d234:	e7ee      	b.n	800d214 <__sfp+0x60>
 800d236:	bf00      	nop
 800d238:	0800f034 	.word	0x0800f034
 800d23c:	ffff0001 	.word	0xffff0001

0800d240 <_fwalk_reent>:
 800d240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d244:	4606      	mov	r6, r0
 800d246:	4688      	mov	r8, r1
 800d248:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d24c:	2700      	movs	r7, #0
 800d24e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d252:	f1b9 0901 	subs.w	r9, r9, #1
 800d256:	d505      	bpl.n	800d264 <_fwalk_reent+0x24>
 800d258:	6824      	ldr	r4, [r4, #0]
 800d25a:	2c00      	cmp	r4, #0
 800d25c:	d1f7      	bne.n	800d24e <_fwalk_reent+0xe>
 800d25e:	4638      	mov	r0, r7
 800d260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d264:	89ab      	ldrh	r3, [r5, #12]
 800d266:	2b01      	cmp	r3, #1
 800d268:	d907      	bls.n	800d27a <_fwalk_reent+0x3a>
 800d26a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d26e:	3301      	adds	r3, #1
 800d270:	d003      	beq.n	800d27a <_fwalk_reent+0x3a>
 800d272:	4629      	mov	r1, r5
 800d274:	4630      	mov	r0, r6
 800d276:	47c0      	blx	r8
 800d278:	4307      	orrs	r7, r0
 800d27a:	3568      	adds	r5, #104	; 0x68
 800d27c:	e7e9      	b.n	800d252 <_fwalk_reent+0x12>

0800d27e <rshift>:
 800d27e:	6903      	ldr	r3, [r0, #16]
 800d280:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d288:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d28c:	f100 0414 	add.w	r4, r0, #20
 800d290:	dd45      	ble.n	800d31e <rshift+0xa0>
 800d292:	f011 011f 	ands.w	r1, r1, #31
 800d296:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d29a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d29e:	d10c      	bne.n	800d2ba <rshift+0x3c>
 800d2a0:	f100 0710 	add.w	r7, r0, #16
 800d2a4:	4629      	mov	r1, r5
 800d2a6:	42b1      	cmp	r1, r6
 800d2a8:	d334      	bcc.n	800d314 <rshift+0x96>
 800d2aa:	1a9b      	subs	r3, r3, r2
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	1eea      	subs	r2, r5, #3
 800d2b0:	4296      	cmp	r6, r2
 800d2b2:	bf38      	it	cc
 800d2b4:	2300      	movcc	r3, #0
 800d2b6:	4423      	add	r3, r4
 800d2b8:	e015      	b.n	800d2e6 <rshift+0x68>
 800d2ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d2be:	f1c1 0820 	rsb	r8, r1, #32
 800d2c2:	40cf      	lsrs	r7, r1
 800d2c4:	f105 0e04 	add.w	lr, r5, #4
 800d2c8:	46a1      	mov	r9, r4
 800d2ca:	4576      	cmp	r6, lr
 800d2cc:	46f4      	mov	ip, lr
 800d2ce:	d815      	bhi.n	800d2fc <rshift+0x7e>
 800d2d0:	1a9a      	subs	r2, r3, r2
 800d2d2:	0092      	lsls	r2, r2, #2
 800d2d4:	3a04      	subs	r2, #4
 800d2d6:	3501      	adds	r5, #1
 800d2d8:	42ae      	cmp	r6, r5
 800d2da:	bf38      	it	cc
 800d2dc:	2200      	movcc	r2, #0
 800d2de:	18a3      	adds	r3, r4, r2
 800d2e0:	50a7      	str	r7, [r4, r2]
 800d2e2:	b107      	cbz	r7, 800d2e6 <rshift+0x68>
 800d2e4:	3304      	adds	r3, #4
 800d2e6:	1b1a      	subs	r2, r3, r4
 800d2e8:	42a3      	cmp	r3, r4
 800d2ea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d2ee:	bf08      	it	eq
 800d2f0:	2300      	moveq	r3, #0
 800d2f2:	6102      	str	r2, [r0, #16]
 800d2f4:	bf08      	it	eq
 800d2f6:	6143      	streq	r3, [r0, #20]
 800d2f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2fc:	f8dc c000 	ldr.w	ip, [ip]
 800d300:	fa0c fc08 	lsl.w	ip, ip, r8
 800d304:	ea4c 0707 	orr.w	r7, ip, r7
 800d308:	f849 7b04 	str.w	r7, [r9], #4
 800d30c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d310:	40cf      	lsrs	r7, r1
 800d312:	e7da      	b.n	800d2ca <rshift+0x4c>
 800d314:	f851 cb04 	ldr.w	ip, [r1], #4
 800d318:	f847 cf04 	str.w	ip, [r7, #4]!
 800d31c:	e7c3      	b.n	800d2a6 <rshift+0x28>
 800d31e:	4623      	mov	r3, r4
 800d320:	e7e1      	b.n	800d2e6 <rshift+0x68>

0800d322 <__hexdig_fun>:
 800d322:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d326:	2b09      	cmp	r3, #9
 800d328:	d802      	bhi.n	800d330 <__hexdig_fun+0xe>
 800d32a:	3820      	subs	r0, #32
 800d32c:	b2c0      	uxtb	r0, r0
 800d32e:	4770      	bx	lr
 800d330:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d334:	2b05      	cmp	r3, #5
 800d336:	d801      	bhi.n	800d33c <__hexdig_fun+0x1a>
 800d338:	3847      	subs	r0, #71	; 0x47
 800d33a:	e7f7      	b.n	800d32c <__hexdig_fun+0xa>
 800d33c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d340:	2b05      	cmp	r3, #5
 800d342:	d801      	bhi.n	800d348 <__hexdig_fun+0x26>
 800d344:	3827      	subs	r0, #39	; 0x27
 800d346:	e7f1      	b.n	800d32c <__hexdig_fun+0xa>
 800d348:	2000      	movs	r0, #0
 800d34a:	4770      	bx	lr

0800d34c <__gethex>:
 800d34c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d350:	ed2d 8b02 	vpush	{d8}
 800d354:	b089      	sub	sp, #36	; 0x24
 800d356:	ee08 0a10 	vmov	s16, r0
 800d35a:	9304      	str	r3, [sp, #16]
 800d35c:	4bb4      	ldr	r3, [pc, #720]	; (800d630 <__gethex+0x2e4>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	9301      	str	r3, [sp, #4]
 800d362:	4618      	mov	r0, r3
 800d364:	468b      	mov	fp, r1
 800d366:	4690      	mov	r8, r2
 800d368:	f7f2 ff42 	bl	80001f0 <strlen>
 800d36c:	9b01      	ldr	r3, [sp, #4]
 800d36e:	f8db 2000 	ldr.w	r2, [fp]
 800d372:	4403      	add	r3, r0
 800d374:	4682      	mov	sl, r0
 800d376:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d37a:	9305      	str	r3, [sp, #20]
 800d37c:	1c93      	adds	r3, r2, #2
 800d37e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d382:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d386:	32fe      	adds	r2, #254	; 0xfe
 800d388:	18d1      	adds	r1, r2, r3
 800d38a:	461f      	mov	r7, r3
 800d38c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d390:	9100      	str	r1, [sp, #0]
 800d392:	2830      	cmp	r0, #48	; 0x30
 800d394:	d0f8      	beq.n	800d388 <__gethex+0x3c>
 800d396:	f7ff ffc4 	bl	800d322 <__hexdig_fun>
 800d39a:	4604      	mov	r4, r0
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d13a      	bne.n	800d416 <__gethex+0xca>
 800d3a0:	9901      	ldr	r1, [sp, #4]
 800d3a2:	4652      	mov	r2, sl
 800d3a4:	4638      	mov	r0, r7
 800d3a6:	f001 fae6 	bl	800e976 <strncmp>
 800d3aa:	4605      	mov	r5, r0
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d168      	bne.n	800d482 <__gethex+0x136>
 800d3b0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d3b4:	eb07 060a 	add.w	r6, r7, sl
 800d3b8:	f7ff ffb3 	bl	800d322 <__hexdig_fun>
 800d3bc:	2800      	cmp	r0, #0
 800d3be:	d062      	beq.n	800d486 <__gethex+0x13a>
 800d3c0:	4633      	mov	r3, r6
 800d3c2:	7818      	ldrb	r0, [r3, #0]
 800d3c4:	2830      	cmp	r0, #48	; 0x30
 800d3c6:	461f      	mov	r7, r3
 800d3c8:	f103 0301 	add.w	r3, r3, #1
 800d3cc:	d0f9      	beq.n	800d3c2 <__gethex+0x76>
 800d3ce:	f7ff ffa8 	bl	800d322 <__hexdig_fun>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	fab0 f480 	clz	r4, r0
 800d3d8:	0964      	lsrs	r4, r4, #5
 800d3da:	4635      	mov	r5, r6
 800d3dc:	9300      	str	r3, [sp, #0]
 800d3de:	463a      	mov	r2, r7
 800d3e0:	4616      	mov	r6, r2
 800d3e2:	3201      	adds	r2, #1
 800d3e4:	7830      	ldrb	r0, [r6, #0]
 800d3e6:	f7ff ff9c 	bl	800d322 <__hexdig_fun>
 800d3ea:	2800      	cmp	r0, #0
 800d3ec:	d1f8      	bne.n	800d3e0 <__gethex+0x94>
 800d3ee:	9901      	ldr	r1, [sp, #4]
 800d3f0:	4652      	mov	r2, sl
 800d3f2:	4630      	mov	r0, r6
 800d3f4:	f001 fabf 	bl	800e976 <strncmp>
 800d3f8:	b980      	cbnz	r0, 800d41c <__gethex+0xd0>
 800d3fa:	b94d      	cbnz	r5, 800d410 <__gethex+0xc4>
 800d3fc:	eb06 050a 	add.w	r5, r6, sl
 800d400:	462a      	mov	r2, r5
 800d402:	4616      	mov	r6, r2
 800d404:	3201      	adds	r2, #1
 800d406:	7830      	ldrb	r0, [r6, #0]
 800d408:	f7ff ff8b 	bl	800d322 <__hexdig_fun>
 800d40c:	2800      	cmp	r0, #0
 800d40e:	d1f8      	bne.n	800d402 <__gethex+0xb6>
 800d410:	1bad      	subs	r5, r5, r6
 800d412:	00ad      	lsls	r5, r5, #2
 800d414:	e004      	b.n	800d420 <__gethex+0xd4>
 800d416:	2400      	movs	r4, #0
 800d418:	4625      	mov	r5, r4
 800d41a:	e7e0      	b.n	800d3de <__gethex+0x92>
 800d41c:	2d00      	cmp	r5, #0
 800d41e:	d1f7      	bne.n	800d410 <__gethex+0xc4>
 800d420:	7833      	ldrb	r3, [r6, #0]
 800d422:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d426:	2b50      	cmp	r3, #80	; 0x50
 800d428:	d13b      	bne.n	800d4a2 <__gethex+0x156>
 800d42a:	7873      	ldrb	r3, [r6, #1]
 800d42c:	2b2b      	cmp	r3, #43	; 0x2b
 800d42e:	d02c      	beq.n	800d48a <__gethex+0x13e>
 800d430:	2b2d      	cmp	r3, #45	; 0x2d
 800d432:	d02e      	beq.n	800d492 <__gethex+0x146>
 800d434:	1c71      	adds	r1, r6, #1
 800d436:	f04f 0900 	mov.w	r9, #0
 800d43a:	7808      	ldrb	r0, [r1, #0]
 800d43c:	f7ff ff71 	bl	800d322 <__hexdig_fun>
 800d440:	1e43      	subs	r3, r0, #1
 800d442:	b2db      	uxtb	r3, r3
 800d444:	2b18      	cmp	r3, #24
 800d446:	d82c      	bhi.n	800d4a2 <__gethex+0x156>
 800d448:	f1a0 0210 	sub.w	r2, r0, #16
 800d44c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d450:	f7ff ff67 	bl	800d322 <__hexdig_fun>
 800d454:	1e43      	subs	r3, r0, #1
 800d456:	b2db      	uxtb	r3, r3
 800d458:	2b18      	cmp	r3, #24
 800d45a:	d91d      	bls.n	800d498 <__gethex+0x14c>
 800d45c:	f1b9 0f00 	cmp.w	r9, #0
 800d460:	d000      	beq.n	800d464 <__gethex+0x118>
 800d462:	4252      	negs	r2, r2
 800d464:	4415      	add	r5, r2
 800d466:	f8cb 1000 	str.w	r1, [fp]
 800d46a:	b1e4      	cbz	r4, 800d4a6 <__gethex+0x15a>
 800d46c:	9b00      	ldr	r3, [sp, #0]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	bf14      	ite	ne
 800d472:	2700      	movne	r7, #0
 800d474:	2706      	moveq	r7, #6
 800d476:	4638      	mov	r0, r7
 800d478:	b009      	add	sp, #36	; 0x24
 800d47a:	ecbd 8b02 	vpop	{d8}
 800d47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d482:	463e      	mov	r6, r7
 800d484:	4625      	mov	r5, r4
 800d486:	2401      	movs	r4, #1
 800d488:	e7ca      	b.n	800d420 <__gethex+0xd4>
 800d48a:	f04f 0900 	mov.w	r9, #0
 800d48e:	1cb1      	adds	r1, r6, #2
 800d490:	e7d3      	b.n	800d43a <__gethex+0xee>
 800d492:	f04f 0901 	mov.w	r9, #1
 800d496:	e7fa      	b.n	800d48e <__gethex+0x142>
 800d498:	230a      	movs	r3, #10
 800d49a:	fb03 0202 	mla	r2, r3, r2, r0
 800d49e:	3a10      	subs	r2, #16
 800d4a0:	e7d4      	b.n	800d44c <__gethex+0x100>
 800d4a2:	4631      	mov	r1, r6
 800d4a4:	e7df      	b.n	800d466 <__gethex+0x11a>
 800d4a6:	1bf3      	subs	r3, r6, r7
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	2b07      	cmp	r3, #7
 800d4ae:	dc0b      	bgt.n	800d4c8 <__gethex+0x17c>
 800d4b0:	ee18 0a10 	vmov	r0, s16
 800d4b4:	f000 fa86 	bl	800d9c4 <_Balloc>
 800d4b8:	4604      	mov	r4, r0
 800d4ba:	b940      	cbnz	r0, 800d4ce <__gethex+0x182>
 800d4bc:	4b5d      	ldr	r3, [pc, #372]	; (800d634 <__gethex+0x2e8>)
 800d4be:	4602      	mov	r2, r0
 800d4c0:	21de      	movs	r1, #222	; 0xde
 800d4c2:	485d      	ldr	r0, [pc, #372]	; (800d638 <__gethex+0x2ec>)
 800d4c4:	f001 fb4c 	bl	800eb60 <__assert_func>
 800d4c8:	3101      	adds	r1, #1
 800d4ca:	105b      	asrs	r3, r3, #1
 800d4cc:	e7ee      	b.n	800d4ac <__gethex+0x160>
 800d4ce:	f100 0914 	add.w	r9, r0, #20
 800d4d2:	f04f 0b00 	mov.w	fp, #0
 800d4d6:	f1ca 0301 	rsb	r3, sl, #1
 800d4da:	f8cd 9008 	str.w	r9, [sp, #8]
 800d4de:	f8cd b000 	str.w	fp, [sp]
 800d4e2:	9306      	str	r3, [sp, #24]
 800d4e4:	42b7      	cmp	r7, r6
 800d4e6:	d340      	bcc.n	800d56a <__gethex+0x21e>
 800d4e8:	9802      	ldr	r0, [sp, #8]
 800d4ea:	9b00      	ldr	r3, [sp, #0]
 800d4ec:	f840 3b04 	str.w	r3, [r0], #4
 800d4f0:	eba0 0009 	sub.w	r0, r0, r9
 800d4f4:	1080      	asrs	r0, r0, #2
 800d4f6:	0146      	lsls	r6, r0, #5
 800d4f8:	6120      	str	r0, [r4, #16]
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f000 fb54 	bl	800dba8 <__hi0bits>
 800d500:	1a30      	subs	r0, r6, r0
 800d502:	f8d8 6000 	ldr.w	r6, [r8]
 800d506:	42b0      	cmp	r0, r6
 800d508:	dd63      	ble.n	800d5d2 <__gethex+0x286>
 800d50a:	1b87      	subs	r7, r0, r6
 800d50c:	4639      	mov	r1, r7
 800d50e:	4620      	mov	r0, r4
 800d510:	f000 fef8 	bl	800e304 <__any_on>
 800d514:	4682      	mov	sl, r0
 800d516:	b1a8      	cbz	r0, 800d544 <__gethex+0x1f8>
 800d518:	1e7b      	subs	r3, r7, #1
 800d51a:	1159      	asrs	r1, r3, #5
 800d51c:	f003 021f 	and.w	r2, r3, #31
 800d520:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d524:	f04f 0a01 	mov.w	sl, #1
 800d528:	fa0a f202 	lsl.w	r2, sl, r2
 800d52c:	420a      	tst	r2, r1
 800d52e:	d009      	beq.n	800d544 <__gethex+0x1f8>
 800d530:	4553      	cmp	r3, sl
 800d532:	dd05      	ble.n	800d540 <__gethex+0x1f4>
 800d534:	1eb9      	subs	r1, r7, #2
 800d536:	4620      	mov	r0, r4
 800d538:	f000 fee4 	bl	800e304 <__any_on>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d145      	bne.n	800d5cc <__gethex+0x280>
 800d540:	f04f 0a02 	mov.w	sl, #2
 800d544:	4639      	mov	r1, r7
 800d546:	4620      	mov	r0, r4
 800d548:	f7ff fe99 	bl	800d27e <rshift>
 800d54c:	443d      	add	r5, r7
 800d54e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d552:	42ab      	cmp	r3, r5
 800d554:	da4c      	bge.n	800d5f0 <__gethex+0x2a4>
 800d556:	ee18 0a10 	vmov	r0, s16
 800d55a:	4621      	mov	r1, r4
 800d55c:	f000 fa72 	bl	800da44 <_Bfree>
 800d560:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d562:	2300      	movs	r3, #0
 800d564:	6013      	str	r3, [r2, #0]
 800d566:	27a3      	movs	r7, #163	; 0xa3
 800d568:	e785      	b.n	800d476 <__gethex+0x12a>
 800d56a:	1e73      	subs	r3, r6, #1
 800d56c:	9a05      	ldr	r2, [sp, #20]
 800d56e:	9303      	str	r3, [sp, #12]
 800d570:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d574:	4293      	cmp	r3, r2
 800d576:	d019      	beq.n	800d5ac <__gethex+0x260>
 800d578:	f1bb 0f20 	cmp.w	fp, #32
 800d57c:	d107      	bne.n	800d58e <__gethex+0x242>
 800d57e:	9b02      	ldr	r3, [sp, #8]
 800d580:	9a00      	ldr	r2, [sp, #0]
 800d582:	f843 2b04 	str.w	r2, [r3], #4
 800d586:	9302      	str	r3, [sp, #8]
 800d588:	2300      	movs	r3, #0
 800d58a:	9300      	str	r3, [sp, #0]
 800d58c:	469b      	mov	fp, r3
 800d58e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d592:	f7ff fec6 	bl	800d322 <__hexdig_fun>
 800d596:	9b00      	ldr	r3, [sp, #0]
 800d598:	f000 000f 	and.w	r0, r0, #15
 800d59c:	fa00 f00b 	lsl.w	r0, r0, fp
 800d5a0:	4303      	orrs	r3, r0
 800d5a2:	9300      	str	r3, [sp, #0]
 800d5a4:	f10b 0b04 	add.w	fp, fp, #4
 800d5a8:	9b03      	ldr	r3, [sp, #12]
 800d5aa:	e00d      	b.n	800d5c8 <__gethex+0x27c>
 800d5ac:	9b03      	ldr	r3, [sp, #12]
 800d5ae:	9a06      	ldr	r2, [sp, #24]
 800d5b0:	4413      	add	r3, r2
 800d5b2:	42bb      	cmp	r3, r7
 800d5b4:	d3e0      	bcc.n	800d578 <__gethex+0x22c>
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	9901      	ldr	r1, [sp, #4]
 800d5ba:	9307      	str	r3, [sp, #28]
 800d5bc:	4652      	mov	r2, sl
 800d5be:	f001 f9da 	bl	800e976 <strncmp>
 800d5c2:	9b07      	ldr	r3, [sp, #28]
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	d1d7      	bne.n	800d578 <__gethex+0x22c>
 800d5c8:	461e      	mov	r6, r3
 800d5ca:	e78b      	b.n	800d4e4 <__gethex+0x198>
 800d5cc:	f04f 0a03 	mov.w	sl, #3
 800d5d0:	e7b8      	b.n	800d544 <__gethex+0x1f8>
 800d5d2:	da0a      	bge.n	800d5ea <__gethex+0x29e>
 800d5d4:	1a37      	subs	r7, r6, r0
 800d5d6:	4621      	mov	r1, r4
 800d5d8:	ee18 0a10 	vmov	r0, s16
 800d5dc:	463a      	mov	r2, r7
 800d5de:	f000 fc4d 	bl	800de7c <__lshift>
 800d5e2:	1bed      	subs	r5, r5, r7
 800d5e4:	4604      	mov	r4, r0
 800d5e6:	f100 0914 	add.w	r9, r0, #20
 800d5ea:	f04f 0a00 	mov.w	sl, #0
 800d5ee:	e7ae      	b.n	800d54e <__gethex+0x202>
 800d5f0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d5f4:	42a8      	cmp	r0, r5
 800d5f6:	dd72      	ble.n	800d6de <__gethex+0x392>
 800d5f8:	1b45      	subs	r5, r0, r5
 800d5fa:	42ae      	cmp	r6, r5
 800d5fc:	dc36      	bgt.n	800d66c <__gethex+0x320>
 800d5fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d602:	2b02      	cmp	r3, #2
 800d604:	d02a      	beq.n	800d65c <__gethex+0x310>
 800d606:	2b03      	cmp	r3, #3
 800d608:	d02c      	beq.n	800d664 <__gethex+0x318>
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d11c      	bne.n	800d648 <__gethex+0x2fc>
 800d60e:	42ae      	cmp	r6, r5
 800d610:	d11a      	bne.n	800d648 <__gethex+0x2fc>
 800d612:	2e01      	cmp	r6, #1
 800d614:	d112      	bne.n	800d63c <__gethex+0x2f0>
 800d616:	9a04      	ldr	r2, [sp, #16]
 800d618:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d61c:	6013      	str	r3, [r2, #0]
 800d61e:	2301      	movs	r3, #1
 800d620:	6123      	str	r3, [r4, #16]
 800d622:	f8c9 3000 	str.w	r3, [r9]
 800d626:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d628:	2762      	movs	r7, #98	; 0x62
 800d62a:	601c      	str	r4, [r3, #0]
 800d62c:	e723      	b.n	800d476 <__gethex+0x12a>
 800d62e:	bf00      	nop
 800d630:	0800f324 	.word	0x0800f324
 800d634:	0800f248 	.word	0x0800f248
 800d638:	0800f2bc 	.word	0x0800f2bc
 800d63c:	1e71      	subs	r1, r6, #1
 800d63e:	4620      	mov	r0, r4
 800d640:	f000 fe60 	bl	800e304 <__any_on>
 800d644:	2800      	cmp	r0, #0
 800d646:	d1e6      	bne.n	800d616 <__gethex+0x2ca>
 800d648:	ee18 0a10 	vmov	r0, s16
 800d64c:	4621      	mov	r1, r4
 800d64e:	f000 f9f9 	bl	800da44 <_Bfree>
 800d652:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d654:	2300      	movs	r3, #0
 800d656:	6013      	str	r3, [r2, #0]
 800d658:	2750      	movs	r7, #80	; 0x50
 800d65a:	e70c      	b.n	800d476 <__gethex+0x12a>
 800d65c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d1f2      	bne.n	800d648 <__gethex+0x2fc>
 800d662:	e7d8      	b.n	800d616 <__gethex+0x2ca>
 800d664:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d666:	2b00      	cmp	r3, #0
 800d668:	d1d5      	bne.n	800d616 <__gethex+0x2ca>
 800d66a:	e7ed      	b.n	800d648 <__gethex+0x2fc>
 800d66c:	1e6f      	subs	r7, r5, #1
 800d66e:	f1ba 0f00 	cmp.w	sl, #0
 800d672:	d131      	bne.n	800d6d8 <__gethex+0x38c>
 800d674:	b127      	cbz	r7, 800d680 <__gethex+0x334>
 800d676:	4639      	mov	r1, r7
 800d678:	4620      	mov	r0, r4
 800d67a:	f000 fe43 	bl	800e304 <__any_on>
 800d67e:	4682      	mov	sl, r0
 800d680:	117b      	asrs	r3, r7, #5
 800d682:	2101      	movs	r1, #1
 800d684:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d688:	f007 071f 	and.w	r7, r7, #31
 800d68c:	fa01 f707 	lsl.w	r7, r1, r7
 800d690:	421f      	tst	r7, r3
 800d692:	4629      	mov	r1, r5
 800d694:	4620      	mov	r0, r4
 800d696:	bf18      	it	ne
 800d698:	f04a 0a02 	orrne.w	sl, sl, #2
 800d69c:	1b76      	subs	r6, r6, r5
 800d69e:	f7ff fdee 	bl	800d27e <rshift>
 800d6a2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d6a6:	2702      	movs	r7, #2
 800d6a8:	f1ba 0f00 	cmp.w	sl, #0
 800d6ac:	d048      	beq.n	800d740 <__gethex+0x3f4>
 800d6ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6b2:	2b02      	cmp	r3, #2
 800d6b4:	d015      	beq.n	800d6e2 <__gethex+0x396>
 800d6b6:	2b03      	cmp	r3, #3
 800d6b8:	d017      	beq.n	800d6ea <__gethex+0x39e>
 800d6ba:	2b01      	cmp	r3, #1
 800d6bc:	d109      	bne.n	800d6d2 <__gethex+0x386>
 800d6be:	f01a 0f02 	tst.w	sl, #2
 800d6c2:	d006      	beq.n	800d6d2 <__gethex+0x386>
 800d6c4:	f8d9 0000 	ldr.w	r0, [r9]
 800d6c8:	ea4a 0a00 	orr.w	sl, sl, r0
 800d6cc:	f01a 0f01 	tst.w	sl, #1
 800d6d0:	d10e      	bne.n	800d6f0 <__gethex+0x3a4>
 800d6d2:	f047 0710 	orr.w	r7, r7, #16
 800d6d6:	e033      	b.n	800d740 <__gethex+0x3f4>
 800d6d8:	f04f 0a01 	mov.w	sl, #1
 800d6dc:	e7d0      	b.n	800d680 <__gethex+0x334>
 800d6de:	2701      	movs	r7, #1
 800d6e0:	e7e2      	b.n	800d6a8 <__gethex+0x35c>
 800d6e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d6e4:	f1c3 0301 	rsb	r3, r3, #1
 800d6e8:	9315      	str	r3, [sp, #84]	; 0x54
 800d6ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d0f0      	beq.n	800d6d2 <__gethex+0x386>
 800d6f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d6f4:	f104 0314 	add.w	r3, r4, #20
 800d6f8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d6fc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d700:	f04f 0c00 	mov.w	ip, #0
 800d704:	4618      	mov	r0, r3
 800d706:	f853 2b04 	ldr.w	r2, [r3], #4
 800d70a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d70e:	d01c      	beq.n	800d74a <__gethex+0x3fe>
 800d710:	3201      	adds	r2, #1
 800d712:	6002      	str	r2, [r0, #0]
 800d714:	2f02      	cmp	r7, #2
 800d716:	f104 0314 	add.w	r3, r4, #20
 800d71a:	d13f      	bne.n	800d79c <__gethex+0x450>
 800d71c:	f8d8 2000 	ldr.w	r2, [r8]
 800d720:	3a01      	subs	r2, #1
 800d722:	42b2      	cmp	r2, r6
 800d724:	d10a      	bne.n	800d73c <__gethex+0x3f0>
 800d726:	1171      	asrs	r1, r6, #5
 800d728:	2201      	movs	r2, #1
 800d72a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d72e:	f006 061f 	and.w	r6, r6, #31
 800d732:	fa02 f606 	lsl.w	r6, r2, r6
 800d736:	421e      	tst	r6, r3
 800d738:	bf18      	it	ne
 800d73a:	4617      	movne	r7, r2
 800d73c:	f047 0720 	orr.w	r7, r7, #32
 800d740:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d742:	601c      	str	r4, [r3, #0]
 800d744:	9b04      	ldr	r3, [sp, #16]
 800d746:	601d      	str	r5, [r3, #0]
 800d748:	e695      	b.n	800d476 <__gethex+0x12a>
 800d74a:	4299      	cmp	r1, r3
 800d74c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d750:	d8d8      	bhi.n	800d704 <__gethex+0x3b8>
 800d752:	68a3      	ldr	r3, [r4, #8]
 800d754:	459b      	cmp	fp, r3
 800d756:	db19      	blt.n	800d78c <__gethex+0x440>
 800d758:	6861      	ldr	r1, [r4, #4]
 800d75a:	ee18 0a10 	vmov	r0, s16
 800d75e:	3101      	adds	r1, #1
 800d760:	f000 f930 	bl	800d9c4 <_Balloc>
 800d764:	4681      	mov	r9, r0
 800d766:	b918      	cbnz	r0, 800d770 <__gethex+0x424>
 800d768:	4b1a      	ldr	r3, [pc, #104]	; (800d7d4 <__gethex+0x488>)
 800d76a:	4602      	mov	r2, r0
 800d76c:	2184      	movs	r1, #132	; 0x84
 800d76e:	e6a8      	b.n	800d4c2 <__gethex+0x176>
 800d770:	6922      	ldr	r2, [r4, #16]
 800d772:	3202      	adds	r2, #2
 800d774:	f104 010c 	add.w	r1, r4, #12
 800d778:	0092      	lsls	r2, r2, #2
 800d77a:	300c      	adds	r0, #12
 800d77c:	f000 f907 	bl	800d98e <memcpy>
 800d780:	4621      	mov	r1, r4
 800d782:	ee18 0a10 	vmov	r0, s16
 800d786:	f000 f95d 	bl	800da44 <_Bfree>
 800d78a:	464c      	mov	r4, r9
 800d78c:	6923      	ldr	r3, [r4, #16]
 800d78e:	1c5a      	adds	r2, r3, #1
 800d790:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d794:	6122      	str	r2, [r4, #16]
 800d796:	2201      	movs	r2, #1
 800d798:	615a      	str	r2, [r3, #20]
 800d79a:	e7bb      	b.n	800d714 <__gethex+0x3c8>
 800d79c:	6922      	ldr	r2, [r4, #16]
 800d79e:	455a      	cmp	r2, fp
 800d7a0:	dd0b      	ble.n	800d7ba <__gethex+0x46e>
 800d7a2:	2101      	movs	r1, #1
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	f7ff fd6a 	bl	800d27e <rshift>
 800d7aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d7ae:	3501      	adds	r5, #1
 800d7b0:	42ab      	cmp	r3, r5
 800d7b2:	f6ff aed0 	blt.w	800d556 <__gethex+0x20a>
 800d7b6:	2701      	movs	r7, #1
 800d7b8:	e7c0      	b.n	800d73c <__gethex+0x3f0>
 800d7ba:	f016 061f 	ands.w	r6, r6, #31
 800d7be:	d0fa      	beq.n	800d7b6 <__gethex+0x46a>
 800d7c0:	4453      	add	r3, sl
 800d7c2:	f1c6 0620 	rsb	r6, r6, #32
 800d7c6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d7ca:	f000 f9ed 	bl	800dba8 <__hi0bits>
 800d7ce:	42b0      	cmp	r0, r6
 800d7d0:	dbe7      	blt.n	800d7a2 <__gethex+0x456>
 800d7d2:	e7f0      	b.n	800d7b6 <__gethex+0x46a>
 800d7d4:	0800f248 	.word	0x0800f248

0800d7d8 <L_shift>:
 800d7d8:	f1c2 0208 	rsb	r2, r2, #8
 800d7dc:	0092      	lsls	r2, r2, #2
 800d7de:	b570      	push	{r4, r5, r6, lr}
 800d7e0:	f1c2 0620 	rsb	r6, r2, #32
 800d7e4:	6843      	ldr	r3, [r0, #4]
 800d7e6:	6804      	ldr	r4, [r0, #0]
 800d7e8:	fa03 f506 	lsl.w	r5, r3, r6
 800d7ec:	432c      	orrs	r4, r5
 800d7ee:	40d3      	lsrs	r3, r2
 800d7f0:	6004      	str	r4, [r0, #0]
 800d7f2:	f840 3f04 	str.w	r3, [r0, #4]!
 800d7f6:	4288      	cmp	r0, r1
 800d7f8:	d3f4      	bcc.n	800d7e4 <L_shift+0xc>
 800d7fa:	bd70      	pop	{r4, r5, r6, pc}

0800d7fc <__match>:
 800d7fc:	b530      	push	{r4, r5, lr}
 800d7fe:	6803      	ldr	r3, [r0, #0]
 800d800:	3301      	adds	r3, #1
 800d802:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d806:	b914      	cbnz	r4, 800d80e <__match+0x12>
 800d808:	6003      	str	r3, [r0, #0]
 800d80a:	2001      	movs	r0, #1
 800d80c:	bd30      	pop	{r4, r5, pc}
 800d80e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d812:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d816:	2d19      	cmp	r5, #25
 800d818:	bf98      	it	ls
 800d81a:	3220      	addls	r2, #32
 800d81c:	42a2      	cmp	r2, r4
 800d81e:	d0f0      	beq.n	800d802 <__match+0x6>
 800d820:	2000      	movs	r0, #0
 800d822:	e7f3      	b.n	800d80c <__match+0x10>

0800d824 <__hexnan>:
 800d824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d828:	680b      	ldr	r3, [r1, #0]
 800d82a:	115e      	asrs	r6, r3, #5
 800d82c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d830:	f013 031f 	ands.w	r3, r3, #31
 800d834:	b087      	sub	sp, #28
 800d836:	bf18      	it	ne
 800d838:	3604      	addne	r6, #4
 800d83a:	2500      	movs	r5, #0
 800d83c:	1f37      	subs	r7, r6, #4
 800d83e:	4690      	mov	r8, r2
 800d840:	6802      	ldr	r2, [r0, #0]
 800d842:	9301      	str	r3, [sp, #4]
 800d844:	4682      	mov	sl, r0
 800d846:	f846 5c04 	str.w	r5, [r6, #-4]
 800d84a:	46b9      	mov	r9, r7
 800d84c:	463c      	mov	r4, r7
 800d84e:	9502      	str	r5, [sp, #8]
 800d850:	46ab      	mov	fp, r5
 800d852:	7851      	ldrb	r1, [r2, #1]
 800d854:	1c53      	adds	r3, r2, #1
 800d856:	9303      	str	r3, [sp, #12]
 800d858:	b341      	cbz	r1, 800d8ac <__hexnan+0x88>
 800d85a:	4608      	mov	r0, r1
 800d85c:	9205      	str	r2, [sp, #20]
 800d85e:	9104      	str	r1, [sp, #16]
 800d860:	f7ff fd5f 	bl	800d322 <__hexdig_fun>
 800d864:	2800      	cmp	r0, #0
 800d866:	d14f      	bne.n	800d908 <__hexnan+0xe4>
 800d868:	9904      	ldr	r1, [sp, #16]
 800d86a:	9a05      	ldr	r2, [sp, #20]
 800d86c:	2920      	cmp	r1, #32
 800d86e:	d818      	bhi.n	800d8a2 <__hexnan+0x7e>
 800d870:	9b02      	ldr	r3, [sp, #8]
 800d872:	459b      	cmp	fp, r3
 800d874:	dd13      	ble.n	800d89e <__hexnan+0x7a>
 800d876:	454c      	cmp	r4, r9
 800d878:	d206      	bcs.n	800d888 <__hexnan+0x64>
 800d87a:	2d07      	cmp	r5, #7
 800d87c:	dc04      	bgt.n	800d888 <__hexnan+0x64>
 800d87e:	462a      	mov	r2, r5
 800d880:	4649      	mov	r1, r9
 800d882:	4620      	mov	r0, r4
 800d884:	f7ff ffa8 	bl	800d7d8 <L_shift>
 800d888:	4544      	cmp	r4, r8
 800d88a:	d950      	bls.n	800d92e <__hexnan+0x10a>
 800d88c:	2300      	movs	r3, #0
 800d88e:	f1a4 0904 	sub.w	r9, r4, #4
 800d892:	f844 3c04 	str.w	r3, [r4, #-4]
 800d896:	f8cd b008 	str.w	fp, [sp, #8]
 800d89a:	464c      	mov	r4, r9
 800d89c:	461d      	mov	r5, r3
 800d89e:	9a03      	ldr	r2, [sp, #12]
 800d8a0:	e7d7      	b.n	800d852 <__hexnan+0x2e>
 800d8a2:	2929      	cmp	r1, #41	; 0x29
 800d8a4:	d156      	bne.n	800d954 <__hexnan+0x130>
 800d8a6:	3202      	adds	r2, #2
 800d8a8:	f8ca 2000 	str.w	r2, [sl]
 800d8ac:	f1bb 0f00 	cmp.w	fp, #0
 800d8b0:	d050      	beq.n	800d954 <__hexnan+0x130>
 800d8b2:	454c      	cmp	r4, r9
 800d8b4:	d206      	bcs.n	800d8c4 <__hexnan+0xa0>
 800d8b6:	2d07      	cmp	r5, #7
 800d8b8:	dc04      	bgt.n	800d8c4 <__hexnan+0xa0>
 800d8ba:	462a      	mov	r2, r5
 800d8bc:	4649      	mov	r1, r9
 800d8be:	4620      	mov	r0, r4
 800d8c0:	f7ff ff8a 	bl	800d7d8 <L_shift>
 800d8c4:	4544      	cmp	r4, r8
 800d8c6:	d934      	bls.n	800d932 <__hexnan+0x10e>
 800d8c8:	f1a8 0204 	sub.w	r2, r8, #4
 800d8cc:	4623      	mov	r3, r4
 800d8ce:	f853 1b04 	ldr.w	r1, [r3], #4
 800d8d2:	f842 1f04 	str.w	r1, [r2, #4]!
 800d8d6:	429f      	cmp	r7, r3
 800d8d8:	d2f9      	bcs.n	800d8ce <__hexnan+0xaa>
 800d8da:	1b3b      	subs	r3, r7, r4
 800d8dc:	f023 0303 	bic.w	r3, r3, #3
 800d8e0:	3304      	adds	r3, #4
 800d8e2:	3401      	adds	r4, #1
 800d8e4:	3e03      	subs	r6, #3
 800d8e6:	42b4      	cmp	r4, r6
 800d8e8:	bf88      	it	hi
 800d8ea:	2304      	movhi	r3, #4
 800d8ec:	4443      	add	r3, r8
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	f843 2b04 	str.w	r2, [r3], #4
 800d8f4:	429f      	cmp	r7, r3
 800d8f6:	d2fb      	bcs.n	800d8f0 <__hexnan+0xcc>
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	b91b      	cbnz	r3, 800d904 <__hexnan+0xe0>
 800d8fc:	4547      	cmp	r7, r8
 800d8fe:	d127      	bne.n	800d950 <__hexnan+0x12c>
 800d900:	2301      	movs	r3, #1
 800d902:	603b      	str	r3, [r7, #0]
 800d904:	2005      	movs	r0, #5
 800d906:	e026      	b.n	800d956 <__hexnan+0x132>
 800d908:	3501      	adds	r5, #1
 800d90a:	2d08      	cmp	r5, #8
 800d90c:	f10b 0b01 	add.w	fp, fp, #1
 800d910:	dd06      	ble.n	800d920 <__hexnan+0xfc>
 800d912:	4544      	cmp	r4, r8
 800d914:	d9c3      	bls.n	800d89e <__hexnan+0x7a>
 800d916:	2300      	movs	r3, #0
 800d918:	f844 3c04 	str.w	r3, [r4, #-4]
 800d91c:	2501      	movs	r5, #1
 800d91e:	3c04      	subs	r4, #4
 800d920:	6822      	ldr	r2, [r4, #0]
 800d922:	f000 000f 	and.w	r0, r0, #15
 800d926:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d92a:	6022      	str	r2, [r4, #0]
 800d92c:	e7b7      	b.n	800d89e <__hexnan+0x7a>
 800d92e:	2508      	movs	r5, #8
 800d930:	e7b5      	b.n	800d89e <__hexnan+0x7a>
 800d932:	9b01      	ldr	r3, [sp, #4]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d0df      	beq.n	800d8f8 <__hexnan+0xd4>
 800d938:	f04f 32ff 	mov.w	r2, #4294967295
 800d93c:	f1c3 0320 	rsb	r3, r3, #32
 800d940:	fa22 f303 	lsr.w	r3, r2, r3
 800d944:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d948:	401a      	ands	r2, r3
 800d94a:	f846 2c04 	str.w	r2, [r6, #-4]
 800d94e:	e7d3      	b.n	800d8f8 <__hexnan+0xd4>
 800d950:	3f04      	subs	r7, #4
 800d952:	e7d1      	b.n	800d8f8 <__hexnan+0xd4>
 800d954:	2004      	movs	r0, #4
 800d956:	b007      	add	sp, #28
 800d958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d95c <_localeconv_r>:
 800d95c:	4800      	ldr	r0, [pc, #0]	; (800d960 <_localeconv_r+0x4>)
 800d95e:	4770      	bx	lr
 800d960:	20000638 	.word	0x20000638

0800d964 <__retarget_lock_init_recursive>:
 800d964:	4770      	bx	lr

0800d966 <__retarget_lock_acquire_recursive>:
 800d966:	4770      	bx	lr

0800d968 <__retarget_lock_release_recursive>:
 800d968:	4770      	bx	lr

0800d96a <__ascii_mbtowc>:
 800d96a:	b082      	sub	sp, #8
 800d96c:	b901      	cbnz	r1, 800d970 <__ascii_mbtowc+0x6>
 800d96e:	a901      	add	r1, sp, #4
 800d970:	b142      	cbz	r2, 800d984 <__ascii_mbtowc+0x1a>
 800d972:	b14b      	cbz	r3, 800d988 <__ascii_mbtowc+0x1e>
 800d974:	7813      	ldrb	r3, [r2, #0]
 800d976:	600b      	str	r3, [r1, #0]
 800d978:	7812      	ldrb	r2, [r2, #0]
 800d97a:	1e10      	subs	r0, r2, #0
 800d97c:	bf18      	it	ne
 800d97e:	2001      	movne	r0, #1
 800d980:	b002      	add	sp, #8
 800d982:	4770      	bx	lr
 800d984:	4610      	mov	r0, r2
 800d986:	e7fb      	b.n	800d980 <__ascii_mbtowc+0x16>
 800d988:	f06f 0001 	mvn.w	r0, #1
 800d98c:	e7f8      	b.n	800d980 <__ascii_mbtowc+0x16>

0800d98e <memcpy>:
 800d98e:	440a      	add	r2, r1
 800d990:	4291      	cmp	r1, r2
 800d992:	f100 33ff 	add.w	r3, r0, #4294967295
 800d996:	d100      	bne.n	800d99a <memcpy+0xc>
 800d998:	4770      	bx	lr
 800d99a:	b510      	push	{r4, lr}
 800d99c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9a4:	4291      	cmp	r1, r2
 800d9a6:	d1f9      	bne.n	800d99c <memcpy+0xe>
 800d9a8:	bd10      	pop	{r4, pc}
	...

0800d9ac <__malloc_lock>:
 800d9ac:	4801      	ldr	r0, [pc, #4]	; (800d9b4 <__malloc_lock+0x8>)
 800d9ae:	f7ff bfda 	b.w	800d966 <__retarget_lock_acquire_recursive>
 800d9b2:	bf00      	nop
 800d9b4:	200010ac 	.word	0x200010ac

0800d9b8 <__malloc_unlock>:
 800d9b8:	4801      	ldr	r0, [pc, #4]	; (800d9c0 <__malloc_unlock+0x8>)
 800d9ba:	f7ff bfd5 	b.w	800d968 <__retarget_lock_release_recursive>
 800d9be:	bf00      	nop
 800d9c0:	200010ac 	.word	0x200010ac

0800d9c4 <_Balloc>:
 800d9c4:	b570      	push	{r4, r5, r6, lr}
 800d9c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d9c8:	4604      	mov	r4, r0
 800d9ca:	460d      	mov	r5, r1
 800d9cc:	b976      	cbnz	r6, 800d9ec <_Balloc+0x28>
 800d9ce:	2010      	movs	r0, #16
 800d9d0:	f7fc fe78 	bl	800a6c4 <malloc>
 800d9d4:	4602      	mov	r2, r0
 800d9d6:	6260      	str	r0, [r4, #36]	; 0x24
 800d9d8:	b920      	cbnz	r0, 800d9e4 <_Balloc+0x20>
 800d9da:	4b18      	ldr	r3, [pc, #96]	; (800da3c <_Balloc+0x78>)
 800d9dc:	4818      	ldr	r0, [pc, #96]	; (800da40 <_Balloc+0x7c>)
 800d9de:	2166      	movs	r1, #102	; 0x66
 800d9e0:	f001 f8be 	bl	800eb60 <__assert_func>
 800d9e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9e8:	6006      	str	r6, [r0, #0]
 800d9ea:	60c6      	str	r6, [r0, #12]
 800d9ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d9ee:	68f3      	ldr	r3, [r6, #12]
 800d9f0:	b183      	cbz	r3, 800da14 <_Balloc+0x50>
 800d9f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9f4:	68db      	ldr	r3, [r3, #12]
 800d9f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d9fa:	b9b8      	cbnz	r0, 800da2c <_Balloc+0x68>
 800d9fc:	2101      	movs	r1, #1
 800d9fe:	fa01 f605 	lsl.w	r6, r1, r5
 800da02:	1d72      	adds	r2, r6, #5
 800da04:	0092      	lsls	r2, r2, #2
 800da06:	4620      	mov	r0, r4
 800da08:	f000 fc9d 	bl	800e346 <_calloc_r>
 800da0c:	b160      	cbz	r0, 800da28 <_Balloc+0x64>
 800da0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da12:	e00e      	b.n	800da32 <_Balloc+0x6e>
 800da14:	2221      	movs	r2, #33	; 0x21
 800da16:	2104      	movs	r1, #4
 800da18:	4620      	mov	r0, r4
 800da1a:	f000 fc94 	bl	800e346 <_calloc_r>
 800da1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da20:	60f0      	str	r0, [r6, #12]
 800da22:	68db      	ldr	r3, [r3, #12]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d1e4      	bne.n	800d9f2 <_Balloc+0x2e>
 800da28:	2000      	movs	r0, #0
 800da2a:	bd70      	pop	{r4, r5, r6, pc}
 800da2c:	6802      	ldr	r2, [r0, #0]
 800da2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800da32:	2300      	movs	r3, #0
 800da34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800da38:	e7f7      	b.n	800da2a <_Balloc+0x66>
 800da3a:	bf00      	nop
 800da3c:	0800f1d6 	.word	0x0800f1d6
 800da40:	0800f338 	.word	0x0800f338

0800da44 <_Bfree>:
 800da44:	b570      	push	{r4, r5, r6, lr}
 800da46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800da48:	4605      	mov	r5, r0
 800da4a:	460c      	mov	r4, r1
 800da4c:	b976      	cbnz	r6, 800da6c <_Bfree+0x28>
 800da4e:	2010      	movs	r0, #16
 800da50:	f7fc fe38 	bl	800a6c4 <malloc>
 800da54:	4602      	mov	r2, r0
 800da56:	6268      	str	r0, [r5, #36]	; 0x24
 800da58:	b920      	cbnz	r0, 800da64 <_Bfree+0x20>
 800da5a:	4b09      	ldr	r3, [pc, #36]	; (800da80 <_Bfree+0x3c>)
 800da5c:	4809      	ldr	r0, [pc, #36]	; (800da84 <_Bfree+0x40>)
 800da5e:	218a      	movs	r1, #138	; 0x8a
 800da60:	f001 f87e 	bl	800eb60 <__assert_func>
 800da64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da68:	6006      	str	r6, [r0, #0]
 800da6a:	60c6      	str	r6, [r0, #12]
 800da6c:	b13c      	cbz	r4, 800da7e <_Bfree+0x3a>
 800da6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800da70:	6862      	ldr	r2, [r4, #4]
 800da72:	68db      	ldr	r3, [r3, #12]
 800da74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800da78:	6021      	str	r1, [r4, #0]
 800da7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800da7e:	bd70      	pop	{r4, r5, r6, pc}
 800da80:	0800f1d6 	.word	0x0800f1d6
 800da84:	0800f338 	.word	0x0800f338

0800da88 <__multadd>:
 800da88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da8c:	690d      	ldr	r5, [r1, #16]
 800da8e:	4607      	mov	r7, r0
 800da90:	460c      	mov	r4, r1
 800da92:	461e      	mov	r6, r3
 800da94:	f101 0c14 	add.w	ip, r1, #20
 800da98:	2000      	movs	r0, #0
 800da9a:	f8dc 3000 	ldr.w	r3, [ip]
 800da9e:	b299      	uxth	r1, r3
 800daa0:	fb02 6101 	mla	r1, r2, r1, r6
 800daa4:	0c1e      	lsrs	r6, r3, #16
 800daa6:	0c0b      	lsrs	r3, r1, #16
 800daa8:	fb02 3306 	mla	r3, r2, r6, r3
 800daac:	b289      	uxth	r1, r1
 800daae:	3001      	adds	r0, #1
 800dab0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dab4:	4285      	cmp	r5, r0
 800dab6:	f84c 1b04 	str.w	r1, [ip], #4
 800daba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dabe:	dcec      	bgt.n	800da9a <__multadd+0x12>
 800dac0:	b30e      	cbz	r6, 800db06 <__multadd+0x7e>
 800dac2:	68a3      	ldr	r3, [r4, #8]
 800dac4:	42ab      	cmp	r3, r5
 800dac6:	dc19      	bgt.n	800dafc <__multadd+0x74>
 800dac8:	6861      	ldr	r1, [r4, #4]
 800daca:	4638      	mov	r0, r7
 800dacc:	3101      	adds	r1, #1
 800dace:	f7ff ff79 	bl	800d9c4 <_Balloc>
 800dad2:	4680      	mov	r8, r0
 800dad4:	b928      	cbnz	r0, 800dae2 <__multadd+0x5a>
 800dad6:	4602      	mov	r2, r0
 800dad8:	4b0c      	ldr	r3, [pc, #48]	; (800db0c <__multadd+0x84>)
 800dada:	480d      	ldr	r0, [pc, #52]	; (800db10 <__multadd+0x88>)
 800dadc:	21b5      	movs	r1, #181	; 0xb5
 800dade:	f001 f83f 	bl	800eb60 <__assert_func>
 800dae2:	6922      	ldr	r2, [r4, #16]
 800dae4:	3202      	adds	r2, #2
 800dae6:	f104 010c 	add.w	r1, r4, #12
 800daea:	0092      	lsls	r2, r2, #2
 800daec:	300c      	adds	r0, #12
 800daee:	f7ff ff4e 	bl	800d98e <memcpy>
 800daf2:	4621      	mov	r1, r4
 800daf4:	4638      	mov	r0, r7
 800daf6:	f7ff ffa5 	bl	800da44 <_Bfree>
 800dafa:	4644      	mov	r4, r8
 800dafc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db00:	3501      	adds	r5, #1
 800db02:	615e      	str	r6, [r3, #20]
 800db04:	6125      	str	r5, [r4, #16]
 800db06:	4620      	mov	r0, r4
 800db08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db0c:	0800f248 	.word	0x0800f248
 800db10:	0800f338 	.word	0x0800f338

0800db14 <__s2b>:
 800db14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db18:	460c      	mov	r4, r1
 800db1a:	4615      	mov	r5, r2
 800db1c:	461f      	mov	r7, r3
 800db1e:	2209      	movs	r2, #9
 800db20:	3308      	adds	r3, #8
 800db22:	4606      	mov	r6, r0
 800db24:	fb93 f3f2 	sdiv	r3, r3, r2
 800db28:	2100      	movs	r1, #0
 800db2a:	2201      	movs	r2, #1
 800db2c:	429a      	cmp	r2, r3
 800db2e:	db09      	blt.n	800db44 <__s2b+0x30>
 800db30:	4630      	mov	r0, r6
 800db32:	f7ff ff47 	bl	800d9c4 <_Balloc>
 800db36:	b940      	cbnz	r0, 800db4a <__s2b+0x36>
 800db38:	4602      	mov	r2, r0
 800db3a:	4b19      	ldr	r3, [pc, #100]	; (800dba0 <__s2b+0x8c>)
 800db3c:	4819      	ldr	r0, [pc, #100]	; (800dba4 <__s2b+0x90>)
 800db3e:	21ce      	movs	r1, #206	; 0xce
 800db40:	f001 f80e 	bl	800eb60 <__assert_func>
 800db44:	0052      	lsls	r2, r2, #1
 800db46:	3101      	adds	r1, #1
 800db48:	e7f0      	b.n	800db2c <__s2b+0x18>
 800db4a:	9b08      	ldr	r3, [sp, #32]
 800db4c:	6143      	str	r3, [r0, #20]
 800db4e:	2d09      	cmp	r5, #9
 800db50:	f04f 0301 	mov.w	r3, #1
 800db54:	6103      	str	r3, [r0, #16]
 800db56:	dd16      	ble.n	800db86 <__s2b+0x72>
 800db58:	f104 0909 	add.w	r9, r4, #9
 800db5c:	46c8      	mov	r8, r9
 800db5e:	442c      	add	r4, r5
 800db60:	f818 3b01 	ldrb.w	r3, [r8], #1
 800db64:	4601      	mov	r1, r0
 800db66:	3b30      	subs	r3, #48	; 0x30
 800db68:	220a      	movs	r2, #10
 800db6a:	4630      	mov	r0, r6
 800db6c:	f7ff ff8c 	bl	800da88 <__multadd>
 800db70:	45a0      	cmp	r8, r4
 800db72:	d1f5      	bne.n	800db60 <__s2b+0x4c>
 800db74:	f1a5 0408 	sub.w	r4, r5, #8
 800db78:	444c      	add	r4, r9
 800db7a:	1b2d      	subs	r5, r5, r4
 800db7c:	1963      	adds	r3, r4, r5
 800db7e:	42bb      	cmp	r3, r7
 800db80:	db04      	blt.n	800db8c <__s2b+0x78>
 800db82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db86:	340a      	adds	r4, #10
 800db88:	2509      	movs	r5, #9
 800db8a:	e7f6      	b.n	800db7a <__s2b+0x66>
 800db8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800db90:	4601      	mov	r1, r0
 800db92:	3b30      	subs	r3, #48	; 0x30
 800db94:	220a      	movs	r2, #10
 800db96:	4630      	mov	r0, r6
 800db98:	f7ff ff76 	bl	800da88 <__multadd>
 800db9c:	e7ee      	b.n	800db7c <__s2b+0x68>
 800db9e:	bf00      	nop
 800dba0:	0800f248 	.word	0x0800f248
 800dba4:	0800f338 	.word	0x0800f338

0800dba8 <__hi0bits>:
 800dba8:	0c03      	lsrs	r3, r0, #16
 800dbaa:	041b      	lsls	r3, r3, #16
 800dbac:	b9d3      	cbnz	r3, 800dbe4 <__hi0bits+0x3c>
 800dbae:	0400      	lsls	r0, r0, #16
 800dbb0:	2310      	movs	r3, #16
 800dbb2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dbb6:	bf04      	itt	eq
 800dbb8:	0200      	lsleq	r0, r0, #8
 800dbba:	3308      	addeq	r3, #8
 800dbbc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dbc0:	bf04      	itt	eq
 800dbc2:	0100      	lsleq	r0, r0, #4
 800dbc4:	3304      	addeq	r3, #4
 800dbc6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dbca:	bf04      	itt	eq
 800dbcc:	0080      	lsleq	r0, r0, #2
 800dbce:	3302      	addeq	r3, #2
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	db05      	blt.n	800dbe0 <__hi0bits+0x38>
 800dbd4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dbd8:	f103 0301 	add.w	r3, r3, #1
 800dbdc:	bf08      	it	eq
 800dbde:	2320      	moveq	r3, #32
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	4770      	bx	lr
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	e7e4      	b.n	800dbb2 <__hi0bits+0xa>

0800dbe8 <__lo0bits>:
 800dbe8:	6803      	ldr	r3, [r0, #0]
 800dbea:	f013 0207 	ands.w	r2, r3, #7
 800dbee:	4601      	mov	r1, r0
 800dbf0:	d00b      	beq.n	800dc0a <__lo0bits+0x22>
 800dbf2:	07da      	lsls	r2, r3, #31
 800dbf4:	d423      	bmi.n	800dc3e <__lo0bits+0x56>
 800dbf6:	0798      	lsls	r0, r3, #30
 800dbf8:	bf49      	itett	mi
 800dbfa:	085b      	lsrmi	r3, r3, #1
 800dbfc:	089b      	lsrpl	r3, r3, #2
 800dbfe:	2001      	movmi	r0, #1
 800dc00:	600b      	strmi	r3, [r1, #0]
 800dc02:	bf5c      	itt	pl
 800dc04:	600b      	strpl	r3, [r1, #0]
 800dc06:	2002      	movpl	r0, #2
 800dc08:	4770      	bx	lr
 800dc0a:	b298      	uxth	r0, r3
 800dc0c:	b9a8      	cbnz	r0, 800dc3a <__lo0bits+0x52>
 800dc0e:	0c1b      	lsrs	r3, r3, #16
 800dc10:	2010      	movs	r0, #16
 800dc12:	b2da      	uxtb	r2, r3
 800dc14:	b90a      	cbnz	r2, 800dc1a <__lo0bits+0x32>
 800dc16:	3008      	adds	r0, #8
 800dc18:	0a1b      	lsrs	r3, r3, #8
 800dc1a:	071a      	lsls	r2, r3, #28
 800dc1c:	bf04      	itt	eq
 800dc1e:	091b      	lsreq	r3, r3, #4
 800dc20:	3004      	addeq	r0, #4
 800dc22:	079a      	lsls	r2, r3, #30
 800dc24:	bf04      	itt	eq
 800dc26:	089b      	lsreq	r3, r3, #2
 800dc28:	3002      	addeq	r0, #2
 800dc2a:	07da      	lsls	r2, r3, #31
 800dc2c:	d403      	bmi.n	800dc36 <__lo0bits+0x4e>
 800dc2e:	085b      	lsrs	r3, r3, #1
 800dc30:	f100 0001 	add.w	r0, r0, #1
 800dc34:	d005      	beq.n	800dc42 <__lo0bits+0x5a>
 800dc36:	600b      	str	r3, [r1, #0]
 800dc38:	4770      	bx	lr
 800dc3a:	4610      	mov	r0, r2
 800dc3c:	e7e9      	b.n	800dc12 <__lo0bits+0x2a>
 800dc3e:	2000      	movs	r0, #0
 800dc40:	4770      	bx	lr
 800dc42:	2020      	movs	r0, #32
 800dc44:	4770      	bx	lr
	...

0800dc48 <__i2b>:
 800dc48:	b510      	push	{r4, lr}
 800dc4a:	460c      	mov	r4, r1
 800dc4c:	2101      	movs	r1, #1
 800dc4e:	f7ff feb9 	bl	800d9c4 <_Balloc>
 800dc52:	4602      	mov	r2, r0
 800dc54:	b928      	cbnz	r0, 800dc62 <__i2b+0x1a>
 800dc56:	4b05      	ldr	r3, [pc, #20]	; (800dc6c <__i2b+0x24>)
 800dc58:	4805      	ldr	r0, [pc, #20]	; (800dc70 <__i2b+0x28>)
 800dc5a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800dc5e:	f000 ff7f 	bl	800eb60 <__assert_func>
 800dc62:	2301      	movs	r3, #1
 800dc64:	6144      	str	r4, [r0, #20]
 800dc66:	6103      	str	r3, [r0, #16]
 800dc68:	bd10      	pop	{r4, pc}
 800dc6a:	bf00      	nop
 800dc6c:	0800f248 	.word	0x0800f248
 800dc70:	0800f338 	.word	0x0800f338

0800dc74 <__multiply>:
 800dc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc78:	4691      	mov	r9, r2
 800dc7a:	690a      	ldr	r2, [r1, #16]
 800dc7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dc80:	429a      	cmp	r2, r3
 800dc82:	bfb8      	it	lt
 800dc84:	460b      	movlt	r3, r1
 800dc86:	460c      	mov	r4, r1
 800dc88:	bfbc      	itt	lt
 800dc8a:	464c      	movlt	r4, r9
 800dc8c:	4699      	movlt	r9, r3
 800dc8e:	6927      	ldr	r7, [r4, #16]
 800dc90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dc94:	68a3      	ldr	r3, [r4, #8]
 800dc96:	6861      	ldr	r1, [r4, #4]
 800dc98:	eb07 060a 	add.w	r6, r7, sl
 800dc9c:	42b3      	cmp	r3, r6
 800dc9e:	b085      	sub	sp, #20
 800dca0:	bfb8      	it	lt
 800dca2:	3101      	addlt	r1, #1
 800dca4:	f7ff fe8e 	bl	800d9c4 <_Balloc>
 800dca8:	b930      	cbnz	r0, 800dcb8 <__multiply+0x44>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	4b44      	ldr	r3, [pc, #272]	; (800ddc0 <__multiply+0x14c>)
 800dcae:	4845      	ldr	r0, [pc, #276]	; (800ddc4 <__multiply+0x150>)
 800dcb0:	f240 115d 	movw	r1, #349	; 0x15d
 800dcb4:	f000 ff54 	bl	800eb60 <__assert_func>
 800dcb8:	f100 0514 	add.w	r5, r0, #20
 800dcbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dcc0:	462b      	mov	r3, r5
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	4543      	cmp	r3, r8
 800dcc6:	d321      	bcc.n	800dd0c <__multiply+0x98>
 800dcc8:	f104 0314 	add.w	r3, r4, #20
 800dccc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dcd0:	f109 0314 	add.w	r3, r9, #20
 800dcd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dcd8:	9202      	str	r2, [sp, #8]
 800dcda:	1b3a      	subs	r2, r7, r4
 800dcdc:	3a15      	subs	r2, #21
 800dcde:	f022 0203 	bic.w	r2, r2, #3
 800dce2:	3204      	adds	r2, #4
 800dce4:	f104 0115 	add.w	r1, r4, #21
 800dce8:	428f      	cmp	r7, r1
 800dcea:	bf38      	it	cc
 800dcec:	2204      	movcc	r2, #4
 800dcee:	9201      	str	r2, [sp, #4]
 800dcf0:	9a02      	ldr	r2, [sp, #8]
 800dcf2:	9303      	str	r3, [sp, #12]
 800dcf4:	429a      	cmp	r2, r3
 800dcf6:	d80c      	bhi.n	800dd12 <__multiply+0x9e>
 800dcf8:	2e00      	cmp	r6, #0
 800dcfa:	dd03      	ble.n	800dd04 <__multiply+0x90>
 800dcfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d05a      	beq.n	800ddba <__multiply+0x146>
 800dd04:	6106      	str	r6, [r0, #16]
 800dd06:	b005      	add	sp, #20
 800dd08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd0c:	f843 2b04 	str.w	r2, [r3], #4
 800dd10:	e7d8      	b.n	800dcc4 <__multiply+0x50>
 800dd12:	f8b3 a000 	ldrh.w	sl, [r3]
 800dd16:	f1ba 0f00 	cmp.w	sl, #0
 800dd1a:	d024      	beq.n	800dd66 <__multiply+0xf2>
 800dd1c:	f104 0e14 	add.w	lr, r4, #20
 800dd20:	46a9      	mov	r9, r5
 800dd22:	f04f 0c00 	mov.w	ip, #0
 800dd26:	f85e 2b04 	ldr.w	r2, [lr], #4
 800dd2a:	f8d9 1000 	ldr.w	r1, [r9]
 800dd2e:	fa1f fb82 	uxth.w	fp, r2
 800dd32:	b289      	uxth	r1, r1
 800dd34:	fb0a 110b 	mla	r1, sl, fp, r1
 800dd38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800dd3c:	f8d9 2000 	ldr.w	r2, [r9]
 800dd40:	4461      	add	r1, ip
 800dd42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dd46:	fb0a c20b 	mla	r2, sl, fp, ip
 800dd4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dd4e:	b289      	uxth	r1, r1
 800dd50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800dd54:	4577      	cmp	r7, lr
 800dd56:	f849 1b04 	str.w	r1, [r9], #4
 800dd5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dd5e:	d8e2      	bhi.n	800dd26 <__multiply+0xb2>
 800dd60:	9a01      	ldr	r2, [sp, #4]
 800dd62:	f845 c002 	str.w	ip, [r5, r2]
 800dd66:	9a03      	ldr	r2, [sp, #12]
 800dd68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800dd6c:	3304      	adds	r3, #4
 800dd6e:	f1b9 0f00 	cmp.w	r9, #0
 800dd72:	d020      	beq.n	800ddb6 <__multiply+0x142>
 800dd74:	6829      	ldr	r1, [r5, #0]
 800dd76:	f104 0c14 	add.w	ip, r4, #20
 800dd7a:	46ae      	mov	lr, r5
 800dd7c:	f04f 0a00 	mov.w	sl, #0
 800dd80:	f8bc b000 	ldrh.w	fp, [ip]
 800dd84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800dd88:	fb09 220b 	mla	r2, r9, fp, r2
 800dd8c:	4492      	add	sl, r2
 800dd8e:	b289      	uxth	r1, r1
 800dd90:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800dd94:	f84e 1b04 	str.w	r1, [lr], #4
 800dd98:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dd9c:	f8be 1000 	ldrh.w	r1, [lr]
 800dda0:	0c12      	lsrs	r2, r2, #16
 800dda2:	fb09 1102 	mla	r1, r9, r2, r1
 800dda6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ddaa:	4567      	cmp	r7, ip
 800ddac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ddb0:	d8e6      	bhi.n	800dd80 <__multiply+0x10c>
 800ddb2:	9a01      	ldr	r2, [sp, #4]
 800ddb4:	50a9      	str	r1, [r5, r2]
 800ddb6:	3504      	adds	r5, #4
 800ddb8:	e79a      	b.n	800dcf0 <__multiply+0x7c>
 800ddba:	3e01      	subs	r6, #1
 800ddbc:	e79c      	b.n	800dcf8 <__multiply+0x84>
 800ddbe:	bf00      	nop
 800ddc0:	0800f248 	.word	0x0800f248
 800ddc4:	0800f338 	.word	0x0800f338

0800ddc8 <__pow5mult>:
 800ddc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddcc:	4615      	mov	r5, r2
 800ddce:	f012 0203 	ands.w	r2, r2, #3
 800ddd2:	4606      	mov	r6, r0
 800ddd4:	460f      	mov	r7, r1
 800ddd6:	d007      	beq.n	800dde8 <__pow5mult+0x20>
 800ddd8:	4c25      	ldr	r4, [pc, #148]	; (800de70 <__pow5mult+0xa8>)
 800ddda:	3a01      	subs	r2, #1
 800dddc:	2300      	movs	r3, #0
 800ddde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dde2:	f7ff fe51 	bl	800da88 <__multadd>
 800dde6:	4607      	mov	r7, r0
 800dde8:	10ad      	asrs	r5, r5, #2
 800ddea:	d03d      	beq.n	800de68 <__pow5mult+0xa0>
 800ddec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ddee:	b97c      	cbnz	r4, 800de10 <__pow5mult+0x48>
 800ddf0:	2010      	movs	r0, #16
 800ddf2:	f7fc fc67 	bl	800a6c4 <malloc>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	6270      	str	r0, [r6, #36]	; 0x24
 800ddfa:	b928      	cbnz	r0, 800de08 <__pow5mult+0x40>
 800ddfc:	4b1d      	ldr	r3, [pc, #116]	; (800de74 <__pow5mult+0xac>)
 800ddfe:	481e      	ldr	r0, [pc, #120]	; (800de78 <__pow5mult+0xb0>)
 800de00:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800de04:	f000 feac 	bl	800eb60 <__assert_func>
 800de08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800de0c:	6004      	str	r4, [r0, #0]
 800de0e:	60c4      	str	r4, [r0, #12]
 800de10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800de14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de18:	b94c      	cbnz	r4, 800de2e <__pow5mult+0x66>
 800de1a:	f240 2171 	movw	r1, #625	; 0x271
 800de1e:	4630      	mov	r0, r6
 800de20:	f7ff ff12 	bl	800dc48 <__i2b>
 800de24:	2300      	movs	r3, #0
 800de26:	f8c8 0008 	str.w	r0, [r8, #8]
 800de2a:	4604      	mov	r4, r0
 800de2c:	6003      	str	r3, [r0, #0]
 800de2e:	f04f 0900 	mov.w	r9, #0
 800de32:	07eb      	lsls	r3, r5, #31
 800de34:	d50a      	bpl.n	800de4c <__pow5mult+0x84>
 800de36:	4639      	mov	r1, r7
 800de38:	4622      	mov	r2, r4
 800de3a:	4630      	mov	r0, r6
 800de3c:	f7ff ff1a 	bl	800dc74 <__multiply>
 800de40:	4639      	mov	r1, r7
 800de42:	4680      	mov	r8, r0
 800de44:	4630      	mov	r0, r6
 800de46:	f7ff fdfd 	bl	800da44 <_Bfree>
 800de4a:	4647      	mov	r7, r8
 800de4c:	106d      	asrs	r5, r5, #1
 800de4e:	d00b      	beq.n	800de68 <__pow5mult+0xa0>
 800de50:	6820      	ldr	r0, [r4, #0]
 800de52:	b938      	cbnz	r0, 800de64 <__pow5mult+0x9c>
 800de54:	4622      	mov	r2, r4
 800de56:	4621      	mov	r1, r4
 800de58:	4630      	mov	r0, r6
 800de5a:	f7ff ff0b 	bl	800dc74 <__multiply>
 800de5e:	6020      	str	r0, [r4, #0]
 800de60:	f8c0 9000 	str.w	r9, [r0]
 800de64:	4604      	mov	r4, r0
 800de66:	e7e4      	b.n	800de32 <__pow5mult+0x6a>
 800de68:	4638      	mov	r0, r7
 800de6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de6e:	bf00      	nop
 800de70:	0800f488 	.word	0x0800f488
 800de74:	0800f1d6 	.word	0x0800f1d6
 800de78:	0800f338 	.word	0x0800f338

0800de7c <__lshift>:
 800de7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de80:	460c      	mov	r4, r1
 800de82:	6849      	ldr	r1, [r1, #4]
 800de84:	6923      	ldr	r3, [r4, #16]
 800de86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800de8a:	68a3      	ldr	r3, [r4, #8]
 800de8c:	4607      	mov	r7, r0
 800de8e:	4691      	mov	r9, r2
 800de90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800de94:	f108 0601 	add.w	r6, r8, #1
 800de98:	42b3      	cmp	r3, r6
 800de9a:	db0b      	blt.n	800deb4 <__lshift+0x38>
 800de9c:	4638      	mov	r0, r7
 800de9e:	f7ff fd91 	bl	800d9c4 <_Balloc>
 800dea2:	4605      	mov	r5, r0
 800dea4:	b948      	cbnz	r0, 800deba <__lshift+0x3e>
 800dea6:	4602      	mov	r2, r0
 800dea8:	4b2a      	ldr	r3, [pc, #168]	; (800df54 <__lshift+0xd8>)
 800deaa:	482b      	ldr	r0, [pc, #172]	; (800df58 <__lshift+0xdc>)
 800deac:	f240 11d9 	movw	r1, #473	; 0x1d9
 800deb0:	f000 fe56 	bl	800eb60 <__assert_func>
 800deb4:	3101      	adds	r1, #1
 800deb6:	005b      	lsls	r3, r3, #1
 800deb8:	e7ee      	b.n	800de98 <__lshift+0x1c>
 800deba:	2300      	movs	r3, #0
 800debc:	f100 0114 	add.w	r1, r0, #20
 800dec0:	f100 0210 	add.w	r2, r0, #16
 800dec4:	4618      	mov	r0, r3
 800dec6:	4553      	cmp	r3, sl
 800dec8:	db37      	blt.n	800df3a <__lshift+0xbe>
 800deca:	6920      	ldr	r0, [r4, #16]
 800decc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ded0:	f104 0314 	add.w	r3, r4, #20
 800ded4:	f019 091f 	ands.w	r9, r9, #31
 800ded8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dedc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800dee0:	d02f      	beq.n	800df42 <__lshift+0xc6>
 800dee2:	f1c9 0e20 	rsb	lr, r9, #32
 800dee6:	468a      	mov	sl, r1
 800dee8:	f04f 0c00 	mov.w	ip, #0
 800deec:	681a      	ldr	r2, [r3, #0]
 800deee:	fa02 f209 	lsl.w	r2, r2, r9
 800def2:	ea42 020c 	orr.w	r2, r2, ip
 800def6:	f84a 2b04 	str.w	r2, [sl], #4
 800defa:	f853 2b04 	ldr.w	r2, [r3], #4
 800defe:	4298      	cmp	r0, r3
 800df00:	fa22 fc0e 	lsr.w	ip, r2, lr
 800df04:	d8f2      	bhi.n	800deec <__lshift+0x70>
 800df06:	1b03      	subs	r3, r0, r4
 800df08:	3b15      	subs	r3, #21
 800df0a:	f023 0303 	bic.w	r3, r3, #3
 800df0e:	3304      	adds	r3, #4
 800df10:	f104 0215 	add.w	r2, r4, #21
 800df14:	4290      	cmp	r0, r2
 800df16:	bf38      	it	cc
 800df18:	2304      	movcc	r3, #4
 800df1a:	f841 c003 	str.w	ip, [r1, r3]
 800df1e:	f1bc 0f00 	cmp.w	ip, #0
 800df22:	d001      	beq.n	800df28 <__lshift+0xac>
 800df24:	f108 0602 	add.w	r6, r8, #2
 800df28:	3e01      	subs	r6, #1
 800df2a:	4638      	mov	r0, r7
 800df2c:	612e      	str	r6, [r5, #16]
 800df2e:	4621      	mov	r1, r4
 800df30:	f7ff fd88 	bl	800da44 <_Bfree>
 800df34:	4628      	mov	r0, r5
 800df36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800df3e:	3301      	adds	r3, #1
 800df40:	e7c1      	b.n	800dec6 <__lshift+0x4a>
 800df42:	3904      	subs	r1, #4
 800df44:	f853 2b04 	ldr.w	r2, [r3], #4
 800df48:	f841 2f04 	str.w	r2, [r1, #4]!
 800df4c:	4298      	cmp	r0, r3
 800df4e:	d8f9      	bhi.n	800df44 <__lshift+0xc8>
 800df50:	e7ea      	b.n	800df28 <__lshift+0xac>
 800df52:	bf00      	nop
 800df54:	0800f248 	.word	0x0800f248
 800df58:	0800f338 	.word	0x0800f338

0800df5c <__mcmp>:
 800df5c:	b530      	push	{r4, r5, lr}
 800df5e:	6902      	ldr	r2, [r0, #16]
 800df60:	690c      	ldr	r4, [r1, #16]
 800df62:	1b12      	subs	r2, r2, r4
 800df64:	d10e      	bne.n	800df84 <__mcmp+0x28>
 800df66:	f100 0314 	add.w	r3, r0, #20
 800df6a:	3114      	adds	r1, #20
 800df6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800df70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800df74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800df78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800df7c:	42a5      	cmp	r5, r4
 800df7e:	d003      	beq.n	800df88 <__mcmp+0x2c>
 800df80:	d305      	bcc.n	800df8e <__mcmp+0x32>
 800df82:	2201      	movs	r2, #1
 800df84:	4610      	mov	r0, r2
 800df86:	bd30      	pop	{r4, r5, pc}
 800df88:	4283      	cmp	r3, r0
 800df8a:	d3f3      	bcc.n	800df74 <__mcmp+0x18>
 800df8c:	e7fa      	b.n	800df84 <__mcmp+0x28>
 800df8e:	f04f 32ff 	mov.w	r2, #4294967295
 800df92:	e7f7      	b.n	800df84 <__mcmp+0x28>

0800df94 <__mdiff>:
 800df94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df98:	460c      	mov	r4, r1
 800df9a:	4606      	mov	r6, r0
 800df9c:	4611      	mov	r1, r2
 800df9e:	4620      	mov	r0, r4
 800dfa0:	4690      	mov	r8, r2
 800dfa2:	f7ff ffdb 	bl	800df5c <__mcmp>
 800dfa6:	1e05      	subs	r5, r0, #0
 800dfa8:	d110      	bne.n	800dfcc <__mdiff+0x38>
 800dfaa:	4629      	mov	r1, r5
 800dfac:	4630      	mov	r0, r6
 800dfae:	f7ff fd09 	bl	800d9c4 <_Balloc>
 800dfb2:	b930      	cbnz	r0, 800dfc2 <__mdiff+0x2e>
 800dfb4:	4b3a      	ldr	r3, [pc, #232]	; (800e0a0 <__mdiff+0x10c>)
 800dfb6:	4602      	mov	r2, r0
 800dfb8:	f240 2132 	movw	r1, #562	; 0x232
 800dfbc:	4839      	ldr	r0, [pc, #228]	; (800e0a4 <__mdiff+0x110>)
 800dfbe:	f000 fdcf 	bl	800eb60 <__assert_func>
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dfc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfcc:	bfa4      	itt	ge
 800dfce:	4643      	movge	r3, r8
 800dfd0:	46a0      	movge	r8, r4
 800dfd2:	4630      	mov	r0, r6
 800dfd4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dfd8:	bfa6      	itte	ge
 800dfda:	461c      	movge	r4, r3
 800dfdc:	2500      	movge	r5, #0
 800dfde:	2501      	movlt	r5, #1
 800dfe0:	f7ff fcf0 	bl	800d9c4 <_Balloc>
 800dfe4:	b920      	cbnz	r0, 800dff0 <__mdiff+0x5c>
 800dfe6:	4b2e      	ldr	r3, [pc, #184]	; (800e0a0 <__mdiff+0x10c>)
 800dfe8:	4602      	mov	r2, r0
 800dfea:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dfee:	e7e5      	b.n	800dfbc <__mdiff+0x28>
 800dff0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dff4:	6926      	ldr	r6, [r4, #16]
 800dff6:	60c5      	str	r5, [r0, #12]
 800dff8:	f104 0914 	add.w	r9, r4, #20
 800dffc:	f108 0514 	add.w	r5, r8, #20
 800e000:	f100 0e14 	add.w	lr, r0, #20
 800e004:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e008:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e00c:	f108 0210 	add.w	r2, r8, #16
 800e010:	46f2      	mov	sl, lr
 800e012:	2100      	movs	r1, #0
 800e014:	f859 3b04 	ldr.w	r3, [r9], #4
 800e018:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e01c:	fa1f f883 	uxth.w	r8, r3
 800e020:	fa11 f18b 	uxtah	r1, r1, fp
 800e024:	0c1b      	lsrs	r3, r3, #16
 800e026:	eba1 0808 	sub.w	r8, r1, r8
 800e02a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e02e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e032:	fa1f f888 	uxth.w	r8, r8
 800e036:	1419      	asrs	r1, r3, #16
 800e038:	454e      	cmp	r6, r9
 800e03a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e03e:	f84a 3b04 	str.w	r3, [sl], #4
 800e042:	d8e7      	bhi.n	800e014 <__mdiff+0x80>
 800e044:	1b33      	subs	r3, r6, r4
 800e046:	3b15      	subs	r3, #21
 800e048:	f023 0303 	bic.w	r3, r3, #3
 800e04c:	3304      	adds	r3, #4
 800e04e:	3415      	adds	r4, #21
 800e050:	42a6      	cmp	r6, r4
 800e052:	bf38      	it	cc
 800e054:	2304      	movcc	r3, #4
 800e056:	441d      	add	r5, r3
 800e058:	4473      	add	r3, lr
 800e05a:	469e      	mov	lr, r3
 800e05c:	462e      	mov	r6, r5
 800e05e:	4566      	cmp	r6, ip
 800e060:	d30e      	bcc.n	800e080 <__mdiff+0xec>
 800e062:	f10c 0203 	add.w	r2, ip, #3
 800e066:	1b52      	subs	r2, r2, r5
 800e068:	f022 0203 	bic.w	r2, r2, #3
 800e06c:	3d03      	subs	r5, #3
 800e06e:	45ac      	cmp	ip, r5
 800e070:	bf38      	it	cc
 800e072:	2200      	movcc	r2, #0
 800e074:	441a      	add	r2, r3
 800e076:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e07a:	b17b      	cbz	r3, 800e09c <__mdiff+0x108>
 800e07c:	6107      	str	r7, [r0, #16]
 800e07e:	e7a3      	b.n	800dfc8 <__mdiff+0x34>
 800e080:	f856 8b04 	ldr.w	r8, [r6], #4
 800e084:	fa11 f288 	uxtah	r2, r1, r8
 800e088:	1414      	asrs	r4, r2, #16
 800e08a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e08e:	b292      	uxth	r2, r2
 800e090:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e094:	f84e 2b04 	str.w	r2, [lr], #4
 800e098:	1421      	asrs	r1, r4, #16
 800e09a:	e7e0      	b.n	800e05e <__mdiff+0xca>
 800e09c:	3f01      	subs	r7, #1
 800e09e:	e7ea      	b.n	800e076 <__mdiff+0xe2>
 800e0a0:	0800f248 	.word	0x0800f248
 800e0a4:	0800f338 	.word	0x0800f338

0800e0a8 <__ulp>:
 800e0a8:	b082      	sub	sp, #8
 800e0aa:	ed8d 0b00 	vstr	d0, [sp]
 800e0ae:	9b01      	ldr	r3, [sp, #4]
 800e0b0:	4912      	ldr	r1, [pc, #72]	; (800e0fc <__ulp+0x54>)
 800e0b2:	4019      	ands	r1, r3
 800e0b4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e0b8:	2900      	cmp	r1, #0
 800e0ba:	dd05      	ble.n	800e0c8 <__ulp+0x20>
 800e0bc:	2200      	movs	r2, #0
 800e0be:	460b      	mov	r3, r1
 800e0c0:	ec43 2b10 	vmov	d0, r2, r3
 800e0c4:	b002      	add	sp, #8
 800e0c6:	4770      	bx	lr
 800e0c8:	4249      	negs	r1, r1
 800e0ca:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e0ce:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e0d2:	f04f 0200 	mov.w	r2, #0
 800e0d6:	f04f 0300 	mov.w	r3, #0
 800e0da:	da04      	bge.n	800e0e6 <__ulp+0x3e>
 800e0dc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e0e0:	fa41 f300 	asr.w	r3, r1, r0
 800e0e4:	e7ec      	b.n	800e0c0 <__ulp+0x18>
 800e0e6:	f1a0 0114 	sub.w	r1, r0, #20
 800e0ea:	291e      	cmp	r1, #30
 800e0ec:	bfda      	itte	le
 800e0ee:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e0f2:	fa20 f101 	lsrle.w	r1, r0, r1
 800e0f6:	2101      	movgt	r1, #1
 800e0f8:	460a      	mov	r2, r1
 800e0fa:	e7e1      	b.n	800e0c0 <__ulp+0x18>
 800e0fc:	7ff00000 	.word	0x7ff00000

0800e100 <__b2d>:
 800e100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e102:	6905      	ldr	r5, [r0, #16]
 800e104:	f100 0714 	add.w	r7, r0, #20
 800e108:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e10c:	1f2e      	subs	r6, r5, #4
 800e10e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e112:	4620      	mov	r0, r4
 800e114:	f7ff fd48 	bl	800dba8 <__hi0bits>
 800e118:	f1c0 0320 	rsb	r3, r0, #32
 800e11c:	280a      	cmp	r0, #10
 800e11e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e19c <__b2d+0x9c>
 800e122:	600b      	str	r3, [r1, #0]
 800e124:	dc14      	bgt.n	800e150 <__b2d+0x50>
 800e126:	f1c0 0e0b 	rsb	lr, r0, #11
 800e12a:	fa24 f10e 	lsr.w	r1, r4, lr
 800e12e:	42b7      	cmp	r7, r6
 800e130:	ea41 030c 	orr.w	r3, r1, ip
 800e134:	bf34      	ite	cc
 800e136:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e13a:	2100      	movcs	r1, #0
 800e13c:	3015      	adds	r0, #21
 800e13e:	fa04 f000 	lsl.w	r0, r4, r0
 800e142:	fa21 f10e 	lsr.w	r1, r1, lr
 800e146:	ea40 0201 	orr.w	r2, r0, r1
 800e14a:	ec43 2b10 	vmov	d0, r2, r3
 800e14e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e150:	42b7      	cmp	r7, r6
 800e152:	bf3a      	itte	cc
 800e154:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e158:	f1a5 0608 	subcc.w	r6, r5, #8
 800e15c:	2100      	movcs	r1, #0
 800e15e:	380b      	subs	r0, #11
 800e160:	d017      	beq.n	800e192 <__b2d+0x92>
 800e162:	f1c0 0c20 	rsb	ip, r0, #32
 800e166:	fa04 f500 	lsl.w	r5, r4, r0
 800e16a:	42be      	cmp	r6, r7
 800e16c:	fa21 f40c 	lsr.w	r4, r1, ip
 800e170:	ea45 0504 	orr.w	r5, r5, r4
 800e174:	bf8c      	ite	hi
 800e176:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e17a:	2400      	movls	r4, #0
 800e17c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e180:	fa01 f000 	lsl.w	r0, r1, r0
 800e184:	fa24 f40c 	lsr.w	r4, r4, ip
 800e188:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e18c:	ea40 0204 	orr.w	r2, r0, r4
 800e190:	e7db      	b.n	800e14a <__b2d+0x4a>
 800e192:	ea44 030c 	orr.w	r3, r4, ip
 800e196:	460a      	mov	r2, r1
 800e198:	e7d7      	b.n	800e14a <__b2d+0x4a>
 800e19a:	bf00      	nop
 800e19c:	3ff00000 	.word	0x3ff00000

0800e1a0 <__d2b>:
 800e1a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e1a4:	4689      	mov	r9, r1
 800e1a6:	2101      	movs	r1, #1
 800e1a8:	ec57 6b10 	vmov	r6, r7, d0
 800e1ac:	4690      	mov	r8, r2
 800e1ae:	f7ff fc09 	bl	800d9c4 <_Balloc>
 800e1b2:	4604      	mov	r4, r0
 800e1b4:	b930      	cbnz	r0, 800e1c4 <__d2b+0x24>
 800e1b6:	4602      	mov	r2, r0
 800e1b8:	4b25      	ldr	r3, [pc, #148]	; (800e250 <__d2b+0xb0>)
 800e1ba:	4826      	ldr	r0, [pc, #152]	; (800e254 <__d2b+0xb4>)
 800e1bc:	f240 310a 	movw	r1, #778	; 0x30a
 800e1c0:	f000 fcce 	bl	800eb60 <__assert_func>
 800e1c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e1c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e1cc:	bb35      	cbnz	r5, 800e21c <__d2b+0x7c>
 800e1ce:	2e00      	cmp	r6, #0
 800e1d0:	9301      	str	r3, [sp, #4]
 800e1d2:	d028      	beq.n	800e226 <__d2b+0x86>
 800e1d4:	4668      	mov	r0, sp
 800e1d6:	9600      	str	r6, [sp, #0]
 800e1d8:	f7ff fd06 	bl	800dbe8 <__lo0bits>
 800e1dc:	9900      	ldr	r1, [sp, #0]
 800e1de:	b300      	cbz	r0, 800e222 <__d2b+0x82>
 800e1e0:	9a01      	ldr	r2, [sp, #4]
 800e1e2:	f1c0 0320 	rsb	r3, r0, #32
 800e1e6:	fa02 f303 	lsl.w	r3, r2, r3
 800e1ea:	430b      	orrs	r3, r1
 800e1ec:	40c2      	lsrs	r2, r0
 800e1ee:	6163      	str	r3, [r4, #20]
 800e1f0:	9201      	str	r2, [sp, #4]
 800e1f2:	9b01      	ldr	r3, [sp, #4]
 800e1f4:	61a3      	str	r3, [r4, #24]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	bf14      	ite	ne
 800e1fa:	2202      	movne	r2, #2
 800e1fc:	2201      	moveq	r2, #1
 800e1fe:	6122      	str	r2, [r4, #16]
 800e200:	b1d5      	cbz	r5, 800e238 <__d2b+0x98>
 800e202:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e206:	4405      	add	r5, r0
 800e208:	f8c9 5000 	str.w	r5, [r9]
 800e20c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e210:	f8c8 0000 	str.w	r0, [r8]
 800e214:	4620      	mov	r0, r4
 800e216:	b003      	add	sp, #12
 800e218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e21c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e220:	e7d5      	b.n	800e1ce <__d2b+0x2e>
 800e222:	6161      	str	r1, [r4, #20]
 800e224:	e7e5      	b.n	800e1f2 <__d2b+0x52>
 800e226:	a801      	add	r0, sp, #4
 800e228:	f7ff fcde 	bl	800dbe8 <__lo0bits>
 800e22c:	9b01      	ldr	r3, [sp, #4]
 800e22e:	6163      	str	r3, [r4, #20]
 800e230:	2201      	movs	r2, #1
 800e232:	6122      	str	r2, [r4, #16]
 800e234:	3020      	adds	r0, #32
 800e236:	e7e3      	b.n	800e200 <__d2b+0x60>
 800e238:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e23c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e240:	f8c9 0000 	str.w	r0, [r9]
 800e244:	6918      	ldr	r0, [r3, #16]
 800e246:	f7ff fcaf 	bl	800dba8 <__hi0bits>
 800e24a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e24e:	e7df      	b.n	800e210 <__d2b+0x70>
 800e250:	0800f248 	.word	0x0800f248
 800e254:	0800f338 	.word	0x0800f338

0800e258 <__ratio>:
 800e258:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25c:	4688      	mov	r8, r1
 800e25e:	4669      	mov	r1, sp
 800e260:	4681      	mov	r9, r0
 800e262:	f7ff ff4d 	bl	800e100 <__b2d>
 800e266:	a901      	add	r1, sp, #4
 800e268:	4640      	mov	r0, r8
 800e26a:	ec55 4b10 	vmov	r4, r5, d0
 800e26e:	f7ff ff47 	bl	800e100 <__b2d>
 800e272:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e276:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e27a:	eba3 0c02 	sub.w	ip, r3, r2
 800e27e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e282:	1a9b      	subs	r3, r3, r2
 800e284:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e288:	ec51 0b10 	vmov	r0, r1, d0
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	bfd6      	itet	le
 800e290:	460a      	movle	r2, r1
 800e292:	462a      	movgt	r2, r5
 800e294:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e298:	468b      	mov	fp, r1
 800e29a:	462f      	mov	r7, r5
 800e29c:	bfd4      	ite	le
 800e29e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e2a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	ee10 2a10 	vmov	r2, s0
 800e2ac:	465b      	mov	r3, fp
 800e2ae:	4639      	mov	r1, r7
 800e2b0:	f7f2 fadc 	bl	800086c <__aeabi_ddiv>
 800e2b4:	ec41 0b10 	vmov	d0, r0, r1
 800e2b8:	b003      	add	sp, #12
 800e2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e2be <__copybits>:
 800e2be:	3901      	subs	r1, #1
 800e2c0:	b570      	push	{r4, r5, r6, lr}
 800e2c2:	1149      	asrs	r1, r1, #5
 800e2c4:	6914      	ldr	r4, [r2, #16]
 800e2c6:	3101      	adds	r1, #1
 800e2c8:	f102 0314 	add.w	r3, r2, #20
 800e2cc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e2d0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e2d4:	1f05      	subs	r5, r0, #4
 800e2d6:	42a3      	cmp	r3, r4
 800e2d8:	d30c      	bcc.n	800e2f4 <__copybits+0x36>
 800e2da:	1aa3      	subs	r3, r4, r2
 800e2dc:	3b11      	subs	r3, #17
 800e2de:	f023 0303 	bic.w	r3, r3, #3
 800e2e2:	3211      	adds	r2, #17
 800e2e4:	42a2      	cmp	r2, r4
 800e2e6:	bf88      	it	hi
 800e2e8:	2300      	movhi	r3, #0
 800e2ea:	4418      	add	r0, r3
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	4288      	cmp	r0, r1
 800e2f0:	d305      	bcc.n	800e2fe <__copybits+0x40>
 800e2f2:	bd70      	pop	{r4, r5, r6, pc}
 800e2f4:	f853 6b04 	ldr.w	r6, [r3], #4
 800e2f8:	f845 6f04 	str.w	r6, [r5, #4]!
 800e2fc:	e7eb      	b.n	800e2d6 <__copybits+0x18>
 800e2fe:	f840 3b04 	str.w	r3, [r0], #4
 800e302:	e7f4      	b.n	800e2ee <__copybits+0x30>

0800e304 <__any_on>:
 800e304:	f100 0214 	add.w	r2, r0, #20
 800e308:	6900      	ldr	r0, [r0, #16]
 800e30a:	114b      	asrs	r3, r1, #5
 800e30c:	4298      	cmp	r0, r3
 800e30e:	b510      	push	{r4, lr}
 800e310:	db11      	blt.n	800e336 <__any_on+0x32>
 800e312:	dd0a      	ble.n	800e32a <__any_on+0x26>
 800e314:	f011 011f 	ands.w	r1, r1, #31
 800e318:	d007      	beq.n	800e32a <__any_on+0x26>
 800e31a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e31e:	fa24 f001 	lsr.w	r0, r4, r1
 800e322:	fa00 f101 	lsl.w	r1, r0, r1
 800e326:	428c      	cmp	r4, r1
 800e328:	d10b      	bne.n	800e342 <__any_on+0x3e>
 800e32a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e32e:	4293      	cmp	r3, r2
 800e330:	d803      	bhi.n	800e33a <__any_on+0x36>
 800e332:	2000      	movs	r0, #0
 800e334:	bd10      	pop	{r4, pc}
 800e336:	4603      	mov	r3, r0
 800e338:	e7f7      	b.n	800e32a <__any_on+0x26>
 800e33a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e33e:	2900      	cmp	r1, #0
 800e340:	d0f5      	beq.n	800e32e <__any_on+0x2a>
 800e342:	2001      	movs	r0, #1
 800e344:	e7f6      	b.n	800e334 <__any_on+0x30>

0800e346 <_calloc_r>:
 800e346:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e348:	fba1 2402 	umull	r2, r4, r1, r2
 800e34c:	b94c      	cbnz	r4, 800e362 <_calloc_r+0x1c>
 800e34e:	4611      	mov	r1, r2
 800e350:	9201      	str	r2, [sp, #4]
 800e352:	f7fc fa3b 	bl	800a7cc <_malloc_r>
 800e356:	9a01      	ldr	r2, [sp, #4]
 800e358:	4605      	mov	r5, r0
 800e35a:	b930      	cbnz	r0, 800e36a <_calloc_r+0x24>
 800e35c:	4628      	mov	r0, r5
 800e35e:	b003      	add	sp, #12
 800e360:	bd30      	pop	{r4, r5, pc}
 800e362:	220c      	movs	r2, #12
 800e364:	6002      	str	r2, [r0, #0]
 800e366:	2500      	movs	r5, #0
 800e368:	e7f8      	b.n	800e35c <_calloc_r+0x16>
 800e36a:	4621      	mov	r1, r4
 800e36c:	f7fc f9ba 	bl	800a6e4 <memset>
 800e370:	e7f4      	b.n	800e35c <_calloc_r+0x16>

0800e372 <__ssputs_r>:
 800e372:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e376:	688e      	ldr	r6, [r1, #8]
 800e378:	429e      	cmp	r6, r3
 800e37a:	4682      	mov	sl, r0
 800e37c:	460c      	mov	r4, r1
 800e37e:	4690      	mov	r8, r2
 800e380:	461f      	mov	r7, r3
 800e382:	d838      	bhi.n	800e3f6 <__ssputs_r+0x84>
 800e384:	898a      	ldrh	r2, [r1, #12]
 800e386:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e38a:	d032      	beq.n	800e3f2 <__ssputs_r+0x80>
 800e38c:	6825      	ldr	r5, [r4, #0]
 800e38e:	6909      	ldr	r1, [r1, #16]
 800e390:	eba5 0901 	sub.w	r9, r5, r1
 800e394:	6965      	ldr	r5, [r4, #20]
 800e396:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e39a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e39e:	3301      	adds	r3, #1
 800e3a0:	444b      	add	r3, r9
 800e3a2:	106d      	asrs	r5, r5, #1
 800e3a4:	429d      	cmp	r5, r3
 800e3a6:	bf38      	it	cc
 800e3a8:	461d      	movcc	r5, r3
 800e3aa:	0553      	lsls	r3, r2, #21
 800e3ac:	d531      	bpl.n	800e412 <__ssputs_r+0xa0>
 800e3ae:	4629      	mov	r1, r5
 800e3b0:	f7fc fa0c 	bl	800a7cc <_malloc_r>
 800e3b4:	4606      	mov	r6, r0
 800e3b6:	b950      	cbnz	r0, 800e3ce <__ssputs_r+0x5c>
 800e3b8:	230c      	movs	r3, #12
 800e3ba:	f8ca 3000 	str.w	r3, [sl]
 800e3be:	89a3      	ldrh	r3, [r4, #12]
 800e3c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3c4:	81a3      	strh	r3, [r4, #12]
 800e3c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3ce:	6921      	ldr	r1, [r4, #16]
 800e3d0:	464a      	mov	r2, r9
 800e3d2:	f7ff fadc 	bl	800d98e <memcpy>
 800e3d6:	89a3      	ldrh	r3, [r4, #12]
 800e3d8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e3dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3e0:	81a3      	strh	r3, [r4, #12]
 800e3e2:	6126      	str	r6, [r4, #16]
 800e3e4:	6165      	str	r5, [r4, #20]
 800e3e6:	444e      	add	r6, r9
 800e3e8:	eba5 0509 	sub.w	r5, r5, r9
 800e3ec:	6026      	str	r6, [r4, #0]
 800e3ee:	60a5      	str	r5, [r4, #8]
 800e3f0:	463e      	mov	r6, r7
 800e3f2:	42be      	cmp	r6, r7
 800e3f4:	d900      	bls.n	800e3f8 <__ssputs_r+0x86>
 800e3f6:	463e      	mov	r6, r7
 800e3f8:	6820      	ldr	r0, [r4, #0]
 800e3fa:	4632      	mov	r2, r6
 800e3fc:	4641      	mov	r1, r8
 800e3fe:	f000 fd29 	bl	800ee54 <memmove>
 800e402:	68a3      	ldr	r3, [r4, #8]
 800e404:	1b9b      	subs	r3, r3, r6
 800e406:	60a3      	str	r3, [r4, #8]
 800e408:	6823      	ldr	r3, [r4, #0]
 800e40a:	4433      	add	r3, r6
 800e40c:	6023      	str	r3, [r4, #0]
 800e40e:	2000      	movs	r0, #0
 800e410:	e7db      	b.n	800e3ca <__ssputs_r+0x58>
 800e412:	462a      	mov	r2, r5
 800e414:	f000 fd38 	bl	800ee88 <_realloc_r>
 800e418:	4606      	mov	r6, r0
 800e41a:	2800      	cmp	r0, #0
 800e41c:	d1e1      	bne.n	800e3e2 <__ssputs_r+0x70>
 800e41e:	6921      	ldr	r1, [r4, #16]
 800e420:	4650      	mov	r0, sl
 800e422:	f7fc f967 	bl	800a6f4 <_free_r>
 800e426:	e7c7      	b.n	800e3b8 <__ssputs_r+0x46>

0800e428 <_svfiprintf_r>:
 800e428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e42c:	4698      	mov	r8, r3
 800e42e:	898b      	ldrh	r3, [r1, #12]
 800e430:	061b      	lsls	r3, r3, #24
 800e432:	b09d      	sub	sp, #116	; 0x74
 800e434:	4607      	mov	r7, r0
 800e436:	460d      	mov	r5, r1
 800e438:	4614      	mov	r4, r2
 800e43a:	d50e      	bpl.n	800e45a <_svfiprintf_r+0x32>
 800e43c:	690b      	ldr	r3, [r1, #16]
 800e43e:	b963      	cbnz	r3, 800e45a <_svfiprintf_r+0x32>
 800e440:	2140      	movs	r1, #64	; 0x40
 800e442:	f7fc f9c3 	bl	800a7cc <_malloc_r>
 800e446:	6028      	str	r0, [r5, #0]
 800e448:	6128      	str	r0, [r5, #16]
 800e44a:	b920      	cbnz	r0, 800e456 <_svfiprintf_r+0x2e>
 800e44c:	230c      	movs	r3, #12
 800e44e:	603b      	str	r3, [r7, #0]
 800e450:	f04f 30ff 	mov.w	r0, #4294967295
 800e454:	e0d1      	b.n	800e5fa <_svfiprintf_r+0x1d2>
 800e456:	2340      	movs	r3, #64	; 0x40
 800e458:	616b      	str	r3, [r5, #20]
 800e45a:	2300      	movs	r3, #0
 800e45c:	9309      	str	r3, [sp, #36]	; 0x24
 800e45e:	2320      	movs	r3, #32
 800e460:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e464:	f8cd 800c 	str.w	r8, [sp, #12]
 800e468:	2330      	movs	r3, #48	; 0x30
 800e46a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e614 <_svfiprintf_r+0x1ec>
 800e46e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e472:	f04f 0901 	mov.w	r9, #1
 800e476:	4623      	mov	r3, r4
 800e478:	469a      	mov	sl, r3
 800e47a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e47e:	b10a      	cbz	r2, 800e484 <_svfiprintf_r+0x5c>
 800e480:	2a25      	cmp	r2, #37	; 0x25
 800e482:	d1f9      	bne.n	800e478 <_svfiprintf_r+0x50>
 800e484:	ebba 0b04 	subs.w	fp, sl, r4
 800e488:	d00b      	beq.n	800e4a2 <_svfiprintf_r+0x7a>
 800e48a:	465b      	mov	r3, fp
 800e48c:	4622      	mov	r2, r4
 800e48e:	4629      	mov	r1, r5
 800e490:	4638      	mov	r0, r7
 800e492:	f7ff ff6e 	bl	800e372 <__ssputs_r>
 800e496:	3001      	adds	r0, #1
 800e498:	f000 80aa 	beq.w	800e5f0 <_svfiprintf_r+0x1c8>
 800e49c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e49e:	445a      	add	r2, fp
 800e4a0:	9209      	str	r2, [sp, #36]	; 0x24
 800e4a2:	f89a 3000 	ldrb.w	r3, [sl]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	f000 80a2 	beq.w	800e5f0 <_svfiprintf_r+0x1c8>
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	f04f 32ff 	mov.w	r2, #4294967295
 800e4b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4b6:	f10a 0a01 	add.w	sl, sl, #1
 800e4ba:	9304      	str	r3, [sp, #16]
 800e4bc:	9307      	str	r3, [sp, #28]
 800e4be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e4c2:	931a      	str	r3, [sp, #104]	; 0x68
 800e4c4:	4654      	mov	r4, sl
 800e4c6:	2205      	movs	r2, #5
 800e4c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4cc:	4851      	ldr	r0, [pc, #324]	; (800e614 <_svfiprintf_r+0x1ec>)
 800e4ce:	f7f1 fe97 	bl	8000200 <memchr>
 800e4d2:	9a04      	ldr	r2, [sp, #16]
 800e4d4:	b9d8      	cbnz	r0, 800e50e <_svfiprintf_r+0xe6>
 800e4d6:	06d0      	lsls	r0, r2, #27
 800e4d8:	bf44      	itt	mi
 800e4da:	2320      	movmi	r3, #32
 800e4dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e4e0:	0711      	lsls	r1, r2, #28
 800e4e2:	bf44      	itt	mi
 800e4e4:	232b      	movmi	r3, #43	; 0x2b
 800e4e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e4ea:	f89a 3000 	ldrb.w	r3, [sl]
 800e4ee:	2b2a      	cmp	r3, #42	; 0x2a
 800e4f0:	d015      	beq.n	800e51e <_svfiprintf_r+0xf6>
 800e4f2:	9a07      	ldr	r2, [sp, #28]
 800e4f4:	4654      	mov	r4, sl
 800e4f6:	2000      	movs	r0, #0
 800e4f8:	f04f 0c0a 	mov.w	ip, #10
 800e4fc:	4621      	mov	r1, r4
 800e4fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e502:	3b30      	subs	r3, #48	; 0x30
 800e504:	2b09      	cmp	r3, #9
 800e506:	d94e      	bls.n	800e5a6 <_svfiprintf_r+0x17e>
 800e508:	b1b0      	cbz	r0, 800e538 <_svfiprintf_r+0x110>
 800e50a:	9207      	str	r2, [sp, #28]
 800e50c:	e014      	b.n	800e538 <_svfiprintf_r+0x110>
 800e50e:	eba0 0308 	sub.w	r3, r0, r8
 800e512:	fa09 f303 	lsl.w	r3, r9, r3
 800e516:	4313      	orrs	r3, r2
 800e518:	9304      	str	r3, [sp, #16]
 800e51a:	46a2      	mov	sl, r4
 800e51c:	e7d2      	b.n	800e4c4 <_svfiprintf_r+0x9c>
 800e51e:	9b03      	ldr	r3, [sp, #12]
 800e520:	1d19      	adds	r1, r3, #4
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	9103      	str	r1, [sp, #12]
 800e526:	2b00      	cmp	r3, #0
 800e528:	bfbb      	ittet	lt
 800e52a:	425b      	neglt	r3, r3
 800e52c:	f042 0202 	orrlt.w	r2, r2, #2
 800e530:	9307      	strge	r3, [sp, #28]
 800e532:	9307      	strlt	r3, [sp, #28]
 800e534:	bfb8      	it	lt
 800e536:	9204      	strlt	r2, [sp, #16]
 800e538:	7823      	ldrb	r3, [r4, #0]
 800e53a:	2b2e      	cmp	r3, #46	; 0x2e
 800e53c:	d10c      	bne.n	800e558 <_svfiprintf_r+0x130>
 800e53e:	7863      	ldrb	r3, [r4, #1]
 800e540:	2b2a      	cmp	r3, #42	; 0x2a
 800e542:	d135      	bne.n	800e5b0 <_svfiprintf_r+0x188>
 800e544:	9b03      	ldr	r3, [sp, #12]
 800e546:	1d1a      	adds	r2, r3, #4
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	9203      	str	r2, [sp, #12]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	bfb8      	it	lt
 800e550:	f04f 33ff 	movlt.w	r3, #4294967295
 800e554:	3402      	adds	r4, #2
 800e556:	9305      	str	r3, [sp, #20]
 800e558:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e624 <_svfiprintf_r+0x1fc>
 800e55c:	7821      	ldrb	r1, [r4, #0]
 800e55e:	2203      	movs	r2, #3
 800e560:	4650      	mov	r0, sl
 800e562:	f7f1 fe4d 	bl	8000200 <memchr>
 800e566:	b140      	cbz	r0, 800e57a <_svfiprintf_r+0x152>
 800e568:	2340      	movs	r3, #64	; 0x40
 800e56a:	eba0 000a 	sub.w	r0, r0, sl
 800e56e:	fa03 f000 	lsl.w	r0, r3, r0
 800e572:	9b04      	ldr	r3, [sp, #16]
 800e574:	4303      	orrs	r3, r0
 800e576:	3401      	adds	r4, #1
 800e578:	9304      	str	r3, [sp, #16]
 800e57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e57e:	4826      	ldr	r0, [pc, #152]	; (800e618 <_svfiprintf_r+0x1f0>)
 800e580:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e584:	2206      	movs	r2, #6
 800e586:	f7f1 fe3b 	bl	8000200 <memchr>
 800e58a:	2800      	cmp	r0, #0
 800e58c:	d038      	beq.n	800e600 <_svfiprintf_r+0x1d8>
 800e58e:	4b23      	ldr	r3, [pc, #140]	; (800e61c <_svfiprintf_r+0x1f4>)
 800e590:	bb1b      	cbnz	r3, 800e5da <_svfiprintf_r+0x1b2>
 800e592:	9b03      	ldr	r3, [sp, #12]
 800e594:	3307      	adds	r3, #7
 800e596:	f023 0307 	bic.w	r3, r3, #7
 800e59a:	3308      	adds	r3, #8
 800e59c:	9303      	str	r3, [sp, #12]
 800e59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5a0:	4433      	add	r3, r6
 800e5a2:	9309      	str	r3, [sp, #36]	; 0x24
 800e5a4:	e767      	b.n	800e476 <_svfiprintf_r+0x4e>
 800e5a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	2001      	movs	r0, #1
 800e5ae:	e7a5      	b.n	800e4fc <_svfiprintf_r+0xd4>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	3401      	adds	r4, #1
 800e5b4:	9305      	str	r3, [sp, #20]
 800e5b6:	4619      	mov	r1, r3
 800e5b8:	f04f 0c0a 	mov.w	ip, #10
 800e5bc:	4620      	mov	r0, r4
 800e5be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5c2:	3a30      	subs	r2, #48	; 0x30
 800e5c4:	2a09      	cmp	r2, #9
 800e5c6:	d903      	bls.n	800e5d0 <_svfiprintf_r+0x1a8>
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d0c5      	beq.n	800e558 <_svfiprintf_r+0x130>
 800e5cc:	9105      	str	r1, [sp, #20]
 800e5ce:	e7c3      	b.n	800e558 <_svfiprintf_r+0x130>
 800e5d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5d4:	4604      	mov	r4, r0
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	e7f0      	b.n	800e5bc <_svfiprintf_r+0x194>
 800e5da:	ab03      	add	r3, sp, #12
 800e5dc:	9300      	str	r3, [sp, #0]
 800e5de:	462a      	mov	r2, r5
 800e5e0:	4b0f      	ldr	r3, [pc, #60]	; (800e620 <_svfiprintf_r+0x1f8>)
 800e5e2:	a904      	add	r1, sp, #16
 800e5e4:	4638      	mov	r0, r7
 800e5e6:	f7fc fa05 	bl	800a9f4 <_printf_float>
 800e5ea:	1c42      	adds	r2, r0, #1
 800e5ec:	4606      	mov	r6, r0
 800e5ee:	d1d6      	bne.n	800e59e <_svfiprintf_r+0x176>
 800e5f0:	89ab      	ldrh	r3, [r5, #12]
 800e5f2:	065b      	lsls	r3, r3, #25
 800e5f4:	f53f af2c 	bmi.w	800e450 <_svfiprintf_r+0x28>
 800e5f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e5fa:	b01d      	add	sp, #116	; 0x74
 800e5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e600:	ab03      	add	r3, sp, #12
 800e602:	9300      	str	r3, [sp, #0]
 800e604:	462a      	mov	r2, r5
 800e606:	4b06      	ldr	r3, [pc, #24]	; (800e620 <_svfiprintf_r+0x1f8>)
 800e608:	a904      	add	r1, sp, #16
 800e60a:	4638      	mov	r0, r7
 800e60c:	f7fc fc96 	bl	800af3c <_printf_i>
 800e610:	e7eb      	b.n	800e5ea <_svfiprintf_r+0x1c2>
 800e612:	bf00      	nop
 800e614:	0800f494 	.word	0x0800f494
 800e618:	0800f49e 	.word	0x0800f49e
 800e61c:	0800a9f5 	.word	0x0800a9f5
 800e620:	0800e373 	.word	0x0800e373
 800e624:	0800f49a 	.word	0x0800f49a

0800e628 <__sfputc_r>:
 800e628:	6893      	ldr	r3, [r2, #8]
 800e62a:	3b01      	subs	r3, #1
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	b410      	push	{r4}
 800e630:	6093      	str	r3, [r2, #8]
 800e632:	da08      	bge.n	800e646 <__sfputc_r+0x1e>
 800e634:	6994      	ldr	r4, [r2, #24]
 800e636:	42a3      	cmp	r3, r4
 800e638:	db01      	blt.n	800e63e <__sfputc_r+0x16>
 800e63a:	290a      	cmp	r1, #10
 800e63c:	d103      	bne.n	800e646 <__sfputc_r+0x1e>
 800e63e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e642:	f000 b9ad 	b.w	800e9a0 <__swbuf_r>
 800e646:	6813      	ldr	r3, [r2, #0]
 800e648:	1c58      	adds	r0, r3, #1
 800e64a:	6010      	str	r0, [r2, #0]
 800e64c:	7019      	strb	r1, [r3, #0]
 800e64e:	4608      	mov	r0, r1
 800e650:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e654:	4770      	bx	lr

0800e656 <__sfputs_r>:
 800e656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e658:	4606      	mov	r6, r0
 800e65a:	460f      	mov	r7, r1
 800e65c:	4614      	mov	r4, r2
 800e65e:	18d5      	adds	r5, r2, r3
 800e660:	42ac      	cmp	r4, r5
 800e662:	d101      	bne.n	800e668 <__sfputs_r+0x12>
 800e664:	2000      	movs	r0, #0
 800e666:	e007      	b.n	800e678 <__sfputs_r+0x22>
 800e668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e66c:	463a      	mov	r2, r7
 800e66e:	4630      	mov	r0, r6
 800e670:	f7ff ffda 	bl	800e628 <__sfputc_r>
 800e674:	1c43      	adds	r3, r0, #1
 800e676:	d1f3      	bne.n	800e660 <__sfputs_r+0xa>
 800e678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e67c <_vfiprintf_r>:
 800e67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e680:	460d      	mov	r5, r1
 800e682:	b09d      	sub	sp, #116	; 0x74
 800e684:	4614      	mov	r4, r2
 800e686:	4698      	mov	r8, r3
 800e688:	4606      	mov	r6, r0
 800e68a:	b118      	cbz	r0, 800e694 <_vfiprintf_r+0x18>
 800e68c:	6983      	ldr	r3, [r0, #24]
 800e68e:	b90b      	cbnz	r3, 800e694 <_vfiprintf_r+0x18>
 800e690:	f7fe fd58 	bl	800d144 <__sinit>
 800e694:	4b89      	ldr	r3, [pc, #548]	; (800e8bc <_vfiprintf_r+0x240>)
 800e696:	429d      	cmp	r5, r3
 800e698:	d11b      	bne.n	800e6d2 <_vfiprintf_r+0x56>
 800e69a:	6875      	ldr	r5, [r6, #4]
 800e69c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e69e:	07d9      	lsls	r1, r3, #31
 800e6a0:	d405      	bmi.n	800e6ae <_vfiprintf_r+0x32>
 800e6a2:	89ab      	ldrh	r3, [r5, #12]
 800e6a4:	059a      	lsls	r2, r3, #22
 800e6a6:	d402      	bmi.n	800e6ae <_vfiprintf_r+0x32>
 800e6a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e6aa:	f7ff f95c 	bl	800d966 <__retarget_lock_acquire_recursive>
 800e6ae:	89ab      	ldrh	r3, [r5, #12]
 800e6b0:	071b      	lsls	r3, r3, #28
 800e6b2:	d501      	bpl.n	800e6b8 <_vfiprintf_r+0x3c>
 800e6b4:	692b      	ldr	r3, [r5, #16]
 800e6b6:	b9eb      	cbnz	r3, 800e6f4 <_vfiprintf_r+0x78>
 800e6b8:	4629      	mov	r1, r5
 800e6ba:	4630      	mov	r0, r6
 800e6bc:	f000 f9e2 	bl	800ea84 <__swsetup_r>
 800e6c0:	b1c0      	cbz	r0, 800e6f4 <_vfiprintf_r+0x78>
 800e6c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e6c4:	07dc      	lsls	r4, r3, #31
 800e6c6:	d50e      	bpl.n	800e6e6 <_vfiprintf_r+0x6a>
 800e6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e6cc:	b01d      	add	sp, #116	; 0x74
 800e6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6d2:	4b7b      	ldr	r3, [pc, #492]	; (800e8c0 <_vfiprintf_r+0x244>)
 800e6d4:	429d      	cmp	r5, r3
 800e6d6:	d101      	bne.n	800e6dc <_vfiprintf_r+0x60>
 800e6d8:	68b5      	ldr	r5, [r6, #8]
 800e6da:	e7df      	b.n	800e69c <_vfiprintf_r+0x20>
 800e6dc:	4b79      	ldr	r3, [pc, #484]	; (800e8c4 <_vfiprintf_r+0x248>)
 800e6de:	429d      	cmp	r5, r3
 800e6e0:	bf08      	it	eq
 800e6e2:	68f5      	ldreq	r5, [r6, #12]
 800e6e4:	e7da      	b.n	800e69c <_vfiprintf_r+0x20>
 800e6e6:	89ab      	ldrh	r3, [r5, #12]
 800e6e8:	0598      	lsls	r0, r3, #22
 800e6ea:	d4ed      	bmi.n	800e6c8 <_vfiprintf_r+0x4c>
 800e6ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e6ee:	f7ff f93b 	bl	800d968 <__retarget_lock_release_recursive>
 800e6f2:	e7e9      	b.n	800e6c8 <_vfiprintf_r+0x4c>
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	9309      	str	r3, [sp, #36]	; 0x24
 800e6f8:	2320      	movs	r3, #32
 800e6fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e6fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800e702:	2330      	movs	r3, #48	; 0x30
 800e704:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e8c8 <_vfiprintf_r+0x24c>
 800e708:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e70c:	f04f 0901 	mov.w	r9, #1
 800e710:	4623      	mov	r3, r4
 800e712:	469a      	mov	sl, r3
 800e714:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e718:	b10a      	cbz	r2, 800e71e <_vfiprintf_r+0xa2>
 800e71a:	2a25      	cmp	r2, #37	; 0x25
 800e71c:	d1f9      	bne.n	800e712 <_vfiprintf_r+0x96>
 800e71e:	ebba 0b04 	subs.w	fp, sl, r4
 800e722:	d00b      	beq.n	800e73c <_vfiprintf_r+0xc0>
 800e724:	465b      	mov	r3, fp
 800e726:	4622      	mov	r2, r4
 800e728:	4629      	mov	r1, r5
 800e72a:	4630      	mov	r0, r6
 800e72c:	f7ff ff93 	bl	800e656 <__sfputs_r>
 800e730:	3001      	adds	r0, #1
 800e732:	f000 80aa 	beq.w	800e88a <_vfiprintf_r+0x20e>
 800e736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e738:	445a      	add	r2, fp
 800e73a:	9209      	str	r2, [sp, #36]	; 0x24
 800e73c:	f89a 3000 	ldrb.w	r3, [sl]
 800e740:	2b00      	cmp	r3, #0
 800e742:	f000 80a2 	beq.w	800e88a <_vfiprintf_r+0x20e>
 800e746:	2300      	movs	r3, #0
 800e748:	f04f 32ff 	mov.w	r2, #4294967295
 800e74c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e750:	f10a 0a01 	add.w	sl, sl, #1
 800e754:	9304      	str	r3, [sp, #16]
 800e756:	9307      	str	r3, [sp, #28]
 800e758:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e75c:	931a      	str	r3, [sp, #104]	; 0x68
 800e75e:	4654      	mov	r4, sl
 800e760:	2205      	movs	r2, #5
 800e762:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e766:	4858      	ldr	r0, [pc, #352]	; (800e8c8 <_vfiprintf_r+0x24c>)
 800e768:	f7f1 fd4a 	bl	8000200 <memchr>
 800e76c:	9a04      	ldr	r2, [sp, #16]
 800e76e:	b9d8      	cbnz	r0, 800e7a8 <_vfiprintf_r+0x12c>
 800e770:	06d1      	lsls	r1, r2, #27
 800e772:	bf44      	itt	mi
 800e774:	2320      	movmi	r3, #32
 800e776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e77a:	0713      	lsls	r3, r2, #28
 800e77c:	bf44      	itt	mi
 800e77e:	232b      	movmi	r3, #43	; 0x2b
 800e780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e784:	f89a 3000 	ldrb.w	r3, [sl]
 800e788:	2b2a      	cmp	r3, #42	; 0x2a
 800e78a:	d015      	beq.n	800e7b8 <_vfiprintf_r+0x13c>
 800e78c:	9a07      	ldr	r2, [sp, #28]
 800e78e:	4654      	mov	r4, sl
 800e790:	2000      	movs	r0, #0
 800e792:	f04f 0c0a 	mov.w	ip, #10
 800e796:	4621      	mov	r1, r4
 800e798:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e79c:	3b30      	subs	r3, #48	; 0x30
 800e79e:	2b09      	cmp	r3, #9
 800e7a0:	d94e      	bls.n	800e840 <_vfiprintf_r+0x1c4>
 800e7a2:	b1b0      	cbz	r0, 800e7d2 <_vfiprintf_r+0x156>
 800e7a4:	9207      	str	r2, [sp, #28]
 800e7a6:	e014      	b.n	800e7d2 <_vfiprintf_r+0x156>
 800e7a8:	eba0 0308 	sub.w	r3, r0, r8
 800e7ac:	fa09 f303 	lsl.w	r3, r9, r3
 800e7b0:	4313      	orrs	r3, r2
 800e7b2:	9304      	str	r3, [sp, #16]
 800e7b4:	46a2      	mov	sl, r4
 800e7b6:	e7d2      	b.n	800e75e <_vfiprintf_r+0xe2>
 800e7b8:	9b03      	ldr	r3, [sp, #12]
 800e7ba:	1d19      	adds	r1, r3, #4
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	9103      	str	r1, [sp, #12]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	bfbb      	ittet	lt
 800e7c4:	425b      	neglt	r3, r3
 800e7c6:	f042 0202 	orrlt.w	r2, r2, #2
 800e7ca:	9307      	strge	r3, [sp, #28]
 800e7cc:	9307      	strlt	r3, [sp, #28]
 800e7ce:	bfb8      	it	lt
 800e7d0:	9204      	strlt	r2, [sp, #16]
 800e7d2:	7823      	ldrb	r3, [r4, #0]
 800e7d4:	2b2e      	cmp	r3, #46	; 0x2e
 800e7d6:	d10c      	bne.n	800e7f2 <_vfiprintf_r+0x176>
 800e7d8:	7863      	ldrb	r3, [r4, #1]
 800e7da:	2b2a      	cmp	r3, #42	; 0x2a
 800e7dc:	d135      	bne.n	800e84a <_vfiprintf_r+0x1ce>
 800e7de:	9b03      	ldr	r3, [sp, #12]
 800e7e0:	1d1a      	adds	r2, r3, #4
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	9203      	str	r2, [sp, #12]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	bfb8      	it	lt
 800e7ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800e7ee:	3402      	adds	r4, #2
 800e7f0:	9305      	str	r3, [sp, #20]
 800e7f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e8d8 <_vfiprintf_r+0x25c>
 800e7f6:	7821      	ldrb	r1, [r4, #0]
 800e7f8:	2203      	movs	r2, #3
 800e7fa:	4650      	mov	r0, sl
 800e7fc:	f7f1 fd00 	bl	8000200 <memchr>
 800e800:	b140      	cbz	r0, 800e814 <_vfiprintf_r+0x198>
 800e802:	2340      	movs	r3, #64	; 0x40
 800e804:	eba0 000a 	sub.w	r0, r0, sl
 800e808:	fa03 f000 	lsl.w	r0, r3, r0
 800e80c:	9b04      	ldr	r3, [sp, #16]
 800e80e:	4303      	orrs	r3, r0
 800e810:	3401      	adds	r4, #1
 800e812:	9304      	str	r3, [sp, #16]
 800e814:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e818:	482c      	ldr	r0, [pc, #176]	; (800e8cc <_vfiprintf_r+0x250>)
 800e81a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e81e:	2206      	movs	r2, #6
 800e820:	f7f1 fcee 	bl	8000200 <memchr>
 800e824:	2800      	cmp	r0, #0
 800e826:	d03f      	beq.n	800e8a8 <_vfiprintf_r+0x22c>
 800e828:	4b29      	ldr	r3, [pc, #164]	; (800e8d0 <_vfiprintf_r+0x254>)
 800e82a:	bb1b      	cbnz	r3, 800e874 <_vfiprintf_r+0x1f8>
 800e82c:	9b03      	ldr	r3, [sp, #12]
 800e82e:	3307      	adds	r3, #7
 800e830:	f023 0307 	bic.w	r3, r3, #7
 800e834:	3308      	adds	r3, #8
 800e836:	9303      	str	r3, [sp, #12]
 800e838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e83a:	443b      	add	r3, r7
 800e83c:	9309      	str	r3, [sp, #36]	; 0x24
 800e83e:	e767      	b.n	800e710 <_vfiprintf_r+0x94>
 800e840:	fb0c 3202 	mla	r2, ip, r2, r3
 800e844:	460c      	mov	r4, r1
 800e846:	2001      	movs	r0, #1
 800e848:	e7a5      	b.n	800e796 <_vfiprintf_r+0x11a>
 800e84a:	2300      	movs	r3, #0
 800e84c:	3401      	adds	r4, #1
 800e84e:	9305      	str	r3, [sp, #20]
 800e850:	4619      	mov	r1, r3
 800e852:	f04f 0c0a 	mov.w	ip, #10
 800e856:	4620      	mov	r0, r4
 800e858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e85c:	3a30      	subs	r2, #48	; 0x30
 800e85e:	2a09      	cmp	r2, #9
 800e860:	d903      	bls.n	800e86a <_vfiprintf_r+0x1ee>
 800e862:	2b00      	cmp	r3, #0
 800e864:	d0c5      	beq.n	800e7f2 <_vfiprintf_r+0x176>
 800e866:	9105      	str	r1, [sp, #20]
 800e868:	e7c3      	b.n	800e7f2 <_vfiprintf_r+0x176>
 800e86a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e86e:	4604      	mov	r4, r0
 800e870:	2301      	movs	r3, #1
 800e872:	e7f0      	b.n	800e856 <_vfiprintf_r+0x1da>
 800e874:	ab03      	add	r3, sp, #12
 800e876:	9300      	str	r3, [sp, #0]
 800e878:	462a      	mov	r2, r5
 800e87a:	4b16      	ldr	r3, [pc, #88]	; (800e8d4 <_vfiprintf_r+0x258>)
 800e87c:	a904      	add	r1, sp, #16
 800e87e:	4630      	mov	r0, r6
 800e880:	f7fc f8b8 	bl	800a9f4 <_printf_float>
 800e884:	4607      	mov	r7, r0
 800e886:	1c78      	adds	r0, r7, #1
 800e888:	d1d6      	bne.n	800e838 <_vfiprintf_r+0x1bc>
 800e88a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e88c:	07d9      	lsls	r1, r3, #31
 800e88e:	d405      	bmi.n	800e89c <_vfiprintf_r+0x220>
 800e890:	89ab      	ldrh	r3, [r5, #12]
 800e892:	059a      	lsls	r2, r3, #22
 800e894:	d402      	bmi.n	800e89c <_vfiprintf_r+0x220>
 800e896:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e898:	f7ff f866 	bl	800d968 <__retarget_lock_release_recursive>
 800e89c:	89ab      	ldrh	r3, [r5, #12]
 800e89e:	065b      	lsls	r3, r3, #25
 800e8a0:	f53f af12 	bmi.w	800e6c8 <_vfiprintf_r+0x4c>
 800e8a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e8a6:	e711      	b.n	800e6cc <_vfiprintf_r+0x50>
 800e8a8:	ab03      	add	r3, sp, #12
 800e8aa:	9300      	str	r3, [sp, #0]
 800e8ac:	462a      	mov	r2, r5
 800e8ae:	4b09      	ldr	r3, [pc, #36]	; (800e8d4 <_vfiprintf_r+0x258>)
 800e8b0:	a904      	add	r1, sp, #16
 800e8b2:	4630      	mov	r0, r6
 800e8b4:	f7fc fb42 	bl	800af3c <_printf_i>
 800e8b8:	e7e4      	b.n	800e884 <_vfiprintf_r+0x208>
 800e8ba:	bf00      	nop
 800e8bc:	0800f27c 	.word	0x0800f27c
 800e8c0:	0800f29c 	.word	0x0800f29c
 800e8c4:	0800f25c 	.word	0x0800f25c
 800e8c8:	0800f494 	.word	0x0800f494
 800e8cc:	0800f49e 	.word	0x0800f49e
 800e8d0:	0800a9f5 	.word	0x0800a9f5
 800e8d4:	0800e657 	.word	0x0800e657
 800e8d8:	0800f49a 	.word	0x0800f49a
 800e8dc:	00000000 	.word	0x00000000

0800e8e0 <nan>:
 800e8e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e8e8 <nan+0x8>
 800e8e4:	4770      	bx	lr
 800e8e6:	bf00      	nop
 800e8e8:	00000000 	.word	0x00000000
 800e8ec:	7ff80000 	.word	0x7ff80000

0800e8f0 <__sread>:
 800e8f0:	b510      	push	{r4, lr}
 800e8f2:	460c      	mov	r4, r1
 800e8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8f8:	f000 faf6 	bl	800eee8 <_read_r>
 800e8fc:	2800      	cmp	r0, #0
 800e8fe:	bfab      	itete	ge
 800e900:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e902:	89a3      	ldrhlt	r3, [r4, #12]
 800e904:	181b      	addge	r3, r3, r0
 800e906:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e90a:	bfac      	ite	ge
 800e90c:	6563      	strge	r3, [r4, #84]	; 0x54
 800e90e:	81a3      	strhlt	r3, [r4, #12]
 800e910:	bd10      	pop	{r4, pc}

0800e912 <__swrite>:
 800e912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e916:	461f      	mov	r7, r3
 800e918:	898b      	ldrh	r3, [r1, #12]
 800e91a:	05db      	lsls	r3, r3, #23
 800e91c:	4605      	mov	r5, r0
 800e91e:	460c      	mov	r4, r1
 800e920:	4616      	mov	r6, r2
 800e922:	d505      	bpl.n	800e930 <__swrite+0x1e>
 800e924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e928:	2302      	movs	r3, #2
 800e92a:	2200      	movs	r2, #0
 800e92c:	f000 fa1a 	bl	800ed64 <_lseek_r>
 800e930:	89a3      	ldrh	r3, [r4, #12]
 800e932:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e936:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e93a:	81a3      	strh	r3, [r4, #12]
 800e93c:	4632      	mov	r2, r6
 800e93e:	463b      	mov	r3, r7
 800e940:	4628      	mov	r0, r5
 800e942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e946:	f000 b88b 	b.w	800ea60 <_write_r>

0800e94a <__sseek>:
 800e94a:	b510      	push	{r4, lr}
 800e94c:	460c      	mov	r4, r1
 800e94e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e952:	f000 fa07 	bl	800ed64 <_lseek_r>
 800e956:	1c43      	adds	r3, r0, #1
 800e958:	89a3      	ldrh	r3, [r4, #12]
 800e95a:	bf15      	itete	ne
 800e95c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e95e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e962:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e966:	81a3      	strheq	r3, [r4, #12]
 800e968:	bf18      	it	ne
 800e96a:	81a3      	strhne	r3, [r4, #12]
 800e96c:	bd10      	pop	{r4, pc}

0800e96e <__sclose>:
 800e96e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e972:	f000 b913 	b.w	800eb9c <_close_r>

0800e976 <strncmp>:
 800e976:	b510      	push	{r4, lr}
 800e978:	b17a      	cbz	r2, 800e99a <strncmp+0x24>
 800e97a:	4603      	mov	r3, r0
 800e97c:	3901      	subs	r1, #1
 800e97e:	1884      	adds	r4, r0, r2
 800e980:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e984:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e988:	4290      	cmp	r0, r2
 800e98a:	d101      	bne.n	800e990 <strncmp+0x1a>
 800e98c:	42a3      	cmp	r3, r4
 800e98e:	d101      	bne.n	800e994 <strncmp+0x1e>
 800e990:	1a80      	subs	r0, r0, r2
 800e992:	bd10      	pop	{r4, pc}
 800e994:	2800      	cmp	r0, #0
 800e996:	d1f3      	bne.n	800e980 <strncmp+0xa>
 800e998:	e7fa      	b.n	800e990 <strncmp+0x1a>
 800e99a:	4610      	mov	r0, r2
 800e99c:	e7f9      	b.n	800e992 <strncmp+0x1c>
	...

0800e9a0 <__swbuf_r>:
 800e9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9a2:	460e      	mov	r6, r1
 800e9a4:	4614      	mov	r4, r2
 800e9a6:	4605      	mov	r5, r0
 800e9a8:	b118      	cbz	r0, 800e9b2 <__swbuf_r+0x12>
 800e9aa:	6983      	ldr	r3, [r0, #24]
 800e9ac:	b90b      	cbnz	r3, 800e9b2 <__swbuf_r+0x12>
 800e9ae:	f7fe fbc9 	bl	800d144 <__sinit>
 800e9b2:	4b21      	ldr	r3, [pc, #132]	; (800ea38 <__swbuf_r+0x98>)
 800e9b4:	429c      	cmp	r4, r3
 800e9b6:	d12b      	bne.n	800ea10 <__swbuf_r+0x70>
 800e9b8:	686c      	ldr	r4, [r5, #4]
 800e9ba:	69a3      	ldr	r3, [r4, #24]
 800e9bc:	60a3      	str	r3, [r4, #8]
 800e9be:	89a3      	ldrh	r3, [r4, #12]
 800e9c0:	071a      	lsls	r2, r3, #28
 800e9c2:	d52f      	bpl.n	800ea24 <__swbuf_r+0x84>
 800e9c4:	6923      	ldr	r3, [r4, #16]
 800e9c6:	b36b      	cbz	r3, 800ea24 <__swbuf_r+0x84>
 800e9c8:	6923      	ldr	r3, [r4, #16]
 800e9ca:	6820      	ldr	r0, [r4, #0]
 800e9cc:	1ac0      	subs	r0, r0, r3
 800e9ce:	6963      	ldr	r3, [r4, #20]
 800e9d0:	b2f6      	uxtb	r6, r6
 800e9d2:	4283      	cmp	r3, r0
 800e9d4:	4637      	mov	r7, r6
 800e9d6:	dc04      	bgt.n	800e9e2 <__swbuf_r+0x42>
 800e9d8:	4621      	mov	r1, r4
 800e9da:	4628      	mov	r0, r5
 800e9dc:	f000 f974 	bl	800ecc8 <_fflush_r>
 800e9e0:	bb30      	cbnz	r0, 800ea30 <__swbuf_r+0x90>
 800e9e2:	68a3      	ldr	r3, [r4, #8]
 800e9e4:	3b01      	subs	r3, #1
 800e9e6:	60a3      	str	r3, [r4, #8]
 800e9e8:	6823      	ldr	r3, [r4, #0]
 800e9ea:	1c5a      	adds	r2, r3, #1
 800e9ec:	6022      	str	r2, [r4, #0]
 800e9ee:	701e      	strb	r6, [r3, #0]
 800e9f0:	6963      	ldr	r3, [r4, #20]
 800e9f2:	3001      	adds	r0, #1
 800e9f4:	4283      	cmp	r3, r0
 800e9f6:	d004      	beq.n	800ea02 <__swbuf_r+0x62>
 800e9f8:	89a3      	ldrh	r3, [r4, #12]
 800e9fa:	07db      	lsls	r3, r3, #31
 800e9fc:	d506      	bpl.n	800ea0c <__swbuf_r+0x6c>
 800e9fe:	2e0a      	cmp	r6, #10
 800ea00:	d104      	bne.n	800ea0c <__swbuf_r+0x6c>
 800ea02:	4621      	mov	r1, r4
 800ea04:	4628      	mov	r0, r5
 800ea06:	f000 f95f 	bl	800ecc8 <_fflush_r>
 800ea0a:	b988      	cbnz	r0, 800ea30 <__swbuf_r+0x90>
 800ea0c:	4638      	mov	r0, r7
 800ea0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea10:	4b0a      	ldr	r3, [pc, #40]	; (800ea3c <__swbuf_r+0x9c>)
 800ea12:	429c      	cmp	r4, r3
 800ea14:	d101      	bne.n	800ea1a <__swbuf_r+0x7a>
 800ea16:	68ac      	ldr	r4, [r5, #8]
 800ea18:	e7cf      	b.n	800e9ba <__swbuf_r+0x1a>
 800ea1a:	4b09      	ldr	r3, [pc, #36]	; (800ea40 <__swbuf_r+0xa0>)
 800ea1c:	429c      	cmp	r4, r3
 800ea1e:	bf08      	it	eq
 800ea20:	68ec      	ldreq	r4, [r5, #12]
 800ea22:	e7ca      	b.n	800e9ba <__swbuf_r+0x1a>
 800ea24:	4621      	mov	r1, r4
 800ea26:	4628      	mov	r0, r5
 800ea28:	f000 f82c 	bl	800ea84 <__swsetup_r>
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	d0cb      	beq.n	800e9c8 <__swbuf_r+0x28>
 800ea30:	f04f 37ff 	mov.w	r7, #4294967295
 800ea34:	e7ea      	b.n	800ea0c <__swbuf_r+0x6c>
 800ea36:	bf00      	nop
 800ea38:	0800f27c 	.word	0x0800f27c
 800ea3c:	0800f29c 	.word	0x0800f29c
 800ea40:	0800f25c 	.word	0x0800f25c

0800ea44 <__ascii_wctomb>:
 800ea44:	b149      	cbz	r1, 800ea5a <__ascii_wctomb+0x16>
 800ea46:	2aff      	cmp	r2, #255	; 0xff
 800ea48:	bf85      	ittet	hi
 800ea4a:	238a      	movhi	r3, #138	; 0x8a
 800ea4c:	6003      	strhi	r3, [r0, #0]
 800ea4e:	700a      	strbls	r2, [r1, #0]
 800ea50:	f04f 30ff 	movhi.w	r0, #4294967295
 800ea54:	bf98      	it	ls
 800ea56:	2001      	movls	r0, #1
 800ea58:	4770      	bx	lr
 800ea5a:	4608      	mov	r0, r1
 800ea5c:	4770      	bx	lr
	...

0800ea60 <_write_r>:
 800ea60:	b538      	push	{r3, r4, r5, lr}
 800ea62:	4d07      	ldr	r5, [pc, #28]	; (800ea80 <_write_r+0x20>)
 800ea64:	4604      	mov	r4, r0
 800ea66:	4608      	mov	r0, r1
 800ea68:	4611      	mov	r1, r2
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	602a      	str	r2, [r5, #0]
 800ea6e:	461a      	mov	r2, r3
 800ea70:	f7f3 fbc1 	bl	80021f6 <_write>
 800ea74:	1c43      	adds	r3, r0, #1
 800ea76:	d102      	bne.n	800ea7e <_write_r+0x1e>
 800ea78:	682b      	ldr	r3, [r5, #0]
 800ea7a:	b103      	cbz	r3, 800ea7e <_write_r+0x1e>
 800ea7c:	6023      	str	r3, [r4, #0]
 800ea7e:	bd38      	pop	{r3, r4, r5, pc}
 800ea80:	200010b0 	.word	0x200010b0

0800ea84 <__swsetup_r>:
 800ea84:	4b32      	ldr	r3, [pc, #200]	; (800eb50 <__swsetup_r+0xcc>)
 800ea86:	b570      	push	{r4, r5, r6, lr}
 800ea88:	681d      	ldr	r5, [r3, #0]
 800ea8a:	4606      	mov	r6, r0
 800ea8c:	460c      	mov	r4, r1
 800ea8e:	b125      	cbz	r5, 800ea9a <__swsetup_r+0x16>
 800ea90:	69ab      	ldr	r3, [r5, #24]
 800ea92:	b913      	cbnz	r3, 800ea9a <__swsetup_r+0x16>
 800ea94:	4628      	mov	r0, r5
 800ea96:	f7fe fb55 	bl	800d144 <__sinit>
 800ea9a:	4b2e      	ldr	r3, [pc, #184]	; (800eb54 <__swsetup_r+0xd0>)
 800ea9c:	429c      	cmp	r4, r3
 800ea9e:	d10f      	bne.n	800eac0 <__swsetup_r+0x3c>
 800eaa0:	686c      	ldr	r4, [r5, #4]
 800eaa2:	89a3      	ldrh	r3, [r4, #12]
 800eaa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eaa8:	0719      	lsls	r1, r3, #28
 800eaaa:	d42c      	bmi.n	800eb06 <__swsetup_r+0x82>
 800eaac:	06dd      	lsls	r5, r3, #27
 800eaae:	d411      	bmi.n	800ead4 <__swsetup_r+0x50>
 800eab0:	2309      	movs	r3, #9
 800eab2:	6033      	str	r3, [r6, #0]
 800eab4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eab8:	81a3      	strh	r3, [r4, #12]
 800eaba:	f04f 30ff 	mov.w	r0, #4294967295
 800eabe:	e03e      	b.n	800eb3e <__swsetup_r+0xba>
 800eac0:	4b25      	ldr	r3, [pc, #148]	; (800eb58 <__swsetup_r+0xd4>)
 800eac2:	429c      	cmp	r4, r3
 800eac4:	d101      	bne.n	800eaca <__swsetup_r+0x46>
 800eac6:	68ac      	ldr	r4, [r5, #8]
 800eac8:	e7eb      	b.n	800eaa2 <__swsetup_r+0x1e>
 800eaca:	4b24      	ldr	r3, [pc, #144]	; (800eb5c <__swsetup_r+0xd8>)
 800eacc:	429c      	cmp	r4, r3
 800eace:	bf08      	it	eq
 800ead0:	68ec      	ldreq	r4, [r5, #12]
 800ead2:	e7e6      	b.n	800eaa2 <__swsetup_r+0x1e>
 800ead4:	0758      	lsls	r0, r3, #29
 800ead6:	d512      	bpl.n	800eafe <__swsetup_r+0x7a>
 800ead8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eada:	b141      	cbz	r1, 800eaee <__swsetup_r+0x6a>
 800eadc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eae0:	4299      	cmp	r1, r3
 800eae2:	d002      	beq.n	800eaea <__swsetup_r+0x66>
 800eae4:	4630      	mov	r0, r6
 800eae6:	f7fb fe05 	bl	800a6f4 <_free_r>
 800eaea:	2300      	movs	r3, #0
 800eaec:	6363      	str	r3, [r4, #52]	; 0x34
 800eaee:	89a3      	ldrh	r3, [r4, #12]
 800eaf0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eaf4:	81a3      	strh	r3, [r4, #12]
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	6063      	str	r3, [r4, #4]
 800eafa:	6923      	ldr	r3, [r4, #16]
 800eafc:	6023      	str	r3, [r4, #0]
 800eafe:	89a3      	ldrh	r3, [r4, #12]
 800eb00:	f043 0308 	orr.w	r3, r3, #8
 800eb04:	81a3      	strh	r3, [r4, #12]
 800eb06:	6923      	ldr	r3, [r4, #16]
 800eb08:	b94b      	cbnz	r3, 800eb1e <__swsetup_r+0x9a>
 800eb0a:	89a3      	ldrh	r3, [r4, #12]
 800eb0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800eb10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb14:	d003      	beq.n	800eb1e <__swsetup_r+0x9a>
 800eb16:	4621      	mov	r1, r4
 800eb18:	4630      	mov	r0, r6
 800eb1a:	f000 f95b 	bl	800edd4 <__smakebuf_r>
 800eb1e:	89a0      	ldrh	r0, [r4, #12]
 800eb20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eb24:	f010 0301 	ands.w	r3, r0, #1
 800eb28:	d00a      	beq.n	800eb40 <__swsetup_r+0xbc>
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	60a3      	str	r3, [r4, #8]
 800eb2e:	6963      	ldr	r3, [r4, #20]
 800eb30:	425b      	negs	r3, r3
 800eb32:	61a3      	str	r3, [r4, #24]
 800eb34:	6923      	ldr	r3, [r4, #16]
 800eb36:	b943      	cbnz	r3, 800eb4a <__swsetup_r+0xc6>
 800eb38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eb3c:	d1ba      	bne.n	800eab4 <__swsetup_r+0x30>
 800eb3e:	bd70      	pop	{r4, r5, r6, pc}
 800eb40:	0781      	lsls	r1, r0, #30
 800eb42:	bf58      	it	pl
 800eb44:	6963      	ldrpl	r3, [r4, #20]
 800eb46:	60a3      	str	r3, [r4, #8]
 800eb48:	e7f4      	b.n	800eb34 <__swsetup_r+0xb0>
 800eb4a:	2000      	movs	r0, #0
 800eb4c:	e7f7      	b.n	800eb3e <__swsetup_r+0xba>
 800eb4e:	bf00      	nop
 800eb50:	200004e0 	.word	0x200004e0
 800eb54:	0800f27c 	.word	0x0800f27c
 800eb58:	0800f29c 	.word	0x0800f29c
 800eb5c:	0800f25c 	.word	0x0800f25c

0800eb60 <__assert_func>:
 800eb60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb62:	4614      	mov	r4, r2
 800eb64:	461a      	mov	r2, r3
 800eb66:	4b09      	ldr	r3, [pc, #36]	; (800eb8c <__assert_func+0x2c>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	4605      	mov	r5, r0
 800eb6c:	68d8      	ldr	r0, [r3, #12]
 800eb6e:	b14c      	cbz	r4, 800eb84 <__assert_func+0x24>
 800eb70:	4b07      	ldr	r3, [pc, #28]	; (800eb90 <__assert_func+0x30>)
 800eb72:	9100      	str	r1, [sp, #0]
 800eb74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb78:	4906      	ldr	r1, [pc, #24]	; (800eb94 <__assert_func+0x34>)
 800eb7a:	462b      	mov	r3, r5
 800eb7c:	f000 f8e0 	bl	800ed40 <fiprintf>
 800eb80:	f000 f9c4 	bl	800ef0c <abort>
 800eb84:	4b04      	ldr	r3, [pc, #16]	; (800eb98 <__assert_func+0x38>)
 800eb86:	461c      	mov	r4, r3
 800eb88:	e7f3      	b.n	800eb72 <__assert_func+0x12>
 800eb8a:	bf00      	nop
 800eb8c:	200004e0 	.word	0x200004e0
 800eb90:	0800f4a5 	.word	0x0800f4a5
 800eb94:	0800f4b2 	.word	0x0800f4b2
 800eb98:	0800f4e0 	.word	0x0800f4e0

0800eb9c <_close_r>:
 800eb9c:	b538      	push	{r3, r4, r5, lr}
 800eb9e:	4d06      	ldr	r5, [pc, #24]	; (800ebb8 <_close_r+0x1c>)
 800eba0:	2300      	movs	r3, #0
 800eba2:	4604      	mov	r4, r0
 800eba4:	4608      	mov	r0, r1
 800eba6:	602b      	str	r3, [r5, #0]
 800eba8:	f7f3 fb41 	bl	800222e <_close>
 800ebac:	1c43      	adds	r3, r0, #1
 800ebae:	d102      	bne.n	800ebb6 <_close_r+0x1a>
 800ebb0:	682b      	ldr	r3, [r5, #0]
 800ebb2:	b103      	cbz	r3, 800ebb6 <_close_r+0x1a>
 800ebb4:	6023      	str	r3, [r4, #0]
 800ebb6:	bd38      	pop	{r3, r4, r5, pc}
 800ebb8:	200010b0 	.word	0x200010b0

0800ebbc <__sflush_r>:
 800ebbc:	898a      	ldrh	r2, [r1, #12]
 800ebbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebc2:	4605      	mov	r5, r0
 800ebc4:	0710      	lsls	r0, r2, #28
 800ebc6:	460c      	mov	r4, r1
 800ebc8:	d458      	bmi.n	800ec7c <__sflush_r+0xc0>
 800ebca:	684b      	ldr	r3, [r1, #4]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	dc05      	bgt.n	800ebdc <__sflush_r+0x20>
 800ebd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	dc02      	bgt.n	800ebdc <__sflush_r+0x20>
 800ebd6:	2000      	movs	r0, #0
 800ebd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ebde:	2e00      	cmp	r6, #0
 800ebe0:	d0f9      	beq.n	800ebd6 <__sflush_r+0x1a>
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ebe8:	682f      	ldr	r7, [r5, #0]
 800ebea:	602b      	str	r3, [r5, #0]
 800ebec:	d032      	beq.n	800ec54 <__sflush_r+0x98>
 800ebee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ebf0:	89a3      	ldrh	r3, [r4, #12]
 800ebf2:	075a      	lsls	r2, r3, #29
 800ebf4:	d505      	bpl.n	800ec02 <__sflush_r+0x46>
 800ebf6:	6863      	ldr	r3, [r4, #4]
 800ebf8:	1ac0      	subs	r0, r0, r3
 800ebfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ebfc:	b10b      	cbz	r3, 800ec02 <__sflush_r+0x46>
 800ebfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ec00:	1ac0      	subs	r0, r0, r3
 800ec02:	2300      	movs	r3, #0
 800ec04:	4602      	mov	r2, r0
 800ec06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ec08:	6a21      	ldr	r1, [r4, #32]
 800ec0a:	4628      	mov	r0, r5
 800ec0c:	47b0      	blx	r6
 800ec0e:	1c43      	adds	r3, r0, #1
 800ec10:	89a3      	ldrh	r3, [r4, #12]
 800ec12:	d106      	bne.n	800ec22 <__sflush_r+0x66>
 800ec14:	6829      	ldr	r1, [r5, #0]
 800ec16:	291d      	cmp	r1, #29
 800ec18:	d82c      	bhi.n	800ec74 <__sflush_r+0xb8>
 800ec1a:	4a2a      	ldr	r2, [pc, #168]	; (800ecc4 <__sflush_r+0x108>)
 800ec1c:	40ca      	lsrs	r2, r1
 800ec1e:	07d6      	lsls	r6, r2, #31
 800ec20:	d528      	bpl.n	800ec74 <__sflush_r+0xb8>
 800ec22:	2200      	movs	r2, #0
 800ec24:	6062      	str	r2, [r4, #4]
 800ec26:	04d9      	lsls	r1, r3, #19
 800ec28:	6922      	ldr	r2, [r4, #16]
 800ec2a:	6022      	str	r2, [r4, #0]
 800ec2c:	d504      	bpl.n	800ec38 <__sflush_r+0x7c>
 800ec2e:	1c42      	adds	r2, r0, #1
 800ec30:	d101      	bne.n	800ec36 <__sflush_r+0x7a>
 800ec32:	682b      	ldr	r3, [r5, #0]
 800ec34:	b903      	cbnz	r3, 800ec38 <__sflush_r+0x7c>
 800ec36:	6560      	str	r0, [r4, #84]	; 0x54
 800ec38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec3a:	602f      	str	r7, [r5, #0]
 800ec3c:	2900      	cmp	r1, #0
 800ec3e:	d0ca      	beq.n	800ebd6 <__sflush_r+0x1a>
 800ec40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec44:	4299      	cmp	r1, r3
 800ec46:	d002      	beq.n	800ec4e <__sflush_r+0x92>
 800ec48:	4628      	mov	r0, r5
 800ec4a:	f7fb fd53 	bl	800a6f4 <_free_r>
 800ec4e:	2000      	movs	r0, #0
 800ec50:	6360      	str	r0, [r4, #52]	; 0x34
 800ec52:	e7c1      	b.n	800ebd8 <__sflush_r+0x1c>
 800ec54:	6a21      	ldr	r1, [r4, #32]
 800ec56:	2301      	movs	r3, #1
 800ec58:	4628      	mov	r0, r5
 800ec5a:	47b0      	blx	r6
 800ec5c:	1c41      	adds	r1, r0, #1
 800ec5e:	d1c7      	bne.n	800ebf0 <__sflush_r+0x34>
 800ec60:	682b      	ldr	r3, [r5, #0]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d0c4      	beq.n	800ebf0 <__sflush_r+0x34>
 800ec66:	2b1d      	cmp	r3, #29
 800ec68:	d001      	beq.n	800ec6e <__sflush_r+0xb2>
 800ec6a:	2b16      	cmp	r3, #22
 800ec6c:	d101      	bne.n	800ec72 <__sflush_r+0xb6>
 800ec6e:	602f      	str	r7, [r5, #0]
 800ec70:	e7b1      	b.n	800ebd6 <__sflush_r+0x1a>
 800ec72:	89a3      	ldrh	r3, [r4, #12]
 800ec74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec78:	81a3      	strh	r3, [r4, #12]
 800ec7a:	e7ad      	b.n	800ebd8 <__sflush_r+0x1c>
 800ec7c:	690f      	ldr	r7, [r1, #16]
 800ec7e:	2f00      	cmp	r7, #0
 800ec80:	d0a9      	beq.n	800ebd6 <__sflush_r+0x1a>
 800ec82:	0793      	lsls	r3, r2, #30
 800ec84:	680e      	ldr	r6, [r1, #0]
 800ec86:	bf08      	it	eq
 800ec88:	694b      	ldreq	r3, [r1, #20]
 800ec8a:	600f      	str	r7, [r1, #0]
 800ec8c:	bf18      	it	ne
 800ec8e:	2300      	movne	r3, #0
 800ec90:	eba6 0807 	sub.w	r8, r6, r7
 800ec94:	608b      	str	r3, [r1, #8]
 800ec96:	f1b8 0f00 	cmp.w	r8, #0
 800ec9a:	dd9c      	ble.n	800ebd6 <__sflush_r+0x1a>
 800ec9c:	6a21      	ldr	r1, [r4, #32]
 800ec9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eca0:	4643      	mov	r3, r8
 800eca2:	463a      	mov	r2, r7
 800eca4:	4628      	mov	r0, r5
 800eca6:	47b0      	blx	r6
 800eca8:	2800      	cmp	r0, #0
 800ecaa:	dc06      	bgt.n	800ecba <__sflush_r+0xfe>
 800ecac:	89a3      	ldrh	r3, [r4, #12]
 800ecae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ecb2:	81a3      	strh	r3, [r4, #12]
 800ecb4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb8:	e78e      	b.n	800ebd8 <__sflush_r+0x1c>
 800ecba:	4407      	add	r7, r0
 800ecbc:	eba8 0800 	sub.w	r8, r8, r0
 800ecc0:	e7e9      	b.n	800ec96 <__sflush_r+0xda>
 800ecc2:	bf00      	nop
 800ecc4:	20400001 	.word	0x20400001

0800ecc8 <_fflush_r>:
 800ecc8:	b538      	push	{r3, r4, r5, lr}
 800ecca:	690b      	ldr	r3, [r1, #16]
 800eccc:	4605      	mov	r5, r0
 800ecce:	460c      	mov	r4, r1
 800ecd0:	b913      	cbnz	r3, 800ecd8 <_fflush_r+0x10>
 800ecd2:	2500      	movs	r5, #0
 800ecd4:	4628      	mov	r0, r5
 800ecd6:	bd38      	pop	{r3, r4, r5, pc}
 800ecd8:	b118      	cbz	r0, 800ece2 <_fflush_r+0x1a>
 800ecda:	6983      	ldr	r3, [r0, #24]
 800ecdc:	b90b      	cbnz	r3, 800ece2 <_fflush_r+0x1a>
 800ecde:	f7fe fa31 	bl	800d144 <__sinit>
 800ece2:	4b14      	ldr	r3, [pc, #80]	; (800ed34 <_fflush_r+0x6c>)
 800ece4:	429c      	cmp	r4, r3
 800ece6:	d11b      	bne.n	800ed20 <_fflush_r+0x58>
 800ece8:	686c      	ldr	r4, [r5, #4]
 800ecea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d0ef      	beq.n	800ecd2 <_fflush_r+0xa>
 800ecf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ecf4:	07d0      	lsls	r0, r2, #31
 800ecf6:	d404      	bmi.n	800ed02 <_fflush_r+0x3a>
 800ecf8:	0599      	lsls	r1, r3, #22
 800ecfa:	d402      	bmi.n	800ed02 <_fflush_r+0x3a>
 800ecfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecfe:	f7fe fe32 	bl	800d966 <__retarget_lock_acquire_recursive>
 800ed02:	4628      	mov	r0, r5
 800ed04:	4621      	mov	r1, r4
 800ed06:	f7ff ff59 	bl	800ebbc <__sflush_r>
 800ed0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ed0c:	07da      	lsls	r2, r3, #31
 800ed0e:	4605      	mov	r5, r0
 800ed10:	d4e0      	bmi.n	800ecd4 <_fflush_r+0xc>
 800ed12:	89a3      	ldrh	r3, [r4, #12]
 800ed14:	059b      	lsls	r3, r3, #22
 800ed16:	d4dd      	bmi.n	800ecd4 <_fflush_r+0xc>
 800ed18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ed1a:	f7fe fe25 	bl	800d968 <__retarget_lock_release_recursive>
 800ed1e:	e7d9      	b.n	800ecd4 <_fflush_r+0xc>
 800ed20:	4b05      	ldr	r3, [pc, #20]	; (800ed38 <_fflush_r+0x70>)
 800ed22:	429c      	cmp	r4, r3
 800ed24:	d101      	bne.n	800ed2a <_fflush_r+0x62>
 800ed26:	68ac      	ldr	r4, [r5, #8]
 800ed28:	e7df      	b.n	800ecea <_fflush_r+0x22>
 800ed2a:	4b04      	ldr	r3, [pc, #16]	; (800ed3c <_fflush_r+0x74>)
 800ed2c:	429c      	cmp	r4, r3
 800ed2e:	bf08      	it	eq
 800ed30:	68ec      	ldreq	r4, [r5, #12]
 800ed32:	e7da      	b.n	800ecea <_fflush_r+0x22>
 800ed34:	0800f27c 	.word	0x0800f27c
 800ed38:	0800f29c 	.word	0x0800f29c
 800ed3c:	0800f25c 	.word	0x0800f25c

0800ed40 <fiprintf>:
 800ed40:	b40e      	push	{r1, r2, r3}
 800ed42:	b503      	push	{r0, r1, lr}
 800ed44:	4601      	mov	r1, r0
 800ed46:	ab03      	add	r3, sp, #12
 800ed48:	4805      	ldr	r0, [pc, #20]	; (800ed60 <fiprintf+0x20>)
 800ed4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed4e:	6800      	ldr	r0, [r0, #0]
 800ed50:	9301      	str	r3, [sp, #4]
 800ed52:	f7ff fc93 	bl	800e67c <_vfiprintf_r>
 800ed56:	b002      	add	sp, #8
 800ed58:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed5c:	b003      	add	sp, #12
 800ed5e:	4770      	bx	lr
 800ed60:	200004e0 	.word	0x200004e0

0800ed64 <_lseek_r>:
 800ed64:	b538      	push	{r3, r4, r5, lr}
 800ed66:	4d07      	ldr	r5, [pc, #28]	; (800ed84 <_lseek_r+0x20>)
 800ed68:	4604      	mov	r4, r0
 800ed6a:	4608      	mov	r0, r1
 800ed6c:	4611      	mov	r1, r2
 800ed6e:	2200      	movs	r2, #0
 800ed70:	602a      	str	r2, [r5, #0]
 800ed72:	461a      	mov	r2, r3
 800ed74:	f7f3 fa82 	bl	800227c <_lseek>
 800ed78:	1c43      	adds	r3, r0, #1
 800ed7a:	d102      	bne.n	800ed82 <_lseek_r+0x1e>
 800ed7c:	682b      	ldr	r3, [r5, #0]
 800ed7e:	b103      	cbz	r3, 800ed82 <_lseek_r+0x1e>
 800ed80:	6023      	str	r3, [r4, #0]
 800ed82:	bd38      	pop	{r3, r4, r5, pc}
 800ed84:	200010b0 	.word	0x200010b0

0800ed88 <__swhatbuf_r>:
 800ed88:	b570      	push	{r4, r5, r6, lr}
 800ed8a:	460e      	mov	r6, r1
 800ed8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed90:	2900      	cmp	r1, #0
 800ed92:	b096      	sub	sp, #88	; 0x58
 800ed94:	4614      	mov	r4, r2
 800ed96:	461d      	mov	r5, r3
 800ed98:	da08      	bge.n	800edac <__swhatbuf_r+0x24>
 800ed9a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ed9e:	2200      	movs	r2, #0
 800eda0:	602a      	str	r2, [r5, #0]
 800eda2:	061a      	lsls	r2, r3, #24
 800eda4:	d410      	bmi.n	800edc8 <__swhatbuf_r+0x40>
 800eda6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800edaa:	e00e      	b.n	800edca <__swhatbuf_r+0x42>
 800edac:	466a      	mov	r2, sp
 800edae:	f000 f8b5 	bl	800ef1c <_fstat_r>
 800edb2:	2800      	cmp	r0, #0
 800edb4:	dbf1      	blt.n	800ed9a <__swhatbuf_r+0x12>
 800edb6:	9a01      	ldr	r2, [sp, #4]
 800edb8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800edbc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800edc0:	425a      	negs	r2, r3
 800edc2:	415a      	adcs	r2, r3
 800edc4:	602a      	str	r2, [r5, #0]
 800edc6:	e7ee      	b.n	800eda6 <__swhatbuf_r+0x1e>
 800edc8:	2340      	movs	r3, #64	; 0x40
 800edca:	2000      	movs	r0, #0
 800edcc:	6023      	str	r3, [r4, #0]
 800edce:	b016      	add	sp, #88	; 0x58
 800edd0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800edd4 <__smakebuf_r>:
 800edd4:	898b      	ldrh	r3, [r1, #12]
 800edd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800edd8:	079d      	lsls	r5, r3, #30
 800edda:	4606      	mov	r6, r0
 800eddc:	460c      	mov	r4, r1
 800edde:	d507      	bpl.n	800edf0 <__smakebuf_r+0x1c>
 800ede0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ede4:	6023      	str	r3, [r4, #0]
 800ede6:	6123      	str	r3, [r4, #16]
 800ede8:	2301      	movs	r3, #1
 800edea:	6163      	str	r3, [r4, #20]
 800edec:	b002      	add	sp, #8
 800edee:	bd70      	pop	{r4, r5, r6, pc}
 800edf0:	ab01      	add	r3, sp, #4
 800edf2:	466a      	mov	r2, sp
 800edf4:	f7ff ffc8 	bl	800ed88 <__swhatbuf_r>
 800edf8:	9900      	ldr	r1, [sp, #0]
 800edfa:	4605      	mov	r5, r0
 800edfc:	4630      	mov	r0, r6
 800edfe:	f7fb fce5 	bl	800a7cc <_malloc_r>
 800ee02:	b948      	cbnz	r0, 800ee18 <__smakebuf_r+0x44>
 800ee04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee08:	059a      	lsls	r2, r3, #22
 800ee0a:	d4ef      	bmi.n	800edec <__smakebuf_r+0x18>
 800ee0c:	f023 0303 	bic.w	r3, r3, #3
 800ee10:	f043 0302 	orr.w	r3, r3, #2
 800ee14:	81a3      	strh	r3, [r4, #12]
 800ee16:	e7e3      	b.n	800ede0 <__smakebuf_r+0xc>
 800ee18:	4b0d      	ldr	r3, [pc, #52]	; (800ee50 <__smakebuf_r+0x7c>)
 800ee1a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ee1c:	89a3      	ldrh	r3, [r4, #12]
 800ee1e:	6020      	str	r0, [r4, #0]
 800ee20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee24:	81a3      	strh	r3, [r4, #12]
 800ee26:	9b00      	ldr	r3, [sp, #0]
 800ee28:	6163      	str	r3, [r4, #20]
 800ee2a:	9b01      	ldr	r3, [sp, #4]
 800ee2c:	6120      	str	r0, [r4, #16]
 800ee2e:	b15b      	cbz	r3, 800ee48 <__smakebuf_r+0x74>
 800ee30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee34:	4630      	mov	r0, r6
 800ee36:	f000 f883 	bl	800ef40 <_isatty_r>
 800ee3a:	b128      	cbz	r0, 800ee48 <__smakebuf_r+0x74>
 800ee3c:	89a3      	ldrh	r3, [r4, #12]
 800ee3e:	f023 0303 	bic.w	r3, r3, #3
 800ee42:	f043 0301 	orr.w	r3, r3, #1
 800ee46:	81a3      	strh	r3, [r4, #12]
 800ee48:	89a0      	ldrh	r0, [r4, #12]
 800ee4a:	4305      	orrs	r5, r0
 800ee4c:	81a5      	strh	r5, [r4, #12]
 800ee4e:	e7cd      	b.n	800edec <__smakebuf_r+0x18>
 800ee50:	0800d0dd 	.word	0x0800d0dd

0800ee54 <memmove>:
 800ee54:	4288      	cmp	r0, r1
 800ee56:	b510      	push	{r4, lr}
 800ee58:	eb01 0402 	add.w	r4, r1, r2
 800ee5c:	d902      	bls.n	800ee64 <memmove+0x10>
 800ee5e:	4284      	cmp	r4, r0
 800ee60:	4623      	mov	r3, r4
 800ee62:	d807      	bhi.n	800ee74 <memmove+0x20>
 800ee64:	1e43      	subs	r3, r0, #1
 800ee66:	42a1      	cmp	r1, r4
 800ee68:	d008      	beq.n	800ee7c <memmove+0x28>
 800ee6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ee72:	e7f8      	b.n	800ee66 <memmove+0x12>
 800ee74:	4402      	add	r2, r0
 800ee76:	4601      	mov	r1, r0
 800ee78:	428a      	cmp	r2, r1
 800ee7a:	d100      	bne.n	800ee7e <memmove+0x2a>
 800ee7c:	bd10      	pop	{r4, pc}
 800ee7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee86:	e7f7      	b.n	800ee78 <memmove+0x24>

0800ee88 <_realloc_r>:
 800ee88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee8c:	4680      	mov	r8, r0
 800ee8e:	4614      	mov	r4, r2
 800ee90:	460e      	mov	r6, r1
 800ee92:	b921      	cbnz	r1, 800ee9e <_realloc_r+0x16>
 800ee94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee98:	4611      	mov	r1, r2
 800ee9a:	f7fb bc97 	b.w	800a7cc <_malloc_r>
 800ee9e:	b92a      	cbnz	r2, 800eeac <_realloc_r+0x24>
 800eea0:	f7fb fc28 	bl	800a6f4 <_free_r>
 800eea4:	4625      	mov	r5, r4
 800eea6:	4628      	mov	r0, r5
 800eea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeac:	f000 f858 	bl	800ef60 <_malloc_usable_size_r>
 800eeb0:	4284      	cmp	r4, r0
 800eeb2:	4607      	mov	r7, r0
 800eeb4:	d802      	bhi.n	800eebc <_realloc_r+0x34>
 800eeb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eeba:	d812      	bhi.n	800eee2 <_realloc_r+0x5a>
 800eebc:	4621      	mov	r1, r4
 800eebe:	4640      	mov	r0, r8
 800eec0:	f7fb fc84 	bl	800a7cc <_malloc_r>
 800eec4:	4605      	mov	r5, r0
 800eec6:	2800      	cmp	r0, #0
 800eec8:	d0ed      	beq.n	800eea6 <_realloc_r+0x1e>
 800eeca:	42bc      	cmp	r4, r7
 800eecc:	4622      	mov	r2, r4
 800eece:	4631      	mov	r1, r6
 800eed0:	bf28      	it	cs
 800eed2:	463a      	movcs	r2, r7
 800eed4:	f7fe fd5b 	bl	800d98e <memcpy>
 800eed8:	4631      	mov	r1, r6
 800eeda:	4640      	mov	r0, r8
 800eedc:	f7fb fc0a 	bl	800a6f4 <_free_r>
 800eee0:	e7e1      	b.n	800eea6 <_realloc_r+0x1e>
 800eee2:	4635      	mov	r5, r6
 800eee4:	e7df      	b.n	800eea6 <_realloc_r+0x1e>
	...

0800eee8 <_read_r>:
 800eee8:	b538      	push	{r3, r4, r5, lr}
 800eeea:	4d07      	ldr	r5, [pc, #28]	; (800ef08 <_read_r+0x20>)
 800eeec:	4604      	mov	r4, r0
 800eeee:	4608      	mov	r0, r1
 800eef0:	4611      	mov	r1, r2
 800eef2:	2200      	movs	r2, #0
 800eef4:	602a      	str	r2, [r5, #0]
 800eef6:	461a      	mov	r2, r3
 800eef8:	f7f3 f960 	bl	80021bc <_read>
 800eefc:	1c43      	adds	r3, r0, #1
 800eefe:	d102      	bne.n	800ef06 <_read_r+0x1e>
 800ef00:	682b      	ldr	r3, [r5, #0]
 800ef02:	b103      	cbz	r3, 800ef06 <_read_r+0x1e>
 800ef04:	6023      	str	r3, [r4, #0]
 800ef06:	bd38      	pop	{r3, r4, r5, pc}
 800ef08:	200010b0 	.word	0x200010b0

0800ef0c <abort>:
 800ef0c:	b508      	push	{r3, lr}
 800ef0e:	2006      	movs	r0, #6
 800ef10:	f000 f856 	bl	800efc0 <raise>
 800ef14:	2001      	movs	r0, #1
 800ef16:	f7f3 f947 	bl	80021a8 <_exit>
	...

0800ef1c <_fstat_r>:
 800ef1c:	b538      	push	{r3, r4, r5, lr}
 800ef1e:	4d07      	ldr	r5, [pc, #28]	; (800ef3c <_fstat_r+0x20>)
 800ef20:	2300      	movs	r3, #0
 800ef22:	4604      	mov	r4, r0
 800ef24:	4608      	mov	r0, r1
 800ef26:	4611      	mov	r1, r2
 800ef28:	602b      	str	r3, [r5, #0]
 800ef2a:	f7f3 f98c 	bl	8002246 <_fstat>
 800ef2e:	1c43      	adds	r3, r0, #1
 800ef30:	d102      	bne.n	800ef38 <_fstat_r+0x1c>
 800ef32:	682b      	ldr	r3, [r5, #0]
 800ef34:	b103      	cbz	r3, 800ef38 <_fstat_r+0x1c>
 800ef36:	6023      	str	r3, [r4, #0]
 800ef38:	bd38      	pop	{r3, r4, r5, pc}
 800ef3a:	bf00      	nop
 800ef3c:	200010b0 	.word	0x200010b0

0800ef40 <_isatty_r>:
 800ef40:	b538      	push	{r3, r4, r5, lr}
 800ef42:	4d06      	ldr	r5, [pc, #24]	; (800ef5c <_isatty_r+0x1c>)
 800ef44:	2300      	movs	r3, #0
 800ef46:	4604      	mov	r4, r0
 800ef48:	4608      	mov	r0, r1
 800ef4a:	602b      	str	r3, [r5, #0]
 800ef4c:	f7f3 f98b 	bl	8002266 <_isatty>
 800ef50:	1c43      	adds	r3, r0, #1
 800ef52:	d102      	bne.n	800ef5a <_isatty_r+0x1a>
 800ef54:	682b      	ldr	r3, [r5, #0]
 800ef56:	b103      	cbz	r3, 800ef5a <_isatty_r+0x1a>
 800ef58:	6023      	str	r3, [r4, #0]
 800ef5a:	bd38      	pop	{r3, r4, r5, pc}
 800ef5c:	200010b0 	.word	0x200010b0

0800ef60 <_malloc_usable_size_r>:
 800ef60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef64:	1f18      	subs	r0, r3, #4
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	bfbc      	itt	lt
 800ef6a:	580b      	ldrlt	r3, [r1, r0]
 800ef6c:	18c0      	addlt	r0, r0, r3
 800ef6e:	4770      	bx	lr

0800ef70 <_raise_r>:
 800ef70:	291f      	cmp	r1, #31
 800ef72:	b538      	push	{r3, r4, r5, lr}
 800ef74:	4604      	mov	r4, r0
 800ef76:	460d      	mov	r5, r1
 800ef78:	d904      	bls.n	800ef84 <_raise_r+0x14>
 800ef7a:	2316      	movs	r3, #22
 800ef7c:	6003      	str	r3, [r0, #0]
 800ef7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ef82:	bd38      	pop	{r3, r4, r5, pc}
 800ef84:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef86:	b112      	cbz	r2, 800ef8e <_raise_r+0x1e>
 800ef88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef8c:	b94b      	cbnz	r3, 800efa2 <_raise_r+0x32>
 800ef8e:	4620      	mov	r0, r4
 800ef90:	f000 f830 	bl	800eff4 <_getpid_r>
 800ef94:	462a      	mov	r2, r5
 800ef96:	4601      	mov	r1, r0
 800ef98:	4620      	mov	r0, r4
 800ef9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef9e:	f000 b817 	b.w	800efd0 <_kill_r>
 800efa2:	2b01      	cmp	r3, #1
 800efa4:	d00a      	beq.n	800efbc <_raise_r+0x4c>
 800efa6:	1c59      	adds	r1, r3, #1
 800efa8:	d103      	bne.n	800efb2 <_raise_r+0x42>
 800efaa:	2316      	movs	r3, #22
 800efac:	6003      	str	r3, [r0, #0]
 800efae:	2001      	movs	r0, #1
 800efb0:	e7e7      	b.n	800ef82 <_raise_r+0x12>
 800efb2:	2400      	movs	r4, #0
 800efb4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800efb8:	4628      	mov	r0, r5
 800efba:	4798      	blx	r3
 800efbc:	2000      	movs	r0, #0
 800efbe:	e7e0      	b.n	800ef82 <_raise_r+0x12>

0800efc0 <raise>:
 800efc0:	4b02      	ldr	r3, [pc, #8]	; (800efcc <raise+0xc>)
 800efc2:	4601      	mov	r1, r0
 800efc4:	6818      	ldr	r0, [r3, #0]
 800efc6:	f7ff bfd3 	b.w	800ef70 <_raise_r>
 800efca:	bf00      	nop
 800efcc:	200004e0 	.word	0x200004e0

0800efd0 <_kill_r>:
 800efd0:	b538      	push	{r3, r4, r5, lr}
 800efd2:	4d07      	ldr	r5, [pc, #28]	; (800eff0 <_kill_r+0x20>)
 800efd4:	2300      	movs	r3, #0
 800efd6:	4604      	mov	r4, r0
 800efd8:	4608      	mov	r0, r1
 800efda:	4611      	mov	r1, r2
 800efdc:	602b      	str	r3, [r5, #0]
 800efde:	f7f3 f8d3 	bl	8002188 <_kill>
 800efe2:	1c43      	adds	r3, r0, #1
 800efe4:	d102      	bne.n	800efec <_kill_r+0x1c>
 800efe6:	682b      	ldr	r3, [r5, #0]
 800efe8:	b103      	cbz	r3, 800efec <_kill_r+0x1c>
 800efea:	6023      	str	r3, [r4, #0]
 800efec:	bd38      	pop	{r3, r4, r5, pc}
 800efee:	bf00      	nop
 800eff0:	200010b0 	.word	0x200010b0

0800eff4 <_getpid_r>:
 800eff4:	f7f3 b8c0 	b.w	8002178 <_getpid>

0800eff8 <_init>:
 800eff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800effa:	bf00      	nop
 800effc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800effe:	bc08      	pop	{r3}
 800f000:	469e      	mov	lr, r3
 800f002:	4770      	bx	lr

0800f004 <_fini>:
 800f004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f006:	bf00      	nop
 800f008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f00a:	bc08      	pop	{r3}
 800f00c:	469e      	mov	lr, r3
 800f00e:	4770      	bx	lr
