# DFT_Verilog_Project3_Counter

## 📁 Project Structure
DFT_Verilog_Project3_Counter
├── RTL
│   └── counter.v
├── Testbench
│   └── tb.v
├── waveform counter.png
└── README.md
## 📄 Description

- `counter.v`: 4-bit synchronous up-counter RTL module with active-low reset.  
- `tb.v`: Stimulus generator testbench that drives the clock and reset.  
- `waveform_counter.png`: GTKWave output waveform showing count progression.

## ✅ Simulation Output

https://github.com/VishalSingh-ML/DFT_Verilog_Project3_Counter/blob/main/Waveform%20Counter.png

## 👨‍💻 Author
**Vishal Singh**  
DFT | Verilog RTL | Simulation using Icarus Verilog + GTKWave
