

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Jun 24 20:46:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     47|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |colorFormat_c_blk_n   |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |video_format_c_blk_n  |   9|          2|    1|          2|
    |width_c_blk_n         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  45|         10|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|p_read                         |   in|   13|     ap_none|          p_read|        scalar|
|width_c_din                    |  out|   13|     ap_fifo|         width_c|       pointer|
|width_c_num_data_valid         |   in|    3|     ap_fifo|         width_c|       pointer|
|width_c_fifo_cap               |   in|    3|     ap_fifo|         width_c|       pointer|
|width_c_full_n                 |   in|    1|     ap_fifo|         width_c|       pointer|
|width_c_write                  |  out|    1|     ap_fifo|         width_c|       pointer|
|p_read1                        |   in|    6|     ap_none|         p_read1|        scalar|
|video_format_c_din             |  out|    6|     ap_fifo|  video_format_c|       pointer|
|video_format_c_num_data_valid  |   in|    3|     ap_fifo|  video_format_c|       pointer|
|video_format_c_fifo_cap        |   in|    3|     ap_fifo|  video_format_c|       pointer|
|video_format_c_full_n          |   in|    1|     ap_fifo|  video_format_c|       pointer|
|video_format_c_write           |  out|    1|     ap_fifo|  video_format_c|       pointer|
|p_read2                        |   in|    2|     ap_none|         p_read2|        scalar|
|colorFormat_c_din              |  out|    2|     ap_fifo|   colorFormat_c|       pointer|
|colorFormat_c_num_data_valid   |   in|    3|     ap_fifo|   colorFormat_c|       pointer|
|colorFormat_c_fifo_cap         |   in|    3|     ap_fifo|   colorFormat_c|       pointer|
|colorFormat_c_full_n           |   in|    1|     ap_fifo|   colorFormat_c|       pointer|
|colorFormat_c_write            |  out|    1|     ap_fifo|   colorFormat_c|       pointer|
+-------------------------------+-----+-----+------------+----------------+--------------+

