Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto db60695c53db42b091e713735145d3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L xlconcat_v2_1_3 -L util_vector_logic_v2_0_1 -L blk_mem_gen_v8_4_3 -L fifo_generator_v13_2_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_FIFO_wrapper_behav xil_defaultlib.tb_FIFO_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.DATA_SPLITTER [data_splitter_default]
Compiling architecture fifo_data_splitter_0_0_arch of entity xil_defaultlib.FIFO_DATA_SPLITTER_0_0 [fifo_data_splitter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_R_CT [fifo_r_ct_default]
Compiling architecture fifo_fifo_r_ct_0_0_arch of entity xil_defaultlib.FIFO_FIFO_R_CT_0_0 [fifo_fifo_r_ct_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture st_timer_arch of entity xil_defaultlib.ST_TIMER [st_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.SDDR_ST [\SDDR_ST(sig_width=8)\]
Compiling architecture fifo_sddr_st_0_0_arch of entity xil_defaultlib.FIFO_SDDR_ST_0_0 [fifo_sddr_st_0_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.FIFO_blk_mem_gen_0_0
Compiling architecture behavioral of entity xil_defaultlib.capacity_controller [capacity_controller_default]
Compiling architecture fifo_capacity_controller_0_0_arch of entity xil_defaultlib.FIFO_capacity_controller_0_0 [fifo_capacity_controller_0_0_def...]
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_fifo_generator_0_1
Compiling module unisims_ver.IBUF(IOSTANDARD="LVCMOS33")
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module xil_defaultlib.FIFO_selectio_wiz_0_0_selectio_w...
Compiling module xil_defaultlib.FIFO_selectio_wiz_0_0(SYS_W=1,DE...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.FIFO_util_vector_logic_0_1
Compiling module xil_defaultlib.FIFO_util_vector_logic_1_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.FIFO_util_vector_logic_2_0
Compiling module xil_defaultlib.FIFO_util_vector_logic_3_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.FIFO_xlconcat_0_0
Compiling architecture structure of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture structure of entity xil_defaultlib.FIFO_wrapper [fifo_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_fifo_wrapper
Built simulation snapshot tb_FIFO_wrapper_behav
