// Seed: 391167927
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output reg id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    output id_7,
    input id_8,
    input id_9,
    input id_10,
    input reg id_11,
    input logic id_12,
    input logic id_13,
    output logic id_14,
    output id_15,
    input id_16,
    input id_17,
    output id_18,
    input logic id_19,
    input id_20,
    input id_21,
    output wand id_22
);
  assign id_14 = id_16 || 1 == id_2;
  type_35(
      1, id_12, (1'b0)
  );
  initial begin
    id_3 <= 1;
    id_15 = 1;
  end
  logic id_23;
  type_0 id_24 (
      .id_0 (id_5),
      .id_1 (id_6),
      .id_2 (1),
      .id_3 (id_22),
      .id_4 (id_15),
      .id_5 (1),
      .id_6 (id_21),
      .id_7 (id_8 - id_17[1'h0 : 1'h0]),
      .id_8 (id_8),
      .id_9 (1),
      .id_10(1),
      .id_11(1)
  );
  initial begin
    id_22[""] <= id_11;
    id_1 <= #1 1 == id_16;
  end
endmodule
