<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 757</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page757-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce757.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;19-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 19</p>
<p style="position:absolute;top:120px;left:435px;white-space:nowrap" class="ft01">PERFORMANCE-MONITORING&#160;EVENTS</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft06">This chapter lists the performance-monitoring events that&#160;can be monitored with the Intel 64 or IA-32 processors.&#160;<br/>The ability to monitor performance&#160;events and&#160;the events&#160;that&#160;can be monitored&#160;in these processors are&#160;mostly&#160;<br/>model-specific,&#160;except for architectural performance events,&#160;described<a href="o_fe12b1e2a880e0ce-758.html">&#160;in Section 19.1</a>.&#160;<br/>Non-architectural performance&#160;events (i.e. model-specific&#160;events) are&#160;listed for each&#160;generation of&#160;microarchitec-<br/>ture:</p>
<p style="position:absolute;top:286px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:286px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-759.html">Section 19.2&#160;</a>- Processors based&#160;on Skylake&#160;microarchitecture</p>
<p style="position:absolute;top:308px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:309px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-769.html">Section 19.3&#160;</a>- Processors based&#160;on Broadwell&#160;microarchitecture</p>
<p style="position:absolute;top:331px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:331px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-777.html">Section 19.4&#160;</a>- Processors based&#160;on Haswell microarchitecture</p>
<p style="position:absolute;top:353px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:354px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-789.html">Section&#160;19.4.1 -&#160;</a>Processors&#160;based on Haswell-E microarchitecture&#160;</p>
<p style="position:absolute;top:376px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:376px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-789.html">Section 19.5&#160;</a>- Processors based&#160;on Ivy&#160;Bridge microarchitecture</p>
<p style="position:absolute;top:398px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:399px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-798.html">Section&#160;19.5.1 -&#160;</a>Processors&#160;based on Ivy Bridge-E microarchitecture</p>
<p style="position:absolute;top:421px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:421px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-799.html">Section 19.6&#160;</a>- Processors based&#160;on Sandy&#160;Bridge microarchitecture&#160;</p>
<p style="position:absolute;top:443px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:444px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-813.html">Section 19.7&#160;</a>- Processors based&#160;on Intel</p>
<p style="position:absolute;top:441px;left:366px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:444px;left:377px;white-space:nowrap" class="ft02">&#160;microarchitecture code name Nehalem</p>
<p style="position:absolute;top:466px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:466px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-841.html">Section 19.8&#160;</a>- Processors based&#160;on Intel</p>
<p style="position:absolute;top:464px;left:366px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:466px;left:377px;white-space:nowrap" class="ft02">&#160;microarchitecture code name Westmere</p>
<p style="position:absolute;top:488px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:489px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-872.html">Section 19.9&#160;</a>- Processors based&#160;on Enhanced Intel</p>
<p style="position:absolute;top:486px;left:436px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:489px;left:447px;white-space:nowrap" class="ft02">&#160;Core™&#160;microarchitecture</p>
<p style="position:absolute;top:511px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:511px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-873.html">Section 19.10 -&#160;</a>Processors&#160;based on&#160;Intel</p>
<p style="position:absolute;top:509px;left:374px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:511px;left:385px;white-space:nowrap" class="ft02">&#160;Core™&#160;microarchitecture</p>
<p style="position:absolute;top:533px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:534px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-899.html">Section 19.11 -&#160;</a>Processors&#160;based on&#160;the&#160;Goldmont&#160;microarchitecture</p>
<p style="position:absolute;top:556px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:556px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-905.html">Section 19.12 -&#160;</a>Processors&#160;based on&#160;the&#160;Silvermont microarchitecture</p>
<p style="position:absolute;top:578px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:579px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-909.html">Section&#160;19.12.1&#160;</a>- Processors based on&#160;the Airmont&#160;microarchitecture</p>
<p style="position:absolute;top:601px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:601px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-910.html">Section 19.13 -&#160;</a>45&#160;nm&#160;and 32 nm Intel</p>
<p style="position:absolute;top:599px;left:357px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:601px;left:368px;white-space:nowrap" class="ft02">&#160;Atom™&#160;Processors</p>
<p style="position:absolute;top:623px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:624px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-924.html">Section 19.14 -&#160;</a>Intel</p>
<p style="position:absolute;top:621px;left:233px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:624px;left:244px;white-space:nowrap" class="ft02">&#160;Core™&#160;Solo and&#160;Intel</p>
<p style="position:absolute;top:621px;left:391px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:624px;left:402px;white-space:nowrap" class="ft02">&#160;Core™&#160;Duo processors</p>
<p style="position:absolute;top:646px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:646px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-929.html">Section 19.15 -&#160;</a>Processors&#160;based on&#160;Intel NetBurst</p>
<p style="position:absolute;top:644px;left:438px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:646px;left:449px;white-space:nowrap" class="ft02">&#160;microarchitecture</p>
<p style="position:absolute;top:668px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:669px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-958.html">Section 19.16 -&#160;</a>Pentium</p>
<p style="position:absolute;top:666px;left:257px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:669px;left:267px;white-space:nowrap" class="ft02">&#160;M family&#160;processors</p>
<p style="position:absolute;top:691px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:691px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-960.html">Section&#160;19.17&#160;</a>- P6&#160;family processors</p>
<p style="position:absolute;top:713px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:714px;left:93px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-969.html">Section 19.18 -&#160;</a>Pentium</p>
<p style="position:absolute;top:711px;left:257px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:714px;left:267px;white-space:nowrap" class="ft02">&#160;processors</p>
<p style="position:absolute;top:748px;left:432px;white-space:nowrap" class="ft05">NOTE</p>
<p style="position:absolute;top:774px;left:120px;white-space:nowrap" class="ft06">These performance-monitoring&#160;events&#160;are&#160;intended&#160;to be used as&#160;guides for performance&#160;tuning.&#160;<br/>The counter&#160;values reported by the&#160;performance-monitoring events are approximate and believed&#160;<br/>to be useful as&#160;relative&#160;guides&#160;for&#160;tuning&#160;software. Known&#160;discrepancies&#160;are documented where&#160;<br/>applicable.&#160;<br/>All performance event encodings not documented in&#160;the appropriate tables&#160;for the given processor&#160;<br/>are considered&#160;reserved, and&#160;their&#160;use&#160;will result&#160;in undefined counter updates&#160;with&#160;associated&#160;<br/>overflow actions.<br/>The event&#160;tables&#160;listed this&#160;chapter provide information&#160;for tool developers&#160;to support architectural&#160;<br/>and non-architectural performance&#160;monitoring&#160;events.&#160;The tables&#160;are up to date at&#160;processor&#160;<br/>launch,&#160;but are subject&#160;to&#160;changes. The most up&#160;to&#160;date&#160;event tables and&#160;additional&#160;details of&#160;<br/>performance&#160;event implementation for end-user&#160;(including additional details&#160;beyond event&#160;<br/>code/umask)&#160;can&#160;found at the “perfmon” repository&#160;provided&#160;by The Intel Open&#160;Source Technology&#160;<br/>Center&#160;(https://download.01.org/perfmon/).&#160;</p>
</div>
</body>
</html>
